
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016855                       # Number of seconds simulated
sim_ticks                                 16855419500                       # Number of ticks simulated
final_tick                                16855419500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  27136                       # Simulator instruction rate (inst/s)
host_op_rate                                    47243                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              564329669                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647028                       # Number of bytes of host memory used
host_seconds                                    29.87                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26240                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26240                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              410                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              475                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  885                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1556769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1803574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3360344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1556769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1556769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1556769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1803574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3360344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1797                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          885                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        885                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56640                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56640                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                27                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    16855285000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    885                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      568                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      264                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       38                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          162                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     338.172840                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    209.547255                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    325.280683                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            50     30.86%     30.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           39     24.07%     54.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           17     10.49%     65.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      9.88%     75.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            7      4.32%     79.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      4.32%     83.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      2.47%     86.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      1.85%     88.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19     11.73%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           162                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30400                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1556769.322768857935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1803574.215402945178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          410                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          475                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14240000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     20150750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34731.71                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     42422.63                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      17797000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 34390750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4425000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20109.60                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38859.60                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       714                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.68                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    19045519.77                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.68                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2691780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          18439200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               8174940                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1293120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         66276750                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         28934400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3992193660                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              4118874405                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             244.364989                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           16834030750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2640500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        7800000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   16613429000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     75346750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10857000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    145346250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3627120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6941460                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                324000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         29567040                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3926400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4023981540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              4076093775                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             241.826896                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           16838954750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        499000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2860000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   16764288250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10224000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12718500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     64829750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  126782                       # Number of BP lookups
system.cpu.branchPred.condPredicted            126782                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14209                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                84593                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26978                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1519                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           84593                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              77079                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7514                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2031                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      405719                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      153925                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            81                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      184320                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           151                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         33710840                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              49975                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1215716                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      126782                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             104057                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33598705                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28650                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1286                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    184206                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   397                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           33664394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.062524                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.345775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 32585415     96.79%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    53132      0.16%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1025847      3.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             33664394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.003761                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.036063                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   204290                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              32569326                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    716923                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                159530                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14325                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1707458                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 36158                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14325                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   333027                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                12469867                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2796                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    738925                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              20105454                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1653217                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 17068                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                688009                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    800                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               19281071                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 721320                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               70                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1751034                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3714397                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2491506                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             91712                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   273747                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    288000                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               429620                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              165627                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             97031                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16967                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1614483                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  58                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1539717                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4569                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          203481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       265156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      33664394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.045737                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.267059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32590515     96.81%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              608041      1.81%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              465838      1.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        33664394                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 27025     23.62%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    245      0.21%     23.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     23.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     54      0.05%     23.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     23.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     23.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   115      0.10%     23.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.10%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     24.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  81234     71.00%     95.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5612      4.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1353      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                766079     49.75%     49.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     49.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     49.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              176474     11.46%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     61.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     61.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23565      1.53%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               325432     21.14%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              120096      7.80%     91.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           86689      5.63%     97.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          39059      2.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1539717                       # Type of FU issued
system.cpu.iq.rate                           0.045674                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      114416                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.074310                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           36180285                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1479021                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1178731                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              682528                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             339047                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       321164                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1297957                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  354823                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           205448                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56554                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1086                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        17894                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14325                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    6664                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6807156                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1614541                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             13397                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                429620                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               165627                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     25                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6803190                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7407                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7049                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14456                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1507533                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                405714                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32184                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       559639                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    88763                       # Number of branches executed
system.cpu.iew.exec_stores                     153925                       # Number of stores executed
system.cpu.iew.exec_rate                     0.044720                       # Inst execution rate
system.cpu.iew.wb_sent                        1501608                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1499895                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    943165                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1137201                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.044493                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.829374                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          186933                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14292                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     33645648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.041939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.279918                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     32876784     97.71%     97.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       126669      0.38%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       642195      1.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     33645648                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                642195                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     34601445                       # The number of ROB reads
system.cpu.rob.rob_writes                     3214743                       # The number of ROB writes
system.cpu.timesIdled                             254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              41.593108                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        41.593108                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.024042                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.024042                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2225187                       # number of integer regfile reads
system.cpu.int_regfile_writes                  959259                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     89515                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   258539                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    316254                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   363244                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  722893                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.994915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              347400                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            266.206897                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            261500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.994915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2784729                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2784729                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       198682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          198682                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147413                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       346095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           346095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       346095                       # number of overall hits
system.cpu.dcache.overall_hits::total          346095                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1513                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          320                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1833                       # number of overall misses
system.cpu.dcache.overall_misses::total          1833                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    103241500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    103241500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37624500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37624500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    140866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    140866000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    140866000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    140866000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       200195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       200195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       347928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       347928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       347928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       347928                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007558                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007558                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002166                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002166                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005268                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005268                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005268                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005268                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68236.285525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68236.285525                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117576.562500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117576.562500                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76849.972722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76849.972722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76849.972722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76849.972722                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          631                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   126.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1040                       # number of writebacks
system.cpu.dcache.writebacks::total              1040                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          526                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          526                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          987                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          318                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          318                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1305                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1305                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38537000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     34297500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     34297500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     72834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     72834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     72834500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     72834500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002153                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003751                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003751                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003751                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003751                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39044.579534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39044.579534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 107853.773585                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 107853.773585                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55811.877395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55811.877395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55811.877395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55811.877395                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1273                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.996167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              184095                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               715                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            257.475524                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.996167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1474363                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1474363                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       183380                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183380                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       183380                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183380                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183380                       # number of overall hits
system.cpu.icache.overall_hits::total          183380                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     73176000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73176000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     73176000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73176000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     73176000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73176000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184206                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       184206                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184206                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184206                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184206                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004484                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004484                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004484                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004484                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004484                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004484                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88590.799031                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88590.799031                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88590.799031                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88590.799031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88590.799031                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88590.799031                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          110                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          110                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          716                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          716                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          716                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          716                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          716                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54984000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54984000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54984000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54984000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003887                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003887                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003887                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003887                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003887                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76793.296089                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76793.296089                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76793.296089                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76793.296089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76793.296089                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76793.296089                       # average overall mshr miss latency
system.cpu.icache.replacements                    683                       # number of replacements
system.l2bus.snoop_filter.tot_requests           3977                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         1956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1702                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1041                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               915                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                318                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               318                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1703                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2113                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3883                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5996                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        45760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       150080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   195840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 1                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2021                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000495                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.022244                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2020     99.95%     99.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2021                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4070500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1789496                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3262500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              821.048547                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3060                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  885                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.457627                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   366.374455                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   454.674092                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.089447                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.111004                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.200451                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          823                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.216064                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                25373                       # Number of tag accesses
system.l2cache.tags.data_accesses               25373                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         1041                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1041                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           79                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               79                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          304                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          751                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1055                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             304                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             830                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1134                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            304                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            830                       # number of overall hits
system.l2cache.overall_hits::total               1134                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          411                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          647                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           411                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               886                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          411                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l2cache.overall_misses::total              886                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     33000500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     33000500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50815000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29528000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     80343000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     50815000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     62528500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    113343500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     50815000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     62528500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    113343500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         1041                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1041                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          318                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          318                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          715                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          987                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1702                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          715                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         1305                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2020                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          715                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         1305                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2020                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.751572                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.751572                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.574825                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.239108                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.380141                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.574825                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.363985                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.438614                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.574825                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.363985                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.438614                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 138077.405858                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 138077.405858                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 123637.469586                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 125118.644068                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 124177.743431                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 123637.469586                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 131638.947368                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 127927.200903                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 123637.469586                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 131638.947368                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 127927.200903                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          411                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          647                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          411                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          886                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          411                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          886                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     28220500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     28220500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42615000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24808000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67423000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     42615000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     53028500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     95643500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     42615000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     53028500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     95643500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.751572                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.751572                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.574825                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239108                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.380141                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.574825                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.363985                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.438614                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.574825                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.363985                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.438614                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 118077.405858                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 118077.405858                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 103686.131387                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105118.644068                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104208.655332                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 103686.131387                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 111638.947368                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 107949.774266                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 103686.131387                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 111638.947368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 107949.774266                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            885                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 646                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            646                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1770                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56640                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                885                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      885    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  885                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               442500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2212500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              821.049912                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    885                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  885                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   366.375088                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   454.674824                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.022362                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.027751                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.050113                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          885                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          823                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.054016                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15045                       # Number of tag accesses
system.l3cache.tags.data_accesses               15045                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          410                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          646                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           410                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               885                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          410                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l3cache.overall_misses::total              885                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     26069500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     26069500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     38925000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22684000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     61609000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     38925000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     48753500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     87678500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     38925000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     48753500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     87678500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          410                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          646                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          410                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          475                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             885                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          410                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          475                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            885                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 109077.405858                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 109077.405858                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94939.024390                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 96118.644068                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 95369.969040                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 94939.024390                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 102638.947368                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 99071.751412                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 94939.024390                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 102638.947368                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 99071.751412                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          410                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          646                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          410                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          885                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          410                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          885                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     20094500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     20094500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28675000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16784000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     45459000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28675000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     36878500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     65553500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28675000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     36878500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     65553500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 84077.405858                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84077.405858                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69939.024390                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71118.644068                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70369.969040                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69939.024390                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 77638.947368                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74071.751412                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69939.024390                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 77638.947368                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74071.751412                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           885                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  16855419500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                646                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           646                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 885                       # Request fanout histogram
system.membus.reqLayer0.occupancy              442500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2400250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
