
*** Running vivado
    with args -log UART_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source UART_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 409.652 ; gain = 49.344
Command: read_checkpoint -auto_incremental -incremental D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.srcs/utils_1/imports/synth_1/UART_loop.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.srcs/utils_1/imports/synth_1/UART_loop.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART_top -part xc7a35tlfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Device 21-403] Loading part xc7a35tlfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25272
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'full', assumed default net type 'wire' [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:70]
INFO: [Synth 8-11241] undeclared symbol 'wr_ack', assumed default net type 'wire' [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:71]
INFO: [Synth 8-11241] undeclared symbol 'empty', assumed default net type 'wire' [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.637 ; gain = 408.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART_top' [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:2]
INFO: [Synth 8-6157] synthesizing module 'UART_tx' [D:/VerilogCodeSelf/UARTme/rtl/UART_tx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'tx_clk_gen' [D:/VerilogCodeSelf/UARTme/rtl/tx_clk_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'tx_clk_gen' (0#1) [D:/VerilogCodeSelf/UARTme/rtl/tx_clk_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'UART_tx' (0#1) [D:/VerilogCodeSelf/UARTme/rtl/UART_tx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'UART_rx' [D:/VerilogCodeSelf/UARTme/rtl/UART_rx.sv:2]
INFO: [Synth 8-226] default block is never used [D:/VerilogCodeSelf/UARTme/rtl/UART_rx.sv:110]
INFO: [Synth 8-6157] synthesizing module 'rx_clk_gen' [D:/VerilogCodeSelf/UARTme/rtl/rx_clk_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'rx_clk_gen' (0#1) [D:/VerilogCodeSelf/UARTme/rtl/rx_clk_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'UART_rx' (0#1) [D:/VerilogCodeSelf/UARTme/rtl/UART_rx.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.runs/synth_1/.Xil/Vivado-22924-LAPTOP-BVI3KI45/realtime/fifo_generator_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (0#1) [D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.runs/synth_1/.Xil/Vivado-22924-LAPTOP-BVI3KI45/realtime/fifo_generator_0_stub.v:5]
WARNING: [Synth 8-7071] port 'valid' of module 'fifo_generator_0' is unconnected for instance 'fifo_inst' [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:63]
WARNING: [Synth 8-7023] instance 'fifo_inst' of module 'fifo_generator_0' has 10 connections declared, but only 9 given [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'UART_top' (0#1) [D:/VerilogCodeSelf/UARTme/rtl/UART_top.sv:2]
WARNING: [Synth 8-6014] Unused sequential element parity_bit_reg was removed.  [D:/VerilogCodeSelf/UARTme/rtl/UART_tx.sv:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.180 ; gain = 503.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.180 ; gain = 503.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.180 ; gain = 503.887
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1326.180 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_inst'
Finished Parsing XDC File [d:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'fifo_inst'
Parsing XDC File [D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.srcs/constrs_1/new/uart.xdc]
Finished Parsing XDC File [D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.srcs/constrs_1/new/uart.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.srcs/constrs_1/new/uart.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1418.926 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tlfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for fifo_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.srcs/utils_1/imports/synth_1/UART_loop.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'tx_clk_gen'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'rx_clk_gen'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'UART_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
             TRANSMITTER |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'tx_clk_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                           000000
                   READY |                          0000010 |                           000001
               START_BIT |                          0000100 |                           000010
               SHIFT_PRO |                          0001000 |                           000011
              PARITY_BIT |                          0010000 |                           000100
                STOP_BIT |                          0100000 |                           000101
                    DONE |                          1000000 |                           000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                 RECEIVE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'rx_clk_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                            00000
               START_BIT |                              001 |                            00001
              DATA_FRAME |                              010 |                            00010
                STOP_BIT |                              011 |                            00100
                    DONE |                              100 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'UART_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 9     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     3|
|4     |LUT1           |     1|
|5     |LUT2           |    28|
|6     |LUT3           |    10|
|7     |LUT4           |    24|
|8     |LUT5           |    17|
|9     |LUT6           |    25|
|10    |FDCE           |    72|
|11    |FDPE           |     2|
|12    |IBUF           |     3|
|13    |OBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1418.926 ; gain = 503.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.926 ; gain = 596.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1418.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 44708d95
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1418.926 ; gain = 975.926
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/VerilogCodeSelf/Vivado/URAT/project_2/project_2.runs/synth_1/UART_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_top_utilization_synth.rpt -pb UART_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 16:46:46 2024...
