// Code generated by Icestudio 0.8.0
// Thu, 10 Feb 2022 22:03:40 GMT

`default_nettype none

//---- Top entity
module add (
 input [32:1] a,
 input [32:1] b,
 input carry,
 output [32:1] c,
 output [0:7] vinit
);
 wire w0;
 wire [0:31] w1;
 wire [0:31] w2;
 wire [0:31] w3;
 assign w0 = carry;
 assign w1 = a;
 assign w2 = b;
 assign c = w3;
 main_vf6510f vf6510f (
  .sub(w0),
  .b(w1),
  .a(w2),
  .out(w3)
 );
 assign vinit = 8'b00000000;
endmodule

/*-------------------------------------------------*/
/*--   */
/*-- - - - - - - - - - - - - - - - - - - - - - - --*/
/*-- 
/*-------------------------------------------------*/

module main_vf6510f (
 input [32:1] a,
 input [32:1] b,
 input sub,
 output [32:1] out
);
 assign out = a + b + sub
endmodule
