macro_line|#ifndef __NV_TYPE_H__
DECL|macro|__NV_TYPE_H__
mdefine_line|#define __NV_TYPE_H__
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/i2c.h&gt;
macro_line|#include &lt;linux/i2c-id.h&gt;
macro_line|#include &lt;linux/i2c-algo-bit.h&gt;
DECL|macro|NV_ARCH_04
mdefine_line|#define NV_ARCH_04  0x04
DECL|macro|NV_ARCH_10
mdefine_line|#define NV_ARCH_10  0x10
DECL|macro|NV_ARCH_20
mdefine_line|#define NV_ARCH_20  0x20
DECL|macro|NV_ARCH_30
mdefine_line|#define NV_ARCH_30  0x30
DECL|macro|NV_ARCH_40
mdefine_line|#define NV_ARCH_40  0x40
DECL|macro|BITMASK
mdefine_line|#define BITMASK(t,b) (((unsigned)(1U &lt;&lt; (((t)-(b)+1)))-1)  &lt;&lt; (b))
DECL|macro|MASKEXPAND
mdefine_line|#define MASKEXPAND(mask) BITMASK(1?mask,0?mask)
DECL|macro|SetBF
mdefine_line|#define SetBF(mask,value) ((value) &lt;&lt; (0?mask))
DECL|macro|GetBF
mdefine_line|#define GetBF(var,mask) (((unsigned)((var) &amp; MASKEXPAND(mask))) &gt;&gt; (0?mask) )
DECL|macro|SetBitField
mdefine_line|#define SetBitField(value,from,to) SetBF(to, GetBF(value,from))
DECL|macro|SetBit
mdefine_line|#define SetBit(n) (1&lt;&lt;(n))
DECL|macro|Set8Bits
mdefine_line|#define Set8Bits(value) ((value)&amp;0xff)
DECL|macro|V_DBLSCAN
mdefine_line|#define V_DBLSCAN  1
r_typedef
r_struct
(brace
DECL|member|bitsPerPixel
r_int
id|bitsPerPixel
suffix:semicolon
DECL|member|depth
r_int
id|depth
suffix:semicolon
DECL|member|displayWidth
r_int
id|displayWidth
suffix:semicolon
DECL|member|weight
r_int
id|weight
suffix:semicolon
DECL|typedef|NVFBLayout
)brace
id|NVFBLayout
suffix:semicolon
DECL|macro|NUM_SEQ_REGS
mdefine_line|#define NUM_SEQ_REGS&t;&t;0x05
DECL|macro|NUM_CRT_REGS
mdefine_line|#define NUM_CRT_REGS&t;&t;0x41
DECL|macro|NUM_GRC_REGS
mdefine_line|#define NUM_GRC_REGS&t;&t;0x09
DECL|macro|NUM_ATC_REGS
mdefine_line|#define NUM_ATC_REGS&t;&t;0x15
r_struct
id|nvidia_par
suffix:semicolon
DECL|struct|nvidia_i2c_chan
r_struct
id|nvidia_i2c_chan
(brace
DECL|member|par
r_struct
id|nvidia_par
op_star
id|par
suffix:semicolon
DECL|member|ddc_base
r_int
r_int
id|ddc_base
suffix:semicolon
DECL|member|adapter
r_struct
id|i2c_adapter
id|adapter
suffix:semicolon
DECL|member|algo
r_struct
id|i2c_algo_bit_data
id|algo
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|_riva_hw_state
r_typedef
r_struct
id|_riva_hw_state
(brace
DECL|member|attr
id|u8
id|attr
(braket
id|NUM_ATC_REGS
)braket
suffix:semicolon
DECL|member|crtc
id|u8
id|crtc
(braket
id|NUM_CRT_REGS
)braket
suffix:semicolon
DECL|member|gra
id|u8
id|gra
(braket
id|NUM_GRC_REGS
)braket
suffix:semicolon
DECL|member|seq
id|u8
id|seq
(braket
id|NUM_SEQ_REGS
)braket
suffix:semicolon
DECL|member|misc_output
id|u8
id|misc_output
suffix:semicolon
DECL|member|bpp
id|u32
id|bpp
suffix:semicolon
DECL|member|width
id|u32
id|width
suffix:semicolon
DECL|member|height
id|u32
id|height
suffix:semicolon
DECL|member|interlace
id|u32
id|interlace
suffix:semicolon
DECL|member|repaint0
id|u32
id|repaint0
suffix:semicolon
DECL|member|repaint1
id|u32
id|repaint1
suffix:semicolon
DECL|member|screen
id|u32
id|screen
suffix:semicolon
DECL|member|scale
id|u32
id|scale
suffix:semicolon
DECL|member|dither
id|u32
id|dither
suffix:semicolon
DECL|member|extra
id|u32
id|extra
suffix:semicolon
DECL|member|fifo
id|u32
id|fifo
suffix:semicolon
DECL|member|pixel
id|u32
id|pixel
suffix:semicolon
DECL|member|horiz
id|u32
id|horiz
suffix:semicolon
DECL|member|arbitration0
id|u32
id|arbitration0
suffix:semicolon
DECL|member|arbitration1
id|u32
id|arbitration1
suffix:semicolon
DECL|member|pll
id|u32
id|pll
suffix:semicolon
DECL|member|pllB
id|u32
id|pllB
suffix:semicolon
DECL|member|vpll
id|u32
id|vpll
suffix:semicolon
DECL|member|vpll2
id|u32
id|vpll2
suffix:semicolon
DECL|member|vpllB
id|u32
id|vpllB
suffix:semicolon
DECL|member|vpll2B
id|u32
id|vpll2B
suffix:semicolon
DECL|member|pllsel
id|u32
id|pllsel
suffix:semicolon
DECL|member|general
id|u32
id|general
suffix:semicolon
DECL|member|crtcOwner
id|u32
id|crtcOwner
suffix:semicolon
DECL|member|head
id|u32
id|head
suffix:semicolon
DECL|member|head2
id|u32
id|head2
suffix:semicolon
DECL|member|config
id|u32
id|config
suffix:semicolon
DECL|member|cursorConfig
id|u32
id|cursorConfig
suffix:semicolon
DECL|member|cursor0
id|u32
id|cursor0
suffix:semicolon
DECL|member|cursor1
id|u32
id|cursor1
suffix:semicolon
DECL|member|cursor2
id|u32
id|cursor2
suffix:semicolon
DECL|member|timingH
id|u32
id|timingH
suffix:semicolon
DECL|member|timingV
id|u32
id|timingV
suffix:semicolon
DECL|member|displayV
id|u32
id|displayV
suffix:semicolon
DECL|member|crtcSync
id|u32
id|crtcSync
suffix:semicolon
DECL|typedef|RIVA_HW_STATE
)brace
id|RIVA_HW_STATE
suffix:semicolon
DECL|struct|riva_regs
r_struct
id|riva_regs
(brace
DECL|member|ext
id|RIVA_HW_STATE
id|ext
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|nvidia_par
r_struct
id|nvidia_par
(brace
DECL|member|SavedReg
id|RIVA_HW_STATE
id|SavedReg
suffix:semicolon
DECL|member|ModeReg
id|RIVA_HW_STATE
id|ModeReg
suffix:semicolon
DECL|member|CurrentState
id|RIVA_HW_STATE
op_star
id|CurrentState
suffix:semicolon
DECL|member|pseudo_palette
id|u32
id|pseudo_palette
(braket
l_int|16
)braket
suffix:semicolon
DECL|member|pci_dev
r_struct
id|pci_dev
op_star
id|pci_dev
suffix:semicolon
DECL|member|Architecture
id|u32
id|Architecture
suffix:semicolon
DECL|member|CursorStart
id|u32
id|CursorStart
suffix:semicolon
DECL|member|Chipset
r_int
id|Chipset
suffix:semicolon
DECL|member|bus
r_int
id|bus
suffix:semicolon
DECL|member|FbAddress
r_int
r_int
id|FbAddress
suffix:semicolon
DECL|member|FbStart
id|u8
id|__iomem
op_star
id|FbStart
suffix:semicolon
DECL|member|FbMapSize
id|u32
id|FbMapSize
suffix:semicolon
DECL|member|FbUsableSize
id|u32
id|FbUsableSize
suffix:semicolon
DECL|member|ScratchBufferSize
id|u32
id|ScratchBufferSize
suffix:semicolon
DECL|member|ScratchBufferStart
id|u32
id|ScratchBufferStart
suffix:semicolon
DECL|member|FpScale
r_int
id|FpScale
suffix:semicolon
DECL|member|MinVClockFreqKHz
id|u32
id|MinVClockFreqKHz
suffix:semicolon
DECL|member|MaxVClockFreqKHz
id|u32
id|MaxVClockFreqKHz
suffix:semicolon
DECL|member|CrystalFreqKHz
id|u32
id|CrystalFreqKHz
suffix:semicolon
DECL|member|RamAmountKBytes
id|u32
id|RamAmountKBytes
suffix:semicolon
DECL|member|IOBase
id|u32
id|IOBase
suffix:semicolon
DECL|member|CurrentLayout
id|NVFBLayout
id|CurrentLayout
suffix:semicolon
DECL|member|cursor_reset
r_int
id|cursor_reset
suffix:semicolon
DECL|member|lockup
r_int
id|lockup
suffix:semicolon
DECL|member|videoKey
r_int
id|videoKey
suffix:semicolon
DECL|member|FlatPanel
r_int
id|FlatPanel
suffix:semicolon
DECL|member|FPDither
r_int
id|FPDither
suffix:semicolon
DECL|member|Television
r_int
id|Television
suffix:semicolon
DECL|member|CRTCnumber
r_int
id|CRTCnumber
suffix:semicolon
DECL|member|alphaCursor
r_int
id|alphaCursor
suffix:semicolon
DECL|member|twoHeads
r_int
id|twoHeads
suffix:semicolon
DECL|member|twoStagePLL
r_int
id|twoStagePLL
suffix:semicolon
DECL|member|fpScaler
r_int
id|fpScaler
suffix:semicolon
DECL|member|fpWidth
r_int
id|fpWidth
suffix:semicolon
DECL|member|fpHeight
r_int
id|fpHeight
suffix:semicolon
DECL|member|PanelTweak
r_int
id|PanelTweak
suffix:semicolon
DECL|member|paneltweak
r_int
id|paneltweak
suffix:semicolon
DECL|member|crtcSync_read
id|u32
id|crtcSync_read
suffix:semicolon
DECL|member|fpSyncs
id|u32
id|fpSyncs
suffix:semicolon
DECL|member|dmaPut
id|u32
id|dmaPut
suffix:semicolon
DECL|member|dmaCurrent
id|u32
id|dmaCurrent
suffix:semicolon
DECL|member|dmaFree
id|u32
id|dmaFree
suffix:semicolon
DECL|member|dmaMax
id|u32
id|dmaMax
suffix:semicolon
DECL|member|dmaBase
id|u32
id|__iomem
op_star
id|dmaBase
suffix:semicolon
DECL|member|currentRop
id|u32
id|currentRop
suffix:semicolon
DECL|member|WaitVSyncPossible
r_int
id|WaitVSyncPossible
suffix:semicolon
DECL|member|BlendingPossible
r_int
id|BlendingPossible
suffix:semicolon
DECL|member|paletteEnabled
id|u32
id|paletteEnabled
suffix:semicolon
DECL|member|forceCRTC
id|u32
id|forceCRTC
suffix:semicolon
DECL|member|DDCBase
id|u8
id|DDCBase
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
r_struct
(brace
DECL|member|vram
r_int
id|vram
suffix:semicolon
DECL|member|vram_valid
r_int
id|vram_valid
suffix:semicolon
DECL|member|mtrr
)brace
id|mtrr
suffix:semicolon
macro_line|#endif
DECL|member|chan
r_struct
id|nvidia_i2c_chan
id|chan
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|REGS
r_volatile
id|u32
id|__iomem
op_star
id|REGS
suffix:semicolon
DECL|member|PCRTC0
r_volatile
id|u32
id|__iomem
op_star
id|PCRTC0
suffix:semicolon
DECL|member|PCRTC
r_volatile
id|u32
id|__iomem
op_star
id|PCRTC
suffix:semicolon
DECL|member|PRAMDAC0
r_volatile
id|u32
id|__iomem
op_star
id|PRAMDAC0
suffix:semicolon
DECL|member|PFB
r_volatile
id|u32
id|__iomem
op_star
id|PFB
suffix:semicolon
DECL|member|PFIFO
r_volatile
id|u32
id|__iomem
op_star
id|PFIFO
suffix:semicolon
DECL|member|PGRAPH
r_volatile
id|u32
id|__iomem
op_star
id|PGRAPH
suffix:semicolon
DECL|member|PEXTDEV
r_volatile
id|u32
id|__iomem
op_star
id|PEXTDEV
suffix:semicolon
DECL|member|PTIMER
r_volatile
id|u32
id|__iomem
op_star
id|PTIMER
suffix:semicolon
DECL|member|PMC
r_volatile
id|u32
id|__iomem
op_star
id|PMC
suffix:semicolon
DECL|member|PRAMIN
r_volatile
id|u32
id|__iomem
op_star
id|PRAMIN
suffix:semicolon
DECL|member|FIFO
r_volatile
id|u32
id|__iomem
op_star
id|FIFO
suffix:semicolon
DECL|member|CURSOR
r_volatile
id|u32
id|__iomem
op_star
id|CURSOR
suffix:semicolon
DECL|member|PCIO0
r_volatile
id|u8
id|__iomem
op_star
id|PCIO0
suffix:semicolon
DECL|member|PCIO
r_volatile
id|u8
id|__iomem
op_star
id|PCIO
suffix:semicolon
DECL|member|PVIO
r_volatile
id|u8
id|__iomem
op_star
id|PVIO
suffix:semicolon
DECL|member|PDIO0
r_volatile
id|u8
id|__iomem
op_star
id|PDIO0
suffix:semicolon
DECL|member|PDIO
r_volatile
id|u8
id|__iomem
op_star
id|PDIO
suffix:semicolon
DECL|member|PRAMDAC
r_volatile
id|u32
id|__iomem
op_star
id|PRAMDAC
suffix:semicolon
)brace
suffix:semicolon
macro_line|#endif&t;&t;&t;&t;/* __NV_TYPE_H__ */
eof
