###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID ece031.ece.local.cmu.edu)
#  Generated on:      Tue Apr 22 11:28:23 2025
#  Design:            LeftShift_16_flopped
#  Command:           report_timing -through [get_cells iDUT] -max_paths 10 > DUT_timing.rpt
###############################################################
Path 1: MET (9.542 ns) Setup Check with Pin sum_unflopped_reg_1_14/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) sum_unflopped_reg_1_14/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.983        0.017

              Setup:-    0.033
        Cppr Adjust:+    0.009
      Required Time:=    9.959
       Launch Clock:=    0.017
          Data Path:+    0.401
              Slack:=    9.542

#------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                Trans   Delay  Arrival  Required  
#                                                                                         (ns)    (ns)     (ns)      Time  
#                                                                                                                    (ns)  
#------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_3  CK          (arrival)                           0.034       -    0.017     9.559  
  multiplied_xor_result_flopped_b_reg_3  CK->Q       DFF_X1                              0.034   0.101    0.118     9.659  
  iDUT/sll_12_20_g968                    A->ZN       INV_X1                              0.012   0.061    0.179     9.720  
  iDUT/sll_12_20_g963__2703              S->Z        MUX2_X1                             0.050   0.067    0.246     9.787  
  iDUT/sll_12_20_g938__1840              B->Z        MUX2_X1                             0.012   0.066    0.312     9.854  
  iDUT/sll_12_20_g937                    A->ZN       INV_X1                              0.013   0.013    0.325     9.866  
  iDUT/sll_12_20_g919__2683              A->Z        MUX2_X1                             0.007   0.041    0.366     9.908  
  iDUT/sll_12_20_g912__9906              B1->ZN      OAI22_X1                            0.015   0.019    0.385     9.927  
  iDUT/g291__2900                        A1->ZN      AND2_X1                             0.019   0.033    0.418     9.959  
  iDUT                                   result[14]  LeftShift_16_flopped_LeftShift_16b      -       -    0.418     9.959  
  sum_unflopped_reg_1_14                 D           DFF_X1                              0.006   0.000    0.418     9.959  
#------------------------------------------------------------------------------------------------------------------------
Path 2: MET (9.544 ns) Setup Check with Pin sum_unflopped_reg_1_13/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) sum_unflopped_reg_1_13/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.983        0.017

              Setup:-    0.033
        Cppr Adjust:+    0.009
      Required Time:=    9.959
       Launch Clock:=    0.017
          Data Path:+    0.398
              Slack:=    9.544

#------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                Trans   Delay  Arrival  Required  
#                                                                                         (ns)    (ns)     (ns)      Time  
#                                                                                                                    (ns)  
#------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_3  CK          (arrival)                           0.034       -    0.017     9.561  
  multiplied_xor_result_flopped_b_reg_3  CK->Q       DFF_X1                              0.034   0.101    0.118     9.662  
  iDUT/sll_12_20_g968                    A->ZN       INV_X1                              0.012   0.061    0.179     9.722  
  iDUT/sll_12_20_g963__2703              S->Z        MUX2_X1                             0.050   0.067    0.246     9.790  
  iDUT/sll_12_20_g938__1840              B->Z        MUX2_X1                             0.012   0.066    0.312     9.856  
  iDUT/sll_12_20_g937                    A->ZN       INV_X1                              0.013   0.013    0.325     9.869  
  iDUT/sll_12_20_g919__2683              A->Z        MUX2_X1                             0.007   0.041    0.366     9.910  
  iDUT/sll_12_20_g906__2703              A1->ZN      OAI22_X1                            0.015   0.017    0.383     9.927  
  iDUT/g296__1786                        A1->ZN      AND2_X1                             0.019   0.033    0.416     9.959  
  iDUT                                   result[13]  LeftShift_16_flopped_LeftShift_16b      -       -    0.416     9.959  
  sum_unflopped_reg_1_13                 D           DFF_X1                              0.006   0.000    0.416     9.959  
#------------------------------------------------------------------------------------------------------------------------
Path 3: MET (9.554 ns) Setup Check with Pin sum_unflopped_reg_1_11/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_11/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.983        0.018

              Setup:-    0.029
        Cppr Adjust:+    0.035
      Required Time:=    9.988
       Launch Clock:=    0.018
          Data Path:+    0.416
              Slack:=    9.554

#------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                Trans   Delay  Arrival  Required  
#                                                                                         (ns)    (ns)     (ns)      Time  
#                                                                                                                    (ns)  
#------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK          (arrival)                           0.034       -    0.018     9.572  
  multiplied_xor_result_flopped_b_reg_2  CK->Q       DFF_X1                              0.034   0.138    0.156     9.710  
  iDUT/sll_12_20_g970                    A->ZN       INV_X1                              0.048   0.035    0.191     9.745  
  iDUT/sll_12_20_g966__1840              A2->ZN      NOR2_X1                             0.022   0.070    0.260     9.815  
  iDUT/sll_12_20_g934__2703              B1->ZN      AOI22_X1                            0.049   0.034    0.294     9.849  
  iDUT/sll_12_20_g924__7675              A->Z        MUX2_X1                             0.022   0.067    0.362     9.916  
  iDUT/sll_12_20_g908__7344              B1->ZN      OAI22_X1                            0.012   0.036    0.398     9.952  
  iDUT/g283__4296                        A1->ZN      AND2_X1                             0.028   0.036    0.434     9.988  
  iDUT                                   result[11]  LeftShift_16_flopped_LeftShift_16b      -       -    0.434     9.988  
  sum_unflopped_reg_1_11                 D           DFF_X1                              0.009   0.000    0.434     9.988  
#------------------------------------------------------------------------------------------------------------------------
Path 4: MET (9.555 ns) Setup Check with Pin sum_unflopped_reg_1_12/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_12/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.983        0.018

              Setup:-    0.029
        Cppr Adjust:+    0.035
      Required Time:=    9.988
       Launch Clock:=    0.018
          Data Path:+    0.416
              Slack:=    9.555

#------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                Trans   Delay  Arrival  Required  
#                                                                                         (ns)    (ns)     (ns)      Time  
#                                                                                                                    (ns)  
#------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK          (arrival)                           0.034       -    0.018     9.573  
  multiplied_xor_result_flopped_b_reg_2  CK->Q       DFF_X1                              0.034   0.138    0.156     9.711  
  iDUT/sll_12_20_g970                    A->ZN       INV_X1                              0.048   0.035    0.191     9.746  
  iDUT/sll_12_20_g966__1840              A2->ZN      NOR2_X1                             0.022   0.070    0.260     9.815  
  iDUT/sll_12_20_g935__5795              B1->ZN      AOI22_X1                            0.049   0.033    0.294     9.849  
  iDUT/sll_12_20_g923__2391              B->Z        MUX2_X1                             0.022   0.068    0.361     9.917  
  iDUT/sll_12_20_g907__5795              B1->ZN      OAI22_X1                            0.012   0.035    0.397     9.952  
  iDUT/g297__5953                        A1->ZN      AND2_X1                             0.027   0.036    0.433     9.988  
  iDUT                                   result[12]  LeftShift_16_flopped_LeftShift_16b      -       -    0.433     9.988  
  sum_unflopped_reg_1_12                 D           DFF_X1                              0.009   0.000    0.433     9.988  
#------------------------------------------------------------------------------------------------------------------------
Path 5: MET (9.556 ns) Setup Check with Pin sum_unflopped_reg_1_10/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_10/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.982        0.018

              Setup:-    0.029
        Cppr Adjust:+    0.035
      Required Time:=    9.988
       Launch Clock:=    0.018
          Data Path:+    0.415
              Slack:=    9.556

#------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                Trans   Delay  Arrival  Required  
#                                                                                         (ns)    (ns)     (ns)      Time  
#                                                                                                                    (ns)  
#------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK          (arrival)                           0.034       -    0.018     9.573  
  multiplied_xor_result_flopped_b_reg_2  CK->Q       DFF_X1                              0.034   0.138    0.156     9.712  
  iDUT/sll_12_20_g970                    A->ZN       INV_X1                              0.048   0.035    0.191     9.746  
  iDUT/sll_12_20_g966__1840              A2->ZN      NOR2_X1                             0.022   0.070    0.260     9.816  
  iDUT/sll_12_20_g935__5795              B1->ZN      AOI22_X1                            0.049   0.033    0.294     9.849  
  iDUT/sll_12_20_g925__7118              A->Z        MUX2_X1                             0.022   0.067    0.361     9.917  
  iDUT/sll_12_20_g909__1840              B1->ZN      OAI22_X1                            0.012   0.035    0.397     9.952  
  iDUT/g284__3772                        A1->ZN      AND2_X1                             0.027   0.036    0.433     9.988  
  iDUT                                   result[10]  LeftShift_16_flopped_LeftShift_16b      -       -    0.433     9.988  
  sum_unflopped_reg_1_10                 D           DFF_X1                              0.009   0.000    0.433     9.988  
#------------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.556 ns) Setup Check with Pin sum_unflopped_reg_1_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) sum_unflopped_reg_1_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.983        0.017

              Setup:-    0.033
        Cppr Adjust:+    0.009
      Required Time:=    9.959
       Launch Clock:=    0.017
          Data Path:+    0.386
              Slack:=    9.556

#------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                Trans   Delay  Arrival  Required  
#                                                                                         (ns)    (ns)     (ns)      Time  
#                                                                                                                    (ns)  
#------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_3  CK          (arrival)                           0.034       -    0.017     9.573  
  multiplied_xor_result_flopped_b_reg_3  CK->Q       DFF_X1                              0.034   0.101    0.118     9.674  
  iDUT/sll_12_20_g968                    A->ZN       INV_X1                              0.012   0.061    0.179     9.735  
  iDUT/sll_12_20_g960__5266              S->Z        MUX2_X1                             0.050   0.069    0.248     9.804  
  iDUT/sll_12_20_g940__1857              B1->ZN      AOI22_X1                            0.013   0.047    0.295     9.851  
  iDUT/sll_12_20_g921__6877              B->Z        MUX2_X1                             0.029   0.048    0.342     9.898  
  iDUT/sll_12_20_g905__6083              B1->ZN      OAI221_X1                           0.015   0.028    0.370     9.926  
  iDUT/g286__4547                        A1->ZN      AND2_X1                             0.019   0.033    0.403     9.959  
  iDUT                                   result[15]  LeftShift_16_flopped_LeftShift_16b      -       -    0.403     9.959  
  sum_unflopped_reg_1_15                 D           DFF_X1                              0.006   0.000    0.403     9.959  
#------------------------------------------------------------------------------------------------------------------------
Path 7: MET (9.556 ns) Setup Check with Pin sum_unflopped_reg_1_8/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_8/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.982        0.018

              Setup:-    0.029
        Cppr Adjust:+    0.035
      Required Time:=    9.988
       Launch Clock:=    0.018
          Data Path:+    0.414
              Slack:=    9.556

#-----------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                Trans   Delay  Arrival  Required  
#                                                                                        (ns)    (ns)     (ns)      Time  
#                                                                                                                   (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                           0.034       -    0.018     9.574  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                              0.034   0.138    0.156     9.712  
  iDUT/sll_12_20_g970                    A->ZN      INV_X1                              0.048   0.035    0.191     9.747  
  iDUT/sll_12_20_g966__1840              A2->ZN     NOR2_X1                             0.022   0.070    0.260     9.817  
  iDUT/sll_12_20_g949__1309              B1->ZN     AOI22_X1                            0.049   0.032    0.293     9.849  
  iDUT/sll_12_20_g931__5266              A->Z       MUX2_X1                             0.022   0.067    0.360     9.916  
  iDUT/sll_12_20_g911__1857              B1->ZN     OAI22_X1                            0.012   0.036    0.396     9.952  
  iDUT/g282__8780                        A1->ZN     AND2_X1                             0.028   0.036    0.432     9.988  
  iDUT                                   result[8]  LeftShift_16_flopped_LeftShift_16b      -       -    0.432     9.988  
  sum_unflopped_reg_1_8                  D          DFF_X1                              0.009   0.000    0.432     9.988  
#-----------------------------------------------------------------------------------------------------------------------
Path 8: MET (9.557 ns) Setup Check with Pin sum_unflopped_reg_1_9/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_9/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.982        0.018

              Setup:-    0.029
        Cppr Adjust:+    0.035
      Required Time:=    9.988
       Launch Clock:=    0.018
          Data Path:+    0.414
              Slack:=    9.557

#-----------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                Trans   Delay  Arrival  Required  
#                                                                                        (ns)    (ns)     (ns)      Time  
#                                                                                                                   (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                           0.034       -    0.018     9.574  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                              0.034   0.138    0.156     9.713  
  iDUT/sll_12_20_g970                    A->ZN      INV_X1                              0.048   0.035    0.191     9.747  
  iDUT/sll_12_20_g966__1840              A2->ZN     NOR2_X1                             0.022   0.070    0.260     9.817  
  iDUT/sll_12_20_g936__7344              B1->ZN     AOI22_X1                            0.049   0.033    0.293     9.850  
  iDUT/sll_12_20_g926__8757              A->Z       MUX2_X1                             0.021   0.068    0.361     9.917  
  iDUT/sll_12_20_g910__5019              B1->ZN     OAI22_X1                            0.012   0.035    0.396     9.953  
  iDUT/g285__1474                        A1->ZN     AND2_X1                             0.027   0.036    0.432     9.988  
  iDUT                                   result[9]  LeftShift_16_flopped_LeftShift_16b      -       -    0.432     9.988  
  sum_unflopped_reg_1_9                  D          DFF_X1                              0.008   0.000    0.432     9.988  
#-----------------------------------------------------------------------------------------------------------------------
Path 9: MET (9.566 ns) Setup Check with Pin sum_unflopped_reg_1_7/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_7/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.982        0.018

              Setup:-    0.029
        Cppr Adjust:+    0.035
      Required Time:=    9.988
       Launch Clock:=    0.018
          Data Path:+    0.404
              Slack:=    9.566

#-----------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                Trans   Delay  Arrival  Required  
#                                                                                        (ns)    (ns)     (ns)      Time  
#                                                                                                                   (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                           0.034       -    0.018     9.584  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                              0.034   0.138    0.156     9.723  
  iDUT/sll_12_20_g970                    A->ZN      INV_X1                              0.048   0.035    0.191     9.757  
  iDUT/sll_12_20_g966__1840              A2->ZN     NOR2_X1                             0.022   0.070    0.260     9.827  
  iDUT/sll_12_20_g949__1309              B1->ZN     AOI22_X1                            0.049   0.032    0.293     9.859  
  iDUT/sll_12_20_g931__5266              A->Z       MUX2_X1                             0.022   0.067    0.360     9.926  
  iDUT/sll_12_20_g913__8780              A1->ZN     OAI22_X1                            0.012   0.025    0.385     9.952  
  iDUT/g287__9682                        A1->ZN     AND2_X1                             0.028   0.037    0.422     9.988  
  iDUT                                   result[7]  LeftShift_16_flopped_LeftShift_16b      -       -    0.422     9.988  
  sum_unflopped_reg_1_7                  D          DFF_X1                              0.009   0.000    0.422     9.988  
#-----------------------------------------------------------------------------------------------------------------------
Path 10: MET (9.598 ns) Setup Check with Pin sum_unflopped_reg_1_1/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_0/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_1/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.073       -0.073
        Net Latency:+    0.055 (P)    0.090 (P)
            Arrival:=    9.983        0.017

              Setup:-    0.029
        Cppr Adjust:+    0.009
      Required Time:=    9.963
       Launch Clock:=    0.017
          Data Path:+    0.348
              Slack:=    9.598

#-----------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                Trans   Delay  Arrival  Required  
#                                                                                        (ns)    (ns)     (ns)      Time  
#                                                                                                                   (ns)  
#-----------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_0  CK         (arrival)                           0.034       -    0.017     9.615  
  multiplied_xor_result_flopped_b_reg_0  CK->Q      DFF_X1                              0.034   0.152    0.169     9.767  
  iDUT/sll_12_20_g969                    A->ZN      INV_X1                              0.061   0.064    0.233     9.831  
  iDUT/sll_12_20_g947__9682              A2->ZN     OR2_X1                              0.037   0.060    0.294     9.891  
  iDUT/sll_12_20_g927__1786              B1->ZN     OAI22_X1                            0.009   0.034    0.328     9.926  
  iDUT/g290__6877                        A1->ZN     AND2_X1                             0.027   0.037    0.365     9.963  
  iDUT                                   result[1]  LeftShift_16_flopped_LeftShift_16b      -       -    0.365     9.963  
  sum_unflopped_reg_1_1                  D          DFF_X1                              0.009   0.000    0.365     9.963  
#-----------------------------------------------------------------------------------------------------------------------

