#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 21 20:26:07 2025
# Process ID: 17836
# Current directory: C:/Users/parkj/Desktop/Verilog_project_test/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19592 C:\Users\parkj\Desktop\Verilog_project_test\project_1\project_1.xpr
# Log file: C:/Users/parkj/Desktop/Verilog_project_test/project_1/vivado.log
# Journal file: C:/Users/parkj/Desktop/Verilog_project_test/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reorder_files -fileset constrs_1 -after C:/verilog/Basys-3-Master.xdc C:/verilog/Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_stopwatch
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.414 ; gain = 243.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (2#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:114]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:144]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:144]
WARNING: [Synth 8-7071] port 'o_state' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7071] port 'o_bit_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7071] port 'o_tick_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7023] instance 'U_uart_tx' of module 'uart_tx' has 10 connections declared, but only 7 given [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:471]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:471]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:277]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:277]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (9#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
	Parameter STATE_0 bound to: 2'b00 
	Parameter STATE_1 bound to: 2'b01 
	Parameter STATE_2 bound to: 2'b10 
	Parameter STATE_3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (10#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (11#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:37]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:47]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:57]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (13#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (14#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (15#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (17#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (18#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:218]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (19#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:312]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (21#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (22#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (23#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1575.875 ; gain = 321.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1575.875 ; gain = 321.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1575.875 ; gain = 321.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1575.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1685.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1810.605 ; gain = 556.168
62 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1810.605 ; gain = 674.988
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 20:28:48 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 20:28:48 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1893.055 ; gain = 59.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (2#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:114]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:144]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:144]
WARNING: [Synth 8-7071] port 'o_state' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7071] port 'o_bit_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7071] port 'o_tick_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7023] instance 'U_uart_tx' of module 'uart_tx' has 10 connections declared, but only 7 given [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:471]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:471]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:277]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:277]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (9#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
	Parameter STATE_0 bound to: 2'b00 
	Parameter STATE_1 bound to: 2'b01 
	Parameter STATE_2 bound to: 2'b10 
	Parameter STATE_3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (10#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (11#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:37]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:47]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:57]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (13#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (14#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (15#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (17#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (18#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:218]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (19#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:312]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (21#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (22#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (23#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1932.145 ; gain = 98.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1955.074 ; gain = 121.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1955.074 ; gain = 121.379
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1963.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1995.848 ; gain = 162.152
save_constraints_as constrs_2 -target_constrs_file Basys-3-Master.xdc
INFO: [Project 1-96] Target constrs file set to 'C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc' for the 'constrs_2' constraints set.
set_property constrset constrs_2 [get_runs synth_1]
set_property constrset constrs_2 [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 20:35:32 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 20:35:32 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2034.895 ; gain = 21.570
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3621.895 ; gain = 87.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:53]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
ERROR: [Synth 8-448] named port connection 'rx_done' does not exist for instance 'U_Btn_DB_RUN' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:57]
ERROR: [Synth 8-448] named port connection 'rx_data' does not exist for instance 'U_Btn_DB_RUN' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:62]
ERROR: [Synth 8-448] named port connection 'rx_done' does not exist for instance 'U_Btn_DB_CLEAR' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:66]
ERROR: [Synth 8-448] named port connection 'rx_data' does not exist for instance 'U_Btn_DB_CLEAR' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:67]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:71]
ERROR: [Synth 8-448] named port connection 'rx_done' does not exist for instance 'U_Btn_DB_SEC' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:75]
ERROR: [Synth 8-448] named port connection 'rx_data' does not exist for instance 'U_Btn_DB_SEC' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:76]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:80]
ERROR: [Synth 8-448] named port connection 'rx_done' does not exist for instance 'U_Btn_DB_MIN' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:84]
ERROR: [Synth 8-448] named port connection 'rx_data' does not exist for instance 'U_Btn_DB_MIN' of module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:85]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:158]
ERROR: [Synth 8-6156] failed synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3656.668 ; gain = 122.500
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3681.246 ; gain = 19.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (2#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:114]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:144]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:144]
WARNING: [Synth 8-7071] port 'o_state' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7071] port 'o_bit_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7071] port 'o_tick_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
WARNING: [Synth 8-7023] instance 'U_uart_tx' of module 'uart_tx' has 10 connections declared, but only 7 given [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:105]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:471]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:471]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:277]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:277]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (9#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
	Parameter STATE_0 bound to: 2'b00 
	Parameter STATE_1 bound to: 2'b01 
	Parameter STATE_2 bound to: 2'b10 
	Parameter STATE_3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (10#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (11#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:37]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:47]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:57]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (13#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (14#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (15#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (17#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (18#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:218]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (19#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:312]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (21#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (22#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (23#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3681.246 ; gain = 19.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3693.277 ; gain = 31.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3693.277 ; gain = 31.176
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3707.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3707.660 ; gain = 45.559
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 20:43:30 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 20:43:30 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 20:50:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 20:50:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
ERROR: [Synth 8-2715] syntax error near output [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:30]
ERROR: [Synth 8-2715] syntax error near reg [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:33]
INFO: [Synth 8-2350] module uart_fifo_top ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-2350] module uart_tx ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:164]
INFO: [Synth 8-2350] module uart_rx ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:297]
INFO: [Synth 8-2350] module baud_tick_gen ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:491]
Failed to read verilog 'C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near output [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:30]
ERROR: [Synth 8-2715] syntax error near reg [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:33]
INFO: [Synth 8-2350] module uart_fifo_top ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-2350] module uart_tx ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:164]
INFO: [Synth 8-2350] module uart_rx ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:297]
INFO: [Synth 8-2350] module baud_tick_gen ignored due to previous errors [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:491]
Failed to read verilog 'C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3708.848 ; gain = 1.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/btn.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_top' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CMD bound to: 2'b01 
	Parameter PROCESS_CMD bound to: 2'b10 
	Parameter SEND_RESPONSE bound to: 2'b11 
	Parameter CMD_RUN bound to: 8'b01010010 
	Parameter CMD_RUN_LOWER bound to: 8'b01110010 
	Parameter CMD_CLEAR bound to: 8'b01000011 
	Parameter CMD_CLEAR_LOWER bound to: 8'b01100011 
	Parameter CMD_HOUR bound to: 8'b01001000 
	Parameter CMD_HOUR_LOWER bound to: 8'b01101000 
	Parameter CMD_MIN bound to: 8'b01001101 
	Parameter CMD_MIN_LOWER bound to: 8'b01101101 
	Parameter CMD_SEC bound to: 8'b01010011 
	Parameter CMD_SEC_LOWER bound to: 8'b01110011 
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (2#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.cu.v:1]
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (3#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:44]
INFO: [Synth 8-6157] synthesizing module 'FIFO_control_unit' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:114]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_control_unit' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:71]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fifo.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:147]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:147]
WARNING: [Synth 8-7071] port 'o_state' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:107]
WARNING: [Synth 8-7071] port 'o_bit_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:107]
WARNING: [Synth 8-7071] port 'o_tick_count' of module 'uart_tx' is unconnected for instance 'U_uart_tx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:107]
WARNING: [Synth 8-7023] instance 'U_uart_tx' of module 'uart_tx' has 10 connections declared, but only 7 given [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:107]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:474]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (7#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:474]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:280]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:280]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_top' (9#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/uart.top.v:2]
INFO: [Synth 8-6157] synthesizing module 'fsm_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
	Parameter STATE_0 bound to: 2'b00 
	Parameter STATE_1 bound to: 2'b01 
	Parameter STATE_2 bound to: 2'b10 
	Parameter STATE_3 bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'fsm_controller' (10#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:50]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:51]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:54]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:55]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:59]
WARNING: [Synth 8-6090] variable 'o_run' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:62]
WARNING: [Synth 8-6090] variable 'o_clear' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:63]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (11#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/cu.v:6]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:37]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:47]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
	Parameter TICK_COUNT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (12#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:57]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
	Parameter FCOUNT bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (13#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:115]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (14#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/dp.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock' (15#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_mux' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:16]
INFO: [Synth 8-6155] done synthesizing module 'display_mux' (16#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/display.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (17#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (18#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:218]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (19#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (20#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:312]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (21#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (22#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (23#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3708.848 ; gain = 1.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.168 ; gain = 24.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3732.168 ; gain = 24.508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3746.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3746.609 ; gain = 38.949
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 21:05:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 21:05:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 21:12:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 21:12:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 21:25:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 21:25:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3794.863 ; gain = 17.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
	Parameter FCOUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:157]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (2#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:190]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:218]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (3#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:212]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (4#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:235]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:312]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (5#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:307]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (6#1) [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/sources_1/imports/new/fnd.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3794.863 ; gain = 17.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3794.863 ; gain = 17.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3794.863 ; gain = 17.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3812.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_clear'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_run'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_sec'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_min'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx'. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3812.379 ; gain = 34.641
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 21:33:12 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 21:33:12 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.srcs/constrs_2/Basys-3-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 21:34:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/synth_1/runme.log
[Fri Mar 21 21:34:27 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
reorder_files -fileset constrs_1 -after C:/verilog/Basys-3-Master.xdc C:/verilog/Basys-3-Master.xdc
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Mar 21 21:36:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_project_test/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 21:37:37 2025...
