INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/ip/fifo_AD796x/sim/fifo_AD796x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_AD796x
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_slave_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/mux_8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_clgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_clgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/WbSignal_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WbSignal_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/spi_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/one_second_pulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_second_pulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/hbexec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hbexec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iande/Desktop/covg_fpga/fpga_XEM7310/fpga_XEM7310.srcs/sources_1/imports/iande/Desktop/covg_fpga/SPI_Master/okWireIn.v" into library xil_defaultlib
