Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 10:49:52 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.979   -39547.863                   7614                20696        0.070        0.000                      0                20696        0.538        0.000                       0                 10340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast          -15.977   -38278.137                   7491                14989        0.131        0.000                      0                14989        3.000        0.000                       0                  7455  
    clk_pixel_cw_hdmi       -8.441     -309.561                     42                 5659        0.117        0.000                      0                 5659        6.234        0.000                       0                  2870  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -20.979    -1269.730                    123                  123        0.070        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :         7491  Failing Endpoints,  Worst Slack      -15.977ns,  Total Violation   -38278.136ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.977ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/sample_num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/df_buffer_reg[51][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        25.744ns  (logic 12.092ns (46.970%)  route 13.652ns (53.030%))
  Logic Levels:           23  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.541    -2.495    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X35Y81         FDRE                                         r  audio_processor/my_yinner/sample_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.419    -2.076 r  audio_processor/my_yinner/sample_num_reg[1]/Q
                         net (fo=78, routed)          1.282    -0.794    audio_processor/my_yinner/sample_num[1]
    SLICE_X36Y74         LUT3 (Prop_lut3_I2_O)        0.327    -0.467 r  audio_processor/my_yinner/p_1_out_i_1823/O
                         net (fo=2, routed)           0.302    -0.165    audio_processor/my_yinner/p_1_out_i_1823_n_0
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.332     0.167 r  audio_processor/my_yinner/p_1_out_i_1826/O
                         net (fo=1, routed)           0.000     0.167    audio_processor/my_yinner/p_1_out_i_1826_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.565 r  audio_processor/my_yinner/p_1_out_i_778/CO[3]
                         net (fo=1, routed)           0.009     0.574    audio_processor/my_yinner/p_1_out_i_778_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.908 f  audio_processor/my_yinner/p_1_out_i_1821/O[1]
                         net (fo=1, routed)           0.724     1.631    audio_processor/my_yinner/p_1_out_i_1821_n_6
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.303     1.934 f  audio_processor/my_yinner/p_1_out_i_777/O
                         net (fo=1, routed)           0.294     2.228    audio_processor/my_yinner/p_1_out_i_777_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.124     2.352 r  audio_processor/my_yinner/p_1_out_i_262/O
                         net (fo=9, routed)           0.464     2.816    audio_processor/my_yinner/p_1_out_i_262_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.124     2.940 r  audio_processor/my_yinner/p_1_out_i_259/O
                         net (fo=1, routed)           0.000     2.940    audio_processor/my_yinner/p_1_out_i_259_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.292 r  audio_processor/my_yinner/p_1_out_i_96/O[3]
                         net (fo=279, routed)         1.907     5.199    audio_processor/my_yinner/sel0[3]
    SLICE_X25Y100        MUXF8 (Prop_muxf8_S_O)       0.455     5.654 r  audio_processor/my_yinner/p_1_out_i_577/O
                         net (fo=1, routed)           1.089     6.743    audio_processor/my_yinner/p_1_out_i_577_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I3_O)        0.316     7.059 r  audio_processor/my_yinner/p_1_out_i_189/O
                         net (fo=1, routed)           0.000     7.059    audio_processor/my_yinner/p_1_out_i_189_n_0
    SLICE_X30Y92         MUXF7 (Prop_muxf7_I0_O)      0.209     7.268 r  audio_processor/my_yinner/p_1_out_i_68/O
                         net (fo=1, routed)           1.355     8.622    audio_processor/my_yinner/p_1_out_i_68_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.297     8.919 r  audio_processor/my_yinner/p_1_out_i_15/O
                         net (fo=2, routed)           1.037     9.956    audio_processor/my_yinner/sig_buffer[2]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.124    10.080 r  audio_processor/my_yinner/p_1_out_i_19/O
                         net (fo=1, routed)           0.000    10.080    audio_processor/my_yinner/p_1_out_i_19_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.460 r  audio_processor/my_yinner/p_1_out_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.460    audio_processor/my_yinner/p_1_out_i_3_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.577 r  audio_processor/my_yinner/p_1_out_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.577    audio_processor/my_yinner/p_1_out_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.900 r  audio_processor/my_yinner/p_1_out_i_1/O[1]
                         net (fo=67, routed)          1.288    12.188    audio_processor/my_yinner/p_1_out_i_1_n_6
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    16.406 r  audio_processor/my_yinner/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.408    audio_processor/my_yinner/p_1_out__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    17.926 r  audio_processor/my_yinner/p_1_out__1/P[5]
                         net (fo=2, routed)           1.338    19.265    audio_processor/my_yinner/p_1_out__1_n_100
    SLICE_X51Y43         LUT3 (Prop_lut3_I1_O)        0.153    19.418 r  audio_processor/my_yinner/df_buffer[0][23]_i_3/O
                         net (fo=2, routed)           0.690    20.107    audio_processor/my_yinner/df_buffer[0][23]_i_3_n_0
    SLICE_X51Y43         LUT4 (Prop_lut4_I3_O)        0.327    20.434 r  audio_processor/my_yinner/df_buffer[0][23]_i_7/O
                         net (fo=1, routed)           0.000    20.434    audio_processor/my_yinner/df_buffer[0][23]_i_7_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.835 r  audio_processor/my_yinner/df_buffer_reg[0][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.835    audio_processor/my_yinner/df_buffer_reg[0][23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.074 r  audio_processor/my_yinner/df_buffer_reg[0][27]_i_4/O[2]
                         net (fo=1, routed)           0.601    21.675    audio_processor/my_yinner/df_buffer_reg[0][27]_i_4_n_5
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.302    21.977 r  audio_processor/my_yinner/df_buffer[0][26]_i_1/O
                         net (fo=80, routed)          1.272    23.249    audio_processor/my_yinner/df_buffer[0][26]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[51][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.798 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.380    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.471 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.439     7.910    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X43Y32         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[51][26]/C
                         clock pessimism             -0.507     7.403    
                         clock uncertainty           -0.074     7.330    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)       -0.058     7.272    audio_processor/my_yinner/df_buffer_reg[51][26]
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                         -23.249    
  -------------------------------------------------------------------
                         slack                                -15.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/sample_num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/sample_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.837%)  route 0.293ns (61.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        0.553    -0.594    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X35Y81         FDRE                                         r  audio_processor/my_yinner/sample_num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  audio_processor/my_yinner/sample_num_reg[0]/Q
                         net (fo=82, routed)          0.293    -0.160    audio_processor/my_yinner/sample_num[0]
    SLICE_X37Y76         LUT4 (Prop_lut4_I2_O)        0.045    -0.115 r  audio_processor/my_yinner/sample_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    audio_processor/my_yinner/sample_num[2]_i_1_n_0
    SLICE_X37Y76         FDRE                                         r  audio_processor/my_yinner/sample_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        0.814    -0.371    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X37Y76         FDRE                                         r  audio_processor/my_yinner/sample_num_reg[2]/C
                         clock pessimism              0.034    -0.337    
    SLICE_X37Y76         FDRE (Hold_fdre_C_D)         0.091    -0.246    audio_processor/my_yinner/sample_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           42  Failing Endpoints,  Worst Slack       -8.441ns,  Total Violation     -309.561ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.441ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        21.700ns  (logic 9.613ns (44.300%)  route 12.087ns (55.700%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 11.388 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.575    -2.461    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        1.560    -2.476    mvg/clk_pixel
    SLICE_X12Y17         FDRE                                         r  mvg/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDRE (Prop_fdre_C_Q)         0.518    -1.958 f  mvg/hcount_out_reg[7]/Q
                         net (fo=38, routed)          1.146    -0.812    my_game/ball/out[3]
    SLICE_X15Y17         LUT6 (Prop_lut6_I2_O)        0.124    -0.688 f  my_game/ball/in_sphere2_inferred__0/in_sphere1__2_i_9/O
                         net (fo=2, routed)           1.022     0.334    mvg/in_sphere1__2
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.458 r  mvg/in_sphere1__2_i_1/O
                         net (fo=54, routed)          0.877     1.335    my_game/ball/A[9]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     5.371 r  my_game/ball/in_sphere1__3/PCOUT[47]
                         net (fo=1, routed)           0.002     5.373    my_game/ball/in_sphere1__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     6.891 r  my_game/ball/in_sphere1__4/P[2]
                         net (fo=2, routed)           1.749     8.640    my_game/ball/in_sphere1__4_n_103
    SLICE_X13Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.025 r  my_game/ball/tmds_out_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.025    my_game/ball/tmds_out_reg[1]_i_18_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.359 r  my_game/ball/tmds_out_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.852    10.211    my_game/ball/tmds_out_reg[6]_i_48_n_6
    SLICE_X10Y13         LUT2 (Prop_lut2_I0_O)        0.303    10.514 r  my_game/ball/tmds_out[6]_i_51/O
                         net (fo=1, routed)           0.000    10.514    my_game/ball/tmds_out[6]_i_51_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.047 r  my_game/ball/tmds_out_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.047    my_game/ball/tmds_out_reg[6]_i_21_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.362 f  my_game/ball/tmds_out_reg[1]_i_11/O[3]
                         net (fo=3, routed)           0.632    11.994    my_game/ball/in_sphere0[27]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.307    12.301 f  my_game/ball/tmds_out[6]_i_10/O
                         net (fo=2, routed)           0.456    12.757    my_game/ball/tmds_out[6]_i_10_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.881 f  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=19, routed)          0.589    13.470    my_game/ball_n_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.124    13.594 r  my_game/tmds_out[0]_i_2/O
                         net (fo=12, routed)          0.784    14.378    mvg/red[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124    14.502 r  mvg/tmds_out[3]_i_3/O
                         net (fo=9, routed)           0.845    15.347    mvg/tmds_out[3]_i_3_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124    15.471 r  mvg/tmds_out[4]_i_2__0/O
                         net (fo=7, routed)           0.855    16.326    mvg/tmds_out[4]_i_2__0_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124    16.450 r  mvg/count[4]_i_18__0/O
                         net (fo=3, routed)           0.594    17.043    mvg/count[4]_i_18__0_n_0
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.124    17.167 r  mvg/count[4]_i_20/O
                         net (fo=3, routed)           0.673    17.840    mvg/count[4]_i_20_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.124    17.964 r  mvg/count[4]_i_15__1/O
                         net (fo=1, routed)           0.440    18.405    mvg/count[4]_i_15__1_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.124    18.529 r  mvg/count[4]_i_5__0/O
                         net (fo=1, routed)           0.571    19.100    mvg/count[4]_i_5__0_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.124    19.224 r  mvg/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000    19.224    tmds_red/D[3]
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.457    11.396    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        1.449    11.388    tmds_red/clk_pixel
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.427    10.961    
                         clock uncertainty           -0.210    10.752    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.031    10.783    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                         -19.224    
  -------------------------------------------------------------------
                         slack                                 -8.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mvg/vcount_out_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            mvg/vcount_out_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.527%)  route 0.285ns (60.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        0.549    -0.598    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.659 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        0.562    -0.585    mvg/clk_pixel
    SLICE_X39Y9          FDRE                                         r  mvg/vcount_out_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  mvg/vcount_out_reg[1]_rep__2/Q
                         net (fo=102, routed)         0.285    -0.160    mvg/vcount_out_reg[1]_rep__2_0
    SLICE_X31Y10         LUT3 (Prop_lut3_I1_O)        0.045    -0.115 r  mvg/vcount_out[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.115    mvg/vcount_out[2]_rep_i_1__0_n_0
    SLICE_X31Y10         FDRE                                         r  mvg/vcount_out_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        0.830    -0.356    mvg/clk_pixel
    SLICE_X31Y10         FDRE                                         r  mvg/vcount_out_reg[2]_rep__0/C
                         clock pessimism              0.034    -0.322    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.091    -0.231    mvg/vcount_out_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X28Y30     mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X28Y30     mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          123  Failing Endpoints,  Worst Slack      -20.979ns,  Total Violation    -1269.730ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.979ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[10]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        20.413ns  (logic 10.657ns (52.207%)  route 9.756ns (47.793%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1 LUT4=4 LUT6=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 1667.954 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.469ns = ( 1667.531 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.567  1667.531    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X12Y10         FDRE                                         r  audio_processor/my_yinner/f_out_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518  1668.049 r  audio_processor/my_yinner/f_out_reg[10]_replica/Q
                         net (fo=3, routed)           0.678  1668.727    audio_processor/my_yinner/Q[10]_repN
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.124  1668.851 r  audio_processor/my_yinner/in_sphere1_i_14/O
                         net (fo=2, routed)           0.716  1669.568    audio_processor/my_yinner/in_sphere1_i_14_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124  1669.692 r  audio_processor/my_yinner/in_sphere1_i_4/O
                         net (fo=1, routed)           0.000  1669.692    mvg/in_sphere1__1_1[1]
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578  1670.270 r  mvg/in_sphere1_i_1/O[2]
                         net (fo=58, routed)          0.793  1671.063    my_game/ball/in_sphere1__1_0[10]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213  1675.276 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, routed)           0.002  1675.278    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518  1676.796 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, routed)           0.773  1677.569    my_game/ball/in_sphere1__1_n_105
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124  1677.693 r  my_game/ball/tmds_out[1]_i_38/O
                         net (fo=1, routed)           0.000  1677.693    my_game/ball/tmds_out[1]_i_38_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1678.243 r  my_game/ball/tmds_out_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000  1678.243    my_game/ball/tmds_out_reg[1]_i_31_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1678.577 r  my_game/ball/tmds_out_reg[6]_i_96/O[1]
                         net (fo=1, routed)           0.355  1678.932    my_game/ball/tmds_out_reg[6]_i_96_n_6
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.303  1679.234 r  my_game/ball/tmds_out[6]_i_51/O
                         net (fo=1, routed)           0.000  1679.234    my_game/ball/tmds_out[6]_i_51_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  1679.767 r  my_game/ball/tmds_out_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000  1679.767    my_game/ball/tmds_out_reg[6]_i_21_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1680.082 f  my_game/ball/tmds_out_reg[1]_i_11/O[3]
                         net (fo=3, routed)           0.632  1680.714    my_game/ball/in_sphere0[27]
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.307  1681.021 f  my_game/ball/tmds_out[6]_i_10/O
                         net (fo=2, routed)           0.456  1681.477    my_game/ball/tmds_out[6]_i_10_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.124  1681.601 f  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=19, routed)          0.589  1682.190    my_game/ball_n_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.124  1682.314 r  my_game/tmds_out[0]_i_2/O
                         net (fo=12, routed)          0.784  1683.098    mvg/red[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124  1683.222 r  mvg/tmds_out[3]_i_3/O
                         net (fo=9, routed)           0.845  1684.067    mvg/tmds_out[3]_i_3_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124  1684.191 r  mvg/tmds_out[4]_i_2__0/O
                         net (fo=7, routed)           0.855  1685.046    mvg/tmds_out[4]_i_2__0_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124  1685.170 r  mvg/count[4]_i_18__0/O
                         net (fo=3, routed)           0.594  1685.763    mvg/count[4]_i_18__0_n_0
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.124  1685.887 r  mvg/count[4]_i_20/O
                         net (fo=3, routed)           0.673  1686.560    mvg/count[4]_i_20_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I5_O)        0.124  1686.684 r  mvg/count[4]_i_15__1/O
                         net (fo=1, routed)           0.440  1687.125    mvg/count[4]_i_15__1_n_0
    SLICE_X11Y9          LUT4 (Prop_lut4_I3_O)        0.124  1687.249 r  mvg/count[4]_i_5__0/O
                         net (fo=1, routed)           0.571  1687.820    mvg/count[4]_i_5__0_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I2_O)        0.124  1687.944 r  mvg/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000  1687.944    tmds_red/D[3]
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        1.457  1667.962    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        1.449  1667.953    tmds_red/clk_pixel
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.507  1667.447    
                         clock uncertainty           -0.513  1666.934    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.031  1666.965    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.965    
                         arrival time                       -1687.944    
  -------------------------------------------------------------------
                         slack                                -20.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/notes_in_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.148ns (16.730%)  route 0.737ns (83.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        0.561    -0.586    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X14Y16         FDRE                                         r  audio_processor/my_yinner/f_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  audio_processor/my_yinner/f_out_reg[2]/Q
                         net (fo=9, routed)           0.737     0.298    my_game/notes_in_reg[0][15]_0[2]
    SLICE_X12Y13         FDRE                                         r  my_game/notes_in_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, routed)        0.831    -0.355    my_game/clk_pixel
    SLICE_X12Y13         FDRE                                         r  my_game/notes_in_reg[2][2]/C
                         clock pessimism              0.039    -0.316    
                         clock uncertainty            0.513     0.197    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.032     0.229    my_game/notes_in_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.070    





