<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza.sv"
   type="SYSTEM_VERILOG"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_sim.hex"
   type="HEX"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_sim.txt"
   type="OTHER"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_synth.hex"
   type="HEX"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_seq_params_synth.txt"
   type="OTHER"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/altera_hbm2e_model.sv"
   type="SYSTEM_VERILOG"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/altera_hbm_mem.sv"
   type="SYSTEM_VERILOG"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/intel_hbm_reset.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="hbm_arch_fp_10"
   simulator="ncsim, modelsim, vcs, vcsmx, riviera" />
 <file
   path="hbm_arch_fp_10/sim/intel_hbmss_nossm_ph2.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="hbm_arch_fp_10"
   simulator="ncsim, modelsim, vcs, vcsmx, riviera" />
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_top.sv"
   type="SYSTEM_VERILOG"
   library="hbm_arch_fp_10" />
 <file
   path="hbm_arch_fp_10/sim/my_sys_hbm_fp_0_hbm_arch_fp_10_ohbrbza_uibssm.sv"
   type="SYSTEM_VERILOG"
   library="hbm_arch_fp_10" />
 <file
   path="altera_iopll_1931/sim/my_sys_hbm_fp_0_altera_iopll_1931_p4nrrwy.vo"
   type="VERILOG"
   library="altera_iopll_1931" />
 <file
   path="intel_noc_target_200/sim/my_sys_hbm_fp_0_intel_noc_target_200_3ahgnya.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_target_200" />
 <file
   path="intel_noc_target_200/sim/my_sys_hbm_fp_0_intel_noc_target_200_lcsqaba.sv"
   type="SYSTEM_VERILOG"
   library="intel_noc_target_200" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="hbm_fp_200/sim/my_sys_hbm_fp_0_hbm_fp_200_eqrofqy.v"
   type="VERILOG"
   library="hbm_fp_200"
   hasInlineConfiguration="true" />
 <file
   path="sim/my_sys_hbm_fp_0.v"
   type="VERILOG"
   library="my_sys_hbm_fp_0"
   hasInlineConfiguration="true" />
 <topLevel name="my_sys_hbm_fp_0.my_sys_hbm_fp_0" />
 <deviceFamily name="agilex7" />
 <device name="AGMF039R47A2E2VR0" />
</simPackage>
