

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_13'
================================================================
* Date:           Mon Mar  1 13:08:26 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.025|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	9  / (exitcond_i)
	8  / (!exitcond_i)
8 --> 
	7  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7 = alloca i32"   --->   Operation 10 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.18ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %numReps)"   --->   Operation 11 'read' 'numReps_read' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %numReps_out, i32 %numReps_read)"   --->   Operation 12 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "store i32 0, i32* %i_7"   --->   Operation 13 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 14 [5/5] (3.95ns)   --->   "%totalIters = mul i32 %numReps_read, 3600" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:297]   --->   Operation 14 'mul' 'totalIters' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 15 [4/5] (3.95ns)   --->   "%totalIters = mul i32 %numReps_read, 3600" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:297]   --->   Operation 15 'mul' 'totalIters' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 16 [3/5] (3.95ns)   --->   "%totalIters = mul i32 %numReps_read, 3600" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:297]   --->   Operation 16 'mul' 'totalIters' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 17 [2/5] (3.95ns)   --->   "%totalIters = mul i32 %numReps_read, 3600" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:297]   --->   Operation 17 'mul' 'totalIters' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %numReps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/5] (3.95ns)   --->   "%totalIters = mul i32 %numReps_read, 3600" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:297]   --->   Operation 22 'mul' 'totalIters' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 23 [1/1] (1.76ns)   --->   "br label %0" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 5.02>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%r_V = phi i48 [ 0, %entry ], [ %phitmp_cast_i, %._crit_edge.i ]" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 24 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%t_i = phi i32 [ 0, %entry ], [ %t, %._crit_edge.i ]"   --->   Operation 25 'phi' 't_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (2.47ns)   --->   "%exitcond_i = icmp eq i32 %t_i, %totalIters" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 26 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 27 [1/1] (2.55ns)   --->   "%t = add i32 %t_i, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 27 'add' 't' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.exit, label %1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%i_7_load = load i32* %i_7" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:307]   --->   Operation 29 'load' 'i_7_load' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (2.55ns)   --->   "%i = add i32 %i_7_load, 1" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:307]   --->   Operation 30 'add' 'i' <Predicate = (!exitcond_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 31 [1/1] (2.47ns)   --->   "%tmp_i = icmp eq i32 %i, 4" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:309]   --->   Operation 31 'icmp' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (1.76ns)   --->   "store i32 %i, i32* %i_7" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:307]   --->   Operation 32 'store' <Predicate = (!exitcond_i & !tmp_i)> <Delay = 1.76>
ST_7 : Operation 33 [1/1] (1.76ns)   --->   "store i32 0, i32* %i_7"   --->   Operation 33 'store' <Predicate = (!exitcond_i & tmp_i)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str127)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 34 'specregionbegin' 'tmp_17_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:301]   --->   Operation 35 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:303]   --->   Operation 36 'read' 'tmp_V' <Predicate = (!exitcond_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_V, i48 %r_V)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:305]   --->   Operation 37 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %2, label %.._crit_edge.i_crit_edge" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:309]   --->   Operation 38 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:309]   --->   Operation 39 'br' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %p_Result_s)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:311]   --->   Operation 40 'write' <Predicate = (tmp_i)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:312]   --->   Operation 41 'br' <Predicate = (tmp_i)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str127, i32 %tmp_17_i)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:313]   --->   Operation 42 'specregionend' 'empty' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V, i32 16, i32 47)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 43 'partselect' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%phitmp_cast_i = call i48 @_ssdm_op_BitConcatenate.i48.i16.i32(i16 %tmp_V, i32 %tmp)" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 44 'bitconcatenate' 'phitmp_cast_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "br label %0" [/home/parallels/Documents/vivado_projects/BNN-PYNQ/bnn/src/library/finn-hlslib/streamtools.h:300]   --->   Operation 45 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 46 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7           (alloca         ) [ 0111111110]
numReps_read  (read           ) [ 0011111000]
StgValue_12   (write          ) [ 0000000000]
StgValue_13   (store          ) [ 0000000000]
StgValue_18   (specinterface  ) [ 0000000000]
StgValue_19   (specinterface  ) [ 0000000000]
StgValue_20   (specinterface  ) [ 0000000000]
StgValue_21   (specinterface  ) [ 0000000000]
totalIters    (mul            ) [ 0000000110]
StgValue_23   (br             ) [ 0000001110]
r_V           (phi            ) [ 0000000110]
t_i           (phi            ) [ 0000000100]
exitcond_i    (icmp           ) [ 0000000110]
t             (add            ) [ 0000001110]
StgValue_28   (br             ) [ 0000000000]
i_7_load      (load           ) [ 0000000000]
i             (add            ) [ 0000000000]
tmp_i         (icmp           ) [ 0000000110]
StgValue_32   (store          ) [ 0000000000]
StgValue_33   (store          ) [ 0000000000]
tmp_17_i      (specregionbegin) [ 0000000000]
StgValue_35   (specpipeline   ) [ 0000000000]
tmp_V         (read           ) [ 0000000000]
p_Result_s    (bitconcatenate ) [ 0000000000]
StgValue_38   (br             ) [ 0000000000]
StgValue_39   (br             ) [ 0000000000]
StgValue_40   (write          ) [ 0000000000]
StgValue_41   (br             ) [ 0000000000]
empty         (specregionend  ) [ 0000000000]
tmp           (partselect     ) [ 0000000000]
phitmp_cast_i (bitconcatenate ) [ 0000001110]
StgValue_45   (br             ) [ 0000001110]
StgValue_46   (ret            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numReps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_7_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="numReps_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="StgValue_12_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/8 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_40_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/8 "/>
</bind>
</comp>

<comp id="83" class="1005" name="r_V_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="48" slack="1"/>
<pin id="85" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="r_V_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="48" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="95" class="1005" name="t_i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="t_i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_i/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 StgValue_33/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="13" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="totalIters/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="1"/>
<pin id="119" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="t_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_7_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="6"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7_load/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_32_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="6"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_Result_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="48" slack="1"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="48" slack="1"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="166" class="1004" name="phitmp_cast_i_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="48" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="phitmp_cast_i/8 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_7_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="181" class="1005" name="numReps_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="totalIters_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="totalIters "/>
</bind>
</comp>

<comp id="191" class="1005" name="exitcond_i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="195" class="1005" name="t_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="204" class="1005" name="phitmp_cast_i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="48" slack="1"/>
<pin id="206" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_cast_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="99" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="99" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="130" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="83" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="83" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="70" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="156" pin="4"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="52" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="184"><net_src comp="56" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="189"><net_src comp="111" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="194"><net_src comp="116" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="121" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="203"><net_src comp="136" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="166" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="87" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {8 }
	Port: numReps_out | {1 }
 - Input state : 
	Port: StreamingDataWidthCo.13 : in_V_V | {8 }
	Port: StreamingDataWidthCo.13 : numReps | {1 }
  - Chain level:
	State 1
		StgValue_13 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond_i : 1
		t : 1
		StgValue_28 : 2
		i : 1
		tmp_i : 2
		StgValue_32 : 2
	State 8
		StgValue_40 : 1
		empty : 1
		phitmp_cast_i : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_111       |    4    |   215   |    1    |
|----------|-------------------------|---------|---------|---------|
|    add   |         t_fu_121        |    0    |    0    |    39   |
|          |         i_fu_130        |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    exitcond_i_fu_116    |    0    |    0    |    18   |
|          |       tmp_i_fu_136      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|   read   | numReps_read_read_fu_56 |    0    |    0    |    0    |
|          |     tmp_V_read_fu_70    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_12_write_fu_62 |    0    |    0    |    0    |
|          | StgValue_40_write_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_s_fu_147    |    0    |    0    |    0    |
|          |   phitmp_cast_i_fu_166  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        tmp_fu_156       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |   215   |   115   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  exitcond_i_reg_191 |    1   |
|     i_7_reg_174     |   32   |
| numReps_read_reg_181|   32   |
|phitmp_cast_i_reg_204|   48   |
|      r_V_reg_83     |   48   |
|      t_i_reg_95     |   32   |
|      t_reg_195      |   32   |
|    tmp_i_reg_200    |    1   |
|  totalIters_reg_186 |   32   |
+---------------------+--------+
|        Total        |   258  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| r_V_reg_83 |  p0  |   2  |  48  |   96   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   96   ||  1.769  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   215  |   115  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   258  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   473  |   124  |
+-----------+--------+--------+--------+--------+
