Design Compiler
此command log 僅紀錄如何藉由DC synthesis RTL轉成Gate-level circuit
