

================================================================
== Vitis HLS Report for 'fpadd503_150_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:31:12 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_offset4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset4"   --->   Operation 7 'read' 'b_offset4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %b_offset"   --->   Operation 8 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset2"   --->   Operation 9 'read' 'a_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %a_offset"   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset"   --->   Operation 11 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 12 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_225 = load i4 %i" [src/generic/fp_generic.c:24]   --->   Operation 14 'load' 'i_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_225, i4 8" [src/generic/fp_generic.c:23]   --->   Operation 15 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i_225, i4 1" [src/generic/fp_generic.c:23]   --->   Operation 16 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub" [src/generic/fp_generic.c:23]   --->   Operation 17 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %i_225" [src/generic/fp_generic.c:24]   --->   Operation 18 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %a_offset_read, i1 %a_offset2_read, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln24_30 = zext i7 %tmp_s" [src/generic/fp_generic.c:24]   --->   Operation 20 'zext' 'zext_ln24_30' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln24_30" [src/generic/fp_generic.c:24]   --->   Operation 21 'getelementptr' 'a_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%a_load = load i7 %a_addr" [src/generic/fp_generic.c:24]   --->   Operation 22 'load' 'a_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_522 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %b_offset_read, i1 %b_offset4_read, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 23 'bitconcatenate' 'tmp_522' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln24_31 = zext i7 %tmp_522" [src/generic/fp_generic.c:24]   --->   Operation 24 'zext' 'zext_ln24_31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln24_31" [src/generic/fp_generic.c:24]   --->   Operation 25 'getelementptr' 'b_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%b_load = load i7 %b_addr" [src/generic/fp_generic.c:24]   --->   Operation 26 'load' 'b_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln23, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 27 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp_219, void %for.inc.split" [src/generic/fp_generic.c:23]   --->   Operation 28 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i7 %a_addr" [src/generic/fp_generic.c:24]   --->   Operation 29 'load' 'a_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln24_29 = zext i1 %carry" [src/generic/fp_generic.c:24]   --->   Operation 30 'zext' 'zext_ln24_29' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%tempReg = add i64 %a_load, i64 %zext_ln24_29" [src/generic/fp_generic.c:24]   --->   Operation 31 'add' 'tempReg' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i7 %b_addr" [src/generic/fp_generic.c:24]   --->   Operation 32 'load' 'b_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 112> <RAM>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 33 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/generic/fp_generic.c:23]   --->   Operation 35 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %c_offset_read, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %tmp" [src/generic/fp_generic.c:24]   --->   Operation 37 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c_addr11 = getelementptr i64 %c, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 38 'getelementptr' 'c_addr11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %b_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 39 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln24 = store i64 %add_ln24, i4 %c_addr11" [src/generic/fp_generic.c:24]   --->   Operation 40 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_45)   --->   "%xor_ln24 = xor i64 %add_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 41 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_45)   --->   "%xor_ln24_43 = xor i64 %b_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 42 'xor' 'xor_ln24_43' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_45)   --->   "%or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_43" [src/generic/fp_generic.c:24]   --->   Operation 43 'or' 'or_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_15)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:24]   --->   Operation 44 'bitselect' 'bit_sel' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_15)   --->   "%xor_ln24_44 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:24]   --->   Operation 45 'xor' 'xor_ln24_44' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_15)   --->   "%trunc_ln24_13 = trunc i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 46 'trunc' 'trunc_ln24_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_15)   --->   "%xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_44, i63 %trunc_ln24_13" [src/generic/fp_generic.c:24]   --->   Operation 47 'bitconcatenate' 'xor_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_15)   --->   "%and_ln24 = and i64 %a_load, i64 %xor_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 48 'and' 'and_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24_45 = xor i64 %or_ln24, i64 %add_ln24" [src/generic/fp_generic.c:24]   --->   Operation 49 'xor' 'xor_ln24_45' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_15 = or i64 %xor_ln24_45, i64 %and_ln24" [src/generic/fp_generic.c:24]   --->   Operation 50 'or' 'or_ln24_15' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_15, i32 63" [src/generic/fp_generic.c:23]   --->   Operation 51 'bitselect' 'tmp_219' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/generic/fp_generic.c:23]   --->   Operation 52 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_offset4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
b_offset4_read         (read             ) [ 0000]
b_offset_read          (read             ) [ 0000]
a_offset2_read         (read             ) [ 0000]
a_offset_read          (read             ) [ 0000]
c_offset_read          (read             ) [ 0111]
store_ln20             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i_225                  (load             ) [ 0000]
icmp_ln23              (icmp             ) [ 0111]
add_ln23               (add              ) [ 0000]
br_ln23                (br               ) [ 0000]
trunc_ln24             (trunc            ) [ 0111]
tmp_s                  (bitconcatenate   ) [ 0000]
zext_ln24_30           (zext             ) [ 0000]
a_addr                 (getelementptr    ) [ 0010]
tmp_522                (bitconcatenate   ) [ 0000]
zext_ln24_31           (zext             ) [ 0000]
b_addr                 (getelementptr    ) [ 0010]
store_ln20             (store            ) [ 0000]
carry                  (phi              ) [ 0010]
a_load                 (load             ) [ 0101]
zext_ln24_29           (zext             ) [ 0000]
tempReg                (add              ) [ 0101]
b_load                 (load             ) [ 0101]
specpipeline_ln20      (specpipeline     ) [ 0000]
speclooptripcount_ln20 (speclooptripcount) [ 0000]
specloopname_ln23      (specloopname     ) [ 0000]
tmp                    (bitconcatenate   ) [ 0000]
zext_ln24              (zext             ) [ 0000]
c_addr11               (getelementptr    ) [ 0000]
add_ln24               (add              ) [ 0000]
store_ln24             (store            ) [ 0000]
xor_ln24               (xor              ) [ 0000]
xor_ln24_43            (xor              ) [ 0000]
or_ln24                (or               ) [ 0000]
bit_sel                (bitselect        ) [ 0000]
xor_ln24_44            (xor              ) [ 0000]
trunc_ln24_13          (trunc            ) [ 0000]
xor_ln24_s             (bitconcatenate   ) [ 0000]
and_ln24               (and              ) [ 0000]
xor_ln24_45            (xor              ) [ 0000]
or_ln24_15             (or               ) [ 0000]
tmp_219                (bitselect        ) [ 0111]
br_ln23                (br               ) [ 0111]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_offset4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_offset4_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset4_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="b_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="a_offset2_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset2_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_offset_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="c_offset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="c_addr11_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr11/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln24_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="carry_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="carry_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln20_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_225_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_225/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln23_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln23_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln24_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="3" slack="0"/>
<pin id="175" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln24_30_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_30/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_522_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="3" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="3" slack="0"/>
<pin id="190" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_522/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln24_31_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_31/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln20_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln24_29_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_29/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tempReg_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="2"/>
<pin id="218" dir="0" index="2" bw="3" slack="2"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln24_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln24_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="0" index="1" bw="64" slack="1"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="1"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln24_43_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="1"/>
<pin id="238" dir="0" index="1" bw="64" slack="1"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_43/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln24_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bit_sel_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="0" index="2" bw="7" slack="0"/>
<pin id="250" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln24_44_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_44/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln24_13_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_13/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="xor_ln24_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="63" slack="0"/>
<pin id="266" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln24_s/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln24_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln24_45_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="64" slack="0"/>
<pin id="278" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_45/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln24_15_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_15/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_219_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_219/3 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="c_offset_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2"/>
<pin id="304" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="c_offset_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln23_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="311" class="1005" name="trunc_ln24_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="2"/>
<pin id="313" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="316" class="1005" name="a_addr_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="1"/>
<pin id="318" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="321" class="1005" name="b_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="a_load_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="tempReg_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="340" class="1005" name="b_load_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_219_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_219 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="151" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="84" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="78" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="183"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="72" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="66" pin="2"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="166" pin="1"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="204"><net_src comp="160" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="139" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="103" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="215" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="230"><net_src comp="226" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="244"><net_src comp="231" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="253" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="240" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="226" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="270" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="62" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="305"><net_src comp="90" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="310"><net_src comp="154" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="166" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="319"><net_src comp="96" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="324"><net_src comp="109" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="329"><net_src comp="103" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="334"><net_src comp="209" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="343"><net_src comp="116" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="349"><net_src comp="287" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="139" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {3 }
 - Input state : 
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : c_offset | {1 }
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : a_offset | {1 }
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : a_offset2 | {1 }
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : a | {1 2 }
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : b_offset | {1 }
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : b_offset4 | {1 }
	Port: fpadd503.150_Pipeline_VITIS_LOOP_23_1 : b | {1 2 }
  - Chain level:
	State 1
		store_ln20 : 1
		i_225 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		trunc_ln24 : 2
		tmp_s : 3
		zext_ln24_30 : 4
		a_addr : 5
		a_load : 6
		tmp_522 : 3
		zext_ln24_31 : 4
		b_addr : 5
		b_load : 6
		store_ln20 : 3
	State 2
		zext_ln24_29 : 1
		tempReg : 2
	State 3
		zext_ln24 : 1
		c_addr11 : 2
		store_ln24 : 3
		xor_ln24 : 1
		or_ln24 : 1
		xor_ln24_44 : 1
		xor_ln24_s : 1
		and_ln24 : 2
		xor_ln24_45 : 1
		or_ln24_15 : 2
		tmp_219 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln24_fu_231      |    0    |    64   |
|    xor   |     xor_ln24_43_fu_236    |    0    |    64   |
|          |     xor_ln24_44_fu_253    |    0    |    2    |
|          |     xor_ln24_45_fu_275    |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln23_fu_160      |    0    |    13   |
|    add   |       tempReg_fu_209      |    0    |    71   |
|          |      add_ln24_fu_226      |    0    |    71   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln24_fu_240      |    0    |    64   |
|          |     or_ln24_15_fu_281     |    0    |    64   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln24_fu_270      |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln23_fu_154     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          | b_offset4_read_read_fu_66 |    0    |    0    |
|          |  b_offset_read_read_fu_72 |    0    |    0    |
|   read   | a_offset2_read_read_fu_78 |    0    |    0    |
|          |  a_offset_read_read_fu_84 |    0    |    0    |
|          |  c_offset_read_read_fu_90 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln24_fu_166     |    0    |    0    |
|          |    trunc_ln24_13_fu_259   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_170       |    0    |    0    |
|bitconcatenate|       tmp_522_fu_185      |    0    |    0    |
|          |         tmp_fu_215        |    0    |    0    |
|          |     xor_ln24_s_fu_262     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    zext_ln24_30_fu_180    |    0    |    0    |
|   zext   |    zext_ln24_31_fu_195    |    0    |    0    |
|          |    zext_ln24_29_fu_205    |    0    |    0    |
|          |      zext_ln24_fu_221     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       bit_sel_fu_246      |    0    |    0    |
|          |       tmp_219_fu_287      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   554   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    a_addr_reg_316   |    7   |
|    a_load_reg_326   |   64   |
|    b_addr_reg_321   |    7   |
|    b_load_reg_340   |   64   |
|c_offset_read_reg_302|    1   |
|    carry_reg_135    |    1   |
|      i_reg_295      |    4   |
|  icmp_ln23_reg_307  |    1   |
|   tempReg_reg_331   |   64   |
|   tmp_219_reg_346   |    1   |
|  trunc_ln24_reg_311 |    3   |
+---------------------+--------+
|        Total        |   217  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
| grp_access_fu_116 |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   217  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   217  |   572  |
+-----------+--------+--------+--------+
