[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DecValue/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 98
LIB: work
FILE: ${SURELOG_DIR}/tests/DecValue/dut.sv
n<> u<97> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<97> s<96> l<1:1>
  n<> u<96> t<Source_text> p<97> c<95> l<1:1> el<7:10>
    n<> u<95> t<Description> p<96> c<94> l<1:1> el<7:10>
      n<> u<94> t<Module_declaration> p<95> c<14> l<1:1> el<7:10>
        n<> u<14> t<Module_ansi_header> p<94> c<2> s<30> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<30> t<Non_port_module_item> p<94> c<29> s<46> l<2:4> el<2:21>
          n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:4> el<2:21>
            n<> u<28> t<Module_common_item> p<29> c<27> l<2:4> el<2:21>
              n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:21>
                n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:4> el<2:21>
                  n<> u<25> t<Parameter_declaration> p<26> c<15> l<2:4> el<2:20>
                    n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<2:14> el<2:14>
                    n<> u<24> t<Param_assignment_list> p<25> c<23> l<2:14> el<2:20>
                      n<> u<23> t<Param_assignment> p<24> c<16> l<2:14> el<2:20>
                        n<A> u<16> t<STRING_CONST> p<23> s<22> l<2:14> el<2:15>
                        n<> u<22> t<Constant_param_expression> p<23> c<21> l<2:18> el<2:20>
                          n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<2:18> el<2:20>
                            n<> u<20> t<Constant_expression> p<21> c<19> l<2:18> el<2:20>
                              n<> u<19> t<Constant_primary> p<20> c<18> l<2:18> el<2:20>
                                n<> u<18> t<Primary_literal> p<19> c<17> l<2:18> el<2:20>
                                  n<x> u<17> t<X> p<18> l<2:18> el<2:20>
        n<> u<46> t<Non_port_module_item> p<94> c<45> s<70> l<3:4> el<3:21>
          n<> u<45> t<Module_or_generate_item> p<46> c<44> l<3:4> el<3:21>
            n<> u<44> t<Module_common_item> p<45> c<43> l<3:4> el<3:21>
              n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<3:4> el<3:21>
                n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<3:4> el<3:21>
                  n<> u<41> t<Parameter_declaration> p<42> c<31> l<3:4> el<3:20>
                    n<> u<31> t<Data_type_or_implicit> p<41> s<40> l<3:14> el<3:14>
                    n<> u<40> t<Param_assignment_list> p<41> c<39> l<3:14> el<3:20>
                      n<> u<39> t<Param_assignment> p<40> c<32> l<3:14> el<3:20>
                        n<B> u<32> t<STRING_CONST> p<39> s<38> l<3:14> el<3:15>
                        n<> u<38> t<Constant_param_expression> p<39> c<37> l<3:18> el<3:20>
                          n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<3:18> el<3:20>
                            n<> u<36> t<Constant_expression> p<37> c<35> l<3:18> el<3:20>
                              n<> u<35> t<Constant_primary> p<36> c<34> l<3:18> el<3:20>
                                n<> u<34> t<Primary_literal> p<35> c<33> l<3:18> el<3:20>
                                  n<x> u<33> t<X> p<34> l<3:18> el<3:20>
        n<> u<70> t<Non_port_module_item> p<94> c<69> s<92> l<4:4> el<4:29>
          n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:4> el<4:29>
            n<> u<68> t<Module_common_item> p<69> c<67> l<4:4> el<4:29>
              n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<4:4> el<4:29>
                n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<4:4> el<4:29>
                  n<> u<65> t<Local_parameter_declaration> p<66> c<49> l<4:4> el<4:28>
                    n<> u<49> t<Data_type_or_implicit> p<65> c<48> s<64> l<4:15> el<4:18>
                      n<> u<48> t<Data_type> p<49> c<47> l<4:15> el<4:18>
                        n<> u<47> t<IntegerAtomType_Int> p<48> l<4:15> el<4:18>
                    n<> u<64> t<Param_assignment_list> p<65> c<63> l<4:19> el<4:28>
                      n<> u<63> t<Param_assignment> p<64> c<50> l<4:19> el<4:28>
                        n<C> u<50> t<STRING_CONST> p<63> s<62> l<4:19> el<4:20>
                        n<> u<62> t<Constant_param_expression> p<63> c<61> l<4:23> el<4:28>
                          n<> u<61> t<Constant_mintypmax_expression> p<62> c<60> l<4:23> el<4:28>
                            n<> u<60> t<Constant_expression> p<61> c<54> l<4:23> el<4:28>
                              n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<4:23> el<4:24>
                                n<> u<53> t<Constant_primary> p<54> c<52> l<4:23> el<4:24>
                                  n<> u<52> t<Primary_literal> p<53> c<51> l<4:23> el<4:24>
                                    n<A> u<51> t<STRING_CONST> p<52> l<4:23> el<4:24>
                              n<> u<59> t<BinOp_Div> p<60> s<58> l<4:25> el<4:26>
                              n<> u<58> t<Constant_expression> p<60> c<57> l<4:27> el<4:28>
                                n<> u<57> t<Constant_primary> p<58> c<56> l<4:27> el<4:28>
                                  n<> u<56> t<Primary_literal> p<57> c<55> l<4:27> el<4:28>
                                    n<B> u<55> t<STRING_CONST> p<56> l<4:27> el<4:28>
        n<> u<92> t<Non_port_module_item> p<94> c<91> s<93> l<6:4> el<6:23>
          n<> u<91> t<Module_or_generate_item> p<92> c<90> l<6:4> el<6:23>
            n<> u<90> t<Module_common_item> p<91> c<89> l<6:4> el<6:23>
              n<> u<89> t<Continuous_assign> p<90> c<88> l<6:4> el<6:23>
                n<> u<88> t<Net_assignment_list> p<89> c<87> l<6:11> el<6:22>
                  n<> u<87> t<Net_assignment> p<88> c<75> l<6:11> el<6:22>
                    n<> u<75> t<Net_lvalue> p<87> c<72> s<86> l<6:11> el<6:12>
                      n<> u<72> t<Ps_or_hierarchical_identifier> p<75> c<71> s<74> l<6:11> el<6:12>
                        n<o> u<71> t<STRING_CONST> p<72> l<6:11> el<6:12>
                      n<> u<74> t<Constant_select> p<75> c<73> l<6:13> el<6:13>
                        n<> u<73> t<Constant_bit_select> p<74> l<6:13> el<6:13>
                    n<> u<86> t<Expression> p<87> c<85> l<6:15> el<6:22>
                      n<> u<85> t<Primary> p<86> c<84> l<6:15> el<6:22>
                        n<> u<84> t<Cast> p<85> c<79> l<6:15> el<6:22>
                          n<> u<79> t<Casting_type> p<84> c<78> s<83> l<6:15> el<6:18>
                            n<int> u<78> t<Simple_type> p<79> c<77> l<6:15> el<6:18>
                              n<> u<77> t<Integer_type> p<78> c<76> l<6:15> el<6:18>
                                n<> u<76> t<IntegerAtomType_Int> p<77> l<6:15> el<6:18>
                          n<> u<83> t<Expression> p<84> c<82> l<6:20> el<6:21>
                            n<> u<82> t<Primary> p<83> c<81> l<6:20> el<6:21>
                              n<> u<81> t<Primary_literal> p<82> c<80> l<6:20> el<6:21>
                                n<C> u<80> t<STRING_CONST> p<81> l<6:20> el<6:21>
        n<> u<93> t<ENDMODULE> p<94> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DecValue/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DecValue/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               2
ContAssign                                             1
Design                                                 1
Identifier                                             1
IntTypespec                                            4
IntVar                                                 1
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
ParamAssign                                            3
Parameter                                              3
Port                                                   1
RefObj                                                 4
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DecValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/DecValue/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiName:work@top
  |vpiVariables:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_IntVar: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:4:15, endln:4:18
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@top.A), line:2:14, endln:2:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |BIN:X
    |vpiName:A
    |vpiFullName:work@top.A
  |vpiParameter:
  \_Parameter: (work@top.B), line:3:14, endln:3:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |BIN:X
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiParameter:
  \_Parameter: (work@top.C), line:4:19, endln:4:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.C), line:4:15, endln:4:18
      |vpiParent:
      \_Parameter: (work@top.C), line:4:19, endln:4:28
      |vpiFullName:work@top.C
      |vpiActual:
      \_IntTypespec: , line:4:15, endln:4:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:C
    |vpiFullName:work@top.C
  |vpiParamAssign:
  \_ParamAssign: , line:2:14, endln:2:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:2:18, endln:2:20
      |vpiParent:
      \_ParamAssign: , line:2:14, endln:2:20
      |vpiDecompile:'X
      |vpiSize:-1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.A), line:2:14, endln:2:20
  |vpiParamAssign:
  \_ParamAssign: , line:3:14, endln:3:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Constant: , line:3:18, endln:3:20
      |vpiParent:
      \_ParamAssign: , line:3:14, endln:3:20
      |vpiDecompile:'X
      |vpiSize:-1
      |BIN:X
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@top.B), line:3:14, endln:3:20
  |vpiParamAssign:
  \_ParamAssign: , line:4:19, endln:4:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:4:23, endln:4:28
      |vpiParent:
      \_ParamAssign: , line:4:19, endln:4:28
      |vpiOpType:12
      |vpiOperand:
      \_RefObj: (work@top.A), line:4:23, endln:4:24
        |vpiParent:
        \_Operation: , line:4:23, endln:4:28
        |vpiName:A
        |vpiFullName:work@top.A
        |vpiActual:
        \_Parameter: (work@top.A), line:2:14, endln:2:20
      |vpiOperand:
      \_RefObj: (work@top.B), line:4:27, endln:4:28
        |vpiParent:
        \_Operation: , line:4:23, endln:4:28
        |vpiName:B
        |vpiFullName:work@top.B
        |vpiActual:
        \_Parameter: (work@top.B), line:3:14, endln:3:20
    |vpiLhs:
    \_Parameter: (work@top.C), line:4:19, endln:4:28
  |vpiTypedef:
  \_IntTypespec: , line:4:15, endln:4:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:4:15, endln:4:18
  |vpiImportTypespec:
  \_IntVar: (work@top.o), line:1:23, endln:1:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:4:15, endln:4:18
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:6:15, endln:6:22
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:22
      |vpiTypespec:
      \_RefTypespec: (work@top), line:6:15, endln:6:18
        |vpiParent:
        \_Operation: , line:6:15, endln:6:22
        |vpiFullName:work@top
        |vpiActual:
        \_IntTypespec: , line:4:15, endln:4:18
      |vpiOpType:67
      |vpiOperand:
      \_RefObj: (work@top.C), line:6:20, endln:6:21
        |vpiParent:
        \_Operation: , line:6:15, endln:6:22
        |vpiName:C
        |vpiFullName:work@top.C
        |vpiActual:
        \_Parameter: (work@top.C), line:4:19, endln:4:28
    |vpiLhs:
    \_RefObj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:22
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntVar: (work@top.o), line:1:23, endln:1:24
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DecValue/dut.sv, line:1:1, endln:7:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
