Fitter report for de0_tdc
Sat Jun 23 16:23:28 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |DE0_TDC|singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jun 23 16:23:28 2018       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; de0_tdc                                     ;
; Top-level Entity Name              ; DE0_TDC                                     ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,381 / 22,320 ( 20 % )                     ;
;     Total combinational functions  ; 2,727 / 22,320 ( 12 % )                     ;
;     Dedicated logic registers      ; 3,883 / 22,320 ( 17 % )                     ;
; Total registers                    ; 3883                                        ;
; Total pins                         ; 51 / 154 ( 33 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 155,648 / 608,256 ( 26 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V               ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  39.4%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; LED[0]       ; Missing drive strength and slew rate ;
; LED[1]       ; Missing drive strength and slew rate ;
; LED[2]       ; Missing drive strength and slew rate ;
; LED[3]       ; Missing drive strength and slew rate ;
; LED[4]       ; Missing drive strength and slew rate ;
; LED[5]       ; Missing drive strength and slew rate ;
; LED[6]       ; Missing drive strength and slew rate ;
; LED[7]       ; Missing drive strength and slew rate ;
; MOD          ; Missing drive strength               ;
; MOD_STATIC   ; Missing drive strength               ;
; TRIG         ; Missing drive strength               ;
; DAC_OUT[0]   ; Missing drive strength               ;
; DAC_OUT[1]   ; Missing drive strength               ;
; DAC_OUT[2]   ; Missing drive strength               ;
; DAC_OUT[3]   ; Missing drive strength               ;
; DAC_OUT[4]   ; Missing drive strength               ;
; DAC_OUT[5]   ; Missing drive strength               ;
; DAC_OUT[6]   ; Missing drive strength               ;
; DAC_OUT[7]   ; Missing drive strength               ;
; DAC_WR       ; Missing drive strength               ;
; DAC2_DB[0]   ; Missing drive strength               ;
; DAC2_DB[1]   ; Missing drive strength               ;
; DAC2_DB[2]   ; Missing drive strength               ;
; DAC2_DB[3]   ; Missing drive strength               ;
; DAC2_DB[4]   ; Missing drive strength               ;
; DAC2_DB[5]   ; Missing drive strength               ;
; DAC2_DB[6]   ; Missing drive strength               ;
; DAC2_DB[7]   ; Missing drive strength               ;
; DAC2_WR      ; Missing drive strength               ;
; TEST_SIGNAL  ; Missing drive strength               ;
; TEST_SIGNAL2 ; Missing drive strength               ;
; SPI3_CLK     ; Missing drive strength               ;
; SPI3_MOSI    ; Missing drive strength               ;
; SPI3_SS      ; Missing drive strength               ;
; SPI1_MOSI    ; Missing drive strength               ;
; SPI1_SS      ; Missing drive strength               ;
+--------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+--------------+----------------+--------------+------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+------------+---------------+----------------+
; I/O Standard ; DE0_TDC        ;              ; SPI1_CLK   ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6828 ) ; 0.00 % ( 0 / 6828 )        ; 0.00 % ( 0 / 6828 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6828 ) ; 0.00 % ( 0 / 6828 )        ; 0.00 % ( 0 / 6828 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4673 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 212 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1920 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 23 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,381 / 22,320 ( 20 % )    ;
;     -- Combinational with no register       ; 498                        ;
;     -- Register only                        ; 1654                       ;
;     -- Combinational with a register        ; 2229                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 857                        ;
;     -- 3 input functions                    ; 833                        ;
;     -- <=2 input functions                  ; 1037                       ;
;     -- Register only                        ; 1654                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1878                       ;
;     -- arithmetic mode                      ; 849                        ;
;                                             ;                            ;
; Total registers*                            ; 3,883 / 23,018 ( 17 % )    ;
;     -- Dedicated logic registers            ; 3,883 / 22,320 ( 17 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 374 / 1,395 ( 27 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 51 / 154 ( 33 % )          ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 13                         ;
; M9Ks                                        ; 20 / 66 ( 30 % )           ;
; Total block memory bits                     ; 155,648 / 608,256 ( 26 % ) ;
; Total block memory implementation bits      ; 184,320 / 608,256 ( 30 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 2 / 4 ( 50 % )             ;
; Global clocks                               ; 13 / 20 ( 65 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 3.2% / 3.0% / 3.4%         ;
; Peak interconnect usage (total/H/V)         ; 12.3% / 11.8% / 13.1%      ;
; Maximum fan-out                             ; 1832                       ;
; Highest non-global fan-out                  ; 247                        ;
; Total fan-out                               ; 20794                      ;
; Average fan-out                             ; 2.57                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 2859 / 22320 ( 13 % ) ; 147 / 22320 ( < 1 % ) ; 1375 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 309                   ; 57                    ; 132                            ; 0                              ;
;     -- Register only                        ; 858                   ; 25                    ; 771                            ; 0                              ;
;     -- Combinational with a register        ; 1692                  ; 65                    ; 472                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 532                   ; 50                    ; 275                            ; 0                              ;
;     -- 3 input functions                    ; 613                   ; 35                    ; 185                            ; 0                              ;
;     -- <=2 input functions                  ; 856                   ; 37                    ; 144                            ; 0                              ;
;     -- Register only                        ; 858                   ; 25                    ; 771                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 1245                  ; 114                   ; 519                            ; 0                              ;
;     -- arithmetic mode                      ; 756                   ; 8                     ; 85                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 2550                  ; 90                    ; 1243                           ; 0                              ;
;     -- Dedicated logic registers            ; 2550 / 22320 ( 11 % ) ; 90 / 22320 ( < 1 % )  ; 1243 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 247 / 1395 ( 18 % )   ; 14 / 1395 ( 1 % )     ; 129 / 1395 ( 9 % )             ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 51                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 4096                  ; 0                     ; 151552                         ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                     ; 175104                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                 ;
; M9K                                         ; 1 / 66 ( 1 % )        ; 0 / 66 ( 0 % )        ; 19 / 66 ( 28 % )               ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 11 / 24 ( 45 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 2500                  ; 133                   ; 1625                           ; 2                              ;
;     -- Registered Input Connections         ; 2496                  ; 100                   ; 1302                           ; 0                              ;
;     -- Output Connections                   ; 801                   ; 168                   ; 33                             ; 3258                           ;
;     -- Registered Output Connections        ; 129                   ; 167                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 14254                 ; 853                   ; 6652                           ; 3278                           ;
;     -- Registered Connections               ; 8464                  ; 610                   ; 3733                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 0                     ; 123                   ; 677                            ; 2501                           ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                    ; 158                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 677                   ; 158                   ; 64                             ; 759                            ;
;     -- hard_block:auto_generated_inst       ; 2501                  ; 0                     ; 759                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 18                    ; 21                    ; 280                            ; 2                              ;
;     -- Output Ports                         ; 113                   ; 39                    ; 162                            ; 10                             ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 33                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                    ; 149                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 31                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 1                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 19                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 75                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 80                             ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                    ; 151                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]   ; J15   ; 5        ; 53           ; 14           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[1]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[2]   ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SIGNAL   ; K15   ; 5        ; 53           ; 13           ; 7            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SW[0]    ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[1]    ; T6    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[2]    ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[3]    ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[4]    ; L13   ; 5        ; 53           ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[5]    ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[6]    ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[7]    ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[8]    ; C9    ; 7        ; 31           ; 34           ; 0            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
; SW[9]    ; R12   ; 4        ; 36           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DAC2_DB[0]   ; C8    ; 8        ; 23           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[1]   ; E7    ; 8        ; 16           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[2]   ; E8    ; 8        ; 20           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[3]   ; B7    ; 8        ; 18           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[4]   ; C6    ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[5]   ; D8    ; 8        ; 23           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[6]   ; A7    ; 8        ; 20           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_DB[7]   ; F8    ; 8        ; 20           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC2_WR      ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[0]   ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[1]   ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[2]   ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[3]   ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[4]   ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[5]   ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[6]   ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_OUT[7]   ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DAC_WR       ; C11   ; 7        ; 38           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[0]       ; M8    ; 3        ; 20           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[1]       ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[2]       ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[3]       ; P8    ; 3        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[4]       ; P6    ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[5]       ; L1    ; 2        ; 0            ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[6]       ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[7]       ; R6    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MOD          ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; MOD_STATIC   ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SPI1_MOSI    ; A3    ; 8        ; 7            ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SPI1_SS      ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; SPI3_CLK     ; B6    ; 8        ; 16           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI3_MOSI    ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI3_SS      ; A6    ; 8        ; 16           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_SIGNAL  ; D3    ; 8        ; 1            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEST_SIGNAL2 ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; TRIG         ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; DAC_OUT[1]              ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO        ; DAC_OUT[5]              ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; DAC_OUT[3]              ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO        ; DAC_OUT[2]              ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; DAC_OUT[4]              ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO        ; SW[8]                   ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO        ; SW[2]                   ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; DAC_OUT[0]              ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; DAC2_DB[0]              ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO        ; DAC2_DB[2]              ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; DAC2_DB[7]              ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; DAC2_DB[6]              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO        ; DAC2_DB[3]              ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO        ; SPI3_SS                 ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO        ; SPI3_CLK                ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO        ; DAC2_DB[1]              ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO        ; SPI3_MOSI               ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 14 ( 43 % )  ; 2.5V          ; --           ;
; 2        ; 2 / 16 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 7 / 25 ( 28 % )  ; 2.5V          ; --           ;
; 4        ; 8 / 20 ( 40 % )  ; 3.3V          ; --           ;
; 5        ; 3 / 18 ( 17 % )  ; 3.3V          ; --           ;
; 6        ; 5 / 13 ( 38 % )  ; 2.5V          ; --           ;
; 7        ; 12 / 24 ( 50 % ) ; 3.3V          ; --           ;
; 8        ; 13 / 24 ( 54 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 239        ; 8        ; SPI1_MOSI                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 236        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 232        ; 8        ; SPI3_MOSI                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; SPI3_SS                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; DAC2_DB[6]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; DAC_OUT[2]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 191        ; 7        ; DAC_OUT[5]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 237        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 226        ; 8        ; SPI3_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; DAC2_DB[3]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; DAC_OUT[4]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; DAC_OUT[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 245        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; DAC2_DB[4]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; DAC2_DB[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; SW[8]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; DAC_WR                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 174        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 173        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; TEST_SIGNAL                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 234        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; DAC2_DB[5]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 201        ; 7        ; SW[2]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 178        ; 7        ; SW[7]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; TRIG                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 170        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 227        ; 8        ; DAC2_DB[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 218        ; 8        ; DAC2_DB[2]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 205        ; 7        ; DAC_OUT[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; SW[6]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; SW[0]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 150        ; 6        ; KEY[2]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 13         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 8          ; 1        ; LED[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; DAC2_DB[7]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; DAC_OUT[3]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; LED[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 167        ; 6        ; SW[5]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 15         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 159        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 29         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 36         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; SIGNAL                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 39         ; 2        ; LED[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 38         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 40         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 79         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; SW[4]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 134        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 137        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 68         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 81         ; 3        ; LED[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; TEST_SIGNAL2                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 43         ; 2        ; LED[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 52         ; 3        ; SW[3]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 63         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 93         ; 4        ; MOD                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; MOD_STATIC                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 117        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 133        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 50         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 53         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; LED[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; LED[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; DAC2_WR                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 128        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 60         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 71         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 73         ; 3        ; LED[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 76         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 98         ; 4        ; DAC_OUT[7]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; SW[9]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; SPI1_SS                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 55         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 61         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 72         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 74         ; 3        ; SW[1]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 99         ; 4        ; DAC_OUT[6]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 108        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 115        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 116        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                        ;
+-------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|pll1 ; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; SDC pin name                  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1                                           ;
; PLL mode                      ; Normal                                                                                           ; Normal                                                                                          ;
; Compensate clock              ; clock0                                                                                           ; clock0                                                                                          ;
; Compensated input/output pins ; --                                                                                               ; --                                                                                              ;
; Switchover type               ; --                                                                                               ; --                                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                                         ; 50.0 MHz                                                                                        ;
; Input frequency 1             ; --                                                                                               ; --                                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                         ; 50.0 MHz                                                                                        ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                        ; 600.0 MHz                                                                                       ;
; VCO post scale K counter      ; 2                                                                                                ; 2                                                                                               ;
; VCO frequency control         ; Auto                                                                                             ; Auto                                                                                            ;
; VCO phase shift step          ; 208 ps                                                                                           ; 208 ps                                                                                          ;
; VCO multiply                  ; --                                                                                               ; --                                                                                              ;
; VCO divide                    ; --                                                                                               ; --                                                                                              ;
; Freq min lock                 ; 25.0 MHz                                                                                         ; 25.0 MHz                                                                                        ;
; Freq max lock                 ; 54.18 MHz                                                                                        ; 54.18 MHz                                                                                       ;
; M VCO Tap                     ; 0                                                                                                ; 0                                                                                               ;
; M Initial                     ; 1                                                                                                ; 1                                                                                               ;
; M value                       ; 12                                                                                               ; 12                                                                                              ;
; N value                       ; 1                                                                                                ; 1                                                                                               ;
; Charge pump current           ; setting 1                                                                                        ; setting 1                                                                                       ;
; Loop filter resistance        ; setting 27                                                                                       ; setting 27                                                                                      ;
; Loop filter capacitance       ; setting 0                                                                                        ; setting 0                                                                                       ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                               ; 680 kHz to 980 kHz                                                                              ;
; Bandwidth type                ; Medium                                                                                           ; Medium                                                                                          ;
; Real time reconfigurable      ; Off                                                                                              ; Off                                                                                             ;
; Scan chain MIF file           ; --                                                                                               ; --                                                                                              ;
; Preserve PLL counter order    ; Off                                                                                              ; Off                                                                                             ;
; PLL location                  ; PLL_4                                                                                            ; PLL_1                                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                                         ; CLOCK_50                                                                                        ;
; Inclk1 signal                 ; --                                                                                               ; --                                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                                    ; Dedicated Pin                                                                                   ;
; Inclk1 signal type            ; --                                                                                               ; --                                                                                              ;
+-------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------------------+
; Name                                                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift     ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                  ;
+--------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------------------+
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 1   ; 200.0 MHz        ; 75 (1042 ps)    ; 15.00 (208 ps)   ; 50/50      ; C4      ; 3             ; 2/1 Odd      ; --            ; 1       ; 5       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 4    ; 1   ; 200.0 MHz        ; 90 (1250 ps)    ; 15.00 (208 ps)   ; 50/50      ; C1      ; 3             ; 2/1 Odd      ; --            ; 1       ; 6       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[1] ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 4    ; 1   ; 200.0 MHz        ; 105 (1458 ps)   ; 15.00 (208 ps)   ; 50/50      ; C2      ; 3             ; 2/1 Odd      ; --            ; 1       ; 7       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[2] ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 25  ; 2.0 MHz          ; 0 (0 ps)        ; 0.15 (208 ps)    ; 50/50      ; C3      ; 300           ; 150/150 Even ; --            ; 1       ; 0       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[4] ; clock4       ; 1    ; 10  ; 5.0 MHz          ; 180 (100000 ps) ; 0.38 (208 ps)    ; 50/50      ; C0      ; 120           ; 60/60 Even   ; --            ; 61      ; 0       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0]  ; clock0       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)        ; 15.00 (208 ps)   ; 50/50      ; C0      ; 3             ; 2/1 Odd      ; --            ; 1       ; 0       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[1]  ; clock1       ; 4    ; 1   ; 200.0 MHz        ; 15 (208 ps)     ; 15.00 (208 ps)   ; 50/50      ; C1      ; 3             ; 2/1 Odd      ; --            ; 1       ; 1       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[1]  ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[2]  ; clock2       ; 4    ; 1   ; 200.0 MHz        ; 30 (417 ps)     ; 15.00 (208 ps)   ; 50/50      ; C4      ; 3             ; 2/1 Odd      ; --            ; 1       ; 2       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[2]  ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[3]  ; clock3       ; 4    ; 1   ; 200.0 MHz        ; 45 (625 ps)     ; 15.00 (208 ps)   ; 50/50      ; C3      ; 3             ; 2/1 Odd      ; --            ; 1       ; 3       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[3]  ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[4]  ; clock4       ; 4    ; 1   ; 200.0 MHz        ; 60 (833 ps)     ; 15.00 (208 ps)   ; 50/50      ; C2      ; 3             ; 2/1 Odd      ; --            ; 1       ; 4       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[4]  ;
+--------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-----------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_TDC                                                                                                ; 4381 (56)   ; 3883 (32)                 ; 0 (0)         ; 155648      ; 20   ; 0            ; 0       ; 0         ; 51   ; 0            ; 498 (24)     ; 1654 (0)          ; 2229 (32)        ; |DE0_TDC                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |accumulation:comb_386|                                                                              ; 65 (65)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 20 (20)           ; 30 (30)          ; |DE0_TDC|accumulation:comb_386                                                                                                                                                                                                                                                                                                                ; work         ;
;    |byass_data:byass_data1|                                                                             ; 71 (71)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 26 (26)          ; |DE0_TDC|byass_data:byass_data1                                                                                                                                                                                                                                                                                                               ; work         ;
;    |clock_block:cb_inst|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst                                                                                                                                                                                                                                                                                                                  ; work         ;
;       |pll_spi:pll_inst2|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst|pll_spi:pll_inst2                                                                                                                                                                                                                                                                                                ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component                                                                                                                                                                                                                                                                        ; work         ;
;             |pll_spi_altpll:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated                                                                                                                                                                                                                                          ; work         ;
;       |tdc_pll:pll_inst|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst|tdc_pll:pll_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                         ; work         ;
;             |tdc_pll_altpll:auto_generated|                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated                                                                                                                                                                                                                                           ; work         ;
;    |diff:diff_inst|                                                                                     ; 100 (100)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 37 (37)           ; 59 (59)          ; |DE0_TDC|diff:diff_inst                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |phase_controller:ph_ctl|                                                                            ; 33 (33)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 25 (25)          ; |DE0_TDC|phase_controller:ph_ctl                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sin_addr:sin_addr1|                                                                                 ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; |DE0_TDC|sin_addr:sin_addr1                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 13 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 9 (0)            ; |DE0_TDC|sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                                 ; work         ;
;          |cntr_i6j:auto_generated|                                                                      ; 13 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 9 (9)            ; |DE0_TDC|sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;             |cmpr_vgc:cmpr1|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|cmpr_vgc:cmpr1                                                                                                                                                                                                                                          ; work         ;
;    |singen:singen1|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|singen:singen1                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|singen:singen1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram_i0a1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 147 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (1)       ; 25 (0)            ; 65 (0)           ; |DE0_TDC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 146 (105)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (43)      ; 25 (25)           ; 65 (40)          ; |DE0_TDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |DE0_TDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DE0_TDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1375 (151)  ; 1243 (149)                ; 0 (0)         ; 151552      ; 19   ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (2)      ; 771 (149)         ; 472 (0)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1224 (0)    ; 1094 (0)                  ; 0 (0)         ; 151552      ; 19   ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (0)      ; 622 (0)           ; 472 (0)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1224 (408)  ; 1094 (378)                ; 0 (0)         ; 151552      ; 19   ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (34)     ; 622 (317)         ; 472 (55)         ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 72 (70)     ; 70 (70)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (47)           ; 24 (0)           ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (0)           ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 151552      ; 19   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_d124:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 151552      ; 19   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 3 (3)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 101 (101)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 13 (13)           ; 57 (57)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 415 (3)     ; 389 (2)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 236 (0)           ; 154 (3)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 370 (0)     ; 370 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 222 (0)           ; 148 (0)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 222 (222)   ; 222 (222)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 149 (149)         ; 73 (73)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 221 (0)     ; 148 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 73 (0)            ; 148 (0)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 36 (26)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 10 (0)            ; 1 (1)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 161 (10)    ; 144 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 1 (0)             ; 144 (0)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 7 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_mgi:auto_generated|                                                             ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (0)           ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_fgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 75 (75)     ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 74 (74)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |DE0_TDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
;    |spi_data_transm:spi_data_transm2|                                                                   ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 14 (14)           ; 10 (10)          ; |DE0_TDC|spi_data_transm:spi_data_transm2                                                                                                                                                                                                                                                                                                     ; work         ;
;    |tdc:tdc_inst_0|                                                                                     ; 2512 (196)  ; 2302 (202)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (0)      ; 785 (151)         ; 1517 (3)         ; |DE0_TDC|tdc:tdc_inst_0                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |frac_sync:fr_sync|                                                                               ; 205 (205)   ; 200 (200)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 152 (152)         ; 48 (48)          ; |DE0_TDC|tdc:tdc_inst_0|frac_sync:fr_sync                                                                                                                                                                                                                                                                                                     ; work         ;
;       |int_sync:i_sync|                                                                                 ; 160 (160)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 159 (159)         ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|int_sync:i_sync                                                                                                                                                                                                                                                                                                       ; work         ;
;       |mlt_x400:mlt_inst|                                                                               ; 527 (316)   ; 428 (316)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 51 (24)           ; 420 (292)        ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mult_x50:gen_mult[0].mlt_inst|                                                                ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 4 (0)             ; 18 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 4 (0)             ; 18 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 27 (8)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (1)        ; 4 (0)             ; 18 (9)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (4)             ; 11 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[1].mlt_inst|                                                                ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (0)             ; 19 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (0)             ; 19 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 27 (8)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 4 (0)             ; 19 (9)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 4 (4)             ; 12 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[1].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[2].mlt_inst|                                                                ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 4 (0)             ; 13 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 4 (0)             ; 13 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 27 (8)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (6)       ; 4 (0)             ; 13 (4)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 4 (4)             ; 11 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[2].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[3].mlt_inst|                                                                ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 3 (0)             ; 14 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 3 (0)             ; 14 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 26 (7)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (6)        ; 3 (0)             ; 14 (4)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 3 (3)             ; 13 (1)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[4].mlt_inst|                                                                ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 24 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 24 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 26 (7)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 24 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 17 (2)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[4].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[5].mlt_inst|                                                                ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 3 (0)             ; 19 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 3 (0)             ; 19 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 26 (8)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 3 (0)             ; 19 (9)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 18 (3)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 3 (3)             ; 12 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[5].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[6].mlt_inst|                                                                ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 3 (0)             ; 13 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 3 (0)             ; 13 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 27 (8)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)       ; 3 (0)             ; 13 (3)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 3 (3)             ; 12 (1)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;          |mult_x50:gen_mult[7].mlt_inst|                                                                ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 4 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst                                                                                                                                                                                                                                                                       ; work         ;
;             |lpm_mult:lpm_mult_component|                                                               ; 27 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 4 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component                                                                                                                                                                                                                                           ; work         ;
;                |multcore:mult_core|                                                                     ; 27 (8)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 4 (0)             ; 10 (2)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                                                                                                                                                        ; work         ;
;                   |mpar_add:padder|                                                                     ; 19 (4)      ; 14 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 4 (4)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                        ; work         ;
;                      |lpm_add_sub:adder[0]|                                                             ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                   ; work         ;
;                         |add_sub_f1j:auto_generated|                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated                                                                                                                                                        ; work         ;
;                      |mpar_add:sub_par_add|                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                   ; work         ;
;                         |lpm_add_sub:adder[0]|                                                          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                              ; work         ;
;                            |add_sub_ngh:auto_generated|                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |DE0_TDC|tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                                                                                                                                   ; work         ;
;       |time_counter:gen[0].tc_inst|                                                                     ; 167 (78)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 31 (17)           ; 118 (39)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 23 (23)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 17 (17)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (14)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[10].tc_inst|                                                                    ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[10].tc_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[10].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[10].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[10].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[10].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;       |time_counter:gen[11].tc_inst|                                                                    ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[11].tc_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[11].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[11].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[11].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[11].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;       |time_counter:gen[12].tc_inst|                                                                    ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[12].tc_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[12].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[12].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[12].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[12].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;       |time_counter:gen[13].tc_inst|                                                                    ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[13].tc_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[13].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[13].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[13].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[13].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;       |time_counter:gen[14].tc_inst|                                                                    ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[14].tc_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[14].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[14].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[14].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[14].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;       |time_counter:gen[15].tc_inst|                                                                    ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[15].tc_inst                                                                                                                                                                                                                                                                                          ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[15].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[15].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[15].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[15].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                ; work         ;
;       |time_counter:gen[1].tc_inst|                                                                     ; 168 (77)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (9)       ; 32 (17)           ; 118 (40)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[2].tc_inst|                                                                     ; 168 (78)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (10)      ; 32 (18)           ; 119 (39)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (14)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[3].tc_inst|                                                                     ; 169 (79)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (11)      ; 33 (17)           ; 119 (38)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[4].tc_inst|                                                                     ; 166 (77)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (8)       ; 30 (16)           ; 121 (41)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 14 (14)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[5].tc_inst|                                                                     ; 170 (80)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (12)      ; 34 (18)           ; 116 (37)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[6].tc_inst|                                                                     ; 169 (79)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (11)      ; 33 (17)           ; 118 (38)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[7].tc_inst|                                                                     ; 167 (77)    ; 149 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (9)       ; 31 (16)           ; 118 (40)         ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 7 (7)             ; 16 (16)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |integer_counter:int_ctr_neg|                                                                  ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_neg                                                                                                                                                                                                                                                               ; work         ;
;          |integer_counter:int_ctr_pos|                                                                  ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 11 (11)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_pos                                                                                                                                                                                                                                                               ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 16 (16)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 13 (13)          ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[8].tc_inst|                                                                     ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[8].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[8].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[8].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[8].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[8].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;       |time_counter:gen[9].tc_inst|                                                                     ; 16 (9)      ; 15 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (1)             ; 13 (9)           ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[9].tc_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |head_counter:head_ctr_neg|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[9].tc_inst|head_counter:head_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |head_counter:head_ctr_pos|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[9].tc_inst|head_counter:head_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_neg|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[9].tc_inst|tail_counter:tail_ctr_neg                                                                                                                                                                                                                                                                 ; work         ;
;          |tail_counter:tail_ctr_pos|                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE0_TDC|tdc:tdc_inst_0|time_counter:gen[9].tc_inst|tail_counter:tail_ctr_pos                                                                                                                                                                                                                                                                 ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; LED[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; MOD          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; MOD_STATIC   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TRIG         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_OUT[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC_WR       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_DB[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DAC2_WR      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TEST_SIGNAL  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEST_SIGNAL2 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI3_CLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI3_MOSI    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI3_SS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI1_MOSI    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI1_SS      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SIGNAL       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLOCK_50     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[0]       ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; KEY[1]       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                   ;
+----------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------+-------------------+---------+
; KEY[2]                                             ;                   ;         ;
; SW[0]                                              ;                   ;         ;
; SW[1]                                              ;                   ;         ;
; SW[2]                                              ;                   ;         ;
; SW[3]                                              ;                   ;         ;
; SW[4]                                              ;                   ;         ;
; SW[5]                                              ;                   ;         ;
; SW[6]                                              ;                   ;         ;
; SW[7]                                              ;                   ;         ;
; SW[9]                                              ;                   ;         ;
; SIGNAL                                             ;                   ;         ;
;      - tdc:tdc_inst_0|lr_signal[1][0]              ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[3][0]              ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[5][0]              ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[6][0]              ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[13][0]             ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[12][0]             ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[9][0]              ; 0                 ; 6       ;
;      - TRIG~output                                 ; 0                 ; 6       ;
;      - TEST_SIGNAL~output                          ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[4][0]~feeder       ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[11][0]~feeder      ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[2][0]~feeder       ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[7][0]~feeder       ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[8][0]~feeder       ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[10][0]~feeder      ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[14][0]~feeder      ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[15][0]~feeder      ; 0                 ; 6       ;
;      - tdc:tdc_inst_0|lr_signal[0][0]~feeder       ; 0                 ; 6       ;
; CLOCK_50                                           ;                   ;         ;
; SW[8]                                              ;                   ;         ;
;      - byass_data:byass_data1|Add0~2               ; 0                 ; 6       ;
;      - byass_data:byass_data1|Add0~6               ; 0                 ; 6       ;
;      - byass_data:byass_data1|Add0~4               ; 0                 ; 6       ;
;      - byass_data:byass_data1|count_byass[0]~3     ; 0                 ; 6       ;
;      - byass_data:byass_data1|count_byass[0]~4     ; 0                 ; 6       ;
; KEY[0]                                             ;                   ;         ;
;      - byass_data:byass_data1|count_byass[0]       ; 1                 ; 0       ;
;      - byass_data:byass_data1|count_byass[1]       ; 1                 ; 0       ;
;      - byass_data:byass_data1|count_byass[2]       ; 1                 ; 0       ;
;      - byass_data:byass_data1|count_byass[3]       ; 1                 ; 0       ;
;      - phase_controller:ph_ctl|key_ctl_d[0]~feeder ; 0                 ; 6       ;
; KEY[1]                                             ;                   ;         ;
+----------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                            ; PIN_R8             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                              ; PIN_J15            ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; accumulation:comb_386|always0~0                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y28_N20 ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; accumulation:comb_386|main_counter[8]~2                                                                                                                                                                                                                                                             ; LCCOMB_X38_Y28_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; accumulation:comb_386|main_summ[0]~22                                                                                                                                                                                                                                                               ; LCCOMB_X37_Y28_N30 ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 612     ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; byass_data:byass_data1|count_byass[0]~4                                                                                                                                                                                                                                                             ; LCCOMB_X31_Y27_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                        ; PLL_4              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                        ; PLL_4              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                        ; PLL_4              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                        ; PLL_4              ; 22      ; Clock                      ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                        ; PLL_4              ; 10      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                         ; PLL_1              ; 1832    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                                                         ; PLL_1              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                         ; PLL_1              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                         ; PLL_1              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                         ; PLL_1              ; 199     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; diff:diff_inst|always0~0                                                                                                                                                                                                                                                                            ; LCCOMB_X36_Y23_N0  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; diff:diff_inst|buf1_rdy~1                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y23_N4  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; diff:diff_inst|buf2_rdy~1                                                                                                                                                                                                                                                                           ; LCCOMB_X36_Y23_N14 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; phase_controller:ph_ctl|Equal0~7                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y18_N6  ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; phase_controller:ph_ctl|clk_10k                                                                                                                                                                                                                                                                     ; FF_X24_Y18_N31     ; 50      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|cout_actual                                                                                                                                                                                                            ; LCCOMB_X23_Y30_N0  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X38_Y22_N1      ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X40_Y24_N20 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X40_Y24_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X40_Y24_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X39_Y23_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X39_Y23_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X40_Y23_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X40_Y23_N1      ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X41_Y23_N1      ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X40_Y23_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                  ; LCCOMB_X40_Y24_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; LCCOMB_X41_Y24_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; LCCOMB_X39_Y22_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X37_Y22_N28 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X39_Y22_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X38_Y22_N7      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X38_Y22_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X39_Y22_N17     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; FF_X39_Y22_N9      ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X39_Y22_N15     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X38_Y22_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X39_Y20_N15     ; 29      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X44_Y21_N18 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X43_Y21_N26 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X44_Y21_N7      ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X43_Y21_N22 ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; LCCOMB_X39_Y21_N10 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; LCCOMB_X39_Y21_N20 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X41_Y22_N21     ; 435     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~1                                                                                                                                       ; LCCOMB_X41_Y19_N28 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X44_Y21_N2  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X43_Y21_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X44_Y24_N12 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X36_Y22_N14 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[6]~0 ; LCCOMB_X36_Y22_N8  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X44_Y24_N4  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X43_Y26_N16 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X36_Y22_N12 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                      ; LCCOMB_X38_Y21_N26 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                      ; LCCOMB_X38_Y21_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                 ; LCCOMB_X38_Y21_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; LCCOMB_X40_Y21_N14 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~34                                                                                                                                                                  ; LCCOMB_X41_Y19_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; LCCOMB_X38_Y19_N10 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X40_Y22_N30 ; 247     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~0                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y13_N6  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~1                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y12_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~2                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y12_N24 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~3                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y16_N12 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~4                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y12_N20 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~5                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y12_N16 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~6                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y12_N12 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~7                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y12_N30 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|out_valid                                                                                                                                                                                                                                                          ; FF_X25_Y12_N21     ; 154     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                                                                                                                                                                                                                                                 ; FF_X27_Y12_N19     ; 137     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|mlt_wr                                                                                                                                                                                                                                                                               ; FF_X25_Y12_N13     ; 169     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[0]                                                                                                                                                                                                                                                          ; FF_X23_Y13_N13     ; 121     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[1]                                                                                                                                                                                                                                                          ; FF_X24_Y14_N5      ; 65      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[2]                                                                                                                                                                                                                                                          ; FF_X27_Y14_N5      ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[3]                                                                                                                                                                                                                                                          ; FF_X35_Y14_N3      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]~8                                                                                                                                                                                                                       ; LCCOMB_X24_Y22_N4  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X24_Y22_N19     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X24_Y22_N5      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X23_Y22_N8  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X23_Y22_N29     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X23_Y20_N19     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[7]~20                                                                                                                                                                                                                ; LCCOMB_X23_Y21_N2  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4]~20                                                                                                                                                                                                                ; LCCOMB_X21_Y21_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X24_Y21_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X23_Y22_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X19_Y22_N20 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X19_Y22_N7      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X24_Y21_N7      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y20_N28 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|ctr[4]~8                                                                                                                                                                                                                       ; LCCOMB_X12_Y11_N14 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X12_Y11_N17     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X11_Y11_N21     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X9_Y11_N26  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X9_Y11_N1       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X10_Y11_N9      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_neg|counter[4]~20                                                                                                                                                                                                                ; LCCOMB_X11_Y10_N22 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_pos|counter[5]~20                                                                                                                                                                                                                ; LCCOMB_X11_Y10_N10 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X11_Y10_N4  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X11_Y10_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X15_Y10_N22 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X11_Y10_N19     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X11_Y10_N5      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y10_N16 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X23_Y8_N2   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X23_Y8_N5       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X21_Y8_N1       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|ctr[4]~8                                                                                                                                                                                                                       ; LCCOMB_X19_Y9_N22  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X19_Y9_N1       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X20_Y9_N27      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_neg|counter[3]~20                                                                                                                                                                                                                ; LCCOMB_X19_Y7_N2   ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_pos|counter[6]~20                                                                                                                                                                                                                ; LCCOMB_X19_Y7_N10  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X19_Y8_N2   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X19_Y7_N8   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X18_Y7_N0   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X19_Y7_N3       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X19_Y8_N3       ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y7_N14  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X17_Y18_N6  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X17_Y18_N13     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X16_Y20_N17     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|ctr[2]~8                                                                                                                                                                                                                       ; LCCOMB_X15_Y19_N6  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X15_Y19_N29     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X15_Y20_N25     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_neg|counter[4]~20                                                                                                                                                                                                                ; LCCOMB_X19_Y20_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_pos|counter[9]~20                                                                                                                                                                                                                ; LCCOMB_X19_Y20_N12 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X18_Y20_N24 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X19_Y20_N10 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X19_Y20_N18 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X19_Y20_N31     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X18_Y20_N27     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y20_N2  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|ctr[3]~8                                                                                                                                                                                                                       ; LCCOMB_X30_Y9_N22  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X30_Y9_N25      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X31_Y9_N1       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|ctr[5]~8                                                                                                                                                                                                                       ; LCCOMB_X29_Y7_N0   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X30_Y7_N29      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X30_Y7_N27      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_neg|counter[0]~20                                                                                                                                                                                                                ; LCCOMB_X30_Y10_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_pos|counter[6]~20                                                                                                                                                                                                                ; LCCOMB_X30_Y10_N24 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X30_Y10_N14 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X30_Y10_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X31_Y10_N24 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X30_Y10_N23     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X30_Y10_N15     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y10_N10 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X40_Y13_N26 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X40_Y13_N25     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X39_Y13_N5      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|ctr[1]~8                                                                                                                                                                                                                       ; LCCOMB_X36_Y13_N30 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X36_Y13_N25     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X37_Y13_N21     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_neg|counter[5]~20                                                                                                                                                                                                                ; LCCOMB_X38_Y11_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_pos|counter[4]~20                                                                                                                                                                                                                ; LCCOMB_X39_Y11_N0  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X40_Y12_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X40_Y12_N0  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X39_Y12_N28 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X40_Y12_N15     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X40_Y12_N19     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X40_Y12_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|ctr[4]~8                                                                                                                                                                                                                       ; LCCOMB_X32_Y19_N30 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X32_Y19_N1      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X31_Y19_N5      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|ctr[5]~8                                                                                                                                                                                                                       ; LCCOMB_X30_Y20_N22 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X30_Y20_N1      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X29_Y20_N13     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_neg|counter[9]~20                                                                                                                                                                                                                ; LCCOMB_X28_Y18_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_pos|counter[9]~20                                                                                                                                                                                                                ; LCCOMB_X28_Y18_N16 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X28_Y18_N28 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X28_Y18_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X29_Y18_N28 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X28_Y19_N31     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X28_Y18_N1      ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X28_Y18_N18 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X19_Y17_N26 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; FF_X19_Y17_N13     ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X18_Y17_N13     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|ctr[0]~8                                                                                                                                                                                                                       ; LCCOMB_X16_Y15_N6  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; FF_X16_Y15_N5      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X17_Y15_N1      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_neg|counter[4]~20                                                                                                                                                                                                                ; LCCOMB_X17_Y16_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_pos|counter[3]~20                                                                                                                                                                                                                ; LCCOMB_X18_Y16_N26 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; LCCOMB_X19_Y16_N26 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; LCCOMB_X18_Y14_N22 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|signal_xor                                                                                                                                                                                                                                               ; LCCOMB_X18_Y16_N24 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; FF_X18_Y14_N23     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; FF_X19_Y16_N31     ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y16_N4  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0 ; 612     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0]          ; PLL_4          ; 199     ; 6                                    ; Global Clock         ; GCLK17           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[1]          ; PLL_4          ; 199     ; 7                                    ; Global Clock         ; GCLK19           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[2]          ; PLL_4          ; 199     ; 2                                    ; Global Clock         ; GCLK15           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[3]          ; PLL_4          ; 22      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[4]          ; PLL_4          ; 10      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0]           ; PLL_1          ; 1832    ; 39                                   ; Global Clock         ; GCLK3            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[1]           ; PLL_1          ; 199     ; 6                                    ; Global Clock         ; GCLK4            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[2]           ; PLL_1          ; 199     ; 8                                    ; Global Clock         ; GCLK2            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[3]           ; PLL_1          ; 199     ; 7                                    ; Global Clock         ; GCLK1            ; --                        ;
; clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[4]           ; PLL_1          ; 199     ; 2                                    ; Global Clock         ; GCLK0            ; --                        ;
; phase_controller:ph_ctl|clk_10k                                                                                       ; FF_X24_Y18_N31 ; 50      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X41_Y22_N21 ; 435     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 247     ;
; tdc:tdc_inst_0|mlt_wr                                                                                                                                                                                                                                                                               ; 169     ;
; tdc:tdc_inst_0|frac_sync:fr_sync|out_valid                                                                                                                                                                                                                                                          ; 154     ;
; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_read_data                                                                                                                                                                                                                                                 ; 137     ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[0]                                                                                                                                                                                                                                                          ; 121     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 75      ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[1]                                                                                                                                                                                                                                                          ; 65      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 41      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 39      ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[2]                                                                                                                                                                                                                                                          ; 35      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]~34                                                                                                                                                                  ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; 32      ;
; accumulation:comb_386|main_counter[8]~2                                                                                                                                                                                                                                                             ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 30      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 29      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; 29      ;
; byass_data:byass_data1|count_byass[1]                                                                                                                                                                                                                                                               ; 29      ;
; accumulation:comb_386|main_summ[0]~22                                                                                                                                                                                                                                                               ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                   ; 27      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                     ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 26      ;
; byass_data:byass_data1|count_byass[0]                                                                                                                                                                                                                                                               ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 25      ;
; ~GND                                                                                                                                                                                                                                                                                                ; 25      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_valid~0                                                                                                                                                                                                                                           ; 24      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                        ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 21      ;
; diff:diff_inst|always0~0                                                                                                                                                                                                                                                                            ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                           ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                            ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                            ; 20      ;
; accumulation:comb_386|always0~0                                                                                                                                                                                                                                                                     ; 20      ;
; phase_controller:ph_ctl|Equal0~7                                                                                                                                                                                                                                                                    ; 20      ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[3]                                                                                                                                                                                                                                                          ; 19      ;
; phase_controller:ph_ctl|clk_10k                                                                                                                                                                                                                                                                     ; 19      ;
; SIGNAL~input                                                                                                                                                                                                                                                                                        ; 18      ;
; tdc:tdc_inst_0|lr_signal[7][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[6][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[5][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[4][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[3][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[2][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[1][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|lr_signal[0][1]                                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                                                                                                                                                                                                                                      ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|wr_en~0                                                                                                                                                                                                                                                  ; 18      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 18      ;
; diff:diff_inst|buf1_rdy~1                                                                                                                                                                                                                                                                           ; 18      ;
; diff:diff_inst|buf2_rdy~1                                                                                                                                                                                                                                                                           ; 18      ;
; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                                                                 ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d                                                                                                                                                                                                                                                 ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|wr_en                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~7                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~6                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~5                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~4                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~3                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~2                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~1                                                                                                                                                                                                                                                          ; 17      ;
; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr~0                                                                                                                                                                                                                                                          ; 17      ;
; byass_data:byass_data1|count_byass[3]                                                                                                                                                                                                                                                               ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                         ; 16      ;
; byass_data:byass_data1|count_byass[2]                                                                                                                                                                                                                                                               ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; diff:diff_inst|WideAnd0~4                                                                                                                                                                                                                                                                           ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                          ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 14      ;
; tdc:tdc_inst_0|lr_mod[7][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[6][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[5][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[4][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[3][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[2][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[1][1]                                                                                                                                                                                                                                                                         ; 14      ;
; tdc:tdc_inst_0|lr_mod[0][1]                                                                                                                                                                                                                                                                         ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]~1                                                                                                                                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_negedge                                                                                                                                                                                                                                              ; 12      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_posedge                                                                                                                                                                                                                                              ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]~1                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_pos|counter[3]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_neg|counter[4]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_pos|counter[9]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_neg|counter[9]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_pos|counter[4]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_neg|counter[5]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_pos|counter[6]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_neg|counter[0]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_pos|counter[9]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_neg|counter[4]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_pos|counter[6]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_neg|counter[3]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_pos|counter[5]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_neg|counter[4]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|counter[4]~20                                                                                                                                                                                                                ; 10      ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[7]~20                                                                                                                                                                                                                ; 10      ;
; diff:diff_inst|diff_1[13]                                                                                                                                                                                                                                                                           ; 10      ;
; diff:diff_inst|diff_1[12]                                                                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[9].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[8].tc_inst|mod_d                                                                                                                                                                                                                                                    ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[11].tc_inst|mod_d                                                                                                                                                                                                                                                   ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[10].tc_inst|mod_d                                                                                                                                                                                                                                                   ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[12].tc_inst|mod_d                                                                                                                                                                                                                                                   ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[15].tc_inst|mod_d                                                                                                                                                                                                                                                   ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[14].tc_inst|mod_d                                                                                                                                                                                                                                                   ; 9       ;
; tdc:tdc_inst_0|time_counter:gen[13].tc_inst|mod_d                                                                                                                                                                                                                                                   ; 9       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|cout_actual                                                                                                                                                                                                            ; 9       ;
; diff:diff_inst|diff_1[14]                                                                                                                                                                                                                                                                           ; 9       ;
; diff:diff_inst|diff_1[11]                                                                                                                                                                                                                                                                           ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]                                                                                                                                                                                                                         ; 8       ;
; diff:diff_inst|diff_1[9]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[8]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[7]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[6]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[5]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[4]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[3]                                                                                                                                                                                                                                                                            ; 8       ;
; diff:diff_inst|diff_1[15]                                                                                                                                                                                                                                                                           ; 8       ;
; diff:diff_inst|diff_1[10]                                                                                                                                                                                                                                                                           ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[6]~0 ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|wr_en                                                                                                                                                                                                                          ; 7       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|wr_en                                                                                                                                                                                                                          ; 7       ;
; diff:diff_inst|diff_1[2]                                                                                                                                                                                                                                                                            ; 7       ;
; diff:diff_inst|diff_1[1]                                                                                                                                                                                                                                                                            ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|ctr[5]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|ctr[4]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|ctr[1]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|ctr[5]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|ctr[3]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|ctr[2]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|ctr[4]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|ctr[4]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr[0]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]~8                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]                                                                                                                                                                                                                         ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|wr_block                                                                                                                                                                                                                       ; 6       ;
; tdc:tdc_inst_0|int_sync_out[7][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[7][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[6][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[6][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[5][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[5][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[4][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[4][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[3][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[3][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[2][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[2][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[1][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[1][4]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[0][0]                                                                                                                                                                                                                                                                   ; 6       ;
; tdc:tdc_inst_0|int_sync_out[0][4]                                                                                                                                                                                                                                                                   ; 6       ;
; Equal1~4                                                                                                                                                                                                                                                                                            ; 6       ;
; byass_data:byass_data1|output_buf[4]~3                                                                                                                                                                                                                                                              ; 6       ;
; Equal0~4                                                                                                                                                                                                                                                                                            ; 6       ;
; diff:diff_inst|diff_1[0]                                                                                                                                                                                                                                                                            ; 6       ;
; KEY[0]~input                                                                                                                                                                                                                                                                                        ; 5       ;
; SW[8]~input                                                                                                                                                                                                                                                                                         ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[4]~0                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 5       ;
; tdc:tdc_inst_0|lr_mod[9][1]                                                                                                                                                                                                                                                                         ; 5       ;
; tdc:tdc_inst_0|lr_mod[8][1]                                                                                                                                                                                                                                                                         ; 5       ;
; tdc:tdc_inst_0|lr_mod[11][1]                                                                                                                                                                                                                                                                        ; 5       ;
; tdc:tdc_inst_0|lr_mod[10][1]                                                                                                                                                                                                                                                                        ; 5       ;
; tdc:tdc_inst_0|lr_mod[12][1]                                                                                                                                                                                                                                                                        ; 5       ;
; tdc:tdc_inst_0|lr_mod[15][1]                                                                                                                                                                                                                                                                        ; 5       ;
; tdc:tdc_inst_0|lr_mod[14][1]                                                                                                                                                                                                                                                                        ; 5       ;
; tdc:tdc_inst_0|lr_mod[13][1]                                                                                                                                                                                                                                                                        ; 5       ;
; tdc:tdc_inst_0|int_sync_out[7][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[7][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[7][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[7][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[6][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[6][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[6][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[6][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[5][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[5][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[5][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[5][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[4][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[4][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[4][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[4][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[3][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[3][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[3][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[3][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[2][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[2][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[2][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[2][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[1][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[1][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[1][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[1][5]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[0][2]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[0][1]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[0][6]                                                                                                                                                                                                                                                                   ; 5       ;
; tdc:tdc_inst_0|int_sync_out[0][5]                                                                                                                                                                                                                                                                   ; 5       ;
; diff:diff_inst|recv                                                                                                                                                                                                                                                                                 ; 5       ;
; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[5]                                                                                                                                                                                                                                                          ; 5       ;
; byass_data:byass_data1|output_buf[2]~1                                                                                                                                                                                                                                                              ; 5       ;
; byass_data:byass_data1|output_buf[2]~0                                                                                                                                                                                                                                                              ; 5       ;
; diff:diff_inst|diff_1[16]                                                                                                                                                                                                                                                                           ; 5       ;
; accumulation:comb_386|main_summ_buf[7]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[6]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[5]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[4]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[3]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[2]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[1]                                                                                                                                                                                                                                                              ; 5       ;
; accumulation:comb_386|main_summ_buf[0]                                                                                                                                                                                                                                                              ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~5                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~7                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~9                                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~8                                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~8                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[9].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[8].tc_inst|signal_xor                                                                                                                                                                                                                                               ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[11].tc_inst|signal_xor                                                                                                                                                                                                                                              ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[10].tc_inst|signal_xor                                                                                                                                                                                                                                              ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[12].tc_inst|signal_xor                                                                                                                                                                                                                                              ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[15].tc_inst|signal_xor                                                                                                                                                                                                                                              ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[14].tc_inst|signal_xor                                                                                                                                                                                                                                              ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[13].tc_inst|signal_xor                                                                                                                                                                                                                                              ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena                                                                                                                                                                                                                        ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|Add0~0                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]                                                                                                                                                                                                                         ; 4       ;
; tdc:tdc_inst_0|int_sync_out[7][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[7][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[6][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[6][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[5][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[5][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[4][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[4][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[3][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[3][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[2][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[2][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[1][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[1][7]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[0][3]                                                                                                                                                                                                                                                                   ; 4       ;
; tdc:tdc_inst_0|int_sync_out[0][7]                                                                                                                                                                                                                                                                   ; 4       ;
; spi_data_transm:spi_data_transm2|spi_write                                                                                                                                                                                                                                                          ; 4       ;
; phase_controller:ph_ctl|clk_max[5]~0                                                                                                                                                                                                                                                                ; 4       ;
; phase_controller:ph_ctl|always0~0                                                                                                                                                                                                                                                                   ; 4       ;
; clk_div[0]                                                                                                                                                                                                                                                                                          ; 4       ;
; clk_div[1]                                                                                                                                                                                                                                                                                          ; 4       ;
; diff:diff_inst|diff_1[18]                                                                                                                                                                                                                                                                           ; 4       ;
; diff:diff_inst|diff_1[17]                                                                                                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                             ; 3       ;
; sld_signaltap:auto_signaltap_0|trigger_in_reg                                                                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~10                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221]                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~3                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~5                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[73]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[72]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[71]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[70]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[69]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[44]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[41]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[32]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[30]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_mgi:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[3]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[1]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[4]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                      ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; byass_data:byass_data1|count_byass[0]~4                                                                                                                                                                                                                                                             ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[9].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[9].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[9].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[9].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[8].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[8].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[8].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[8].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[11].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[11].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[11].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[11].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[10].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[10].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[10].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[10].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[12].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[12].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[12].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[12].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[15].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[15].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[15].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[15].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[14].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[14].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[14].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[14].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[13].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[13].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[13].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[13].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                           ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena                                                                                                                                                                                                                      ; 3       ;
; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                                                                                                                                                                                                                                       ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[5].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[4].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[3].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[2].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                                                                                                                                                                                                                                            ; 3       ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                                                                                                                                                                                                                                            ; 3       ;
; spi_data_transm:spi_data_transm2|clkout                                                                                                                                                                                                                                                             ; 3       ;
; diff:diff_inst|buf2_rdy                                                                                                                                                                                                                                                                             ; 3       ;
; diff:diff_inst|buf1_rdy                                                                                                                                                                                                                                                                             ; 3       ;
; spi_data_transm:spi_data_transm2|spi_state.00000                                                                                                                                                                                                                                                    ; 3       ;
; spi_data_transm:spi_data_transm2|spi_state.00001                                                                                                                                                                                                                                                    ; 3       ;
; byass_data:byass_data1|output_buf[2]~2                                                                                                                                                                                                                                                              ; 3       ;
; phase_controller:ph_ctl|clk_max[7]                                                                                                                                                                                                                                                                  ; 3       ;
; phase_controller:ph_ctl|clk_max[6]                                                                                                                                                                                                                                                                  ; 3       ;
; phase_controller:ph_ctl|clk_max[3]                                                                                                                                                                                                                                                                  ; 3       ;
; diff:diff_inst|diff_1[19]                                                                                                                                                                                                                                                                           ; 3       ;
; clk_10k                                                                                                                                                                                                                                                                                             ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[8]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[7]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                                                                                                                                     ; 3       ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                     ; 3       ;
; CLOCK_50~input                                                                                                                                                                                                                                                                                      ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~1                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                             ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                 ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF         ; Location                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; ROM              ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096   ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1    ; sin8bit.mif ; M9K_X22_Y30_N0                                                                                                                                                                                                                                                                                                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 74           ; 2048         ; 74           ; yes                    ; no                      ; yes                    ; no                      ; 151552 ; 2048                        ; 74                          ; 2048                        ; 74                          ; 151552              ; 19   ; None        ; M9K_X22_Y24_N0, M9K_X22_Y23_N0, M9K_X33_Y23_N0, M9K_X22_Y25_N0, M9K_X33_Y24_N0, M9K_X33_Y26_N0, M9K_X33_Y25_N0, M9K_X33_Y22_N0, M9K_X33_Y18_N0, M9K_X33_Y19_N0, M9K_X33_Y20_N0, M9K_X33_Y21_N0, M9K_X22_Y21_N0, M9K_X22_Y19_N0, M9K_X22_Y22_N0, M9K_X22_Y26_N0, M9K_X22_Y20_N0, M9K_X33_Y27_N0, M9K_X33_Y17_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_TDC|singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ALTSYNCRAM                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01111111) (177) (127) (7F)    ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000111) (207) (135) (87)   ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;
;8;(10001100) (214) (140) (8C)    ;(10001101) (215) (141) (8D)   ;(10001111) (217) (143) (8F)   ;(10010000) (220) (144) (90)   ;(10010010) (222) (146) (92)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010111) (227) (151) (97)   ;
;16;(10011000) (230) (152) (98)    ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011101) (235) (157) (9D)   ;(10011111) (237) (159) (9F)   ;(10100000) (240) (160) (A0)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;
;24;(10100101) (245) (165) (A5)    ;(10100110) (246) (166) (A6)   ;(10101000) (250) (168) (A8)   ;(10101001) (251) (169) (A9)   ;(10101011) (253) (171) (AB)   ;(10101100) (254) (172) (AC)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;
;32;(10110001) (261) (177) (B1)    ;(10110010) (262) (178) (B2)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;(10110111) (267) (183) (B7)   ;(10111000) (270) (184) (B8)   ;(10111001) (271) (185) (B9)   ;(10111011) (273) (187) (BB)   ;
;40;(10111100) (274) (188) (BC)    ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;(11000000) (300) (192) (C0)   ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000110) (306) (198) (C6)   ;
;48;(11000111) (307) (199) (C7)    ;(11001000) (310) (200) (C8)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001111) (317) (207) (CF)   ;(11010000) (320) (208) (D0)   ;
;56;(11010001) (321) (209) (D1)    ;(11010010) (322) (210) (D2)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;(11010111) (327) (215) (D7)   ;(11011000) (330) (216) (D8)   ;(11011001) (331) (217) (D9)   ;
;64;(11011010) (332) (218) (DA)    ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;(11100000) (340) (224) (E0)   ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;
;72;(11100011) (343) (227) (E3)    ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;(11101001) (351) (233) (E9)   ;
;80;(11101010) (352) (234) (EA)    ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;(11110000) (360) (240) (F0)   ;
;88;(11110001) (361) (241) (F1)    ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;
;96;(11110110) (366) (246) (F6)    ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;(11110111) (367) (247) (F7)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;
;104;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;
;112;(11111100) (374) (252) (FC)    ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;120;(11111110) (376) (254) (FE)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;
;128;(11111110) (376) (254) (FE)    ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;(11111101) (375) (253) (FD)   ;
;136;(11111101) (375) (253) (FD)    ;(11111101) (375) (253) (FD)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111100) (374) (252) (FC)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;(11111011) (373) (251) (FB)   ;
;144;(11111010) (372) (250) (FA)    ;(11111010) (372) (250) (FA)   ;(11111010) (372) (250) (FA)   ;(11111001) (371) (249) (F9)   ;(11111001) (371) (249) (F9)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(11110111) (367) (247) (F7)   ;
;152;(11110111) (367) (247) (F7)    ;(11110110) (366) (246) (F6)   ;(11110110) (366) (246) (F6)   ;(11110101) (365) (245) (F5)   ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(11110011) (363) (243) (F3)   ;(11110011) (363) (243) (F3)   ;
;160;(11110010) (362) (242) (F2)    ;(11110001) (361) (241) (F1)   ;(11110001) (361) (241) (F1)   ;(11110000) (360) (240) (F0)   ;(11101111) (357) (239) (EF)   ;(11101110) (356) (238) (EE)   ;(11101110) (356) (238) (EE)   ;(11101101) (355) (237) (ED)   ;
;168;(11101100) (354) (236) (EC)    ;(11101011) (353) (235) (EB)   ;(11101010) (352) (234) (EA)   ;(11101001) (351) (233) (E9)   ;(11101000) (350) (232) (E8)   ;(11101000) (350) (232) (E8)   ;(11100111) (347) (231) (E7)   ;(11100110) (346) (230) (E6)   ;
;176;(11100101) (345) (229) (E5)    ;(11100100) (344) (228) (E4)   ;(11100011) (343) (227) (E3)   ;(11100010) (342) (226) (E2)   ;(11100001) (341) (225) (E1)   ;(11100000) (340) (224) (E0)   ;(11011111) (337) (223) (DF)   ;(11011110) (336) (222) (DE)   ;
;184;(11011101) (335) (221) (DD)    ;(11011100) (334) (220) (DC)   ;(11011010) (332) (218) (DA)   ;(11011001) (331) (217) (D9)   ;(11011000) (330) (216) (D8)   ;(11010111) (327) (215) (D7)   ;(11010110) (326) (214) (D6)   ;(11010101) (325) (213) (D5)   ;
;192;(11010100) (324) (212) (D4)    ;(11010010) (322) (210) (D2)   ;(11010001) (321) (209) (D1)   ;(11010000) (320) (208) (D0)   ;(11001111) (317) (207) (CF)   ;(11001101) (315) (205) (CD)   ;(11001100) (314) (204) (CC)   ;(11001011) (313) (203) (CB)   ;
;200;(11001010) (312) (202) (CA)    ;(11001000) (310) (200) (C8)   ;(11000111) (307) (199) (C7)   ;(11000110) (306) (198) (C6)   ;(11000100) (304) (196) (C4)   ;(11000011) (303) (195) (C3)   ;(11000010) (302) (194) (C2)   ;(11000000) (300) (192) (C0)   ;
;208;(10111111) (277) (191) (BF)    ;(10111110) (276) (190) (BE)   ;(10111100) (274) (188) (BC)   ;(10111011) (273) (187) (BB)   ;(10111001) (271) (185) (B9)   ;(10111000) (270) (184) (B8)   ;(10110111) (267) (183) (B7)   ;(10110101) (265) (181) (B5)   ;
;216;(10110100) (264) (180) (B4)    ;(10110010) (262) (178) (B2)   ;(10110001) (261) (177) (B1)   ;(10101111) (257) (175) (AF)   ;(10101110) (256) (174) (AE)   ;(10101100) (254) (172) (AC)   ;(10101011) (253) (171) (AB)   ;(10101001) (251) (169) (A9)   ;
;224;(10101000) (250) (168) (A8)    ;(10100110) (246) (166) (A6)   ;(10100101) (245) (165) (A5)   ;(10100011) (243) (163) (A3)   ;(10100010) (242) (162) (A2)   ;(10100000) (240) (160) (A0)   ;(10011111) (237) (159) (9F)   ;(10011101) (235) (157) (9D)   ;
;232;(10011011) (233) (155) (9B)    ;(10011010) (232) (154) (9A)   ;(10011000) (230) (152) (98)   ;(10010111) (227) (151) (97)   ;(10010101) (225) (149) (95)   ;(10010100) (224) (148) (94)   ;(10010010) (222) (146) (92)   ;(10010000) (220) (144) (90)   ;
;240;(10001111) (217) (143) (8F)    ;(10001101) (215) (141) (8D)   ;(10001100) (214) (140) (8C)   ;(10001010) (212) (138) (8A)   ;(10001001) (211) (137) (89)   ;(10000111) (207) (135) (87)   ;(10000101) (205) (133) (85)   ;(10000100) (204) (132) (84)   ;
;248;(10000010) (202) (130) (82)    ;(10000001) (201) (129) (81)   ;(01111111) (177) (127) (7F)   ;(01111101) (175) (125) (7D)   ;(01111100) (174) (124) (7C)   ;(01111010) (172) (122) (7A)   ;(01111001) (171) (121) (79)   ;(01110111) (167) (119) (77)   ;
;256;(01110101) (165) (117) (75)    ;(01110100) (164) (116) (74)   ;(01110010) (162) (114) (72)   ;(01110001) (161) (113) (71)   ;(01101111) (157) (111) (6F)   ;(01101110) (156) (110) (6E)   ;(01101100) (154) (108) (6C)   ;(01101010) (152) (106) (6A)   ;
;264;(01101001) (151) (105) (69)    ;(01100111) (147) (103) (67)   ;(01100110) (146) (102) (66)   ;(01100100) (144) (100) (64)   ;(01100011) (143) (99) (63)   ;(01100001) (141) (97) (61)   ;(01011111) (137) (95) (5F)   ;(01011110) (136) (94) (5E)   ;
;272;(01011100) (134) (92) (5C)    ;(01011011) (133) (91) (5B)   ;(01011001) (131) (89) (59)   ;(01011000) (130) (88) (58)   ;(01010110) (126) (86) (56)   ;(01010101) (125) (85) (55)   ;(01010011) (123) (83) (53)   ;(01010010) (122) (82) (52)   ;
;280;(01010000) (120) (80) (50)    ;(01001111) (117) (79) (4F)   ;(01001101) (115) (77) (4D)   ;(01001100) (114) (76) (4C)   ;(01001010) (112) (74) (4A)   ;(01001001) (111) (73) (49)   ;(01000111) (107) (71) (47)   ;(01000110) (106) (70) (46)   ;
;288;(01000101) (105) (69) (45)    ;(01000011) (103) (67) (43)   ;(01000010) (102) (66) (42)   ;(01000000) (100) (64) (40)   ;(00111111) (77) (63) (3F)   ;(00111110) (76) (62) (3E)   ;(00111100) (74) (60) (3C)   ;(00111011) (73) (59) (3B)   ;
;296;(00111010) (72) (58) (3A)    ;(00111000) (70) (56) (38)   ;(00110111) (67) (55) (37)   ;(00110110) (66) (54) (36)   ;(00110100) (64) (52) (34)   ;(00110011) (63) (51) (33)   ;(00110010) (62) (50) (32)   ;(00110001) (61) (49) (31)   ;
;304;(00101111) (57) (47) (2F)    ;(00101110) (56) (46) (2E)   ;(00101101) (55) (45) (2D)   ;(00101100) (54) (44) (2C)   ;(00101010) (52) (42) (2A)   ;(00101001) (51) (41) (29)   ;(00101000) (50) (40) (28)   ;(00100111) (47) (39) (27)   ;
;312;(00100110) (46) (38) (26)    ;(00100101) (45) (37) (25)   ;(00100100) (44) (36) (24)   ;(00100010) (42) (34) (22)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00011111) (37) (31) (1F)   ;(00011110) (36) (30) (1E)   ;
;320;(00011101) (35) (29) (1D)    ;(00011100) (34) (28) (1C)   ;(00011011) (33) (27) (1B)   ;(00011010) (32) (26) (1A)   ;(00011001) (31) (25) (19)   ;(00011000) (30) (24) (18)   ;(00010111) (27) (23) (17)   ;(00010110) (26) (22) (16)   ;
;328;(00010110) (26) (22) (16)    ;(00010101) (25) (21) (15)   ;(00010100) (24) (20) (14)   ;(00010011) (23) (19) (13)   ;(00010010) (22) (18) (12)   ;(00010001) (21) (17) (11)   ;(00010000) (20) (16) (10)   ;(00010000) (20) (16) (10)   ;
;336;(00001111) (17) (15) (0F)    ;(00001110) (16) (14) (0E)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001100) (14) (12) (0C)   ;(00001011) (13) (11) (0B)   ;(00001011) (13) (11) (0B)   ;(00001010) (12) (10) (0A)   ;
;344;(00001010) (12) (10) (0A)    ;(00001001) (11) (9) (09)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;352;(00000101) (5) (5) (05)    ;(00000101) (5) (5) (05)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;(00000011) (3) (3) (03)   ;
;360;(00000010) (2) (2) (02)    ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;368;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;376;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000001) (1) (1) (01)   ;
;384;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;
;392;(00000011) (3) (3) (03)    ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;
;400;(00000110) (6) (6) (06)    ;(00000111) (7) (7) (07)   ;(00000111) (7) (7) (07)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001010) (12) (10) (0A)   ;
;408;(00001011) (13) (11) (0B)    ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;(00010000) (20) (16) (10)   ;
;416;(00010000) (20) (16) (10)    ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010110) (26) (22) (16)   ;
;424;(00010111) (27) (23) (17)    ;(00011000) (30) (24) (18)   ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;
;432;(00011111) (37) (31) (1F)    ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;
;440;(00101000) (50) (40) (28)    ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;(00110001) (61) (49) (31)   ;
;448;(00110010) (62) (50) (32)    ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;(00111000) (70) (56) (38)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;
;456;(00111100) (74) (60) (3C)    ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;(01000000) (100) (64) (40)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;
;464;(01000111) (107) (71) (47)    ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001100) (114) (76) (4C)   ;(01001101) (115) (77) (4D)   ;(01001111) (117) (79) (4F)   ;(01010000) (120) (80) (50)   ;(01010010) (122) (82) (52)   ;
;472;(01010011) (123) (83) (53)    ;(01010101) (125) (85) (55)   ;(01010110) (126) (86) (56)   ;(01011000) (130) (88) (58)   ;(01011001) (131) (89) (59)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011110) (136) (94) (5E)   ;
;480;(01011111) (137) (95) (5F)    ;(01100001) (141) (97) (61)   ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100110) (146) (102) (66)   ;(01100111) (147) (103) (67)   ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;
;488;(01101100) (154) (108) (6C)    ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110111) (167) (119) (77)   ;
;496;(01111001) (171) (121) (79)    ;(01111010) (172) (122) (7A)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;504;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,201 / 71,559 ( 6 % )  ;
; C16 interconnects     ; 21 / 2,597 ( < 1 % )    ;
; C4 interconnects      ; 1,650 / 46,848 ( 4 % )  ;
; Direct links          ; 1,236 / 71,559 ( 2 % )  ;
; Global clocks         ; 13 / 20 ( 65 % )        ;
; Local interconnects   ; 2,383 / 24,624 ( 10 % ) ;
; R24 interconnects     ; 41 / 2,496 ( 2 % )      ;
; R4 interconnects      ; 1,855 / 62,424 ( 3 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.71) ; Number of LABs  (Total = 374) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 32                            ;
; 2                                           ; 11                            ;
; 3                                           ; 12                            ;
; 4                                           ; 6                             ;
; 5                                           ; 7                             ;
; 6                                           ; 4                             ;
; 7                                           ; 15                            ;
; 8                                           ; 7                             ;
; 9                                           ; 8                             ;
; 10                                          ; 12                            ;
; 11                                          ; 18                            ;
; 12                                          ; 21                            ;
; 13                                          ; 20                            ;
; 14                                          ; 19                            ;
; 15                                          ; 33                            ;
; 16                                          ; 149                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.79) ; Number of LABs  (Total = 374) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 66                            ;
; 1 Clock                            ; 289                           ;
; 1 Clock enable                     ; 106                           ;
; 1 Sync. clear                      ; 36                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 86                            ;
; 2 Clocks                           ; 80                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.21) ; Number of LABs  (Total = 374) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 28                            ;
; 3                                            ; 4                             ;
; 4                                            ; 10                            ;
; 5                                            ; 4                             ;
; 6                                            ; 6                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 8                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 8                             ;
; 14                                           ; 14                            ;
; 15                                           ; 2                             ;
; 16                                           ; 7                             ;
; 17                                           ; 6                             ;
; 18                                           ; 5                             ;
; 19                                           ; 13                            ;
; 20                                           ; 8                             ;
; 21                                           ; 10                            ;
; 22                                           ; 18                            ;
; 23                                           ; 12                            ;
; 24                                           ; 16                            ;
; 25                                           ; 8                             ;
; 26                                           ; 19                            ;
; 27                                           ; 23                            ;
; 28                                           ; 18                            ;
; 29                                           ; 26                            ;
; 30                                           ; 22                            ;
; 31                                           ; 26                            ;
; 32                                           ; 39                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.69) ; Number of LABs  (Total = 374) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 48                            ;
; 2                                               ; 37                            ;
; 3                                               ; 31                            ;
; 4                                               ; 25                            ;
; 5                                               ; 23                            ;
; 6                                               ; 15                            ;
; 7                                               ; 44                            ;
; 8                                               ; 25                            ;
; 9                                               ; 18                            ;
; 10                                              ; 35                            ;
; 11                                              ; 18                            ;
; 12                                              ; 10                            ;
; 13                                              ; 15                            ;
; 14                                              ; 13                            ;
; 15                                              ; 3                             ;
; 16                                              ; 11                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.89) ; Number of LABs  (Total = 374) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 2                             ;
; 2                                           ; 28                            ;
; 3                                           ; 40                            ;
; 4                                           ; 21                            ;
; 5                                           ; 40                            ;
; 6                                           ; 19                            ;
; 7                                           ; 19                            ;
; 8                                           ; 22                            ;
; 9                                           ; 31                            ;
; 10                                          ; 10                            ;
; 11                                          ; 20                            ;
; 12                                          ; 15                            ;
; 13                                          ; 8                             ;
; 14                                          ; 14                            ;
; 15                                          ; 6                             ;
; 16                                          ; 6                             ;
; 17                                          ; 8                             ;
; 18                                          ; 7                             ;
; 19                                          ; 8                             ;
; 20                                          ; 14                            ;
; 21                                          ; 8                             ;
; 22                                          ; 8                             ;
; 23                                          ; 6                             ;
; 24                                          ; 1                             ;
; 25                                          ; 2                             ;
; 26                                          ; 0                             ;
; 27                                          ; 3                             ;
; 28                                          ; 1                             ;
; 29                                          ; 0                             ;
; 30                                          ; 2                             ;
; 31                                          ; 0                             ;
; 32                                          ; 4                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 8            ; 0            ; 8            ; 0            ; 0            ; 55        ; 8            ; 0            ; 55        ; 55        ; 0            ; 8            ; 0            ; 0            ; 15           ; 0            ; 8            ; 15           ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 55        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 47           ; 55           ; 47           ; 55           ; 55           ; 0         ; 47           ; 55           ; 0         ; 0         ; 55           ; 47           ; 55           ; 55           ; 40           ; 55           ; 47           ; 40           ; 55           ; 55           ; 55           ; 47           ; 55           ; 55           ; 55           ; 55           ; 55           ; 0         ; 55           ; 55           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOD                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MOD_STATIC          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TRIG                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_OUT[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_WR              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_DB[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC2_WR             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_SIGNAL         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TEST_SIGNAL2        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI3_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI3_MOSI           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI3_SS             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI1_MOSI           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI1_SS             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SIGNAL              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                     ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; Source Clock(s)                                               ; Destination Clock(s)                                          ; Delay Added in ns ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.5               ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 1.6               ;
+---------------------------------------------------------------+---------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a18~porta_datain_reg0  ; 0.295             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a46~porta_datain_reg0  ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a22~porta_datain_reg0  ; 0.233             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a56~porta_datain_reg0  ; 0.223             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a44~porta_datain_reg0  ; 0.223             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a28~porta_datain_reg0  ; 0.223             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a27~porta_datain_reg0  ; 0.223             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a10~porta_datain_reg0  ; 0.223             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[4]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.205             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[3]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.205             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.204             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[5]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.204             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[7]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.204             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[2]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.204             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[1]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.204             ;
; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_i6j:auto_generated|counter_reg_bit[8]                                                                                                                                                                          ; singen:singen1|altsyncram:altsyncram_component|altsyncram_i0a1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                               ; 0.204             ;
; spi_data_transm:spi_data_transm2|spi_write                                                                                                                                                                                                                               ; spi_data_transm:spi_data_transm2|spi_state.00001                                                                                                                                                                            ; 0.199             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a28~portb_address_reg0 ; 0.099             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a31~porta_datain_reg0  ; 0.067             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a58~porta_datain_reg0  ; 0.055             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_d124:auto_generated|ram_block1a50~porta_datain_reg0  ; 0.039             ;
; tdc:tdc_inst_0|frac_sync_out[0][4]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][4]                                                                                                                                                                           ; 0.019             ;
; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|signal_d                                                                                                                                                                                                                      ; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_pos|ctr_out[4]                                                                                                                                             ; 0.018             ;
; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|signal_d                                                                                                                                                                                                                      ; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_neg|ctr_out[4]                                                                                                                                             ; 0.018             ;
; tdc:tdc_inst_0|frac_sync_out[5][6]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[5][6]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[6][5]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[6][5]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[4][4]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[4][4]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[6][4]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[6][4]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[5][3]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[5][3]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[0][2]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][2]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[5][2]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[5][2]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[4][1]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[4][1]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[5][1]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[5][1]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[6][1]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[6][1]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[7][1]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[7][1]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[2][0]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[2][0]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[5][0]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[5][0]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[7][0]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[7][0]                                                                                                                                                                           ; 0.017             ;
; tdc:tdc_inst_0|lr_signal[6][1]                                                                                                                                                                                                                                           ; tdc:tdc_inst_0|time_counter:gen[6].tc_inst|tail_counter:tail_ctr_neg|ctr_out[4]                                                                                                                                             ; 0.017             ;
; tdc:tdc_inst_0|lr_signal[7][1]                                                                                                                                                                                                                                           ; tdc:tdc_inst_0|time_counter:gen[7].tc_inst|tail_counter:tail_ctr_pos|ctr_out[4]                                                                                                                                             ; 0.017             ;
; tdc:tdc_inst_0|frac_sync_out[3][5]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[3][5]                                                                                                                                                                           ; 0.016             ;
; tdc:tdc_inst_0|frac_sync_out[0][0]                                                                                                                                                                                                                                       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                                                                                                                                                           ; 0.016             ;
; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|signal_d                                                                                                                                                                                                                      ; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_pos|ctr_out[4]                                                                                                                                             ; 0.016             ;
; tdc:tdc_inst_0|int_sync_out[3][1]                                                                                                                                                                                                                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated|pipeline_dffe[1]                              ; 0.015             ;
; tdc:tdc_inst_0|int_sync_out[6][1]                                                                                                                                                                                                                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated|pipeline_dffe[1]                              ; 0.015             ;
; tdc:tdc_inst_0|int_sync_out[7][1]                                                                                                                                                                                                                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated|pipeline_dffe[1]                              ; 0.015             ;
; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|signal_d                                                                                                                                                                                                                      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[4]                                                                                                                                             ; 0.015             ;
; tdc:tdc_inst_0|lr_signal[1][1]                                                                                                                                                                                                                                           ; tdc:tdc_inst_0|time_counter:gen[1].tc_inst|tail_counter:tail_ctr_neg|ctr_out[4]                                                                                                                                             ; 0.015             ;
; tdc:tdc_inst_0|int_sync_out[3][0]                                                                                                                                                                                                                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[3].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated|pipeline_dffe[1]                              ; 0.013             ;
; tdc:tdc_inst_0|int_sync_out[6][0]                                                                                                                                                                                                                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[6].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated|pipeline_dffe[1]                              ; 0.013             ;
; tdc:tdc_inst_0|int_sync_out[7][0]                                                                                                                                                                                                                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[7].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_f1j:auto_generated|pipeline_dffe[1]                              ; 0.013             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 51 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "de0_tdc"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 75 degrees (1042 ps) for clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 90 degrees (1250 ps) for clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 105 degrees (1458 ps) for clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[3] port
    Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 180 degrees (100000 ps) for clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[4] port
Info (15535): Implemented PLL "clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 15 degrees (208 ps) for clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 30 degrees (417 ps) for clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 45 degrees (625 ps) for clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[3] port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 60 degrees (833 ps) for clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 43 pins of 51 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Critical Warning (176598): PLL "clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_R8"
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_tdc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 75.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[0]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 90.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[1]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 105.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[2]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 15.00 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[1]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 30.00 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[2]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 45.00 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[3]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 60.00 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[4]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register accumulation:comb_386|main_summ[0] is being clocked by phase_controller:ph_ctl|clk_10k
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register byass_data:byass_data1|count_byass[0] is being clocked by KEY[0]
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 12 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):    5.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    5.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    5.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):  500.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):  200.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):    5.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    5.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    5.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    5.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    5.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):   20.000     CLOCK_50
Info (176353): Automatically promoted node clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C4 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16
Info (176353): Automatically promoted node clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0
Info (176353): Automatically promoted node clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node phase_controller:ph_ctl|clk_10k 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node phase_controller:ph_ctl|clk_10k~0
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[0][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[1][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[2][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[3][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[4][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[5][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[6][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[7][0]
        Info (176357): Destination node tdc:tdc_inst_0|lr_mod[13][0]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
    Info (176211): Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 11 input, 23 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available
Warning (15064): PLL "clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|pll1" output port clk[3] feeds output pin "SPI3_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 5.42 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[2] uses I/O standard 3.3-V LVTTL at E16
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at E15
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T6
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at D9
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at N3
    Info (169178): Pin SW[4] uses I/O standard 3.3-V LVTTL at L13
    Info (169178): Pin SW[5] uses I/O standard 3.3-V LVTTL at F14
    Info (169178): Pin SW[6] uses I/O standard 3.3-V LVTTL at E10
    Info (169178): Pin SW[7] uses I/O standard 3.3-V LVTTL at D12
    Info (169178): Pin SW[9] uses I/O standard 3.3-V LVTTL at R12
    Info (169178): Pin SIGNAL uses I/O standard 3.3-V LVTTL at K15
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin SW[8] uses I/O standard 3.3-V LVTTL at C9
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1
Info (144001): Generated suppressed messages file C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1057 megabytes
    Info: Processing ended: Sat Jun 23 16:23:30 2018
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:45


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg.


