
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f28  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000a398  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000538  20000008  6000a3a0  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000000b0  20000540  6000a8d8  00018540  2**2
                  ALLOC
  5 .comment      000001ae  00000000  00000000  00018540  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  000186ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000856  00000000  00000000  0001882e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000067a7  00000000  00000000  00019084  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000fc2  00000000  00000000  0001f82b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001d02  00000000  00000000  000207ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000015c8  00000000  00000000  000224f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002059  00000000  00000000  00023ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001925  00000000  00000000  00025b11  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000307fd  00000000  00000000  00027436  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00057c33  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000048  00000000  00000000  00057c58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5340 	movw	r3, #1344	; 0x540
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <wait>:

//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
     4a0:	b082      	sub	sp, #8
     4a2:	9001      	str	r0, [sp, #4]
	while(numCycles != 0){
     4a4:	9b01      	ldr	r3, [sp, #4]
     4a6:	b133      	cbz	r3, 4b6 <wait+0x16>
		numCycles--; //Each is .104 us
     4a8:	9b01      	ldr	r3, [sp, #4]
     4aa:	f103 33ff 	add.w	r3, r3, #4294967295
     4ae:	9301      	str	r3, [sp, #4]
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
	while(numCycles != 0){
     4b0:	9b01      	ldr	r3, [sp, #4]
     4b2:	2b00      	cmp	r3, #0
     4b4:	d1f8      	bne.n	4a8 <wait+0x8>
		numCycles--; //Each is .104 us
	}
}
     4b6:	b002      	add	sp, #8
     4b8:	4770      	bx	lr
     4ba:	bf00      	nop

000004bc <sendCommand>:
	UART_send(&g_uart, (uint8_t *) clear, 2);
	printf("Sent message %X%X to screen\n\r", reverse[0], reverse[1]);
}


void sendCommand(const char * const c) {
     4bc:	b530      	push	{r4, r5, lr}
     4be:	b083      	sub	sp, #12
     4c0:	4605      	mov	r5, r0
	uint8_t command = 0x7C;
     4c2:	a902      	add	r1, sp, #8
     4c4:	f04f 037c 	mov.w	r3, #124	; 0x7c
     4c8:	f801 3d01 	strb.w	r3, [r1, #-1]!
	MSS_UART_polled_tx(&g_mss_uart1, &command, 1);
     4cc:	f240 5498 	movw	r4, #1432	; 0x598
     4d0:	f2c2 0400 	movt	r4, #8192	; 0x2000
     4d4:	4620      	mov	r0, r4
     4d6:	f04f 0201 	mov.w	r2, #1
     4da:	f000 fce9 	bl	eb0 <MSS_UART_polled_tx>
	MSS_UART_polled_tx(&g_mss_uart1, (uint8_t *) c, 1);
     4de:	4620      	mov	r0, r4
     4e0:	4629      	mov	r1, r5
     4e2:	f04f 0201 	mov.w	r2, #1
     4e6:	f000 fce3 	bl	eb0 <MSS_UART_polled_tx>
}
     4ea:	b003      	add	sp, #12
     4ec:	bd30      	pop	{r4, r5, pc}
     4ee:	bf00      	nop

000004f0 <eraseBlock>:
	uint8_t command[6];
	sprintf(command, "%c%c%c%c\x01", x1, y1, x2, y2);
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
}

void eraseBlock(int x1, int y1, int x2, int y2) {
     4f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     4f4:	b084      	sub	sp, #16
     4f6:	4607      	mov	r7, r0
     4f8:	4688      	mov	r8, r1
     4fa:	4615      	mov	r5, r2
     4fc:	461e      	mov	r6, r3
	sendCommand(ERASE_c);
     4fe:	f649 60e8 	movw	r0, #40680	; 0x9ee8
     502:	f2c0 0000 	movt	r0, #0
     506:	f7ff ffd9 	bl	4bc <sendCommand>
	uint8_t command[5];
	sprintf(command, "%c%c%c%c", x1, y1, x2, y2);
     50a:	ac02      	add	r4, sp, #8
     50c:	9500      	str	r5, [sp, #0]
     50e:	9601      	str	r6, [sp, #4]
     510:	4620      	mov	r0, r4
     512:	f649 7114 	movw	r1, #40724	; 0x9f14
     516:	f2c0 0100 	movt	r1, #0
     51a:	463a      	mov	r2, r7
     51c:	4643      	mov	r3, r8
     51e:	f002 f8a9 	bl	2674 <sprintf>
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
     522:	f240 5098 	movw	r0, #1432	; 0x598
     526:	f2c2 0000 	movt	r0, #8192	; 0x2000
     52a:	4621      	mov	r1, r4
     52c:	f000 fd16 	bl	f5c <MSS_UART_polled_tx_string>
}
     530:	b004      	add	sp, #16
     532:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     536:	bf00      	nop

00000538 <drawBox>:
	sendCommand(Y_COORD_c);
	sprintf(command, "%c", y);
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
}

void drawBox(int x1, int y1, int x2, int y2) {
     538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     53c:	b084      	sub	sp, #16
     53e:	4607      	mov	r7, r0
     540:	4688      	mov	r8, r1
     542:	4615      	mov	r5, r2
     544:	461e      	mov	r6, r3
	sendCommand(BOX_c);
     546:	f649 7020 	movw	r0, #40736	; 0x9f20
     54a:	f2c0 0000 	movt	r0, #0
     54e:	f7ff ffb5 	bl	4bc <sendCommand>
	uint8_t command[6];
	sprintf(command, "%c%c%c%c\x01", x1, y1, x2, y2);
     552:	ac02      	add	r4, sp, #8
     554:	9500      	str	r5, [sp, #0]
     556:	9601      	str	r6, [sp, #4]
     558:	4620      	mov	r0, r4
     55a:	f649 7124 	movw	r1, #40740	; 0x9f24
     55e:	f2c0 0100 	movt	r1, #0
     562:	463a      	mov	r2, r7
     564:	4643      	mov	r3, r8
     566:	f002 f885 	bl	2674 <sprintf>
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
     56a:	f240 5098 	movw	r0, #1432	; 0x598
     56e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     572:	4621      	mov	r1, r4
     574:	f000 fcf2 	bl	f5c <MSS_UART_polled_tx_string>
}
     578:	b004      	add	sp, #16
     57a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     57e:	bf00      	nop

00000580 <setScreenCoords>:
	uint8_t command = 0x7C;
	MSS_UART_polled_tx(&g_mss_uart1, &command, 1);
	MSS_UART_polled_tx(&g_mss_uart1, (uint8_t *) c, 1);
}

void setScreenCoords(int x, int y) {
     580:	b5f0      	push	{r4, r5, r6, r7, lr}
     582:	b083      	sub	sp, #12
     584:	4604      	mov	r4, r0
     586:	460f      	mov	r7, r1
	uint8_t command[2];
	sendCommand(X_COORD_c);
     588:	f649 7030 	movw	r0, #40752	; 0x9f30
     58c:	f2c0 0000 	movt	r0, #0
     590:	f7ff ff94 	bl	4bc <sendCommand>
	sprintf(command, "%c", x);
     594:	ae01      	add	r6, sp, #4
     596:	f649 7534 	movw	r5, #40756	; 0x9f34
     59a:	f2c0 0500 	movt	r5, #0
     59e:	4630      	mov	r0, r6
     5a0:	4629      	mov	r1, r5
     5a2:	4622      	mov	r2, r4
     5a4:	f002 f866 	bl	2674 <sprintf>
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
     5a8:	f240 5498 	movw	r4, #1432	; 0x598
     5ac:	f2c2 0400 	movt	r4, #8192	; 0x2000
     5b0:	4620      	mov	r0, r4
     5b2:	4631      	mov	r1, r6
     5b4:	f000 fcd2 	bl	f5c <MSS_UART_polled_tx_string>
	sendCommand(Y_COORD_c);
     5b8:	f649 7038 	movw	r0, #40760	; 0x9f38
     5bc:	f2c0 0000 	movt	r0, #0
     5c0:	f7ff ff7c 	bl	4bc <sendCommand>
	sprintf(command, "%c", y);
     5c4:	4630      	mov	r0, r6
     5c6:	4629      	mov	r1, r5
     5c8:	463a      	mov	r2, r7
     5ca:	f002 f853 	bl	2674 <sprintf>
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
     5ce:	4620      	mov	r0, r4
     5d0:	4631      	mov	r1, r6
     5d2:	f000 fcc3 	bl	f5c <MSS_UART_polled_tx_string>
}
     5d6:	b003      	add	sp, #12
     5d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5da:	bf00      	nop

000005dc <printData>:
	uint8_t command[5];
	sprintf(command, "%c%c%c%c", x1, y1, x2, y2);
	MSS_UART_polled_tx_string(&g_mss_uart1, command);
}

void printData(int jx, int jy, int cx, int cy, int fire, int start) {
     5dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     5e0:	b086      	sub	sp, #24
     5e2:	4605      	mov	r5, r0
     5e4:	460e      	mov	r6, r1
     5e6:	4617      	mov	r7, r2
     5e8:	4698      	mov	r8, r3
	//eraseBlock(9, 121, 69, 73);
	sendCommand(CLEAR_c);
     5ea:	4840      	ldr	r0, [pc, #256]	; (6ec <printData+0x110>)
     5ec:	f7ff ff66 	bl	4bc <sendCommand>
	uint8_t tx[20];
	int dec = 8;
	int y = 120;
	int x = 10;
	sprintf(tx, "JoyX: %4d", jx);
     5f0:	ac01      	add	r4, sp, #4
     5f2:	4620      	mov	r0, r4
     5f4:	f649 713c 	movw	r1, #40764	; 0x9f3c
     5f8:	f2c0 0100 	movt	r1, #0
     5fc:	462a      	mov	r2, r5
     5fe:	f002 f839 	bl	2674 <sprintf>
	setScreenCoords(x, y);
     602:	f04f 000a 	mov.w	r0, #10
     606:	f04f 0178 	mov.w	r1, #120	; 0x78
     60a:	f7ff ffb9 	bl	580 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     60e:	f240 5598 	movw	r5, #1432	; 0x598
     612:	f2c2 0500 	movt	r5, #8192	; 0x2000
     616:	4628      	mov	r0, r5
     618:	4621      	mov	r1, r4
     61a:	f000 fc9f 	bl	f5c <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "JoyY: %4d", jy);
     61e:	4620      	mov	r0, r4
     620:	f649 7148 	movw	r1, #40776	; 0x9f48
     624:	f2c0 0100 	movt	r1, #0
     628:	4632      	mov	r2, r6
     62a:	f002 f823 	bl	2674 <sprintf>
	setScreenCoords(x, y);
     62e:	f04f 000a 	mov.w	r0, #10
     632:	f04f 0170 	mov.w	r1, #112	; 0x70
     636:	f7ff ffa3 	bl	580 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     63a:	4628      	mov	r0, r5
     63c:	4621      	mov	r1, r4
     63e:	f000 fc8d 	bl	f5c <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "CX:   %4d", cx);
     642:	4620      	mov	r0, r4
     644:	f649 7154 	movw	r1, #40788	; 0x9f54
     648:	f2c0 0100 	movt	r1, #0
     64c:	463a      	mov	r2, r7
     64e:	f002 f811 	bl	2674 <sprintf>
	setScreenCoords(x, y);
     652:	f04f 000a 	mov.w	r0, #10
     656:	f04f 0168 	mov.w	r1, #104	; 0x68
     65a:	f7ff ff91 	bl	580 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     65e:	4628      	mov	r0, r5
     660:	4621      	mov	r1, r4
     662:	f000 fc7b 	bl	f5c <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "CY:   %4d", cy);
     666:	4620      	mov	r0, r4
     668:	f649 7160 	movw	r1, #40800	; 0x9f60
     66c:	f2c0 0100 	movt	r1, #0
     670:	4642      	mov	r2, r8
     672:	f001 ffff 	bl	2674 <sprintf>
	setScreenCoords(x, y);
     676:	f04f 000a 	mov.w	r0, #10
     67a:	f04f 0160 	mov.w	r1, #96	; 0x60
     67e:	f7ff ff7f 	bl	580 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     682:	4628      	mov	r0, r5
     684:	4621      	mov	r1, r4
     686:	f000 fc69 	bl	f5c <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "Fire: %4d", fire);
     68a:	4620      	mov	r0, r4
     68c:	f649 716c 	movw	r1, #40812	; 0x9f6c
     690:	f2c0 0100 	movt	r1, #0
     694:	9a0c      	ldr	r2, [sp, #48]	; 0x30
     696:	f001 ffed 	bl	2674 <sprintf>
	setScreenCoords(x, y);
     69a:	f04f 000a 	mov.w	r0, #10
     69e:	f04f 0158 	mov.w	r1, #88	; 0x58
     6a2:	f7ff ff6d 	bl	580 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     6a6:	4628      	mov	r0, r5
     6a8:	4621      	mov	r1, r4
     6aa:	f000 fc57 	bl	f5c <MSS_UART_polled_tx_string>
	y -= dec;
	sprintf(tx, "Start:%4d", start);
     6ae:	4620      	mov	r0, r4
     6b0:	f649 7178 	movw	r1, #40824	; 0x9f78
     6b4:	f2c0 0100 	movt	r1, #0
     6b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
     6ba:	f001 ffdb 	bl	2674 <sprintf>
	setScreenCoords(x, y);
     6be:	f04f 000a 	mov.w	r0, #10
     6c2:	f04f 0150 	mov.w	r1, #80	; 0x50
     6c6:	f7ff ff5b 	bl	580 <setScreenCoords>
	MSS_UART_polled_tx_string(&g_mss_uart1, tx);
     6ca:	4628      	mov	r0, r5
     6cc:	4621      	mov	r1, r4
     6ce:	f000 fc45 	bl	f5c <MSS_UART_polled_tx_string>
	drawBox(8, 122, 70, 72);
     6d2:	f04f 0008 	mov.w	r0, #8
     6d6:	f04f 017a 	mov.w	r1, #122	; 0x7a
     6da:	f04f 0246 	mov.w	r2, #70	; 0x46
     6de:	f04f 0348 	mov.w	r3, #72	; 0x48
     6e2:	f7ff ff29 	bl	538 <drawBox>
}
     6e6:	b006      	add	sp, #24
     6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     6ec:	00009ef0 	.word	0x00009ef0

000006f0 <initScreen>:

	*cPrev = *c;
	if(c->StartOnDown) printf("Start on down!\n");
}

void initScreen(int inverted) {
     6f0:	b508      	push	{r3, lr}
	char * reverse = "\x7C\x12";
	char * clear = "\x7C\x00";
	if (inverted)
     6f2:	b158      	cbz	r0, 70c <initScreen+0x1c>
		UART_send(&g_uart, (uint8_t *) reverse, 2);
     6f4:	f240 5090 	movw	r0, #1424	; 0x590
     6f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6fc:	f649 7184 	movw	r1, #40836	; 0x9f84
     700:	f2c0 0100 	movt	r1, #0
     704:	f04f 0202 	mov.w	r2, #2
     708:	f001 fb2a 	bl	1d60 <UART_send>
	UART_send(&g_uart, (uint8_t *) clear, 2);
     70c:	f240 5090 	movw	r0, #1424	; 0x590
     710:	f2c2 0000 	movt	r0, #8192	; 0x2000
     714:	4907      	ldr	r1, [pc, #28]	; (734 <initScreen+0x44>)
     716:	f04f 0202 	mov.w	r2, #2
     71a:	f001 fb21 	bl	1d60 <UART_send>
	printf("Sent message %X%X to screen\n\r", reverse[0], reverse[1]);
     71e:	f649 7088 	movw	r0, #40840	; 0x9f88
     722:	f2c0 0000 	movt	r0, #0
     726:	f04f 017c 	mov.w	r1, #124	; 0x7c
     72a:	f04f 0212 	mov.w	r2, #18
     72e:	f001 ff2b 	bl	2588 <printf>
}
     732:	bd08      	pop	{r3, pc}
     734:	00009ef4 	.word	0x00009ef4

00000738 <pingController>:

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
	wait(100000);
}

struct Controller pingController(int rumble){
     738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     73c:	b0af      	sub	sp, #188	; 0xbc
     73e:	4681      	mov	r9, r0
	c.LT = 0;
	c.RT = 0;

	//Set the poll pattern
	char pollStr[25];
	strcpy(pollStr, "0100000000000011000000111");
     740:	f10d 0c9c 	add.w	ip, sp, #156	; 0x9c
     744:	f649 7ea8 	movw	lr, #40872	; 0x9fa8
     748:	f2c0 0e00 	movt	lr, #0
     74c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
     750:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
     754:	4663      	mov	r3, ip
     756:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
     75a:	c303      	stmia	r3!, {r0, r1}
     75c:	801a      	strh	r2, [r3, #0]
     75e:	f04f 0400 	mov.w	r4, #0
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
     762:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
     764:	ae27      	add	r6, sp, #156	; 0x9c
			wait(2);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
     766:	f04f 0713 	mov.w	r7, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     76a:	f04f 0801 	mov.w	r8, #1
			wait(2);
     76e:	f04f 0a02 	mov.w	sl, #2
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
     772:	4628      	mov	r0, r5
     774:	4629      	mov	r1, r5
     776:	f001 f8cb 	bl	1910 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
     77a:	5d33      	ldrb	r3, [r6, r4]
     77c:	2b31      	cmp	r3, #49	; 0x31
     77e:	d10a      	bne.n	796 <pingController+0x5e>
			wait(2);
     780:	4650      	mov	r0, sl
     782:	f7ff fe8d 	bl	4a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     786:	4628      	mov	r0, r5
     788:	4641      	mov	r1, r8
     78a:	f001 f8c1 	bl	1910 <MSS_GPIO_drive_inout>
			wait(19);
     78e:	4638      	mov	r0, r7
     790:	f7ff fe86 	bl	4a0 <wait>
     794:	e009      	b.n	7aa <pingController+0x72>
		}
		else{
			wait(19);
     796:	4638      	mov	r0, r7
     798:	f7ff fe82 	bl	4a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     79c:	4628      	mov	r0, r5
     79e:	4641      	mov	r1, r8
     7a0:	f001 f8b6 	bl	1910 <MSS_GPIO_drive_inout>
			wait(2);
     7a4:	4650      	mov	r0, sl
     7a6:	f7ff fe7b 	bl	4a0 <wait>
	//Set the rumble bit [23]
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
     7aa:	f104 0401 	add.w	r4, r4, #1
     7ae:	2c19      	cmp	r4, #25
     7b0:	d1df      	bne.n	772 <pingController+0x3a>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(2);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
     7b2:	f04f 0000 	mov.w	r0, #0
     7b6:	f04f 0102 	mov.w	r1, #2
     7ba:	f001 f8a9 	bl	1910 <MSS_GPIO_drive_inout>
     7be:	f04f 0400 	mov.w	r4, #0

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
		wait(1);
     7c2:	f04f 0601 	mov.w	r6, #1
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
    return GPIO->GPIO_IN;
     7c6:	f243 0500 	movw	r5, #12288	; 0x3000
     7ca:	f2c4 0501 	movt	r5, #16385	; 0x4001
     7ce:	4630      	mov	r0, r6
     7d0:	f7ff fe66 	bl	4a0 <wait>
     7d4:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
     7d8:	f104 0401 	add.w	r4, r4, #1
     7dc:	2c22      	cmp	r4, #34	; 0x22
     7de:	d1f6      	bne.n	7ce <pingController+0x96>
		wait(1);
		c.Start = MSS_GPIO_get_inputs();
	}

	//Y
	wait(30);
     7e0:	f04f 001e 	mov.w	r0, #30
     7e4:	f7ff fe5c 	bl	4a0 <wait>
     7e8:	f243 0400 	movw	r4, #12288	; 0x3000
     7ec:	f2c4 0401 	movt	r4, #16385	; 0x4001
     7f0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     7f4:	9025      	str	r0, [sp, #148]	; 0x94
	c.Y = MSS_GPIO_get_inputs();

	//X
	wait(30);
     7f6:	f04f 001e 	mov.w	r0, #30
     7fa:	f7ff fe51 	bl	4a0 <wait>
     7fe:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     802:	9124      	str	r1, [sp, #144]	; 0x90
	c.X = MSS_GPIO_get_inputs();

	//B
	wait(32);
     804:	f04f 0020 	mov.w	r0, #32
     808:	f7ff fe4a 	bl	4a0 <wait>
     80c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     810:	9223      	str	r2, [sp, #140]	; 0x8c
	c.B = MSS_GPIO_get_inputs();

	//A
	wait(33);
     812:	f04f 0021 	mov.w	r0, #33	; 0x21
     816:	f7ff fe43 	bl	4a0 <wait>
     81a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     81e:	9322      	str	r3, [sp, #136]	; 0x88
	c.A = MSS_GPIO_get_inputs();

	//L (After 1 cycle delay)
	wait(33);
     820:	f04f 0021 	mov.w	r0, #33	; 0x21
     824:	f7ff fe3c 	bl	4a0 <wait>
     828:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	curState = MSS_GPIO_get_inputs();

	wait(33);
     82c:	f04f 0021 	mov.w	r0, #33	; 0x21
     830:	f7ff fe36 	bl	4a0 <wait>
     834:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     838:	9021      	str	r0, [sp, #132]	; 0x84
	c.L = MSS_GPIO_get_inputs();
	//R
	wait(33);
     83a:	f04f 0021 	mov.w	r0, #33	; 0x21
     83e:	f7ff fe2f 	bl	4a0 <wait>
     842:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     846:	9120      	str	r1, [sp, #128]	; 0x80
	c.R = MSS_GPIO_get_inputs();
	//Z
	wait(33);
     848:	f04f 0021 	mov.w	r0, #33	; 0x21
     84c:	f7ff fe28 	bl	4a0 <wait>
     850:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.Z = MSS_GPIO_get_inputs();
	//dUp
	wait(31);
     854:	f04f 001f 	mov.w	r0, #31
     858:	f7ff fe22 	bl	4a0 <wait>
     85c:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.dUp = MSS_GPIO_get_inputs();
	//dDown
	wait(31);
     860:	f04f 001f 	mov.w	r0, #31
     864:	f7ff fe1c 	bl	4a0 <wait>
     868:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.dDown = MSS_GPIO_get_inputs();
	//dRight
	wait(32);
     86c:	f04f 0020 	mov.w	r0, #32
     870:	f7ff fe16 	bl	4a0 <wait>
     874:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
	c.dRight = MSS_GPIO_get_inputs();
	//dLeft
	wait(32);
     878:	f04f 0020 	mov.w	r0, #32
     87c:	f7ff fe10 	bl	4a0 <wait>
     880:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.dLeft = MSS_GPIO_get_inputs();

	//JoyX (8 bits)
	//bit 7
	wait(32);
     884:	f04f 0020 	mov.w	r0, #32
     888:	f7ff fe0a 	bl	4a0 <wait>
     88c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     890:	921f      	str	r2, [sp, #124]	; 0x7c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
     892:	f04f 0020 	mov.w	r0, #32
     896:	f7ff fe03 	bl	4a0 <wait>
     89a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     89e:	931e      	str	r3, [sp, #120]	; 0x78
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
     8a0:	f04f 0020 	mov.w	r0, #32
     8a4:	f7ff fdfc 	bl	4a0 <wait>
     8a8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     8ac:	901d      	str	r0, [sp, #116]	; 0x74
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(32);
     8ae:	f04f 0020 	mov.w	r0, #32
     8b2:	f7ff fdf5 	bl	4a0 <wait>
     8b6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     8ba:	911c      	str	r1, [sp, #112]	; 0x70
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(32);
     8bc:	f04f 0020 	mov.w	r0, #32
     8c0:	f7ff fdee 	bl	4a0 <wait>
     8c4:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     8c8:	921b      	str	r2, [sp, #108]	; 0x6c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(32);
     8ca:	f04f 0020 	mov.w	r0, #32
     8ce:	f7ff fde7 	bl	4a0 <wait>
     8d2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     8d6:	931a      	str	r3, [sp, #104]	; 0x68
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(32);
     8d8:	f04f 0020 	mov.w	r0, #32
     8dc:	f7ff fde0 	bl	4a0 <wait>
     8e0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     8e4:	9019      	str	r0, [sp, #100]	; 0x64
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(32);
     8e6:	f04f 0020 	mov.w	r0, #32
     8ea:	f7ff fdd9 	bl	4a0 <wait>
     8ee:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     8f2:	9118      	str	r1, [sp, #96]	; 0x60



	//JoyY (8 bits)
	//bit 7
	wait(30);
     8f4:	f04f 001e 	mov.w	r0, #30
     8f8:	f7ff fdd2 	bl	4a0 <wait>
     8fc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     900:	9217      	str	r2, [sp, #92]	; 0x5c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
     902:	f04f 001e 	mov.w	r0, #30
     906:	f7ff fdcb 	bl	4a0 <wait>
     90a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     90e:	9316      	str	r3, [sp, #88]	; 0x58
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(30);
     910:	f04f 001e 	mov.w	r0, #30
     914:	f7ff fdc4 	bl	4a0 <wait>
     918:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     91c:	9015      	str	r0, [sp, #84]	; 0x54
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(30);
     91e:	f04f 001e 	mov.w	r0, #30
     922:	f7ff fdbd 	bl	4a0 <wait>
     926:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     92a:	9114      	str	r1, [sp, #80]	; 0x50
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(30);
     92c:	f04f 001e 	mov.w	r0, #30
     930:	f7ff fdb6 	bl	4a0 <wait>
     934:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     938:	9213      	str	r2, [sp, #76]	; 0x4c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(31);
     93a:	f04f 001f 	mov.w	r0, #31
     93e:	f7ff fdaf 	bl	4a0 <wait>
     942:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     946:	9312      	str	r3, [sp, #72]	; 0x48
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(31);
     948:	f04f 001f 	mov.w	r0, #31
     94c:	f7ff fda8 	bl	4a0 <wait>
     950:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     954:	9011      	str	r0, [sp, #68]	; 0x44
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
     956:	f04f 001e 	mov.w	r0, #30
     95a:	f7ff fda1 	bl	4a0 <wait>
     95e:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     962:	9110      	str	r1, [sp, #64]	; 0x40
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1));


	//cX (8 bits)
	//bit 7
	wait(30);
     964:	f04f 001e 	mov.w	r0, #30
     968:	f7ff fd9a 	bl	4a0 <wait>
     96c:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     970:	920f      	str	r2, [sp, #60]	; 0x3c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
     972:	f04f 001e 	mov.w	r0, #30
     976:	f7ff fd93 	bl	4a0 <wait>
     97a:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     97e:	930e      	str	r3, [sp, #56]	; 0x38
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
     980:	f04f 0020 	mov.w	r0, #32
     984:	f7ff fd8c 	bl	4a0 <wait>
     988:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     98c:	900d      	str	r0, [sp, #52]	; 0x34
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
     98e:	f04f 001f 	mov.w	r0, #31
     992:	f7ff fd85 	bl	4a0 <wait>
     996:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     99a:	910c      	str	r1, [sp, #48]	; 0x30
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
     99c:	f04f 0022 	mov.w	r0, #34	; 0x22
     9a0:	f7ff fd7e 	bl	4a0 <wait>
     9a4:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     9a8:	920b      	str	r2, [sp, #44]	; 0x2c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
     9aa:	f04f 001f 	mov.w	r0, #31
     9ae:	f7ff fd77 	bl	4a0 <wait>
     9b2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     9b6:	930a      	str	r3, [sp, #40]	; 0x28
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
     9b8:	f04f 0020 	mov.w	r0, #32
     9bc:	f7ff fd70 	bl	4a0 <wait>
     9c0:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     9c4:	9009      	str	r0, [sp, #36]	; 0x24
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
     9c6:	f04f 001e 	mov.w	r0, #30
     9ca:	f7ff fd69 	bl	4a0 <wait>
     9ce:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     9d2:	9108      	str	r1, [sp, #32]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1));


	//cY (8 bits)
	//bit 7
	wait(32);
     9d4:	f04f 0020 	mov.w	r0, #32
     9d8:	f7ff fd62 	bl	4a0 <wait>
     9dc:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     9e0:	9207      	str	r2, [sp, #28]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
     9e2:	f04f 0020 	mov.w	r0, #32
     9e6:	f7ff fd5b 	bl	4a0 <wait>
     9ea:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     9ee:	9306      	str	r3, [sp, #24]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
     9f0:	f04f 0020 	mov.w	r0, #32
     9f4:	f7ff fd54 	bl	4a0 <wait>
     9f8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     9fc:	9005      	str	r0, [sp, #20]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
     9fe:	f04f 001f 	mov.w	r0, #31
     a02:	f7ff fd4d 	bl	4a0 <wait>
     a06:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
     a0a:	9104      	str	r1, [sp, #16]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
     a0c:	f04f 0022 	mov.w	r0, #34	; 0x22
     a10:	f7ff fd46 	bl	4a0 <wait>
     a14:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
     a18:	9203      	str	r2, [sp, #12]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
     a1a:	f04f 001f 	mov.w	r0, #31
     a1e:	f7ff fd3f 	bl	4a0 <wait>
     a22:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
     a26:	9302      	str	r3, [sp, #8]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
     a28:	f04f 0020 	mov.w	r0, #32
     a2c:	f7ff fd38 	bl	4a0 <wait>
     a30:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
     a34:	9001      	str	r0, [sp, #4]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
     a36:	f04f 001e 	mov.w	r0, #30
     a3a:	f7ff fd31 	bl	4a0 <wait>
     a3e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	//printf("JoyX: %x\n\t", c.joyX);
	//printf("JoyY: %x\n\t", c.joyY);
	//printf("cX:   %x\n\t", c.cX);
	//printf("cY:   %x\n\t", c.cY);

	return c;
     a42:	f04f 0200 	mov.w	r2, #0
     a46:	f8c9 2004 	str.w	r2, [r9, #4]
     a4a:	f8c9 5030 	str.w	r5, [r9, #48]	; 0x30
     a4e:	f8c9 602c 	str.w	r6, [r9, #44]	; 0x2c
     a52:	f8c9 8028 	str.w	r8, [r9, #40]	; 0x28
     a56:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
     a5a:	f8c9 b020 	str.w	fp, [r9, #32]
     a5e:	9920      	ldr	r1, [sp, #128]	; 0x80
     a60:	f8c9 101c 	str.w	r1, [r9, #28]
     a64:	9a21      	ldr	r2, [sp, #132]	; 0x84
     a66:	f8c9 2018 	str.w	r2, [r9, #24]
     a6a:	9822      	ldr	r0, [sp, #136]	; 0x88
     a6c:	f8c9 0014 	str.w	r0, [r9, #20]
     a70:	9923      	ldr	r1, [sp, #140]	; 0x8c
     a72:	f8c9 1010 	str.w	r1, [r9, #16]
     a76:	9a24      	ldr	r2, [sp, #144]	; 0x90
     a78:	f8c9 200c 	str.w	r2, [r9, #12]
     a7c:	9825      	ldr	r0, [sp, #148]	; 0x94
     a7e:	f8c9 0008 	str.w	r0, [r9, #8]
     a82:	f8c9 7000 	str.w	r7, [r9]
     a86:	f04f 0200 	mov.w	r2, #0
     a8a:	f8c9 2048 	str.w	r2, [r9, #72]	; 0x48
     a8e:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
     a92:	9907      	ldr	r1, [sp, #28]
     a94:	ea4f 12c1 	mov.w	r2, r1, lsl #7
     a98:	f002 02ff 	and.w	r2, r2, #255	; 0xff
     a9c:	9806      	ldr	r0, [sp, #24]
     a9e:	f000 0101 	and.w	r1, r0, #1
     aa2:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
     aa6:	f003 0301 	and.w	r3, r3, #1
     aaa:	ea42 0303 	orr.w	r3, r2, r3
     aae:	9905      	ldr	r1, [sp, #20]
     ab0:	f001 0201 	and.w	r2, r1, #1
     ab4:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     ab8:	9804      	ldr	r0, [sp, #16]
     aba:	f000 0201 	and.w	r2, r0, #1
     abe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     ac2:	9903      	ldr	r1, [sp, #12]
     ac4:	f001 0201 	and.w	r2, r1, #1
     ac8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     acc:	9802      	ldr	r0, [sp, #8]
     ace:	f000 0201 	and.w	r2, r0, #1
     ad2:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     ad6:	9901      	ldr	r1, [sp, #4]
     ad8:	f001 0201 	and.w	r2, r1, #1
     adc:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     ae0:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
     ae4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
     ae6:	ea4f 13c2 	mov.w	r3, r2, lsl #7
     aea:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     aee:	980e      	ldr	r0, [sp, #56]	; 0x38
     af0:	f000 0201 	and.w	r2, r0, #1
     af4:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
     af8:	9908      	ldr	r1, [sp, #32]
     afa:	f001 0201 	and.w	r2, r1, #1
     afe:	ea43 0302 	orr.w	r3, r3, r2
     b02:	980d      	ldr	r0, [sp, #52]	; 0x34
     b04:	f000 0201 	and.w	r2, r0, #1
     b08:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     b0c:	990c      	ldr	r1, [sp, #48]	; 0x30
     b0e:	f001 0201 	and.w	r2, r1, #1
     b12:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     b16:	980b      	ldr	r0, [sp, #44]	; 0x2c
     b18:	f000 0201 	and.w	r2, r0, #1
     b1c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     b20:	990a      	ldr	r1, [sp, #40]	; 0x28
     b22:	f001 0201 	and.w	r2, r1, #1
     b26:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     b2a:	9809      	ldr	r0, [sp, #36]	; 0x24
     b2c:	f000 0201 	and.w	r2, r0, #1
     b30:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     b34:	f8c9 303c 	str.w	r3, [r9, #60]	; 0x3c
     b38:	9917      	ldr	r1, [sp, #92]	; 0x5c
     b3a:	ea4f 13c1 	mov.w	r3, r1, lsl #7
     b3e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     b42:	9816      	ldr	r0, [sp, #88]	; 0x58
     b44:	f000 0201 	and.w	r2, r0, #1
     b48:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
     b4c:	9910      	ldr	r1, [sp, #64]	; 0x40
     b4e:	f001 0201 	and.w	r2, r1, #1
     b52:	ea43 0302 	orr.w	r3, r3, r2
     b56:	9815      	ldr	r0, [sp, #84]	; 0x54
     b58:	f000 0201 	and.w	r2, r0, #1
     b5c:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     b60:	9914      	ldr	r1, [sp, #80]	; 0x50
     b62:	f001 0201 	and.w	r2, r1, #1
     b66:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     b6a:	9813      	ldr	r0, [sp, #76]	; 0x4c
     b6c:	f000 0201 	and.w	r2, r0, #1
     b70:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     b74:	9912      	ldr	r1, [sp, #72]	; 0x48
     b76:	f001 0201 	and.w	r2, r1, #1
     b7a:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     b7e:	9811      	ldr	r0, [sp, #68]	; 0x44
     b80:	f000 0201 	and.w	r2, r0, #1
     b84:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     b88:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
     b8c:	991f      	ldr	r1, [sp, #124]	; 0x7c
     b8e:	ea4f 13c1 	mov.w	r3, r1, lsl #7
     b92:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     b96:	981e      	ldr	r0, [sp, #120]	; 0x78
     b98:	f000 0201 	and.w	r2, r0, #1
     b9c:	ea43 1282 	orr.w	r2, r3, r2, lsl #6
     ba0:	9918      	ldr	r1, [sp, #96]	; 0x60
     ba2:	f001 0301 	and.w	r3, r1, #1
     ba6:	ea42 0303 	orr.w	r3, r2, r3
     baa:	981d      	ldr	r0, [sp, #116]	; 0x74
     bac:	f000 0201 	and.w	r2, r0, #1
     bb0:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
     bb4:	991c      	ldr	r1, [sp, #112]	; 0x70
     bb6:	f001 0201 	and.w	r2, r1, #1
     bba:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
     bbe:	981b      	ldr	r0, [sp, #108]	; 0x6c
     bc0:	f000 0201 	and.w	r2, r0, #1
     bc4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
     bc8:	991a      	ldr	r1, [sp, #104]	; 0x68
     bca:	f001 0201 	and.w	r2, r1, #1
     bce:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
     bd2:	9819      	ldr	r0, [sp, #100]	; 0x64
     bd4:	f000 0201 	and.w	r2, r0, #1
     bd8:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
     bdc:	f8c9 3034 	str.w	r3, [r9, #52]	; 0x34
}
     be0:	4648      	mov	r0, r9
     be2:	b02f      	add	sp, #188	; 0xbc
     be4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00000be8 <pollController>:

void pollController(struct Controller *c, struct Controller *cPrev){
     be8:	b570      	push	{r4, r5, r6, lr}
     bea:	b094      	sub	sp, #80	; 0x50
     bec:	4604      	mov	r4, r0
     bee:	460e      	mov	r6, r1
	*c = pingController(1);
     bf0:	466d      	mov	r5, sp
     bf2:	4668      	mov	r0, sp
     bf4:	f04f 0101 	mov.w	r1, #1
     bf8:	f7ff fd9e 	bl	738 <pingController>
     bfc:	4620      	mov	r0, r4
     bfe:	4669      	mov	r1, sp
     c00:	f04f 024c 	mov.w	r2, #76	; 0x4c
     c04:	f001 fbf8 	bl	23f8 <memcpy>
	c->StartOnDown = 0;
     c08:	f04f 0300 	mov.w	r3, #0
     c0c:	6063      	str	r3, [r4, #4]
	if(!cPrev->Start && c->Start){
     c0e:	6833      	ldr	r3, [r6, #0]
     c10:	b923      	cbnz	r3, c1c <pollController+0x34>
     c12:	6823      	ldr	r3, [r4, #0]
     c14:	b113      	cbz	r3, c1c <pollController+0x34>
		c->StartOnDown = 1;
     c16:	f04f 0301 	mov.w	r3, #1
     c1a:	6063      	str	r3, [r4, #4]
	}

	*cPrev = *c;
     c1c:	4630      	mov	r0, r6
     c1e:	4621      	mov	r1, r4
     c20:	f04f 024c 	mov.w	r2, #76	; 0x4c
     c24:	f001 fbe8 	bl	23f8 <memcpy>
	if(c->StartOnDown) printf("Start on down!\n");
     c28:	6863      	ldr	r3, [r4, #4]
     c2a:	b12b      	cbz	r3, c38 <pollController+0x50>
     c2c:	f649 70c4 	movw	r0, #40900	; 0x9fc4
     c30:	f2c0 0000 	movt	r0, #0
     c34:	f001 fd16 	bl	2664 <puts>
}
     c38:	b014      	add	sp, #80	; 0x50
     c3a:	bd70      	pop	{r4, r5, r6, pc}

00000c3c <initController>:
	while(numCycles != 0){
		numCycles--; //Each is .104 us
	}
}

void initController(){
     c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     c40:	b084      	sub	sp, #16
	int i;

	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");
     c42:	ab01      	add	r3, sp, #4
     c44:	f649 72d4 	movw	r2, #40916	; 0x9fd4
     c48:	f2c0 0200 	movt	r2, #0
     c4c:	ca07      	ldmia	r2!, {r0, r1, r2}
     c4e:	c303      	stmia	r3!, {r0, r1}
     c50:	801a      	strh	r2, [r3, #0]
     c52:	f04f 0400 	mov.w	r4, #0

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
     c56:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
     c58:	af01      	add	r7, sp, #4
			wait(1);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
     c5a:	f04f 0813 	mov.w	r8, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     c5e:	f04f 0601 	mov.w	r6, #1
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
     c62:	4628      	mov	r0, r5
     c64:	4629      	mov	r1, r5
     c66:	f000 fe53 	bl	1910 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
     c6a:	5d3b      	ldrb	r3, [r7, r4]
     c6c:	2b31      	cmp	r3, #49	; 0x31
     c6e:	d10a      	bne.n	c86 <initController+0x4a>
			wait(1);
     c70:	4630      	mov	r0, r6
     c72:	f7ff fc15 	bl	4a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     c76:	4628      	mov	r0, r5
     c78:	4631      	mov	r1, r6
     c7a:	f000 fe49 	bl	1910 <MSS_GPIO_drive_inout>
			wait(19);
     c7e:	4640      	mov	r0, r8
     c80:	f7ff fc0e 	bl	4a0 <wait>
     c84:	e009      	b.n	c9a <initController+0x5e>
		}
		else{
			wait(19);
     c86:	4640      	mov	r0, r8
     c88:	f7ff fc0a 	bl	4a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
     c8c:	4628      	mov	r0, r5
     c8e:	4631      	mov	r1, r6
     c90:	f000 fe3e 	bl	1910 <MSS_GPIO_drive_inout>
			wait(1);
     c94:	4630      	mov	r0, r6
     c96:	f7ff fc03 	bl	4a0 <wait>
	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
     c9a:	f104 0401 	add.w	r4, r4, #1
     c9e:	2c09      	cmp	r4, #9
     ca0:	d1df      	bne.n	c62 <initController+0x26>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(1);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
     ca2:	f04f 0000 	mov.w	r0, #0
     ca6:	f04f 0102 	mov.w	r1, #2
     caa:	f000 fe31 	bl	1910 <MSS_GPIO_drive_inout>
	wait(100000);
     cae:	f248 60a0 	movw	r0, #34464	; 0x86a0
     cb2:	f2c0 0001 	movt	r0, #1
     cb6:	f7ff fbf3 	bl	4a0 <wait>
}
     cba:	b004      	add	sp, #16
     cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00000cc0 <main>:

//////////////////
// Tie-Everything-Together Code
//////////////////

int main(){
     cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     cc4:	b0c3      	sub	sp, #268	; 0x10c

	int distance;
	int mode;

	//SmartFusion Global Initializations
	MSS_GPIO_init();
     cc6:	f000 fdd7 	bl	1878 <MSS_GPIO_init>
	MSS_UART_init(
     cca:	f240 5098 	movw	r0, #1432	; 0x598
     cce:	f2c2 0000 	movt	r0, #8192	; 0x2000
     cd2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
     cd6:	f04f 0203 	mov.w	r2, #3
     cda:	f000 fd25 	bl	1728 <MSS_UART_init>
		&g_mss_uart1,
	    MSS_UART_115200_BAUD,
	    MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
	UART_init(&g_uart, UART_BASE_REG,
     cde:	f240 5090 	movw	r0, #1424	; 0x590
     ce2:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ce6:	f240 0100 	movw	r1, #0
     cea:	f2c4 0105 	movt	r1, #16389	; 0x4005
     cee:	f04f 02a2 	mov.w	r2, #162	; 0xa2
     cf2:	f04f 0301 	mov.w	r3, #1
     cf6:	f001 f8a5 	bl	1e44 <UART_init>
	    162, (DATA_8_BITS | NO_PARITY)
	);

	//Controller Initialization
	struct Controller c, cPrev;
	cPrev.Start = 0;
     cfa:	f04f 0400 	mov.w	r4, #0
     cfe:	941c      	str	r4, [sp, #112]	; 0x70
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
     d00:	4620      	mov	r0, r4
     d02:	f04f 0103 	mov.w	r1, #3
     d06:	f000 fde7 	bl	18d8 <MSS_GPIO_config>
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
     d0a:	4620      	mov	r0, r4
     d0c:	f04f 0102 	mov.w	r1, #2
     d10:	f000 fdfe 	bl	1910 <MSS_GPIO_drive_inout>
	initController();
     d14:	f7ff ff92 	bl	c3c <initController>
	printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);*/

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
     d18:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
     d1c:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
		if (cX > -5 && cX < 5) cX = 0;
		cY -= 123;
		if (cY > -5 && cY < 5) cY = 0;

		if(c.StartOnDown){
			txSize = sprintf(tx, "%i %i %i %i %i %i", joyX, joyY, cX, cY, B, Start) + 1;
     d20:	f649 71e0 	movw	r1, #40928	; 0x9fe0
     d24:	f2c0 0100 	movt	r1, #0
     d28:	9106      	str	r1, [sp, #24]
			//sendCommand(CLEAR_c);
			//setScreenCoords(10, 100);
			//MSS_UART_polled_tx_string(&g_mss_uart1, tx);
			printData(joyX, joyY, cX, cY, B, Start);
			UART_send(&g_uart, tx, txSize);
     d2a:	f240 5390 	movw	r3, #1424	; 0x590
     d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d32:	9307      	str	r3, [sp, #28]
		printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
	    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);

*/

		wait(1000000);
     d34:	f244 2a40 	movw	sl, #16960	; 0x4240
     d38:	f2c0 0a0f 	movt	sl, #15
	printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);*/

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
     d3c:	4648      	mov	r0, r9
     d3e:	4659      	mov	r1, fp
     d40:	f7ff ff52 	bl	be8 <pollController>

		//Send data to the controller
		B = c.B;
     d44:	9f33      	ldr	r7, [sp, #204]	; 0xcc
		Start = c.Start;
     d46:	f8dd 80bc 	ldr.w	r8, [sp, #188]	; 0xbc
		joyX = c.joyX;
     d4a:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
		joyY = c.joyY;
     d4c:	9c3d      	ldr	r4, [sp, #244]	; 0xf4
		cX = c.cX;
     d4e:	983e      	ldr	r0, [sp, #248]	; 0xf8
		cY = c.cY;
     d50:	993f      	ldr	r1, [sp, #252]	; 0xfc

		// normalize the joy inputs
		joyX -= 124;
     d52:	f1a3 027c 	sub.w	r2, r3, #124	; 0x7c
		if (joyX > -5 && joyX < 5) joyX = 0;
     d56:	f1a3 0378 	sub.w	r3, r3, #120	; 0x78
     d5a:	2b08      	cmp	r3, #8
     d5c:	bf98      	it	ls
     d5e:	2200      	movls	r2, #0
		if (joyX < -100) joyX = -100;
		joyY -= 120;
     d60:	f1a4 0378 	sub.w	r3, r4, #120	; 0x78
		if (joyY > -5 && joyY < 5) joyY = 0;
     d64:	f1a4 0474 	sub.w	r4, r4, #116	; 0x74
     d68:	2c08      	cmp	r4, #8
     d6a:	bf98      	it	ls
     d6c:	2300      	movls	r3, #0
		joyY = (joyY < 100) ? joyY : 100;
		cX -= 130;
     d6e:	f1a0 0582 	sub.w	r5, r0, #130	; 0x82
		if (cX > -5 && cX < 5) cX = 0;
     d72:	f1a0 007e 	sub.w	r0, r0, #126	; 0x7e
     d76:	2808      	cmp	r0, #8
     d78:	bf98      	it	ls
     d7a:	2500      	movls	r5, #0
		cY -= 123;
     d7c:	f1a1 067b 	sub.w	r6, r1, #123	; 0x7b
		if (cY > -5 && cY < 5) cY = 0;
     d80:	f1a1 0177 	sub.w	r1, r1, #119	; 0x77
     d84:	2908      	cmp	r1, #8
     d86:	bf98      	it	ls
     d88:	2600      	movls	r6, #0

		if(c.StartOnDown){
     d8a:	9930      	ldr	r1, [sp, #192]	; 0xc0
     d8c:	b319      	cbz	r1, dd6 <main+0x116>
     d8e:	f06f 0163 	mvn.w	r1, #99	; 0x63
     d92:	428a      	cmp	r2, r1
     d94:	bfa8      	it	ge
     d96:	4611      	movge	r1, r2
     d98:	9104      	str	r1, [sp, #16]
		joyX -= 124;
		if (joyX > -5 && joyX < 5) joyX = 0;
		if (joyX < -100) joyX = -100;
		joyY -= 120;
		if (joyY > -5 && joyY < 5) joyY = 0;
		joyY = (joyY < 100) ? joyY : 100;
     d9a:	2b64      	cmp	r3, #100	; 0x64
     d9c:	bfa8      	it	ge
     d9e:	2364      	movge	r3, #100	; 0x64
     da0:	9305      	str	r3, [sp, #20]
		if (cX > -5 && cX < 5) cX = 0;
		cY -= 123;
		if (cY > -5 && cY < 5) cY = 0;

		if(c.StartOnDown){
			txSize = sprintf(tx, "%i %i %i %i %i %i", joyX, joyY, cX, cY, B, Start) + 1;
     da2:	9500      	str	r5, [sp, #0]
     da4:	9601      	str	r6, [sp, #4]
     da6:	9702      	str	r7, [sp, #8]
     da8:	f8cd 800c 	str.w	r8, [sp, #12]
     dac:	a808      	add	r0, sp, #32
     dae:	9906      	ldr	r1, [sp, #24]
     db0:	9a04      	ldr	r2, [sp, #16]
     db2:	f001 fc5f 	bl	2674 <sprintf>
     db6:	4604      	mov	r4, r0
			//sendCommand(CLEAR_c);
			//setScreenCoords(10, 100);
			//MSS_UART_polled_tx_string(&g_mss_uart1, tx);
			printData(joyX, joyY, cX, cY, B, Start);
     db8:	9700      	str	r7, [sp, #0]
     dba:	f8cd 8004 	str.w	r8, [sp, #4]
     dbe:	9804      	ldr	r0, [sp, #16]
     dc0:	9905      	ldr	r1, [sp, #20]
     dc2:	462a      	mov	r2, r5
     dc4:	4633      	mov	r3, r6
     dc6:	f7ff fc09 	bl	5dc <printData>
			UART_send(&g_uart, tx, txSize);
     dca:	9807      	ldr	r0, [sp, #28]
     dcc:	a908      	add	r1, sp, #32
     dce:	f104 0201 	add.w	r2, r4, #1
     dd2:	f000 ffc5 	bl	1d60 <UART_send>
		printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
	    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);

*/

		wait(1000000);
     dd6:	4650      	mov	r0, sl
     dd8:	f7ff fb62 	bl	4a0 <wait>
	}
     ddc:	e7ae      	b.n	d3c <main+0x7c>
     dde:	bf00      	nop

00000de0 <NVIC_init>:
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
     de0:	be00      	bkpt	0x0000
}
     de2:	4770      	bx	lr

00000de4 <NVIC_set_handler>:
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
     de4:	be00      	bkpt	0x0000
}
     de6:	4770      	bx	lr

00000de8 <NVIC_set_priority>:
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     de8:	be00      	bkpt	0x0000
}
     dea:	4770      	bx	lr

00000dec <NVIC_enable_interrupt>:
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     dec:	be00      	bkpt	0x0000
}
     dee:	4770      	bx	lr

00000df0 <NVIC_disable_interrupt>:
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     df0:	be00      	bkpt	0x0000
}
     df2:	4770      	bx	lr

00000df4 <NVIC_clear_interrupt>:
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
     df4:	be00      	bkpt	0x0000
}
     df6:	4770      	bx	lr

00000df8 <HAL_disable_interrupts>:
     df8:	f3ef 8010 	mrs	r0, PRIMASK
     dfc:	b672      	cpsid	i
     dfe:	4770      	bx	lr

00000e00 <HAL_restore_interrupts>:
     e00:	f380 8810 	msr	PRIMASK, r0
     e04:	4770      	bx	lr
	...

00000e08 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
     e08:	b084      	sub	sp, #16
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
        volatile uint32_t assert_line = line_no;
     e0a:	9102      	str	r1, [sp, #8]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
     e0c:	7803      	ldrb	r3, [r0, #0]
     e0e:	f88d 300f 	strb.w	r3, [sp, #15]
		i_dummy = assert_line;
     e12:	9b02      	ldr	r3, [sp, #8]
     e14:	9301      	str	r3, [sp, #4]
		i_dummy++;
     e16:	9b01      	ldr	r3, [sp, #4]
     e18:	f103 0301 	add.w	r3, r3, #1
     e1c:	9301      	str	r3, [sp, #4]
     e1e:	e7f4      	b.n	e0a <HAL_assert_fail+0x2>

00000e20 <HW_set_32bit_reg>:
     e20:	6001      	str	r1, [r0, #0]
     e22:	4770      	bx	lr

00000e24 <HW_get_32bit_reg>:
     e24:	6800      	ldr	r0, [r0, #0]
     e26:	4770      	bx	lr

00000e28 <HW_set_32bit_reg_field>:
     e28:	b50e      	push	{r1, r2, r3, lr}
     e2a:	fa03 f301 	lsl.w	r3, r3, r1
     e2e:	ea03 0302 	and.w	r3, r3, r2
     e32:	6801      	ldr	r1, [r0, #0]
     e34:	ea6f 0202 	mvn.w	r2, r2
     e38:	ea01 0102 	and.w	r1, r1, r2
     e3c:	ea41 0103 	orr.w	r1, r1, r3
     e40:	6001      	str	r1, [r0, #0]
     e42:	bd0e      	pop	{r1, r2, r3, pc}

00000e44 <HW_get_32bit_reg_field>:
     e44:	6800      	ldr	r0, [r0, #0]
     e46:	ea00 0002 	and.w	r0, r0, r2
     e4a:	fa20 f001 	lsr.w	r0, r0, r1
     e4e:	4770      	bx	lr

00000e50 <HW_set_16bit_reg>:
     e50:	8001      	strh	r1, [r0, #0]
     e52:	4770      	bx	lr

00000e54 <HW_get_16bit_reg>:
     e54:	8800      	ldrh	r0, [r0, #0]
     e56:	4770      	bx	lr

00000e58 <HW_set_16bit_reg_field>:
     e58:	b50e      	push	{r1, r2, r3, lr}
     e5a:	fa03 f301 	lsl.w	r3, r3, r1
     e5e:	ea03 0302 	and.w	r3, r3, r2
     e62:	8801      	ldrh	r1, [r0, #0]
     e64:	ea6f 0202 	mvn.w	r2, r2
     e68:	ea01 0102 	and.w	r1, r1, r2
     e6c:	ea41 0103 	orr.w	r1, r1, r3
     e70:	8001      	strh	r1, [r0, #0]
     e72:	bd0e      	pop	{r1, r2, r3, pc}

00000e74 <HW_get_16bit_reg_field>:
     e74:	8800      	ldrh	r0, [r0, #0]
     e76:	ea00 0002 	and.w	r0, r0, r2
     e7a:	fa20 f001 	lsr.w	r0, r0, r1
     e7e:	4770      	bx	lr

00000e80 <HW_set_8bit_reg>:
     e80:	7001      	strb	r1, [r0, #0]
     e82:	4770      	bx	lr

00000e84 <HW_get_8bit_reg>:
     e84:	7800      	ldrb	r0, [r0, #0]
     e86:	4770      	bx	lr

00000e88 <HW_set_8bit_reg_field>:
     e88:	b50e      	push	{r1, r2, r3, lr}
     e8a:	fa03 f301 	lsl.w	r3, r3, r1
     e8e:	ea03 0302 	and.w	r3, r3, r2
     e92:	7801      	ldrb	r1, [r0, #0]
     e94:	ea6f 0202 	mvn.w	r2, r2
     e98:	ea01 0102 	and.w	r1, r1, r2
     e9c:	ea41 0103 	orr.w	r1, r1, r3
     ea0:	7001      	strb	r1, [r0, #0]
     ea2:	bd0e      	pop	{r1, r2, r3, pc}

00000ea4 <HW_get_8bit_reg_field>:
     ea4:	7800      	ldrb	r0, [r0, #0]
     ea6:	ea00 0002 	and.w	r0, r0, r2
     eaa:	fa20 f001 	lsr.w	r0, r0, r1
     eae:	4770      	bx	lr

00000eb0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
     eb0:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     eb4:	f240 53c0 	movw	r3, #1472	; 0x5c0
     eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ebc:	4298      	cmp	r0, r3
     ebe:	d006      	beq.n	ece <MSS_UART_polled_tx+0x1e>
     ec0:	f240 5398 	movw	r3, #1432	; 0x598
     ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ec8:	4298      	cmp	r0, r3
     eca:	d000      	beq.n	ece <MSS_UART_polled_tx+0x1e>
     ecc:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
     ece:	b901      	cbnz	r1, ed2 <MSS_UART_polled_tx+0x22>
     ed0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
     ed2:	b902      	cbnz	r2, ed6 <MSS_UART_polled_tx+0x26>
     ed4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     ed6:	f240 53c0 	movw	r3, #1472	; 0x5c0
     eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ede:	4298      	cmp	r0, r3
     ee0:	d005      	beq.n	eee <MSS_UART_polled_tx+0x3e>
     ee2:	f240 5398 	movw	r3, #1432	; 0x598
     ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eea:	4298      	cmp	r0, r3
     eec:	d133      	bne.n	f56 <MSS_UART_polled_tx+0xa6>
     eee:	1e13      	subs	r3, r2, #0
     ef0:	bf18      	it	ne
     ef2:	2301      	movne	r3, #1
     ef4:	2900      	cmp	r1, #0
     ef6:	bf0c      	ite	eq
     ef8:	2300      	moveq	r3, #0
     efa:	f003 0301 	andne.w	r3, r3, #1
     efe:	2b00      	cmp	r3, #0
     f00:	d029      	beq.n	f56 <MSS_UART_polled_tx+0xa6>
     f02:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f06:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     f08:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
     f0c:	6803      	ldr	r3, [r0, #0]
     f0e:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
     f10:	f890 c00a 	ldrb.w	ip, [r0, #10]
     f14:	ea43 0c0c 	orr.w	ip, r3, ip
     f18:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
     f1c:	f013 0f20 	tst.w	r3, #32
     f20:	d017      	beq.n	f52 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
     f22:	2a0f      	cmp	r2, #15
     f24:	d904      	bls.n	f30 <MSS_UART_polled_tx+0x80>
     f26:	4656      	mov	r6, sl
     f28:	46bc      	mov	ip, r7
     f2a:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     f2c:	440f      	add	r7, r1
     f2e:	e004      	b.n	f3a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f30:	b90a      	cbnz	r2, f36 <MSS_UART_polled_tx+0x86>
     f32:	4643      	mov	r3, r8
     f34:	e00b      	b.n	f4e <MSS_UART_polled_tx+0x9e>
     f36:	4616      	mov	r6, r2
     f38:	e7f6      	b.n	f28 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
     f3a:	6804      	ldr	r4, [r0, #0]
     f3c:	5cfd      	ldrb	r5, [r7, r3]
     f3e:	7025      	strb	r5, [r4, #0]
     f40:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
     f44:	f103 0301 	add.w	r3, r3, #1
     f48:	429e      	cmp	r6, r3
     f4a:	d8f6      	bhi.n	f3a <MSS_UART_polled_tx+0x8a>
     f4c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
     f4e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
     f52:	2a00      	cmp	r2, #0
     f54:	d1da      	bne.n	f0c <MSS_UART_polled_tx+0x5c>
    }
}
     f56:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
     f5a:	4770      	bx	lr

00000f5c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
     f5c:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     f5e:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f66:	4298      	cmp	r0, r3
     f68:	d006      	beq.n	f78 <MSS_UART_polled_tx_string+0x1c>
     f6a:	f240 5398 	movw	r3, #1432	; 0x598
     f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f72:	4298      	cmp	r0, r3
     f74:	d000      	beq.n	f78 <MSS_UART_polled_tx_string+0x1c>
     f76:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
     f78:	b901      	cbnz	r1, f7c <MSS_UART_polled_tx_string+0x20>
     f7a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
     f7c:	f240 53c0 	movw	r3, #1472	; 0x5c0
     f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f84:	4298      	cmp	r0, r3
     f86:	d005      	beq.n	f94 <MSS_UART_polled_tx_string+0x38>
     f88:	f240 5398 	movw	r3, #1432	; 0x598
     f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f90:	4298      	cmp	r0, r3
     f92:	d128      	bne.n	fe6 <MSS_UART_polled_tx_string+0x8a>
     f94:	b339      	cbz	r1, fe6 <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
     f96:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
     f98:	b32d      	cbz	r5, fe6 <MSS_UART_polled_tx_string+0x8a>
     f9a:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
     f9e:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
     fa0:	6804      	ldr	r4, [r0, #0]
     fa2:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
     fa4:	7a82      	ldrb	r2, [r0, #10]
     fa6:	ea43 0202 	orr.w	r2, r3, r2
     faa:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
     fac:	f013 0f20 	tst.w	r3, #32
     fb0:	d0f7      	beq.n	fa2 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
     fb2:	b1c5      	cbz	r5, fe6 <MSS_UART_polled_tx_string+0x8a>
     fb4:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
     fb6:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
     fba:	6802      	ldr	r2, [r0, #0]
     fbc:	b2ed      	uxtb	r5, r5
     fbe:	7015      	strb	r5, [r2, #0]
                ++fill_size;
     fc0:	f103 0301 	add.w	r3, r3, #1
     fc4:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
     fc8:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
     fca:	2b0f      	cmp	r3, #15
     fcc:	bf8c      	ite	hi
     fce:	2200      	movhi	r2, #0
     fd0:	2201      	movls	r2, #1
     fd2:	2d00      	cmp	r5, #0
     fd4:	bf0c      	ite	eq
     fd6:	2200      	moveq	r2, #0
     fd8:	f002 0201 	andne.w	r2, r2, #1
     fdc:	2a00      	cmp	r2, #0
     fde:	d1ec      	bne.n	fba <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
     fe0:	b10d      	cbz	r5, fe6 <MSS_UART_polled_tx_string+0x8a>
     fe2:	46a4      	mov	ip, r4
     fe4:	e7dc      	b.n	fa0 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
     fe6:	bcf0      	pop	{r4, r5, r6, r7}
     fe8:	4770      	bx	lr
     fea:	bf00      	nop

00000fec <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
     fec:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
     fee:	f240 53c0 	movw	r3, #1472	; 0x5c0
     ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff6:	4298      	cmp	r0, r3
     ff8:	d006      	beq.n	1008 <PROCESS_STACK_SIZE+0x8>
     ffa:	f240 5398 	movw	r3, #1432	; 0x598
     ffe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1002:	4298      	cmp	r0, r3
    1004:	d000      	beq.n	1008 <PROCESS_STACK_SIZE+0x8>
    1006:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1008:	b901      	cbnz	r1, 100c <PROCESS_STACK_SIZE+0xc>
    100a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    100c:	b90a      	cbnz	r2, 1012 <PROCESS_STACK_SIZE+0x12>
    100e:	be00      	bkpt	0x0000
    1010:	e036      	b.n	1080 <PROCESS_STACK_SIZE+0x80>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1012:	2900      	cmp	r1, #0
    1014:	d034      	beq.n	1080 <PROCESS_STACK_SIZE+0x80>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1016:	f240 53c0 	movw	r3, #1472	; 0x5c0
    101a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    101e:	4298      	cmp	r0, r3
    1020:	d005      	beq.n	102e <PROCESS_STACK_SIZE+0x2e>
    1022:	f240 5398 	movw	r3, #1432	; 0x598
    1026:	f2c2 0300 	movt	r3, #8192	; 0x2000
    102a:	4298      	cmp	r0, r3
    102c:	d128      	bne.n	1080 <PROCESS_STACK_SIZE+0x80>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    102e:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
    1030:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
    1032:	f04f 0300 	mov.w	r3, #0
    1036:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1038:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    103a:	b219      	sxth	r1, r3
    103c:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1040:	f003 031f 	and.w	r3, r3, #31
    1044:	f04f 0201 	mov.w	r2, #1
    1048:	fa02 f403 	lsl.w	r4, r2, r3
    104c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1050:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1054:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1058:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    105c:	f241 2195 	movw	r1, #4757	; 0x1295
    1060:	f2c0 0100 	movt	r1, #0
    1064:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    1066:	6841      	ldr	r1, [r0, #4]
    1068:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    106c:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    106e:	b208      	sxth	r0, r1
    1070:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1074:	f001 011f 	and.w	r1, r1, #31
    1078:	fa02 f201 	lsl.w	r2, r2, r1
    107c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1080:	bc10      	pop	{r4}
    1082:	4770      	bx	lr

00001084 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1084:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1088:	f2c2 0300 	movt	r3, #8192	; 0x2000
    108c:	4298      	cmp	r0, r3
    108e:	d009      	beq.n	10a4 <MSS_UART_tx_complete+0x20>
    1090:	f240 5398 	movw	r3, #1432	; 0x598
    1094:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1098:	4298      	cmp	r0, r3
    109a:	d003      	beq.n	10a4 <MSS_UART_tx_complete+0x20>
    109c:	be00      	bkpt	0x0000
    109e:	f04f 0000 	mov.w	r0, #0
    10a2:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    10a4:	6803      	ldr	r3, [r0, #0]
    10a6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    10a8:	7a82      	ldrb	r2, [r0, #10]
    10aa:	ea43 0202 	orr.w	r2, r3, r2
    10ae:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    10b0:	6902      	ldr	r2, [r0, #16]
    10b2:	b112      	cbz	r2, 10ba <MSS_UART_tx_complete+0x36>
    10b4:	f04f 0000 	mov.w	r0, #0
    10b8:	4770      	bx	lr
    10ba:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
    10be:	4770      	bx	lr

000010c0 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    10c0:	b410      	push	{r4}
    10c2:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    10c4:	f240 50c0 	movw	r0, #1472	; 0x5c0
    10c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10cc:	4283      	cmp	r3, r0
    10ce:	d006      	beq.n	10de <MSS_UART_get_rx+0x1e>
    10d0:	f240 5098 	movw	r0, #1432	; 0x598
    10d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10d8:	4283      	cmp	r3, r0
    10da:	d000      	beq.n	10de <MSS_UART_get_rx+0x1e>
    10dc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    10de:	b901      	cbnz	r1, 10e2 <MSS_UART_get_rx+0x22>
    10e0:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    10e2:	b902      	cbnz	r2, 10e6 <MSS_UART_get_rx+0x26>
    10e4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    10e6:	f240 50c0 	movw	r0, #1472	; 0x5c0
    10ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ee:	4283      	cmp	r3, r0
    10f0:	d005      	beq.n	10fe <MSS_UART_get_rx+0x3e>
    10f2:	f240 5098 	movw	r0, #1432	; 0x598
    10f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10fa:	4283      	cmp	r3, r0
    10fc:	d12a      	bne.n	1154 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    10fe:	1e10      	subs	r0, r2, #0
    1100:	bf18      	it	ne
    1102:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1104:	2900      	cmp	r1, #0
    1106:	bf0c      	ite	eq
    1108:	2400      	moveq	r4, #0
    110a:	f000 0401 	andne.w	r4, r0, #1
    110e:	b30c      	cbz	r4, 1154 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    1110:	681c      	ldr	r4, [r3, #0]
    1112:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1116:	7a9c      	ldrb	r4, [r3, #10]
    1118:	ea4c 0404 	orr.w	r4, ip, r4
    111c:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    111e:	ea1c 0f00 	tst.w	ip, r0
    1122:	d017      	beq.n	1154 <MSS_UART_get_rx+0x94>
    1124:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1128:	681c      	ldr	r4, [r3, #0]
    112a:	f894 c000 	ldrb.w	ip, [r4]
    112e:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    1132:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    1136:	681c      	ldr	r4, [r3, #0]
    1138:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    113c:	7a9c      	ldrb	r4, [r3, #10]
    113e:	ea4c 0404 	orr.w	r4, ip, r4
    1142:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1144:	4282      	cmp	r2, r0
    1146:	bf94      	ite	ls
    1148:	2400      	movls	r4, #0
    114a:	f00c 0401 	andhi.w	r4, ip, #1
    114e:	2c00      	cmp	r4, #0
    1150:	d1ea      	bne.n	1128 <MSS_UART_get_rx+0x68>
    1152:	e001      	b.n	1158 <MSS_UART_get_rx+0x98>
    1154:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    1158:	bc10      	pop	{r4}
    115a:	4770      	bx	lr

0000115c <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    115c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    115e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1162:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1166:	4298      	cmp	r0, r3
    1168:	d007      	beq.n	117a <MSS_UART_enable_irq+0x1e>
    116a:	f240 5398 	movw	r3, #1432	; 0x598
    116e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1172:	4298      	cmp	r0, r3
    1174:	d001      	beq.n	117a <MSS_UART_enable_irq+0x1e>
    1176:	be00      	bkpt	0x0000
    1178:	e022      	b.n	11c0 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    117a:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    117c:	fa0f fc83 	sxth.w	ip, r3
    1180:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
    1184:	f003 031f 	and.w	r3, r3, #31
    1188:	f04f 0201 	mov.w	r2, #1
    118c:	fa02 f403 	lsl.w	r4, r2, r3
    1190:	f24e 1300 	movw	r3, #57600	; 0xe100
    1194:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1198:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
    119c:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    11a0:	6804      	ldr	r4, [r0, #0]
    11a2:	f894 c004 	ldrb.w	ip, [r4, #4]
    11a6:	ea41 010c 	orr.w	r1, r1, ip
    11aa:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    11ac:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    11ae:	b208      	sxth	r0, r1
    11b0:	ea4f 1050 	mov.w	r0, r0, lsr #5
    11b4:	f001 011f 	and.w	r1, r1, #31
    11b8:	fa02 f201 	lsl.w	r2, r2, r1
    11bc:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    11c0:	bc10      	pop	{r4}
    11c2:	4770      	bx	lr

000011c4 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    11c4:	f240 53c0 	movw	r3, #1472	; 0x5c0
    11c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11cc:	4298      	cmp	r0, r3
    11ce:	d007      	beq.n	11e0 <MSS_UART_disable_irq+0x1c>
    11d0:	f240 5398 	movw	r3, #1432	; 0x598
    11d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11d8:	4298      	cmp	r0, r3
    11da:	d001      	beq.n	11e0 <MSS_UART_disable_irq+0x1c>
    11dc:	be00      	bkpt	0x0000
    11de:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    11e0:	6803      	ldr	r3, [r0, #0]
    11e2:	791a      	ldrb	r2, [r3, #4]
    11e4:	ea22 0201 	bic.w	r2, r2, r1
    11e8:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    11ea:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    11ec:	b218      	sxth	r0, r3
    11ee:	ea4f 1050 	mov.w	r0, r0, lsr #5
    11f2:	f003 031f 	and.w	r3, r3, #31
    11f6:	f04f 0201 	mov.w	r2, #1
    11fa:	fa02 f203 	lsl.w	r2, r2, r3
    11fe:	f24e 1300 	movw	r3, #57600	; 0xe100
    1202:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1206:	f100 0c60 	add.w	ip, r0, #96	; 0x60
    120a:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
    120e:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1210:	bf01      	itttt	eq
    1212:	f24e 1300 	movweq	r3, #57600	; 0xe100
    1216:	f2ce 0300 	movteq	r3, #57344	; 0xe000
    121a:	3020      	addeq	r0, #32
    121c:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
    1220:	4770      	bx	lr
    1222:	bf00      	nop

00001224 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1224:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1226:	f240 53c0 	movw	r3, #1472	; 0x5c0
    122a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122e:	4298      	cmp	r0, r3
    1230:	d007      	beq.n	1242 <MSS_UART_isr+0x1e>
    1232:	f240 5398 	movw	r3, #1432	; 0x598
    1236:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123a:	4298      	cmp	r0, r3
    123c:	d001      	beq.n	1242 <MSS_UART_isr+0x1e>
    123e:	be00      	bkpt	0x0000
    1240:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1242:	6803      	ldr	r3, [r0, #0]
    1244:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    1246:	f003 030f 	and.w	r3, r3, #15
    124a:	2b0c      	cmp	r3, #12
    124c:	d820      	bhi.n	1290 <MSS_UART_isr+0x6c>
    124e:	e8df f003 	tbb	[pc, r3]
    1252:	1f07      	.short	0x1f07
    1254:	1f131f0d 	.word	0x1f131f0d
    1258:	1f1f1f19 	.word	0x1f1f1f19
    125c:	1f1f      	.short	0x1f1f
    125e:	13          	.byte	0x13
    125f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    1260:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1262:	b90b      	cbnz	r3, 1268 <MSS_UART_isr+0x44>
    1264:	be00      	bkpt	0x0000
    1266:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    1268:	4798      	blx	r3
    126a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    126c:	6a03      	ldr	r3, [r0, #32]
    126e:	b90b      	cbnz	r3, 1274 <MSS_UART_isr+0x50>
    1270:	be00      	bkpt	0x0000
    1272:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    1274:	4798      	blx	r3
    1276:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    1278:	69c3      	ldr	r3, [r0, #28]
    127a:	b90b      	cbnz	r3, 1280 <MSS_UART_isr+0x5c>
    127c:	be00      	bkpt	0x0000
    127e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    1280:	4798      	blx	r3
    1282:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1284:	6983      	ldr	r3, [r0, #24]
    1286:	b90b      	cbnz	r3, 128c <MSS_UART_isr+0x68>
    1288:	be00      	bkpt	0x0000
    128a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    128c:	4798      	blx	r3
    128e:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1290:	be00      	bkpt	0x0000
    1292:	bd08      	pop	{r3, pc}

00001294 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1294:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1296:	f240 53c0 	movw	r3, #1472	; 0x5c0
    129a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    129e:	4298      	cmp	r0, r3
    12a0:	d006      	beq.n	12b0 <default_tx_handler+0x1c>
    12a2:	f240 5398 	movw	r3, #1432	; 0x598
    12a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12aa:	4298      	cmp	r0, r3
    12ac:	d000      	beq.n	12b0 <default_tx_handler+0x1c>
    12ae:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    12b0:	68c2      	ldr	r2, [r0, #12]
    12b2:	b902      	cbnz	r2, 12b6 <default_tx_handler+0x22>
    12b4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    12b6:	6901      	ldr	r1, [r0, #16]
    12b8:	b901      	cbnz	r1, 12bc <default_tx_handler+0x28>
    12ba:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    12bc:	f240 53c0 	movw	r3, #1472	; 0x5c0
    12c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c4:	4298      	cmp	r0, r3
    12c6:	d005      	beq.n	12d4 <default_tx_handler+0x40>
    12c8:	f240 5398 	movw	r3, #1432	; 0x598
    12cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d0:	4298      	cmp	r0, r3
    12d2:	d130      	bne.n	1336 <default_tx_handler+0xa2>
    12d4:	2a00      	cmp	r2, #0
    12d6:	d02e      	beq.n	1336 <default_tx_handler+0xa2>
    12d8:	2900      	cmp	r1, #0
    12da:	d02c      	beq.n	1336 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    12dc:	6803      	ldr	r3, [r0, #0]
    12de:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    12e0:	7a82      	ldrb	r2, [r0, #10]
    12e2:	ea43 0202 	orr.w	r2, r3, r2
    12e6:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    12e8:	f013 0f20 	tst.w	r3, #32
    12ec:	d01a      	beq.n	1324 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    12ee:	6902      	ldr	r2, [r0, #16]
    12f0:	6943      	ldr	r3, [r0, #20]
    12f2:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    12f6:	2b0f      	cmp	r3, #15
    12f8:	d904      	bls.n	1304 <default_tx_handler+0x70>
    12fa:	f04f 0c10 	mov.w	ip, #16
    12fe:	f04f 0300 	mov.w	r3, #0
    1302:	e002      	b.n	130a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1304:	b173      	cbz	r3, 1324 <default_tx_handler+0x90>
    1306:	469c      	mov	ip, r3
    1308:	e7f9      	b.n	12fe <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    130a:	6802      	ldr	r2, [r0, #0]
    130c:	68c4      	ldr	r4, [r0, #12]
    130e:	6941      	ldr	r1, [r0, #20]
    1310:	5c61      	ldrb	r1, [r4, r1]
    1312:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    1314:	6942      	ldr	r2, [r0, #20]
    1316:	f102 0201 	add.w	r2, r2, #1
    131a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    131c:	f103 0301 	add.w	r3, r3, #1
    1320:	4563      	cmp	r3, ip
    1322:	d3f2      	bcc.n	130a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1324:	6942      	ldr	r2, [r0, #20]
    1326:	6903      	ldr	r3, [r0, #16]
    1328:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    132a:	bf01      	itttt	eq
    132c:	2300      	moveq	r3, #0
    132e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1330:	6842      	ldreq	r2, [r0, #4]
    1332:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    1336:	bc10      	pop	{r4}
    1338:	4770      	bx	lr
    133a:	bf00      	nop

0000133c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    133c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    133e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1346:	4298      	cmp	r0, r3
    1348:	d006      	beq.n	1358 <MSS_UART_set_rx_handler+0x1c>
    134a:	f240 5398 	movw	r3, #1432	; 0x598
    134e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1352:	4298      	cmp	r0, r3
    1354:	d000      	beq.n	1358 <MSS_UART_set_rx_handler+0x1c>
    1356:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    1358:	b901      	cbnz	r1, 135c <MSS_UART_set_rx_handler+0x20>
    135a:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    135c:	2ac0      	cmp	r2, #192	; 0xc0
    135e:	d900      	bls.n	1362 <MSS_UART_set_rx_handler+0x26>
    1360:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1362:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136a:	4298      	cmp	r0, r3
    136c:	d005      	beq.n	137a <MSS_UART_set_rx_handler+0x3e>
    136e:	f240 5398 	movw	r3, #1432	; 0x598
    1372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1376:	4298      	cmp	r0, r3
    1378:	d12f      	bne.n	13da <MSS_UART_set_rx_handler+0x9e>
    137a:	2ac0      	cmp	r2, #192	; 0xc0
    137c:	bf8c      	ite	hi
    137e:	2300      	movhi	r3, #0
    1380:	2301      	movls	r3, #1
    1382:	2900      	cmp	r1, #0
    1384:	bf0c      	ite	eq
    1386:	2300      	moveq	r3, #0
    1388:	f003 0301 	andne.w	r3, r3, #1
    138c:	b32b      	cbz	r3, 13da <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    138e:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1390:	6803      	ldr	r3, [r0, #0]
    1392:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    1396:	f042 020a 	orr.w	r2, r2, #10
    139a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    139c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    139e:	b219      	sxth	r1, r3
    13a0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    13a4:	f003 031f 	and.w	r3, r3, #31
    13a8:	f04f 0201 	mov.w	r2, #1
    13ac:	fa02 f403 	lsl.w	r4, r2, r3
    13b0:	f24e 1300 	movw	r3, #57600	; 0xe100
    13b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    13b8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    13bc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    13c0:	6841      	ldr	r1, [r0, #4]
    13c2:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    13c6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    13c8:	b208      	sxth	r0, r1
    13ca:	ea4f 1050 	mov.w	r0, r0, lsr #5
    13ce:	f001 011f 	and.w	r1, r1, #31
    13d2:	fa02 f201 	lsl.w	r2, r2, r1
    13d6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    13da:	bc10      	pop	{r4}
    13dc:	4770      	bx	lr
    13de:	bf00      	nop

000013e0 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    13e0:	f240 53c0 	movw	r3, #1472	; 0x5c0
    13e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e8:	4298      	cmp	r0, r3
    13ea:	d007      	beq.n	13fc <MSS_UART_set_loopback+0x1c>
    13ec:	f240 5398 	movw	r3, #1432	; 0x598
    13f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13f4:	4298      	cmp	r0, r3
    13f6:	d001      	beq.n	13fc <MSS_UART_set_loopback+0x1c>
    13f8:	be00      	bkpt	0x0000
    13fa:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    13fc:	b929      	cbnz	r1, 140a <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    13fe:	6843      	ldr	r3, [r0, #4]
    1400:	f04f 0200 	mov.w	r2, #0
    1404:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1408:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    140a:	6843      	ldr	r3, [r0, #4]
    140c:	f04f 0201 	mov.w	r2, #1
    1410:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    1414:	4770      	bx	lr
    1416:	bf00      	nop

00001418 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1418:	4668      	mov	r0, sp
    141a:	f020 0107 	bic.w	r1, r0, #7
    141e:	468d      	mov	sp, r1
    1420:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    1422:	f240 50c0 	movw	r0, #1472	; 0x5c0
    1426:	f2c2 0000 	movt	r0, #8192	; 0x2000
    142a:	f7ff fefb 	bl	1224 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    142e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1432:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1436:	f44f 6280 	mov.w	r2, #1024	; 0x400
    143a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    143e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1442:	4685      	mov	sp, r0
    1444:	4770      	bx	lr
    1446:	bf00      	nop

00001448 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1448:	4668      	mov	r0, sp
    144a:	f020 0107 	bic.w	r1, r0, #7
    144e:	468d      	mov	sp, r1
    1450:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    1452:	f240 5098 	movw	r0, #1432	; 0x598
    1456:	f2c2 0000 	movt	r0, #8192	; 0x2000
    145a:	f7ff fee3 	bl	1224 <MSS_UART_isr>
    145e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1462:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1466:	f44f 6200 	mov.w	r2, #2048	; 0x800
    146a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    146e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    1472:	4685      	mov	sp, r0
    1474:	4770      	bx	lr
    1476:	bf00      	nop

00001478 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1478:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    147a:	f240 53c0 	movw	r3, #1472	; 0x5c0
    147e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1482:	4298      	cmp	r0, r3
    1484:	d006      	beq.n	1494 <MSS_UART_set_rxstatus_handler+0x1c>
    1486:	f240 5398 	movw	r3, #1432	; 0x598
    148a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    148e:	4298      	cmp	r0, r3
    1490:	d000      	beq.n	1494 <MSS_UART_set_rxstatus_handler+0x1c>
    1492:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1494:	b901      	cbnz	r1, 1498 <MSS_UART_set_rxstatus_handler+0x20>
    1496:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1498:	f240 53c0 	movw	r3, #1472	; 0x5c0
    149c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14a0:	4298      	cmp	r0, r3
    14a2:	d005      	beq.n	14b0 <MSS_UART_set_rxstatus_handler+0x38>
    14a4:	f240 5398 	movw	r3, #1432	; 0x598
    14a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ac:	4298      	cmp	r0, r3
    14ae:	d120      	bne.n	14f2 <MSS_UART_set_rxstatus_handler+0x7a>
    14b0:	b1f9      	cbz	r1, 14f2 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    14b2:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    14b4:	8903      	ldrh	r3, [r0, #8]
    14b6:	b219      	sxth	r1, r3
    14b8:	ea4f 1151 	mov.w	r1, r1, lsr #5
    14bc:	f003 031f 	and.w	r3, r3, #31
    14c0:	f04f 0201 	mov.w	r2, #1
    14c4:	fa02 f403 	lsl.w	r4, r2, r3
    14c8:	f24e 1300 	movw	r3, #57600	; 0xe100
    14cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14d0:	f101 0160 	add.w	r1, r1, #96	; 0x60
    14d4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    14d8:	6841      	ldr	r1, [r0, #4]
    14da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    14de:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    14e0:	b208      	sxth	r0, r1
    14e2:	ea4f 1050 	mov.w	r0, r0, lsr #5
    14e6:	f001 011f 	and.w	r1, r1, #31
    14ea:	fa02 f201 	lsl.w	r2, r2, r1
    14ee:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    14f2:	bc10      	pop	{r4}
    14f4:	4770      	bx	lr
    14f6:	bf00      	nop

000014f8 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    14f8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    14fa:	f240 53c0 	movw	r3, #1472	; 0x5c0
    14fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1502:	4298      	cmp	r0, r3
    1504:	d006      	beq.n	1514 <MSS_UART_set_tx_handler+0x1c>
    1506:	f240 5398 	movw	r3, #1432	; 0x598
    150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150e:	4298      	cmp	r0, r3
    1510:	d000      	beq.n	1514 <MSS_UART_set_tx_handler+0x1c>
    1512:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    1514:	b901      	cbnz	r1, 1518 <MSS_UART_set_tx_handler+0x20>
    1516:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1518:	f240 53c0 	movw	r3, #1472	; 0x5c0
    151c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1520:	4298      	cmp	r0, r3
    1522:	d005      	beq.n	1530 <MSS_UART_set_tx_handler+0x38>
    1524:	f240 5398 	movw	r3, #1432	; 0x598
    1528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    152c:	4298      	cmp	r0, r3
    152e:	d124      	bne.n	157a <MSS_UART_set_tx_handler+0x82>
    1530:	b319      	cbz	r1, 157a <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    1532:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    1534:	f04f 0300 	mov.w	r3, #0
    1538:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    153a:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    153c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    153e:	b219      	sxth	r1, r3
    1540:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1544:	f003 031f 	and.w	r3, r3, #31
    1548:	f04f 0201 	mov.w	r2, #1
    154c:	fa02 f403 	lsl.w	r4, r2, r3
    1550:	f24e 1300 	movw	r3, #57600	; 0xe100
    1554:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1558:	f101 0160 	add.w	r1, r1, #96	; 0x60
    155c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    1560:	6841      	ldr	r1, [r0, #4]
    1562:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1566:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1568:	b208      	sxth	r0, r1
    156a:	ea4f 1050 	mov.w	r0, r0, lsr #5
    156e:	f001 011f 	and.w	r1, r1, #31
    1572:	fa02 f201 	lsl.w	r2, r2, r1
    1576:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    157a:	bc10      	pop	{r4}
    157c:	4770      	bx	lr
    157e:	bf00      	nop

00001580 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    1580:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1582:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158a:	4298      	cmp	r0, r3
    158c:	d006      	beq.n	159c <MSS_UART_set_modemstatus_handler+0x1c>
    158e:	f240 5398 	movw	r3, #1432	; 0x598
    1592:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1596:	4298      	cmp	r0, r3
    1598:	d000      	beq.n	159c <MSS_UART_set_modemstatus_handler+0x1c>
    159a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    159c:	b901      	cbnz	r1, 15a0 <MSS_UART_set_modemstatus_handler+0x20>
    159e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    15a0:	f240 53c0 	movw	r3, #1472	; 0x5c0
    15a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a8:	4298      	cmp	r0, r3
    15aa:	d005      	beq.n	15b8 <MSS_UART_set_modemstatus_handler+0x38>
    15ac:	f240 5398 	movw	r3, #1432	; 0x598
    15b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15b4:	4298      	cmp	r0, r3
    15b6:	d120      	bne.n	15fa <MSS_UART_set_modemstatus_handler+0x7a>
    15b8:	b1f9      	cbz	r1, 15fa <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    15ba:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    15bc:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    15be:	b219      	sxth	r1, r3
    15c0:	ea4f 1151 	mov.w	r1, r1, lsr #5
    15c4:	f003 031f 	and.w	r3, r3, #31
    15c8:	f04f 0201 	mov.w	r2, #1
    15cc:	fa02 f403 	lsl.w	r4, r2, r3
    15d0:	f24e 1300 	movw	r3, #57600	; 0xe100
    15d4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    15d8:	f101 0160 	add.w	r1, r1, #96	; 0x60
    15dc:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    15e0:	6841      	ldr	r1, [r0, #4]
    15e2:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    15e6:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    15e8:	b208      	sxth	r0, r1
    15ea:	ea4f 1050 	mov.w	r0, r0, lsr #5
    15ee:	f001 011f 	and.w	r1, r1, #31
    15f2:	fa02 f201 	lsl.w	r2, r2, r1
    15f6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    15fa:	bc10      	pop	{r4}
    15fc:	4770      	bx	lr
    15fe:	bf00      	nop

00001600 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1600:	b410      	push	{r4}
    1602:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1604:	f240 50c0 	movw	r0, #1472	; 0x5c0
    1608:	f2c2 0000 	movt	r0, #8192	; 0x2000
    160c:	4283      	cmp	r3, r0
    160e:	d006      	beq.n	161e <MSS_UART_fill_tx_fifo+0x1e>
    1610:	f240 5098 	movw	r0, #1432	; 0x598
    1614:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1618:	4283      	cmp	r3, r0
    161a:	d000      	beq.n	161e <MSS_UART_fill_tx_fifo+0x1e>
    161c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    161e:	b901      	cbnz	r1, 1622 <MSS_UART_fill_tx_fifo+0x22>
    1620:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    1622:	b902      	cbnz	r2, 1626 <MSS_UART_fill_tx_fifo+0x26>
    1624:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1626:	f240 50c0 	movw	r0, #1472	; 0x5c0
    162a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    162e:	4283      	cmp	r3, r0
    1630:	d005      	beq.n	163e <MSS_UART_fill_tx_fifo+0x3e>
    1632:	f240 5098 	movw	r0, #1432	; 0x598
    1636:	f2c2 0000 	movt	r0, #8192	; 0x2000
    163a:	4283      	cmp	r3, r0
    163c:	d126      	bne.n	168c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    163e:	1e10      	subs	r0, r2, #0
    1640:	bf18      	it	ne
    1642:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1644:	2900      	cmp	r1, #0
    1646:	bf0c      	ite	eq
    1648:	2400      	moveq	r4, #0
    164a:	f000 0401 	andne.w	r4, r0, #1
    164e:	b1ec      	cbz	r4, 168c <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    1650:	681c      	ldr	r4, [r3, #0]
    1652:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1656:	7a9c      	ldrb	r4, [r3, #10]
    1658:	ea4c 0404 	orr.w	r4, ip, r4
    165c:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    165e:	f01c 0f20 	tst.w	ip, #32
    1662:	d013      	beq.n	168c <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    1664:	2a0f      	cmp	r2, #15
    1666:	d904      	bls.n	1672 <MSS_UART_fill_tx_fifo+0x72>
    1668:	f04f 0410 	mov.w	r4, #16
    166c:	f04f 0000 	mov.w	r0, #0
    1670:	e002      	b.n	1678 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1672:	b158      	cbz	r0, 168c <MSS_UART_fill_tx_fifo+0x8c>
    1674:	4614      	mov	r4, r2
    1676:	e7f9      	b.n	166c <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    1678:	681a      	ldr	r2, [r3, #0]
    167a:	f811 c000 	ldrb.w	ip, [r1, r0]
    167e:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1682:	f100 0001 	add.w	r0, r0, #1
    1686:	42a0      	cmp	r0, r4
    1688:	d3f6      	bcc.n	1678 <MSS_UART_fill_tx_fifo+0x78>
    168a:	e001      	b.n	1690 <MSS_UART_fill_tx_fifo+0x90>
    168c:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    1690:	bc10      	pop	{r4}
    1692:	4770      	bx	lr

00001694 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    1694:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1696:	f240 53c0 	movw	r3, #1472	; 0x5c0
    169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    169e:	4298      	cmp	r0, r3
    16a0:	d009      	beq.n	16b6 <MSS_UART_get_rx_status+0x22>
    16a2:	f240 5398 	movw	r3, #1432	; 0x598
    16a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16aa:	4298      	cmp	r0, r3
    16ac:	d003      	beq.n	16b6 <MSS_UART_get_rx_status+0x22>
    16ae:	be00      	bkpt	0x0000
    16b0:	f04f 00ff 	mov.w	r0, #255	; 0xff
    16b4:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    16b6:	6813      	ldr	r3, [r2, #0]
    16b8:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
    16ba:	7a93      	ldrb	r3, [r2, #10]
    16bc:	ea40 0003 	orr.w	r0, r0, r3
    16c0:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    16c4:	f04f 0300 	mov.w	r3, #0
    16c8:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
    16ca:	4770      	bx	lr

000016cc <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    16cc:	f240 53c0 	movw	r3, #1472	; 0x5c0
    16d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d4:	4298      	cmp	r0, r3
    16d6:	d009      	beq.n	16ec <MSS_UART_get_modem_status+0x20>
    16d8:	f240 5398 	movw	r3, #1432	; 0x598
    16dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e0:	4298      	cmp	r0, r3
    16e2:	d003      	beq.n	16ec <MSS_UART_get_modem_status+0x20>
    16e4:	be00      	bkpt	0x0000
    16e6:	f04f 00ff 	mov.w	r0, #255	; 0xff
    16ea:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    16ec:	6803      	ldr	r3, [r0, #0]
    16ee:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
    16f0:	4770      	bx	lr
    16f2:	bf00      	nop

000016f4 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    16f4:	f240 53c0 	movw	r3, #1472	; 0x5c0
    16f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16fc:	4298      	cmp	r0, r3
    16fe:	d009      	beq.n	1714 <MSS_UART_get_tx_status+0x20>
    1700:	f240 5398 	movw	r3, #1432	; 0x598
    1704:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1708:	4298      	cmp	r0, r3
    170a:	d003      	beq.n	1714 <MSS_UART_get_tx_status+0x20>
    170c:	be00      	bkpt	0x0000
    170e:	f04f 0000 	mov.w	r0, #0
    1712:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1714:	6803      	ldr	r3, [r0, #0]
    1716:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1718:	7a82      	ldrb	r2, [r0, #10]
    171a:	ea43 0202 	orr.w	r2, r3, r2
    171e:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    1720:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
    1724:	4770      	bx	lr
    1726:	bf00      	nop

00001728 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1728:	b570      	push	{r4, r5, r6, lr}
    172a:	4604      	mov	r4, r0
    172c:	460d      	mov	r5, r1
    172e:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1730:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1738:	4298      	cmp	r0, r3
    173a:	d006      	beq.n	174a <MSS_UART_init+0x22>
    173c:	f240 5398 	movw	r3, #1432	; 0x598
    1740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1744:	4298      	cmp	r0, r3
    1746:	d000      	beq.n	174a <MSS_UART_init+0x22>
    1748:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    174a:	b905      	cbnz	r5, 174e <MSS_UART_init+0x26>
    174c:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    174e:	f000 fce5 	bl	211c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1752:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1756:	f2c2 0300 	movt	r3, #8192	; 0x2000
    175a:	429c      	cmp	r4, r3
    175c:	d126      	bne.n	17ac <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    175e:	f240 53c0 	movw	r3, #1472	; 0x5c0
    1762:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1766:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    176a:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    176c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1770:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1772:	f04f 020a 	mov.w	r2, #10
    1776:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1778:	f240 0314 	movw	r3, #20
    177c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1780:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1782:	f242 0300 	movw	r3, #8192	; 0x2000
    1786:	f2ce 0304 	movt	r3, #57348	; 0xe004
    178a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    178c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1790:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1792:	f24e 1200 	movw	r2, #57600	; 0xe100
    1796:	f2ce 0200 	movt	r2, #57344	; 0xe000
    179a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    179e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    17a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    17a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    17a8:	631a      	str	r2, [r3, #48]	; 0x30
    17aa:	e025      	b.n	17f8 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    17ac:	f240 0300 	movw	r3, #0
    17b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    17b4:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    17b6:	f240 0300 	movw	r3, #0
    17ba:	f2c4 2320 	movt	r3, #16928	; 0x4220
    17be:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    17c0:	f04f 030b 	mov.w	r3, #11
    17c4:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    17c6:	f240 0318 	movw	r3, #24
    17ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ce:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    17d0:	f242 0300 	movw	r3, #8192	; 0x2000
    17d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    17d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    17da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    17de:	631a      	str	r2, [r3, #48]	; 0x30
    17e0:	f24e 1200 	movw	r2, #57600	; 0xe100
    17e4:	f2ce 0200 	movt	r2, #57344	; 0xe000
    17e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
    17ec:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    17f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    17f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    17f6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    17f8:	6823      	ldr	r3, [r4, #0]
    17fa:	f04f 0200 	mov.w	r2, #0
    17fe:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1800:	b915      	cbnz	r5, 1808 <MSS_UART_init+0xe0>
    1802:	f04f 0501 	mov.w	r5, #1
    1806:	e00f      	b.n	1828 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1808:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    180c:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1810:	ea4f 1515 	mov.w	r5, r5, lsr #4
    1814:	bf18      	it	ne
    1816:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1818:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    181c:	bf38      	it	cc
    181e:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1820:	d302      	bcc.n	1828 <MSS_UART_init+0x100>
    1822:	be00      	bkpt	0x0000
    1824:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1828:	6863      	ldr	r3, [r4, #4]
    182a:	f04f 0201 	mov.w	r2, #1
    182e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1832:	6823      	ldr	r3, [r4, #0]
    1834:	ea4f 2215 	mov.w	r2, r5, lsr #8
    1838:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    183a:	6823      	ldr	r3, [r4, #0]
    183c:	b2ed      	uxtb	r5, r5
    183e:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1840:	6862      	ldr	r2, [r4, #4]
    1842:	f04f 0300 	mov.w	r3, #0
    1846:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    184a:	6822      	ldr	r2, [r4, #0]
    184c:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    184e:	6822      	ldr	r2, [r4, #0]
    1850:	f04f 010e 	mov.w	r1, #14
    1854:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1856:	6862      	ldr	r2, [r4, #4]
    1858:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    185c:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    185e:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    1860:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1862:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    1864:	f241 2295 	movw	r2, #4757	; 0x1295
    1868:	f2c0 0200 	movt	r2, #0
    186c:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    186e:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1870:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1872:	72a3      	strb	r3, [r4, #10]
}
    1874:	bd70      	pop	{r4, r5, r6, pc}
    1876:	bf00      	nop

00001878 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    1878:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    187a:	f242 0300 	movw	r3, #8192	; 0x2000
    187e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1882:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1884:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    1888:	631a      	str	r2, [r3, #48]	; 0x30
    188a:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    188e:	f649 70fc 	movw	r0, #40956	; 0x9ffc
    1892:	f2c0 0000 	movt	r0, #0
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1896:	f04f 0c01 	mov.w	ip, #1
    189a:	f24e 1400 	movw	r4, #57600	; 0xe100
    189e:	f2ce 0400 	movt	r4, #57344	; 0xe000
    18a2:	5ac2      	ldrh	r2, [r0, r3]
    18a4:	b211      	sxth	r1, r2
    18a6:	ea4f 1151 	mov.w	r1, r1, lsr #5
    18aa:	f002 021f 	and.w	r2, r2, #31
    18ae:	fa0c f202 	lsl.w	r2, ip, r2
    18b2:	f101 0160 	add.w	r1, r1, #96	; 0x60
    18b6:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    18ba:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    18be:	2b40      	cmp	r3, #64	; 0x40
    18c0:	d1ef      	bne.n	18a2 <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    18c2:	f242 0300 	movw	r3, #8192	; 0x2000
    18c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    18ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    18cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    18d0:	631a      	str	r2, [r3, #48]	; 0x30
}
    18d2:	bc10      	pop	{r4}
    18d4:	4770      	bx	lr
    18d6:	bf00      	nop

000018d8 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    18d8:	281f      	cmp	r0, #31
    18da:	d901      	bls.n	18e0 <MSS_GPIO_config+0x8>
    18dc:	be00      	bkpt	0x0000
    18de:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    18e0:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    18e4:	f2c0 0300 	movt	r3, #0
    18e8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    18ec:	6c03      	ldr	r3, [r0, #64]	; 0x40
    18ee:	6019      	str	r1, [r3, #0]
    18f0:	4770      	bx	lr
    18f2:	bf00      	nop

000018f4 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    18f4:	281f      	cmp	r0, #31
    18f6:	d901      	bls.n	18fc <MSS_GPIO_set_output+0x8>
    18f8:	be00      	bkpt	0x0000
    18fa:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    18fc:	f240 0300 	movw	r3, #0
    1900:	f2c4 2326 	movt	r3, #16934	; 0x4226
    1904:	f500 6088 	add.w	r0, r0, #1088	; 0x440
    1908:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
    190c:	4770      	bx	lr
    190e:	bf00      	nop

00001910 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1910:	281f      	cmp	r0, #31
    1912:	d901      	bls.n	1918 <MSS_GPIO_drive_inout+0x8>
    1914:	be00      	bkpt	0x0000
    1916:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
    1918:	2901      	cmp	r1, #1
    191a:	d003      	beq.n	1924 <MSS_GPIO_drive_inout+0x14>
    191c:	b1e1      	cbz	r1, 1958 <MSS_GPIO_drive_inout+0x48>
    191e:	2902      	cmp	r1, #2
    1920:	d140      	bne.n	19a4 <MSS_GPIO_drive_inout+0x94>
    1922:	e033      	b.n	198c <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    1924:	f243 0300 	movw	r3, #12288	; 0x3000
    1928:	f2c4 0301 	movt	r3, #16385	; 0x4001
    192c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
    1930:	f04f 0201 	mov.w	r2, #1
    1934:	fa02 f200 	lsl.w	r2, r2, r0
    1938:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
    193c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    1940:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    1944:	f2c0 0300 	movt	r3, #0
    1948:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    194c:	6c03      	ldr	r3, [r0, #64]	; 0x40
    194e:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    1950:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    1954:	601a      	str	r2, [r3, #0]
            break;
    1956:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    1958:	f243 0300 	movw	r3, #12288	; 0x3000
    195c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1960:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    1964:	f04f 0201 	mov.w	r2, #1
    1968:	fa02 f200 	lsl.w	r2, r2, r0
    196c:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
    1970:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    1974:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    1978:	f2c0 0300 	movt	r3, #0
    197c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1980:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1982:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    1984:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    1988:	601a      	str	r2, [r3, #0]
            break;
    198a:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    198c:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    1990:	f2c0 0300 	movt	r3, #0
    1994:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1998:	6c03      	ldr	r3, [r0, #64]	; 0x40
    199a:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    199c:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
    19a0:	601a      	str	r2, [r3, #0]
            break;
    19a2:	4770      	bx	lr
            
        default:
            ASSERT(0);
    19a4:	be00      	bkpt	0x0000
    19a6:	4770      	bx	lr

000019a8 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    19a8:	281f      	cmp	r0, #31
    19aa:	d901      	bls.n	19b0 <MSS_GPIO_enable_irq+0x8>
    19ac:	be00      	bkpt	0x0000
    19ae:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    19b0:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    19b4:	f2c0 0300 	movt	r3, #0
    19b8:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    19bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
    19be:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    19c0:	f041 0108 	orr.w	r1, r1, #8
    19c4:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    19c6:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    19ca:	b21a      	sxth	r2, r3
    19cc:	ea4f 1252 	mov.w	r2, r2, lsr #5
    19d0:	f003 031f 	and.w	r3, r3, #31
    19d4:	f04f 0101 	mov.w	r1, #1
    19d8:	fa01 f103 	lsl.w	r1, r1, r3
    19dc:	f24e 1300 	movw	r3, #57600	; 0xe100
    19e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    19e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    19e8:	4770      	bx	lr
    19ea:	bf00      	nop

000019ec <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    19ec:	281f      	cmp	r0, #31
    19ee:	d901      	bls.n	19f4 <MSS_GPIO_disable_irq+0x8>
    19f0:	be00      	bkpt	0x0000
    19f2:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    19f4:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    19f8:	f2c0 0300 	movt	r3, #0
    19fc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1a00:	6c03      	ldr	r3, [r0, #64]	; 0x40
    1a02:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    1a04:	f022 0208 	bic.w	r2, r2, #8
    1a08:	601a      	str	r2, [r3, #0]
    1a0a:	4770      	bx	lr

00001a0c <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    1a0c:	281f      	cmp	r0, #31
    1a0e:	d901      	bls.n	1a14 <MSS_GPIO_clear_irq+0x8>
    1a10:	be00      	bkpt	0x0000
    1a12:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    1a14:	f04f 0201 	mov.w	r2, #1
    1a18:	fa02 f100 	lsl.w	r1, r2, r0
    1a1c:	f243 0300 	movw	r3, #12288	; 0x3000
    1a20:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1a24:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    1a28:	f649 73fc 	movw	r3, #40956	; 0x9ffc
    1a2c:	f2c0 0300 	movt	r3, #0
    1a30:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a34:	b219      	sxth	r1, r3
    1a36:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1a3a:	f003 031f 	and.w	r3, r3, #31
    1a3e:	fa02 f203 	lsl.w	r2, r2, r3
    1a42:	f24e 1300 	movw	r3, #57600	; 0xe100
    1a46:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1a4a:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1a4e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    1a52:	4770      	bx	lr

00001a54 <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    1a54:	b510      	push	{r4, lr}
    1a56:	b08a      	sub	sp, #40	; 0x28
	uint8_t status = UART_APB_INVALID_PARAM;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    1a58:	4603      	mov	r3, r0
    1a5a:	b9d8      	cbnz	r0, 1a94 <UART_get_rx_status+0x40>
    1a5c:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1a60:	f2c0 0c00 	movt	ip, #0
    1a64:	466c      	mov	r4, sp
    1a66:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1a6c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1a70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1a72:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1a76:	f844 0b04 	str.w	r0, [r4], #4
    1a7a:	f824 1b02 	strh.w	r1, [r4], #2
    1a7e:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1a82:	7021      	strb	r1, [r4, #0]
    1a84:	4668      	mov	r0, sp
    1a86:	f44f 718a 	mov.w	r1, #276	; 0x114
    1a8a:	f7ff f9bd 	bl	e08 <HAL_assert_fail>
    1a8e:	f04f 00ff 	mov.w	r0, #255	; 0xff
    1a92:	e005      	b.n	1aa0 <UART_get_rx_status+0x4c>
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    1a94:	7900      	ldrb	r0, [r0, #4]
    1a96:	f3c0 0082 	ubfx	r0, r0, #2, #3
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    1a9a:	f04f 0200 	mov.w	r2, #0
    1a9e:	711a      	strb	r2, [r3, #4]
    }
    return status;
}
    1aa0:	b00a      	add	sp, #40	; 0x28
    1aa2:	bd10      	pop	{r4, pc}

00001aa4 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    1aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aa6:	b08b      	sub	sp, #44	; 0x2c
    1aa8:	460e      	mov	r6, r1
    1aaa:	4617      	mov	r7, r2
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1aac:	4604      	mov	r4, r0
    1aae:	b9c0      	cbnz	r0, 1ae2 <UART_get_rx+0x3e>
    1ab0:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1ab4:	f2c0 0c00 	movt	ip, #0
    1ab8:	466d      	mov	r5, sp
    1aba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1abe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1ac0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1ac4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1ac6:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1aca:	f845 0b04 	str.w	r0, [r5], #4
    1ace:	f825 1b02 	strh.w	r1, [r5], #2
    1ad2:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1ad6:	7029      	strb	r1, [r5, #0]
    1ad8:	4668      	mov	r0, sp
    1ada:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    1ade:	f7ff f993 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
    1ae2:	b9c6      	cbnz	r6, 1b16 <UART_get_rx+0x72>
    1ae4:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1ae8:	f2c0 0c00 	movt	ip, #0
    1aec:	466d      	mov	r5, sp
    1aee:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1af2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1af4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1af8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1afa:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1afe:	f845 0b04 	str.w	r0, [r5], #4
    1b02:	f825 1b02 	strh.w	r1, [r5], #2
    1b06:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1b0a:	7029      	strb	r1, [r5, #0]
    1b0c:	4668      	mov	r0, sp
    1b0e:	f04f 01cd 	mov.w	r1, #205	; 0xcd
    1b12:	f7ff f979 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
    1b16:	b9c7      	cbnz	r7, 1b4a <UART_get_rx+0xa6>
    1b18:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1b1c:	f2c0 0c00 	movt	ip, #0
    1b20:	466d      	mov	r5, sp
    1b22:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1b26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1b28:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1b2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1b2e:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1b32:	f845 0b04 	str.w	r0, [r5], #4
    1b36:	f825 1b02 	strh.w	r1, [r5], #2
    1b3a:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1b3e:	7029      	strb	r1, [r5, #0]
    1b40:	4668      	mov	r0, sp
    1b42:	f04f 01ce 	mov.w	r1, #206	; 0xce
    1b46:	f7ff f95f 	bl	e08 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    1b4a:	1e33      	subs	r3, r6, #0
    1b4c:	bf18      	it	ne
    1b4e:	2301      	movne	r3, #1
    1b50:	2c00      	cmp	r4, #0
    1b52:	bf0c      	ite	eq
    1b54:	2300      	moveq	r3, #0
    1b56:	f003 0301 	andne.w	r3, r3, #1
    1b5a:	b353      	cbz	r3, 1bb2 <UART_get_rx+0x10e>
    1b5c:	b34f      	cbz	r7, 1bb2 <UART_get_rx+0x10e>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    1b5e:	6820      	ldr	r0, [r4, #0]
    1b60:	f100 0010 	add.w	r0, r0, #16
    1b64:	f7ff f98e 	bl	e84 <HW_get_8bit_reg>
        this_uart->status |= new_status;
    1b68:	7923      	ldrb	r3, [r4, #4]
    1b6a:	ea40 0303 	orr.w	r3, r0, r3
    1b6e:	7123      	strb	r3, [r4, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    1b70:	f000 0002 	and.w	r0, r0, #2
    1b74:	b2c0      	uxtb	r0, r0
    1b76:	b1e0      	cbz	r0, 1bb2 <UART_get_rx+0x10e>
    1b78:	f04f 0500 	mov.w	r5, #0
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    1b7c:	6820      	ldr	r0, [r4, #0]
    1b7e:	f100 0004 	add.w	r0, r0, #4
    1b82:	f7ff f97f 	bl	e84 <HW_get_8bit_reg>
    1b86:	5570      	strb	r0, [r6, r5]
            		                              RXDATA );
            rx_idx++;
    1b88:	f105 0501 	add.w	r5, r5, #1
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    1b8c:	6820      	ldr	r0, [r4, #0]
    1b8e:	f100 0010 	add.w	r0, r0, #16
    1b92:	f7ff f977 	bl	e84 <HW_get_8bit_reg>
            this_uart->status |= new_status;
    1b96:	7923      	ldrb	r3, [r4, #4]
    1b98:	ea40 0303 	orr.w	r3, r0, r3
    1b9c:	7123      	strb	r3, [r4, #4]
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    1b9e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    1ba2:	42af      	cmp	r7, r5
    1ba4:	bf94      	ite	ls
    1ba6:	2000      	movls	r0, #0
    1ba8:	f000 0001 	andhi.w	r0, r0, #1
    1bac:	2800      	cmp	r0, #0
    1bae:	d1e5      	bne.n	1b7c <UART_get_rx+0xd8>
    1bb0:	e001      	b.n	1bb6 <UART_get_rx+0x112>
    1bb2:	f04f 0500 	mov.w	r5, #0
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
}
    1bb6:	4628      	mov	r0, r5
    1bb8:	b00b      	add	sp, #44	; 0x2c
    1bba:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001bbc <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    1bbc:	b570      	push	{r4, r5, r6, lr}
    1bbe:	b08a      	sub	sp, #40	; 0x28
    1bc0:	460e      	mov	r6, r1
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    1bc2:	4604      	mov	r4, r0
    1bc4:	b9c0      	cbnz	r0, 1bf8 <UART_polled_tx_string+0x3c>
    1bc6:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1bca:	f2c0 0c00 	movt	ip, #0
    1bce:	466d      	mov	r5, sp
    1bd0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1bd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1bd6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1bda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1bdc:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1be0:	f845 0b04 	str.w	r0, [r5], #4
    1be4:	f825 1b02 	strh.w	r1, [r5], #2
    1be8:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1bec:	7029      	strb	r1, [r5, #0]
    1bee:	4668      	mov	r0, sp
    1bf0:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    1bf4:	f7ff f908 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    1bf8:	b9ce      	cbnz	r6, 1c2e <UART_polled_tx_string+0x72>
    1bfa:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1bfe:	f2c0 0c00 	movt	ip, #0
    1c02:	466c      	mov	r4, sp
    1c04:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c10:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1c14:	f844 0b04 	str.w	r0, [r4], #4
    1c18:	f824 1b02 	strh.w	r1, [r4], #2
    1c1c:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1c20:	7021      	strb	r1, [r4, #0]
    1c22:	4668      	mov	r0, sp
    1c24:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    1c28:	f7ff f8ee 	bl	e08 <HAL_assert_fail>
    1c2c:	e015      	b.n	1c5a <UART_polled_tx_string+0x9e>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    1c2e:	b1a4      	cbz	r4, 1c5a <UART_polled_tx_string+0x9e>
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    1c30:	7833      	ldrb	r3, [r6, #0]
    1c32:	b193      	cbz	r3, 1c5a <UART_polled_tx_string+0x9e>
    1c34:	f106 0501 	add.w	r5, r6, #1
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1c38:	6820      	ldr	r0, [r4, #0]
    1c3a:	f100 0010 	add.w	r0, r0, #16
    1c3e:	f7ff f921 	bl	e84 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    1c42:	f010 0f01 	tst.w	r0, #1
    1c46:	d0f7      	beq.n	1c38 <UART_polled_tx_string+0x7c>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    1c48:	6820      	ldr	r0, [r4, #0]
    1c4a:	7831      	ldrb	r1, [r6, #0]
    1c4c:	f7ff f918 	bl	e80 <HW_set_8bit_reg>
    1c50:	462e      	mov	r6, r5
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    1c52:	f815 3b01 	ldrb.w	r3, [r5], #1
    1c56:	2b00      	cmp	r3, #0
    1c58:	d1ee      	bne.n	1c38 <UART_polled_tx_string+0x7c>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    1c5a:	b00a      	add	sp, #40	; 0x28
    1c5c:	bd70      	pop	{r4, r5, r6, pc}
    1c5e:	bf00      	nop

00001c60 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    1c60:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c62:	b08b      	sub	sp, #44	; 0x2c
    1c64:	460e      	mov	r6, r1
    1c66:	4617      	mov	r7, r2
    uint8_t tx_ready;
    size_t size_sent = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1c68:	4605      	mov	r5, r0
    1c6a:	b9c0      	cbnz	r0, 1c9e <UART_fill_tx_fifo+0x3e>
    1c6c:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1c70:	f2c0 0c00 	movt	ip, #0
    1c74:	466c      	mov	r4, sp
    1c76:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1c80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c82:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1c86:	f844 0b04 	str.w	r0, [r4], #4
    1c8a:	f824 1b02 	strh.w	r1, [r4], #2
    1c8e:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1c92:	7021      	strb	r1, [r4, #0]
    1c94:	4668      	mov	r0, sp
    1c96:	f04f 01a2 	mov.w	r1, #162	; 0xa2
    1c9a:	f7ff f8b5 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    1c9e:	b9c6      	cbnz	r6, 1cd2 <UART_fill_tx_fifo+0x72>
    1ca0:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1ca4:	f2c0 0c00 	movt	ip, #0
    1ca8:	466c      	mov	r4, sp
    1caa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1cae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1cb0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1cb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1cb6:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1cba:	f844 0b04 	str.w	r0, [r4], #4
    1cbe:	f824 1b02 	strh.w	r1, [r4], #2
    1cc2:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1cc6:	7021      	strb	r1, [r4, #0]
    1cc8:	4668      	mov	r0, sp
    1cca:	f04f 01a3 	mov.w	r1, #163	; 0xa3
    1cce:	f7ff f89b 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    1cd2:	b9c7      	cbnz	r7, 1d06 <UART_fill_tx_fifo+0xa6>
    1cd4:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1cd8:	f2c0 0c00 	movt	ip, #0
    1cdc:	466c      	mov	r4, sp
    1cde:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1ce2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1ce4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1ce8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1cea:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1cee:	f844 0b04 	str.w	r0, [r4], #4
    1cf2:	f824 1b02 	strh.w	r1, [r4], #2
    1cf6:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1cfa:	7021      	strb	r1, [r4, #0]
    1cfc:	4668      	mov	r0, sp
    1cfe:	f04f 01a4 	mov.w	r1, #164	; 0xa4
    1d02:	f7ff f881 	bl	e08 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    1d06:	1e33      	subs	r3, r6, #0
    1d08:	bf18      	it	ne
    1d0a:	2301      	movne	r3, #1
    1d0c:	2d00      	cmp	r5, #0
    1d0e:	bf0c      	ite	eq
    1d10:	2300      	moveq	r3, #0
    1d12:	f003 0301 	andne.w	r3, r3, #1
    1d16:	b1eb      	cbz	r3, 1d54 <UART_fill_tx_fifo+0xf4>
    1d18:	b1e7      	cbz	r7, 1d54 <UART_fill_tx_fifo+0xf4>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1d1a:	6828      	ldr	r0, [r5, #0]
    1d1c:	f100 0010 	add.w	r0, r0, #16
    1d20:	f7ff f8b0 	bl	e84 <HW_get_8bit_reg>
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    1d24:	f010 0f01 	tst.w	r0, #1
    1d28:	d014      	beq.n	1d54 <UART_fill_tx_fifo+0xf4>
    1d2a:	f04f 0400 	mov.w	r4, #0
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    1d2e:	6828      	ldr	r0, [r5, #0]
    1d30:	5d31      	ldrb	r1, [r6, r4]
    1d32:	f7ff f8a5 	bl	e80 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    1d36:	f104 0401 	add.w	r4, r4, #1
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1d3a:	6828      	ldr	r0, [r5, #0]
    1d3c:	f100 0010 	add.w	r0, r0, #16
    1d40:	f7ff f8a0 	bl	e84 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    1d44:	42bc      	cmp	r4, r7
    1d46:	bf2c      	ite	cs
    1d48:	2000      	movcs	r0, #0
    1d4a:	f000 0001 	andcc.w	r0, r0, #1
    1d4e:	2800      	cmp	r0, #0
    1d50:	d1ed      	bne.n	1d2e <UART_fill_tx_fifo+0xce>
    1d52:	e001      	b.n	1d58 <UART_fill_tx_fifo+0xf8>
    1d54:	f04f 0400 	mov.w	r4, #0
        }
    }    
    return size_sent;
}
    1d58:	4620      	mov	r0, r4
    1d5a:	b00b      	add	sp, #44	; 0x2c
    1d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d5e:	bf00      	nop

00001d60 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    1d60:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d62:	b08b      	sub	sp, #44	; 0x2c
    1d64:	460e      	mov	r6, r1
    1d66:	4617      	mov	r7, r2
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1d68:	4604      	mov	r4, r0
    1d6a:	b9c0      	cbnz	r0, 1d9e <UART_send+0x3e>
    1d6c:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1d70:	f2c0 0c00 	movt	ip, #0
    1d74:	466d      	mov	r5, sp
    1d76:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d7a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1d7c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1d80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1d82:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1d86:	f845 0b04 	str.w	r0, [r5], #4
    1d8a:	f825 1b02 	strh.w	r1, [r5], #2
    1d8e:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1d92:	7029      	strb	r1, [r5, #0]
    1d94:	4668      	mov	r0, sp
    1d96:	f04f 017d 	mov.w	r1, #125	; 0x7d
    1d9a:	f7ff f835 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    1d9e:	b9c6      	cbnz	r6, 1dd2 <UART_send+0x72>
    1da0:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1da4:	f2c0 0c00 	movt	ip, #0
    1da8:	466d      	mov	r5, sp
    1daa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1dae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1db0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1db4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1db6:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1dba:	f845 0b04 	str.w	r0, [r5], #4
    1dbe:	f825 1b02 	strh.w	r1, [r5], #2
    1dc2:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1dc6:	7029      	strb	r1, [r5, #0]
    1dc8:	4668      	mov	r0, sp
    1dca:	f04f 017e 	mov.w	r1, #126	; 0x7e
    1dce:	f7ff f81b 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    1dd2:	b9c7      	cbnz	r7, 1e06 <UART_send+0xa6>
    1dd4:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1dd8:	f2c0 0c00 	movt	ip, #0
    1ddc:	466d      	mov	r5, sp
    1dde:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1de2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1de4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1de8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1dea:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1dee:	f845 0b04 	str.w	r0, [r5], #4
    1df2:	f825 1b02 	strh.w	r1, [r5], #2
    1df6:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1dfa:	7029      	strb	r1, [r5, #0]
    1dfc:	4668      	mov	r0, sp
    1dfe:	f04f 017f 	mov.w	r1, #127	; 0x7f
    1e02:	f7ff f801 	bl	e08 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    1e06:	1e33      	subs	r3, r6, #0
    1e08:	bf18      	it	ne
    1e0a:	2301      	movne	r3, #1
    1e0c:	2c00      	cmp	r4, #0
    1e0e:	bf0c      	ite	eq
    1e10:	2300      	moveq	r3, #0
    1e12:	f003 0301 	andne.w	r3, r3, #1
    1e16:	b193      	cbz	r3, 1e3e <UART_send+0xde>
    1e18:	b18f      	cbz	r7, 1e3e <UART_send+0xde>
    1e1a:	f04f 0500 	mov.w	r5, #0
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1e1e:	6820      	ldr	r0, [r4, #0]
    1e20:	f100 0010 	add.w	r0, r0, #16
    1e24:	f7ff f82e 	bl	e84 <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    1e28:	f010 0f01 	tst.w	r0, #1
    1e2c:	d0f7      	beq.n	1e1e <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    1e2e:	6820      	ldr	r0, [r4, #0]
    1e30:	5d71      	ldrb	r1, [r6, r5]
    1e32:	f7ff f825 	bl	e80 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    1e36:	f105 0501 	add.w	r5, r5, #1
    1e3a:	42af      	cmp	r7, r5
    1e3c:	d8ef      	bhi.n	1e1e <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    1e3e:	b00b      	add	sp, #44	; 0x2c
    1e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e42:	bf00      	nop

00001e44 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    1e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1e48:	b08a      	sub	sp, #40	; 0x28
    1e4a:	460f      	mov	r7, r1
    1e4c:	4616      	mov	r6, r2
    1e4e:	461d      	mov	r5, r3
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    1e50:	4604      	mov	r4, r0
    1e52:	b9d8      	cbnz	r0, 1e8c <UART_init+0x48>
    1e54:	f24a 0ebc 	movw	lr, #41148	; 0xa0bc
    1e58:	f2c0 0e00 	movt	lr, #0
    1e5c:	46ec      	mov	ip, sp
    1e5e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1e62:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1e66:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1e6a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1e6e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    1e72:	f84c 0b04 	str.w	r0, [ip], #4
    1e76:	f82c 1b02 	strh.w	r1, [ip], #2
    1e7a:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1e7e:	f88c 1000 	strb.w	r1, [ip]
    1e82:	4668      	mov	r0, sp
    1e84:	f04f 0130 	mov.w	r1, #48	; 0x30
    1e88:	f7fe ffbe 	bl	e08 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    1e8c:	2d07      	cmp	r5, #7
    1e8e:	d91b      	bls.n	1ec8 <UART_init+0x84>
    1e90:	f24a 0ebc 	movw	lr, #41148	; 0xa0bc
    1e94:	f2c0 0e00 	movt	lr, #0
    1e98:	46ec      	mov	ip, sp
    1e9a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1e9e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1ea2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1ea6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1eaa:	e89e 0003 	ldmia.w	lr, {r0, r1}
    1eae:	f84c 0b04 	str.w	r0, [ip], #4
    1eb2:	f82c 1b02 	strh.w	r1, [ip], #2
    1eb6:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1eba:	f88c 1000 	strb.w	r1, [ip]
    1ebe:	4668      	mov	r0, sp
    1ec0:	f04f 0131 	mov.w	r1, #49	; 0x31
    1ec4:	f7fe ffa0 	bl	e08 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    1ec8:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    1ecc:	d31b      	bcc.n	1f06 <UART_init+0xc2>
    1ece:	f24a 0ebc 	movw	lr, #41148	; 0xa0bc
    1ed2:	f2c0 0e00 	movt	lr, #0
    1ed6:	46ec      	mov	ip, sp
    1ed8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1edc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1ee0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    1ee4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    1ee8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    1eec:	f84c 0b04 	str.w	r0, [ip], #4
    1ef0:	f82c 1b02 	strh.w	r1, [ip], #2
    1ef4:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1ef8:	f88c 1000 	strb.w	r1, [ip]
    1efc:	4668      	mov	r0, sp
    1efe:	f04f 0132 	mov.w	r1, #50	; 0x32
    1f02:	f7fe ff81 	bl	e08 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    1f06:	2d07      	cmp	r5, #7
    1f08:	bf8c      	ite	hi
    1f0a:	2300      	movhi	r3, #0
    1f0c:	2301      	movls	r3, #1
    1f0e:	2c00      	cmp	r4, #0
    1f10:	bf0c      	ite	eq
    1f12:	2300      	moveq	r3, #0
    1f14:	f003 0301 	andne.w	r3, r3, #1
    1f18:	2b00      	cmp	r3, #0
    1f1a:	d076      	beq.n	200a <MAIN_STACK_SIZE+0xa>
    1f1c:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    1f20:	d273      	bcs.n	200a <MAIN_STACK_SIZE+0xa>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    1f22:	f107 0808 	add.w	r8, r7, #8
    1f26:	4640      	mov	r0, r8
    1f28:	b2f1      	uxtb	r1, r6
    1f2a:	f7fe ffa9 	bl	e80 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    1f2e:	f406 417f 	and.w	r1, r6, #65280	; 0xff00
    1f32:	f107 000c 	add.w	r0, r7, #12
    1f36:	ea45 1161 	orr.w	r1, r5, r1, asr #5
    1f3a:	f7fe ffa1 	bl	e80 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    1f3e:	6027      	str	r7, [r4, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    1f40:	4640      	mov	r0, r8
    1f42:	f7fe ff9f 	bl	e84 <HW_get_8bit_reg>
    1f46:	4680      	mov	r8, r0
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    1f48:	6820      	ldr	r0, [r4, #0]
    1f4a:	f100 000c 	add.w	r0, r0, #12
    1f4e:	f7fe ff99 	bl	e84 <HW_get_8bit_reg>
    1f52:	4607      	mov	r7, r0
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
            HAL_ASSERT( baud_val == baud_value );
    1f54:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
    1f58:	ea48 1843 	orr.w	r8, r8, r3, lsl #5
    1f5c:	fa1f f888 	uxth.w	r8, r8
    1f60:	45b0      	cmp	r8, r6
    1f62:	d018      	beq.n	1f96 <UART_init+0x152>
    1f64:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1f68:	f2c0 0c00 	movt	ip, #0
    1f6c:	466e      	mov	r6, sp
    1f6e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1f72:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    1f74:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1f78:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    1f7a:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1f7e:	f846 0b04 	str.w	r0, [r6], #4
    1f82:	f826 1b02 	strh.w	r1, [r6], #2
    1f86:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1f8a:	7031      	strb	r1, [r6, #0]
    1f8c:	4668      	mov	r0, sp
    1f8e:	f04f 0154 	mov.w	r1, #84	; 0x54
    1f92:	f7fe ff39 	bl	e08 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    1f96:	f007 0707 	and.w	r7, r7, #7
    1f9a:	42af      	cmp	r7, r5
    1f9c:	d018      	beq.n	1fd0 <UART_init+0x18c>
    1f9e:	f24a 0cbc 	movw	ip, #41148	; 0xa0bc
    1fa2:	f2c0 0c00 	movt	ip, #0
    1fa6:	466d      	mov	r5, sp
    1fa8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1fac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1fae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
    1fb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    1fb4:	e89c 0003 	ldmia.w	ip, {r0, r1}
    1fb8:	f845 0b04 	str.w	r0, [r5], #4
    1fbc:	f825 1b02 	strh.w	r1, [r5], #2
    1fc0:	ea4f 4111 	mov.w	r1, r1, lsr #16
    1fc4:	7029      	strb	r1, [r5, #0]
    1fc6:	4668      	mov	r0, sp
    1fc8:	f04f 0155 	mov.w	r1, #85	; 0x55
    1fcc:	f7fe ff1c 	bl	e08 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1fd0:	6820      	ldr	r0, [r4, #0]
    1fd2:	f100 0010 	add.w	r0, r0, #16
    1fd6:	f7fe ff55 	bl	e84 <HW_get_8bit_reg>
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    1fda:	f000 0302 	and.w	r3, r0, #2
    1fde:	b2db      	uxtb	r3, r3
    1fe0:	b183      	cbz	r3, 2004 <MAIN_STACK_SIZE+0x4>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    1fe2:	6820      	ldr	r0, [r4, #0]
    1fe4:	f100 0004 	add.w	r0, r0, #4
    1fe8:	f7fe ff4c 	bl	e84 <HW_get_8bit_reg>
    1fec:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    1ff0:	6820      	ldr	r0, [r4, #0]
    1ff2:	f100 0010 	add.w	r0, r0, #16
    1ff6:	f7fe ff45 	bl	e84 <HW_get_8bit_reg>
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    1ffa:	f000 0002 	and.w	r0, r0, #2
    1ffe:	b2c0      	uxtb	r0, r0
    2000:	2800      	cmp	r0, #0
    2002:	d1ee      	bne.n	1fe2 <UART_init+0x19e>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2004:	f04f 0300 	mov.w	r3, #0
    2008:	7123      	strb	r3, [r4, #4]
    }
}
    200a:	b00a      	add	sp, #40	; 0x28
    200c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00002010 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    2010:	4668      	mov	r0, sp
    2012:	f020 0107 	bic.w	r1, r0, #7
    2016:	468d      	mov	sp, r1
    2018:	b401      	push	{r0}
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    201a:	f242 0300 	movw	r3, #8192	; 0x2000
    201e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2022:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    2024:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    2028:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    202a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    202c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    2030:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    2034:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    2036:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    2038:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    203c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    2040:	651a      	str	r2, [r3, #80]	; 0x50
    2042:	f04f 0264 	mov.w	r2, #100	; 0x64
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    2046:	4619      	mov	r1, r3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    2048:	4610      	mov	r0, r2
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    204a:	6b4b      	ldr	r3, [r1, #52]	; 0x34
        if ( NO_BROWNOUT == brownout_status )
    204c:	f003 0303 	and.w	r3, r3, #3
    2050:	2b03      	cmp	r3, #3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    2052:	bf18      	it	ne
    2054:	4602      	movne	r2, r0
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
        if ( NO_BROWNOUT == brownout_status )
    2056:	d1f8      	bne.n	204a <BrownOut_1_5V_IRQHandler+0x3a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
        }
    } while ( delay_count != 0 );
    2058:	3a01      	subs	r2, #1
    205a:	d1f6      	bne.n	204a <BrownOut_1_5V_IRQHandler+0x3a>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    205c:	f64e 5300 	movw	r3, #60672	; 0xed00
    2060:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2064:	f240 0204 	movw	r2, #4
    2068:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    206c:	60da      	str	r2, [r3, #12]
}
    206e:	bc01      	pop	{r0}
    2070:	4685      	mov	sp, r0
    2072:	4770      	bx	lr

00002074 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
    2074:	f3ef 8009 	mrs	r0, PSP
    2078:	4600      	mov	r0, r0
    207a:	4770      	bx	lr

0000207c <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
    207c:	f380 8809 	msr	PSP, r0
    2080:	4770      	bx	lr
    2082:	bf00      	nop

00002084 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
    2084:	f3ef 8008 	mrs	r0, MSP
    2088:	4600      	mov	r0, r0
    208a:	4770      	bx	lr

0000208c <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
    208c:	f380 8808 	msr	MSP, r0
    2090:	4770      	bx	lr
    2092:	bf00      	nop

00002094 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    2094:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
    2098:	4770      	bx	lr
    209a:	bf00      	nop

0000209c <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    209c:	f380 8811 	msr	BASEPRI, r0
}
    20a0:	4770      	bx	lr
    20a2:	bf00      	nop

000020a4 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    20a4:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
    20a8:	4770      	bx	lr
    20aa:	bf00      	nop

000020ac <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    20ac:	f380 8810 	msr	PRIMASK, r0
}
    20b0:	4770      	bx	lr
    20b2:	bf00      	nop

000020b4 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    20b4:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
    20b8:	4770      	bx	lr
    20ba:	bf00      	nop

000020bc <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    20bc:	f380 8813 	msr	FAULTMASK, r0
}
    20c0:	4770      	bx	lr
    20c2:	bf00      	nop

000020c4 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    20c4:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
    20c8:	4770      	bx	lr
    20ca:	bf00      	nop

000020cc <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    20cc:	f380 8814 	msr	CONTROL, r0
}
    20d0:	4770      	bx	lr
    20d2:	bf00      	nop

000020d4 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    20d4:	ba00      	rev	r0, r0
  return(result);
}
    20d6:	4770      	bx	lr

000020d8 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    20d8:	ba40      	rev16	r0, r0
  return(result);
}
    20da:	4770      	bx	lr

000020dc <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    20dc:	bac0      	revsh	r0, r0
  return(result);
}
    20de:	4770      	bx	lr

000020e0 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    20e0:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
    20e4:	4770      	bx	lr
    20e6:	bf00      	nop

000020e8 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    20e8:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
    20ec:	b2c0      	uxtb	r0, r0
    20ee:	4770      	bx	lr

000020f0 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    20f0:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
    20f4:	b280      	uxth	r0, r0
    20f6:	4770      	bx	lr

000020f8 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    20f8:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
    20fc:	4770      	bx	lr
    20fe:	bf00      	nop

00002100 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2100:	e8c1 0f40 	strexb	r0, r0, [r1]
   return(result);
}
    2104:	4770      	bx	lr
    2106:	bf00      	nop

00002108 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2108:	e8c1 0f50 	strexh	r0, r0, [r1]
   return(result);
}
    210c:	4770      	bx	lr
    210e:	bf00      	nop

00002110 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    2110:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
    2114:	4770      	bx	lr
    2116:	bf00      	nop

00002118 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2118:	4770      	bx	lr
    211a:	bf00      	nop

0000211c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    211c:	b430      	push	{r4, r5}
    211e:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    2120:	f24a 03e4 	movw	r3, #41188	; 0xa0e4
    2124:	f2c0 0300 	movt	r3, #0
    2128:	46ec      	mov	ip, sp
    212a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    212c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    2130:	f242 0300 	movw	r3, #8192	; 0x2000
    2134:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2138:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    213a:	f002 020c 	and.w	r2, r2, #12
    213e:	a904      	add	r1, sp, #16
    2140:	440a      	add	r2, r1
    2142:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    2146:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2148:	f3c2 1201 	ubfx	r2, r2, #4, #2
    214c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    2150:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    2154:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2156:	f3c2 1281 	ubfx	r2, r2, #6, #2
    215a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    215e:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    2162:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    2164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    2166:	f3c1 2104 	ubfx	r1, r1, #8, #5
    216a:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    216e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    2172:	bf18      	it	ne
    2174:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    2176:	f240 2330 	movw	r3, #560	; 0x230
    217a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    217e:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    2180:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    2184:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2188:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    218c:	429a      	cmp	r2, r3
    218e:	d105      	bne.n	219c <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    2190:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2194:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2198:	681a      	ldr	r2, [r3, #0]
    219a:	e028      	b.n	21ee <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    219c:	f640 031c 	movw	r3, #2076	; 0x81c
    21a0:	f2c6 0308 	movt	r3, #24584	; 0x6008
    21a4:	681a      	ldr	r2, [r3, #0]
    21a6:	f244 3341 	movw	r3, #17217	; 0x4341
    21aa:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    21ae:	429a      	cmp	r2, r3
    21b0:	d11e      	bne.n	21f0 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    21b2:	f640 0340 	movw	r3, #2112	; 0x840
    21b6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    21ba:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    21bc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    21c0:	f240 3300 	movw	r3, #768	; 0x300
    21c4:	f2c0 0301 	movt	r3, #1
    21c8:	429a      	cmp	r2, r3
    21ca:	d911      	bls.n	21f0 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    21cc:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    21d0:	d205      	bcs.n	21de <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    21d2:	f241 632c 	movw	r3, #5676	; 0x162c
    21d6:	f2c6 0308 	movt	r3, #24584	; 0x6008
    21da:	681a      	ldr	r2, [r3, #0]
    21dc:	e007      	b.n	21ee <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    21de:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    21e2:	d205      	bcs.n	21f0 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    21e4:	f641 63ac 	movw	r3, #7852	; 0x1eac
    21e8:	f2c6 0308 	movt	r3, #24584	; 0x6008
    21ec:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    21ee:	b922      	cbnz	r2, 21fa <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    21f0:	be00      	bkpt	0x0000
    21f2:	f647 0240 	movw	r2, #30784	; 0x7840
    21f6:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    21fa:	f240 0310 	movw	r3, #16
    21fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2202:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    2204:	fbb2 f5f5 	udiv	r5, r2, r5
    2208:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    220a:	fbb2 f4f4 	udiv	r4, r2, r4
    220e:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    2210:	fbb2 f0f0 	udiv	r0, r2, r0
    2214:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    2216:	fbb2 f1f1 	udiv	r1, r2, r1
    221a:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    221c:	615a      	str	r2, [r3, #20]
}
    221e:	b004      	add	sp, #16
    2220:	bc30      	pop	{r4, r5}
    2222:	4770      	bx	lr

00002224 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
    2224:	f04f 30ff 	mov.w	r0, #4294967295
    2228:	4770      	bx	lr
    222a:	bf00      	nop

0000222c <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
    222c:	e7fe      	b.n	222c <_exit>
    222e:	bf00      	nop

00002230 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    2230:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    2234:	604b      	str	r3, [r1, #4]
    return 0;
}
    2236:	f04f 0000 	mov.w	r0, #0
    223a:	4770      	bx	lr

0000223c <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
    223c:	f04f 0001 	mov.w	r0, #1
    2240:	4770      	bx	lr
    2242:	bf00      	nop

00002244 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
    2244:	f04f 0001 	mov.w	r0, #1
    2248:	4770      	bx	lr
    224a:	bf00      	nop

0000224c <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
    224c:	f04f 0000 	mov.w	r0, #0
    2250:	4770      	bx	lr
    2252:	bf00      	nop

00002254 <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
    2254:	f04f 30ff 	mov.w	r0, #4294967295
    2258:	4770      	bx	lr
    225a:	bf00      	nop

0000225c <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
    225c:	f04f 0000 	mov.w	r0, #0
    2260:	4770      	bx	lr
    2262:	bf00      	nop

00002264 <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    2264:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    2268:	604b      	str	r3, [r1, #4]
    return 0;
}
    226a:	f04f 0000 	mov.w	r0, #0
    226e:	4770      	bx	lr

00002270 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
    2270:	f04f 30ff 	mov.w	r0, #4294967295
    2274:	4770      	bx	lr
    2276:	bf00      	nop

00002278 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    2278:	b508      	push	{r3, lr}
    errno = ECHILD;
    227a:	f000 f88f 	bl	239c <__errno>
    227e:	f04f 030a 	mov.w	r3, #10
    2282:	6003      	str	r3, [r0, #0]
    return -1;
}
    2284:	f04f 30ff 	mov.w	r0, #4294967295
    2288:	bd08      	pop	{r3, pc}
    228a:	bf00      	nop

0000228c <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    228c:	b508      	push	{r3, lr}
    errno = ENOENT;
    228e:	f000 f885 	bl	239c <__errno>
    2292:	f04f 0302 	mov.w	r3, #2
    2296:	6003      	str	r3, [r0, #0]
    return -1;
}
    2298:	f04f 30ff 	mov.w	r0, #4294967295
    229c:	bd08      	pop	{r3, pc}
    229e:	bf00      	nop

000022a0 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    22a0:	b508      	push	{r3, lr}
    errno = EMLINK;
    22a2:	f000 f87b 	bl	239c <__errno>
    22a6:	f04f 031f 	mov.w	r3, #31
    22aa:	6003      	str	r3, [r0, #0]
    return -1;
}
    22ac:	f04f 30ff 	mov.w	r0, #4294967295
    22b0:	bd08      	pop	{r3, pc}
    22b2:	bf00      	nop

000022b4 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    22b4:	b508      	push	{r3, lr}
    errno = EINVAL;
    22b6:	f000 f871 	bl	239c <__errno>
    22ba:	f04f 0316 	mov.w	r3, #22
    22be:	6003      	str	r3, [r0, #0]
    return -1;
}
    22c0:	f04f 30ff 	mov.w	r0, #4294967295
    22c4:	bd08      	pop	{r3, pc}
    22c6:	bf00      	nop

000022c8 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    22c8:	b508      	push	{r3, lr}
    errno = EAGAIN;
    22ca:	f000 f867 	bl	239c <__errno>
    22ce:	f04f 030b 	mov.w	r3, #11
    22d2:	6003      	str	r3, [r0, #0]
    return -1;
}
    22d4:	f04f 30ff 	mov.w	r0, #4294967295
    22d8:	bd08      	pop	{r3, pc}
    22da:	bf00      	nop

000022dc <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    22dc:	b508      	push	{r3, lr}
    errno = ENOMEM;
    22de:	f000 f85d 	bl	239c <__errno>
    22e2:	f04f 030c 	mov.w	r3, #12
    22e6:	6003      	str	r3, [r0, #0]
    return -1;
}
    22e8:	f04f 30ff 	mov.w	r0, #4294967295
    22ec:	bd08      	pop	{r3, pc}
    22ee:	bf00      	nop

000022f0 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    22f0:	b538      	push	{r3, r4, r5, lr}
    22f2:	4615      	mov	r5, r2
    22f4:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    22f6:	f240 5344 	movw	r3, #1348	; 0x544
    22fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22fe:	681b      	ldr	r3, [r3, #0]
    2300:	b983      	cbnz	r3, 2324 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    2302:	f240 50c0 	movw	r0, #1472	; 0x5c0
    2306:	f2c2 0000 	movt	r0, #8192	; 0x2000
    230a:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    230e:	f04f 0203 	mov.w	r2, #3
    2312:	f7ff fa09 	bl	1728 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    2316:	f240 5344 	movw	r3, #1348	; 0x544
    231a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    231e:	f04f 0201 	mov.w	r2, #1
    2322:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    2324:	f240 50c0 	movw	r0, #1472	; 0x5c0
    2328:	f2c2 0000 	movt	r0, #8192	; 0x2000
    232c:	4629      	mov	r1, r5
    232e:	4622      	mov	r2, r4
    2330:	f7fe fdbe 	bl	eb0 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    2334:	4620      	mov	r0, r4
    2336:	bd38      	pop	{r3, r4, r5, pc}

00002338 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    2338:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    233a:	f240 5344 	movw	r3, #1348	; 0x544
    233e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2342:	685b      	ldr	r3, [r3, #4]
    2344:	b943      	cbnz	r3, 2358 <_sbrk+0x20>
    {
      heap_end = &_end;
    2346:	f240 5344 	movw	r3, #1348	; 0x544
    234a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    234e:	f240 52f0 	movw	r2, #1520	; 0x5f0
    2352:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2356:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
    2358:	f240 5344 	movw	r3, #1348	; 0x544
    235c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2360:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    2362:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
    2366:	4410      	add	r0, r2
    2368:	4283      	cmp	r3, r0
    236a:	d20f      	bcs.n	238c <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    236c:	f04f 0000 	mov.w	r0, #0
    2370:	f04f 0101 	mov.w	r1, #1
    2374:	f24a 02f4 	movw	r2, #41204	; 0xa0f4
    2378:	f2c0 0200 	movt	r2, #0
    237c:	f04f 0319 	mov.w	r3, #25
    2380:	f7ff ffb6 	bl	22f0 <_write_r>
      _exit (1);
    2384:	f04f 0001 	mov.w	r0, #1
    2388:	f7ff ff50 	bl	222c <_exit>
    }
  
    heap_end += incr;
    238c:	f240 5344 	movw	r3, #1348	; 0x544
    2390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2394:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
    2396:	4610      	mov	r0, r2
    2398:	bd08      	pop	{r3, pc}
    239a:	bf00      	nop

0000239c <__errno>:
    239c:	f240 032c 	movw	r3, #44	; 0x2c
    23a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23a4:	6818      	ldr	r0, [r3, #0]
    23a6:	4770      	bx	lr

000023a8 <__libc_init_array>:
    23a8:	b570      	push	{r4, r5, r6, lr}
    23aa:	f24a 3690 	movw	r6, #41872	; 0xa390
    23ae:	f24a 3590 	movw	r5, #41872	; 0xa390
    23b2:	f2c0 0600 	movt	r6, #0
    23b6:	f2c0 0500 	movt	r5, #0
    23ba:	1b76      	subs	r6, r6, r5
    23bc:	10b6      	asrs	r6, r6, #2
    23be:	d006      	beq.n	23ce <__libc_init_array+0x26>
    23c0:	2400      	movs	r4, #0
    23c2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    23c6:	3401      	adds	r4, #1
    23c8:	4798      	blx	r3
    23ca:	42a6      	cmp	r6, r4
    23cc:	d8f9      	bhi.n	23c2 <__libc_init_array+0x1a>
    23ce:	f24a 3590 	movw	r5, #41872	; 0xa390
    23d2:	f24a 3694 	movw	r6, #41876	; 0xa394
    23d6:	f2c0 0500 	movt	r5, #0
    23da:	f2c0 0600 	movt	r6, #0
    23de:	1b76      	subs	r6, r6, r5
    23e0:	f007 ffca 	bl	a378 <_init>
    23e4:	10b6      	asrs	r6, r6, #2
    23e6:	d006      	beq.n	23f6 <__libc_init_array+0x4e>
    23e8:	2400      	movs	r4, #0
    23ea:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    23ee:	3401      	adds	r4, #1
    23f0:	4798      	blx	r3
    23f2:	42a6      	cmp	r6, r4
    23f4:	d8f9      	bhi.n	23ea <__libc_init_array+0x42>
    23f6:	bd70      	pop	{r4, r5, r6, pc}

000023f8 <memcpy>:
    23f8:	2a03      	cmp	r2, #3
    23fa:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    23fe:	d80b      	bhi.n	2418 <memcpy+0x20>
    2400:	b13a      	cbz	r2, 2412 <memcpy+0x1a>
    2402:	2300      	movs	r3, #0
    2404:	f811 c003 	ldrb.w	ip, [r1, r3]
    2408:	f800 c003 	strb.w	ip, [r0, r3]
    240c:	3301      	adds	r3, #1
    240e:	4293      	cmp	r3, r2
    2410:	d1f8      	bne.n	2404 <memcpy+0xc>
    2412:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    2416:	4770      	bx	lr
    2418:	1882      	adds	r2, r0, r2
    241a:	460c      	mov	r4, r1
    241c:	4603      	mov	r3, r0
    241e:	e003      	b.n	2428 <memcpy+0x30>
    2420:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    2424:	f803 1c01 	strb.w	r1, [r3, #-1]
    2428:	f003 0603 	and.w	r6, r3, #3
    242c:	4619      	mov	r1, r3
    242e:	46a4      	mov	ip, r4
    2430:	3301      	adds	r3, #1
    2432:	3401      	adds	r4, #1
    2434:	2e00      	cmp	r6, #0
    2436:	d1f3      	bne.n	2420 <memcpy+0x28>
    2438:	f01c 0403 	ands.w	r4, ip, #3
    243c:	4663      	mov	r3, ip
    243e:	bf08      	it	eq
    2440:	ebc1 0c02 	rsbeq	ip, r1, r2
    2444:	d068      	beq.n	2518 <memcpy+0x120>
    2446:	4265      	negs	r5, r4
    2448:	f1c4 0a04 	rsb	sl, r4, #4
    244c:	eb0c 0705 	add.w	r7, ip, r5
    2450:	4633      	mov	r3, r6
    2452:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    2456:	f85c 6005 	ldr.w	r6, [ip, r5]
    245a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    245e:	1a55      	subs	r5, r2, r1
    2460:	e008      	b.n	2474 <memcpy+0x7c>
    2462:	f857 4f04 	ldr.w	r4, [r7, #4]!
    2466:	4626      	mov	r6, r4
    2468:	fa04 f40a 	lsl.w	r4, r4, sl
    246c:	ea49 0404 	orr.w	r4, r9, r4
    2470:	50cc      	str	r4, [r1, r3]
    2472:	3304      	adds	r3, #4
    2474:	185c      	adds	r4, r3, r1
    2476:	2d03      	cmp	r5, #3
    2478:	fa26 f908 	lsr.w	r9, r6, r8
    247c:	f1a5 0504 	sub.w	r5, r5, #4
    2480:	eb0c 0603 	add.w	r6, ip, r3
    2484:	dced      	bgt.n	2462 <memcpy+0x6a>
    2486:	2300      	movs	r3, #0
    2488:	e002      	b.n	2490 <memcpy+0x98>
    248a:	5cf1      	ldrb	r1, [r6, r3]
    248c:	54e1      	strb	r1, [r4, r3]
    248e:	3301      	adds	r3, #1
    2490:	1919      	adds	r1, r3, r4
    2492:	4291      	cmp	r1, r2
    2494:	d3f9      	bcc.n	248a <memcpy+0x92>
    2496:	e7bc      	b.n	2412 <memcpy+0x1a>
    2498:	f853 4c40 	ldr.w	r4, [r3, #-64]
    249c:	f841 4c40 	str.w	r4, [r1, #-64]
    24a0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    24a4:	f841 4c3c 	str.w	r4, [r1, #-60]
    24a8:	f853 4c38 	ldr.w	r4, [r3, #-56]
    24ac:	f841 4c38 	str.w	r4, [r1, #-56]
    24b0:	f853 4c34 	ldr.w	r4, [r3, #-52]
    24b4:	f841 4c34 	str.w	r4, [r1, #-52]
    24b8:	f853 4c30 	ldr.w	r4, [r3, #-48]
    24bc:	f841 4c30 	str.w	r4, [r1, #-48]
    24c0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    24c4:	f841 4c2c 	str.w	r4, [r1, #-44]
    24c8:	f853 4c28 	ldr.w	r4, [r3, #-40]
    24cc:	f841 4c28 	str.w	r4, [r1, #-40]
    24d0:	f853 4c24 	ldr.w	r4, [r3, #-36]
    24d4:	f841 4c24 	str.w	r4, [r1, #-36]
    24d8:	f853 4c20 	ldr.w	r4, [r3, #-32]
    24dc:	f841 4c20 	str.w	r4, [r1, #-32]
    24e0:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    24e4:	f841 4c1c 	str.w	r4, [r1, #-28]
    24e8:	f853 4c18 	ldr.w	r4, [r3, #-24]
    24ec:	f841 4c18 	str.w	r4, [r1, #-24]
    24f0:	f853 4c14 	ldr.w	r4, [r3, #-20]
    24f4:	f841 4c14 	str.w	r4, [r1, #-20]
    24f8:	f853 4c10 	ldr.w	r4, [r3, #-16]
    24fc:	f841 4c10 	str.w	r4, [r1, #-16]
    2500:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    2504:	f841 4c0c 	str.w	r4, [r1, #-12]
    2508:	f853 4c08 	ldr.w	r4, [r3, #-8]
    250c:	f841 4c08 	str.w	r4, [r1, #-8]
    2510:	f853 4c04 	ldr.w	r4, [r3, #-4]
    2514:	f841 4c04 	str.w	r4, [r1, #-4]
    2518:	461c      	mov	r4, r3
    251a:	460d      	mov	r5, r1
    251c:	3340      	adds	r3, #64	; 0x40
    251e:	3140      	adds	r1, #64	; 0x40
    2520:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    2524:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    2528:	dcb6      	bgt.n	2498 <memcpy+0xa0>
    252a:	4621      	mov	r1, r4
    252c:	462b      	mov	r3, r5
    252e:	1b54      	subs	r4, r2, r5
    2530:	e00f      	b.n	2552 <memcpy+0x15a>
    2532:	f851 5c10 	ldr.w	r5, [r1, #-16]
    2536:	f843 5c10 	str.w	r5, [r3, #-16]
    253a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    253e:	f843 5c0c 	str.w	r5, [r3, #-12]
    2542:	f851 5c08 	ldr.w	r5, [r1, #-8]
    2546:	f843 5c08 	str.w	r5, [r3, #-8]
    254a:	f851 5c04 	ldr.w	r5, [r1, #-4]
    254e:	f843 5c04 	str.w	r5, [r3, #-4]
    2552:	2c0f      	cmp	r4, #15
    2554:	460d      	mov	r5, r1
    2556:	469c      	mov	ip, r3
    2558:	f101 0110 	add.w	r1, r1, #16
    255c:	f103 0310 	add.w	r3, r3, #16
    2560:	f1a4 0410 	sub.w	r4, r4, #16
    2564:	dce5      	bgt.n	2532 <memcpy+0x13a>
    2566:	ebcc 0102 	rsb	r1, ip, r2
    256a:	2300      	movs	r3, #0
    256c:	e003      	b.n	2576 <memcpy+0x17e>
    256e:	58ec      	ldr	r4, [r5, r3]
    2570:	f84c 4003 	str.w	r4, [ip, r3]
    2574:	3304      	adds	r3, #4
    2576:	195e      	adds	r6, r3, r5
    2578:	2903      	cmp	r1, #3
    257a:	eb03 040c 	add.w	r4, r3, ip
    257e:	f1a1 0104 	sub.w	r1, r1, #4
    2582:	dcf4      	bgt.n	256e <memcpy+0x176>
    2584:	e77f      	b.n	2486 <memcpy+0x8e>
    2586:	bf00      	nop

00002588 <printf>:
    2588:	b40f      	push	{r0, r1, r2, r3}
    258a:	f240 032c 	movw	r3, #44	; 0x2c
    258e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2592:	b510      	push	{r4, lr}
    2594:	681c      	ldr	r4, [r3, #0]
    2596:	b082      	sub	sp, #8
    2598:	b124      	cbz	r4, 25a4 <printf+0x1c>
    259a:	69a3      	ldr	r3, [r4, #24]
    259c:	b913      	cbnz	r3, 25a4 <printf+0x1c>
    259e:	4620      	mov	r0, r4
    25a0:	f004 fa26 	bl	69f0 <__sinit>
    25a4:	4620      	mov	r0, r4
    25a6:	ac05      	add	r4, sp, #20
    25a8:	9a04      	ldr	r2, [sp, #16]
    25aa:	4623      	mov	r3, r4
    25ac:	6881      	ldr	r1, [r0, #8]
    25ae:	9401      	str	r4, [sp, #4]
    25b0:	f001 fbbc 	bl	3d2c <_vfprintf_r>
    25b4:	b002      	add	sp, #8
    25b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    25ba:	b004      	add	sp, #16
    25bc:	4770      	bx	lr
    25be:	bf00      	nop

000025c0 <_printf_r>:
    25c0:	b40e      	push	{r1, r2, r3}
    25c2:	b510      	push	{r4, lr}
    25c4:	4604      	mov	r4, r0
    25c6:	b083      	sub	sp, #12
    25c8:	b118      	cbz	r0, 25d2 <_printf_r+0x12>
    25ca:	6983      	ldr	r3, [r0, #24]
    25cc:	b90b      	cbnz	r3, 25d2 <_printf_r+0x12>
    25ce:	f004 fa0f 	bl	69f0 <__sinit>
    25d2:	4620      	mov	r0, r4
    25d4:	ac06      	add	r4, sp, #24
    25d6:	9a05      	ldr	r2, [sp, #20]
    25d8:	4623      	mov	r3, r4
    25da:	6881      	ldr	r1, [r0, #8]
    25dc:	9401      	str	r4, [sp, #4]
    25de:	f001 fba5 	bl	3d2c <_vfprintf_r>
    25e2:	b003      	add	sp, #12
    25e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    25e8:	b003      	add	sp, #12
    25ea:	4770      	bx	lr

000025ec <_puts_r>:
    25ec:	b530      	push	{r4, r5, lr}
    25ee:	4604      	mov	r4, r0
    25f0:	b089      	sub	sp, #36	; 0x24
    25f2:	4608      	mov	r0, r1
    25f4:	460d      	mov	r5, r1
    25f6:	f000 f887 	bl	2708 <strlen>
    25fa:	f24a 130c 	movw	r3, #41228	; 0xa10c
    25fe:	9501      	str	r5, [sp, #4]
    2600:	f2c0 0300 	movt	r3, #0
    2604:	9303      	str	r3, [sp, #12]
    2606:	9002      	str	r0, [sp, #8]
    2608:	1c43      	adds	r3, r0, #1
    260a:	9307      	str	r3, [sp, #28]
    260c:	2301      	movs	r3, #1
    260e:	9304      	str	r3, [sp, #16]
    2610:	ab01      	add	r3, sp, #4
    2612:	9305      	str	r3, [sp, #20]
    2614:	2302      	movs	r3, #2
    2616:	9306      	str	r3, [sp, #24]
    2618:	b10c      	cbz	r4, 261e <_puts_r+0x32>
    261a:	69a3      	ldr	r3, [r4, #24]
    261c:	b1eb      	cbz	r3, 265a <_puts_r+0x6e>
    261e:	f240 032c 	movw	r3, #44	; 0x2c
    2622:	4620      	mov	r0, r4
    2624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2628:	681b      	ldr	r3, [r3, #0]
    262a:	689b      	ldr	r3, [r3, #8]
    262c:	899a      	ldrh	r2, [r3, #12]
    262e:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2632:	bf01      	itttt	eq
    2634:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    2638:	819a      	strheq	r2, [r3, #12]
    263a:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    263c:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    2640:	68a1      	ldr	r1, [r4, #8]
    2642:	bf08      	it	eq
    2644:	665a      	streq	r2, [r3, #100]	; 0x64
    2646:	aa05      	add	r2, sp, #20
    2648:	f004 fb36 	bl	6cb8 <__sfvwrite_r>
    264c:	2800      	cmp	r0, #0
    264e:	bf14      	ite	ne
    2650:	f04f 30ff 	movne.w	r0, #4294967295
    2654:	200a      	moveq	r0, #10
    2656:	b009      	add	sp, #36	; 0x24
    2658:	bd30      	pop	{r4, r5, pc}
    265a:	4620      	mov	r0, r4
    265c:	f004 f9c8 	bl	69f0 <__sinit>
    2660:	e7dd      	b.n	261e <_puts_r+0x32>
    2662:	bf00      	nop

00002664 <puts>:
    2664:	f240 032c 	movw	r3, #44	; 0x2c
    2668:	4601      	mov	r1, r0
    266a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    266e:	6818      	ldr	r0, [r3, #0]
    2670:	e7bc      	b.n	25ec <_puts_r>
    2672:	bf00      	nop

00002674 <sprintf>:
    2674:	b40e      	push	{r1, r2, r3}
    2676:	f240 032c 	movw	r3, #44	; 0x2c
    267a:	b530      	push	{r4, r5, lr}
    267c:	b09c      	sub	sp, #112	; 0x70
    267e:	ac1f      	add	r4, sp, #124	; 0x7c
    2680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2684:	4605      	mov	r5, r0
    2686:	a901      	add	r1, sp, #4
    2688:	f854 2b04 	ldr.w	r2, [r4], #4
    268c:	f04f 3cff 	mov.w	ip, #4294967295
    2690:	6818      	ldr	r0, [r3, #0]
    2692:	f44f 7302 	mov.w	r3, #520	; 0x208
    2696:	f8ad 3010 	strh.w	r3, [sp, #16]
    269a:	4623      	mov	r3, r4
    269c:	9505      	str	r5, [sp, #20]
    269e:	9501      	str	r5, [sp, #4]
    26a0:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    26a4:	f8ad c012 	strh.w	ip, [sp, #18]
    26a8:	9506      	str	r5, [sp, #24]
    26aa:	9503      	str	r5, [sp, #12]
    26ac:	941b      	str	r4, [sp, #108]	; 0x6c
    26ae:	f000 f8e9 	bl	2884 <_svfprintf_r>
    26b2:	9b01      	ldr	r3, [sp, #4]
    26b4:	2200      	movs	r2, #0
    26b6:	701a      	strb	r2, [r3, #0]
    26b8:	b01c      	add	sp, #112	; 0x70
    26ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    26be:	b003      	add	sp, #12
    26c0:	4770      	bx	lr
    26c2:	bf00      	nop

000026c4 <_sprintf_r>:
    26c4:	b40c      	push	{r2, r3}
    26c6:	460b      	mov	r3, r1
    26c8:	b510      	push	{r4, lr}
    26ca:	b09c      	sub	sp, #112	; 0x70
    26cc:	ac1e      	add	r4, sp, #120	; 0x78
    26ce:	a901      	add	r1, sp, #4
    26d0:	9305      	str	r3, [sp, #20]
    26d2:	f44f 7c02 	mov.w	ip, #520	; 0x208
    26d6:	f854 2b04 	ldr.w	r2, [r4], #4
    26da:	9301      	str	r3, [sp, #4]
    26dc:	f04f 33ff 	mov.w	r3, #4294967295
    26e0:	f8ad 3012 	strh.w	r3, [sp, #18]
    26e4:	4623      	mov	r3, r4
    26e6:	941b      	str	r4, [sp, #108]	; 0x6c
    26e8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    26ec:	f8ad c010 	strh.w	ip, [sp, #16]
    26f0:	9406      	str	r4, [sp, #24]
    26f2:	9403      	str	r4, [sp, #12]
    26f4:	f000 f8c6 	bl	2884 <_svfprintf_r>
    26f8:	9b01      	ldr	r3, [sp, #4]
    26fa:	2200      	movs	r2, #0
    26fc:	701a      	strb	r2, [r3, #0]
    26fe:	b01c      	add	sp, #112	; 0x70
    2700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    2704:	b002      	add	sp, #8
    2706:	4770      	bx	lr

00002708 <strlen>:
    2708:	f020 0103 	bic.w	r1, r0, #3
    270c:	f010 0003 	ands.w	r0, r0, #3
    2710:	f1c0 0000 	rsb	r0, r0, #0
    2714:	f851 3b04 	ldr.w	r3, [r1], #4
    2718:	f100 0c04 	add.w	ip, r0, #4
    271c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    2720:	f06f 0200 	mvn.w	r2, #0
    2724:	bf1c      	itt	ne
    2726:	fa22 f20c 	lsrne.w	r2, r2, ip
    272a:	4313      	orrne	r3, r2
    272c:	f04f 0c01 	mov.w	ip, #1
    2730:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    2734:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    2738:	eba3 020c 	sub.w	r2, r3, ip
    273c:	ea22 0203 	bic.w	r2, r2, r3
    2740:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    2744:	bf04      	itt	eq
    2746:	f851 3b04 	ldreq.w	r3, [r1], #4
    274a:	3004      	addeq	r0, #4
    274c:	d0f4      	beq.n	2738 <strlen+0x30>
    274e:	f013 0fff 	tst.w	r3, #255	; 0xff
    2752:	bf1f      	itttt	ne
    2754:	3001      	addne	r0, #1
    2756:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    275a:	3001      	addne	r0, #1
    275c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    2760:	bf18      	it	ne
    2762:	3001      	addne	r0, #1
    2764:	4770      	bx	lr
    2766:	bf00      	nop

00002768 <__sprint_r>:
    2768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    276c:	b085      	sub	sp, #20
    276e:	4692      	mov	sl, r2
    2770:	460c      	mov	r4, r1
    2772:	9003      	str	r0, [sp, #12]
    2774:	6890      	ldr	r0, [r2, #8]
    2776:	6817      	ldr	r7, [r2, #0]
    2778:	2800      	cmp	r0, #0
    277a:	f000 8081 	beq.w	2880 <__sprint_r+0x118>
    277e:	f04f 0900 	mov.w	r9, #0
    2782:	680b      	ldr	r3, [r1, #0]
    2784:	464d      	mov	r5, r9
    2786:	2d00      	cmp	r5, #0
    2788:	d054      	beq.n	2834 <__sprint_r+0xcc>
    278a:	68a6      	ldr	r6, [r4, #8]
    278c:	42b5      	cmp	r5, r6
    278e:	46b0      	mov	r8, r6
    2790:	bf3e      	ittt	cc
    2792:	4618      	movcc	r0, r3
    2794:	462e      	movcc	r6, r5
    2796:	46a8      	movcc	r8, r5
    2798:	d33c      	bcc.n	2814 <__sprint_r+0xac>
    279a:	89a0      	ldrh	r0, [r4, #12]
    279c:	f410 6f90 	tst.w	r0, #1152	; 0x480
    27a0:	bf08      	it	eq
    27a2:	4618      	moveq	r0, r3
    27a4:	d036      	beq.n	2814 <__sprint_r+0xac>
    27a6:	6962      	ldr	r2, [r4, #20]
    27a8:	6921      	ldr	r1, [r4, #16]
    27aa:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    27ae:	1a5b      	subs	r3, r3, r1
    27b0:	f103 0c01 	add.w	ip, r3, #1
    27b4:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    27b8:	44ac      	add	ip, r5
    27ba:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    27be:	45e3      	cmp	fp, ip
    27c0:	465a      	mov	r2, fp
    27c2:	bf3c      	itt	cc
    27c4:	46e3      	movcc	fp, ip
    27c6:	465a      	movcc	r2, fp
    27c8:	f410 6f80 	tst.w	r0, #1024	; 0x400
    27cc:	d037      	beq.n	283e <__sprint_r+0xd6>
    27ce:	4611      	mov	r1, r2
    27d0:	9803      	ldr	r0, [sp, #12]
    27d2:	9301      	str	r3, [sp, #4]
    27d4:	f004 fd12 	bl	71fc <_malloc_r>
    27d8:	9b01      	ldr	r3, [sp, #4]
    27da:	2800      	cmp	r0, #0
    27dc:	d03b      	beq.n	2856 <__sprint_r+0xee>
    27de:	461a      	mov	r2, r3
    27e0:	6921      	ldr	r1, [r4, #16]
    27e2:	9301      	str	r3, [sp, #4]
    27e4:	9002      	str	r0, [sp, #8]
    27e6:	f7ff fe07 	bl	23f8 <memcpy>
    27ea:	89a2      	ldrh	r2, [r4, #12]
    27ec:	9b01      	ldr	r3, [sp, #4]
    27ee:	f8dd c008 	ldr.w	ip, [sp, #8]
    27f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    27f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    27fa:	81a2      	strh	r2, [r4, #12]
    27fc:	462e      	mov	r6, r5
    27fe:	46a8      	mov	r8, r5
    2800:	ebc3 020b 	rsb	r2, r3, fp
    2804:	eb0c 0003 	add.w	r0, ip, r3
    2808:	60a2      	str	r2, [r4, #8]
    280a:	f8c4 c010 	str.w	ip, [r4, #16]
    280e:	6020      	str	r0, [r4, #0]
    2810:	f8c4 b014 	str.w	fp, [r4, #20]
    2814:	4642      	mov	r2, r8
    2816:	4649      	mov	r1, r9
    2818:	f004 fffc 	bl	7814 <memmove>
    281c:	68a2      	ldr	r2, [r4, #8]
    281e:	6823      	ldr	r3, [r4, #0]
    2820:	1b96      	subs	r6, r2, r6
    2822:	60a6      	str	r6, [r4, #8]
    2824:	f8da 2008 	ldr.w	r2, [sl, #8]
    2828:	4443      	add	r3, r8
    282a:	6023      	str	r3, [r4, #0]
    282c:	1b55      	subs	r5, r2, r5
    282e:	f8ca 5008 	str.w	r5, [sl, #8]
    2832:	b1fd      	cbz	r5, 2874 <__sprint_r+0x10c>
    2834:	f8d7 9000 	ldr.w	r9, [r7]
    2838:	687d      	ldr	r5, [r7, #4]
    283a:	3708      	adds	r7, #8
    283c:	e7a3      	b.n	2786 <__sprint_r+0x1e>
    283e:	9803      	ldr	r0, [sp, #12]
    2840:	9301      	str	r3, [sp, #4]
    2842:	f005 fd5d 	bl	8300 <_realloc_r>
    2846:	9b01      	ldr	r3, [sp, #4]
    2848:	4684      	mov	ip, r0
    284a:	2800      	cmp	r0, #0
    284c:	d1d6      	bne.n	27fc <__sprint_r+0x94>
    284e:	9803      	ldr	r0, [sp, #12]
    2850:	6921      	ldr	r1, [r4, #16]
    2852:	f004 f951 	bl	6af8 <_free_r>
    2856:	9a03      	ldr	r2, [sp, #12]
    2858:	230c      	movs	r3, #12
    285a:	f04f 30ff 	mov.w	r0, #4294967295
    285e:	6013      	str	r3, [r2, #0]
    2860:	2300      	movs	r3, #0
    2862:	89a2      	ldrh	r2, [r4, #12]
    2864:	f8ca 3004 	str.w	r3, [sl, #4]
    2868:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    286c:	f8ca 3008 	str.w	r3, [sl, #8]
    2870:	81a2      	strh	r2, [r4, #12]
    2872:	e002      	b.n	287a <__sprint_r+0x112>
    2874:	4628      	mov	r0, r5
    2876:	f8ca 5004 	str.w	r5, [sl, #4]
    287a:	b005      	add	sp, #20
    287c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2880:	6050      	str	r0, [r2, #4]
    2882:	e7fa      	b.n	287a <__sprint_r+0x112>

00002884 <_svfprintf_r>:
    2884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2888:	b0c5      	sub	sp, #276	; 0x114
    288a:	460e      	mov	r6, r1
    288c:	469a      	mov	sl, r3
    288e:	4615      	mov	r5, r2
    2890:	9009      	str	r0, [sp, #36]	; 0x24
    2892:	f004 fc01 	bl	7098 <_localeconv_r>
    2896:	89b3      	ldrh	r3, [r6, #12]
    2898:	f013 0f80 	tst.w	r3, #128	; 0x80
    289c:	6800      	ldr	r0, [r0, #0]
    289e:	901b      	str	r0, [sp, #108]	; 0x6c
    28a0:	d003      	beq.n	28aa <_svfprintf_r+0x26>
    28a2:	6933      	ldr	r3, [r6, #16]
    28a4:	2b00      	cmp	r3, #0
    28a6:	f001 808c 	beq.w	39c2 <_svfprintf_r+0x113e>
    28aa:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    28ae:	46b3      	mov	fp, r6
    28b0:	464c      	mov	r4, r9
    28b2:	2200      	movs	r2, #0
    28b4:	9210      	str	r2, [sp, #64]	; 0x40
    28b6:	2300      	movs	r3, #0
    28b8:	9218      	str	r2, [sp, #96]	; 0x60
    28ba:	9217      	str	r2, [sp, #92]	; 0x5c
    28bc:	921a      	str	r2, [sp, #104]	; 0x68
    28be:	920d      	str	r2, [sp, #52]	; 0x34
    28c0:	aa2d      	add	r2, sp, #180	; 0xb4
    28c2:	9319      	str	r3, [sp, #100]	; 0x64
    28c4:	3228      	adds	r2, #40	; 0x28
    28c6:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    28ca:	9216      	str	r2, [sp, #88]	; 0x58
    28cc:	9307      	str	r3, [sp, #28]
    28ce:	2300      	movs	r3, #0
    28d0:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    28d4:	9338      	str	r3, [sp, #224]	; 0xe0
    28d6:	9339      	str	r3, [sp, #228]	; 0xe4
    28d8:	782b      	ldrb	r3, [r5, #0]
    28da:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    28de:	bf18      	it	ne
    28e0:	2201      	movne	r2, #1
    28e2:	2b00      	cmp	r3, #0
    28e4:	bf0c      	ite	eq
    28e6:	2200      	moveq	r2, #0
    28e8:	f002 0201 	andne.w	r2, r2, #1
    28ec:	b302      	cbz	r2, 2930 <_svfprintf_r+0xac>
    28ee:	462e      	mov	r6, r5
    28f0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    28f4:	1e1a      	subs	r2, r3, #0
    28f6:	bf18      	it	ne
    28f8:	2201      	movne	r2, #1
    28fa:	2b25      	cmp	r3, #37	; 0x25
    28fc:	bf0c      	ite	eq
    28fe:	2200      	moveq	r2, #0
    2900:	f002 0201 	andne.w	r2, r2, #1
    2904:	2a00      	cmp	r2, #0
    2906:	d1f3      	bne.n	28f0 <_svfprintf_r+0x6c>
    2908:	1b77      	subs	r7, r6, r5
    290a:	bf08      	it	eq
    290c:	4635      	moveq	r5, r6
    290e:	d00f      	beq.n	2930 <_svfprintf_r+0xac>
    2910:	6067      	str	r7, [r4, #4]
    2912:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2914:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2916:	3301      	adds	r3, #1
    2918:	6025      	str	r5, [r4, #0]
    291a:	19d2      	adds	r2, r2, r7
    291c:	2b07      	cmp	r3, #7
    291e:	9239      	str	r2, [sp, #228]	; 0xe4
    2920:	9338      	str	r3, [sp, #224]	; 0xe0
    2922:	dc79      	bgt.n	2a18 <_svfprintf_r+0x194>
    2924:	3408      	adds	r4, #8
    2926:	980d      	ldr	r0, [sp, #52]	; 0x34
    2928:	4635      	mov	r5, r6
    292a:	19c0      	adds	r0, r0, r7
    292c:	900d      	str	r0, [sp, #52]	; 0x34
    292e:	7833      	ldrb	r3, [r6, #0]
    2930:	2b00      	cmp	r3, #0
    2932:	f000 8737 	beq.w	37a4 <_svfprintf_r+0xf20>
    2936:	2100      	movs	r1, #0
    2938:	f04f 0200 	mov.w	r2, #0
    293c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    2940:	1c6b      	adds	r3, r5, #1
    2942:	910c      	str	r1, [sp, #48]	; 0x30
    2944:	f04f 38ff 	mov.w	r8, #4294967295
    2948:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    294c:	468a      	mov	sl, r1
    294e:	786a      	ldrb	r2, [r5, #1]
    2950:	202b      	movs	r0, #43	; 0x2b
    2952:	f04f 0c20 	mov.w	ip, #32
    2956:	1c5d      	adds	r5, r3, #1
    2958:	f1a2 0320 	sub.w	r3, r2, #32
    295c:	2b58      	cmp	r3, #88	; 0x58
    295e:	f200 8219 	bhi.w	2d94 <_svfprintf_r+0x510>
    2962:	e8df f013 	tbh	[pc, r3, lsl #1]
    2966:	0229      	.short	0x0229
    2968:	02170217 	.word	0x02170217
    296c:	02170235 	.word	0x02170235
    2970:	02170217 	.word	0x02170217
    2974:	02170217 	.word	0x02170217
    2978:	023c0217 	.word	0x023c0217
    297c:	02170248 	.word	0x02170248
    2980:	02cf02c8 	.word	0x02cf02c8
    2984:	02ef0217 	.word	0x02ef0217
    2988:	02f602f6 	.word	0x02f602f6
    298c:	02f602f6 	.word	0x02f602f6
    2990:	02f602f6 	.word	0x02f602f6
    2994:	02f602f6 	.word	0x02f602f6
    2998:	021702f6 	.word	0x021702f6
    299c:	02170217 	.word	0x02170217
    29a0:	02170217 	.word	0x02170217
    29a4:	02170217 	.word	0x02170217
    29a8:	02170217 	.word	0x02170217
    29ac:	024f0217 	.word	0x024f0217
    29b0:	02170288 	.word	0x02170288
    29b4:	02170288 	.word	0x02170288
    29b8:	02170217 	.word	0x02170217
    29bc:	02c10217 	.word	0x02c10217
    29c0:	02170217 	.word	0x02170217
    29c4:	021703ee 	.word	0x021703ee
    29c8:	02170217 	.word	0x02170217
    29cc:	02170217 	.word	0x02170217
    29d0:	02170393 	.word	0x02170393
    29d4:	03ad0217 	.word	0x03ad0217
    29d8:	02170217 	.word	0x02170217
    29dc:	02170217 	.word	0x02170217
    29e0:	02170217 	.word	0x02170217
    29e4:	02170217 	.word	0x02170217
    29e8:	02170217 	.word	0x02170217
    29ec:	03d803c7 	.word	0x03d803c7
    29f0:	02880288 	.word	0x02880288
    29f4:	030b0288 	.word	0x030b0288
    29f8:	021703d8 	.word	0x021703d8
    29fc:	030f0217 	.word	0x030f0217
    2a00:	03190217 	.word	0x03190217
    2a04:	033e0329 	.word	0x033e0329
    2a08:	0217038c 	.word	0x0217038c
    2a0c:	02170359 	.word	0x02170359
    2a10:	02170384 	.word	0x02170384
    2a14:	00ea0217 	.word	0x00ea0217
    2a18:	9809      	ldr	r0, [sp, #36]	; 0x24
    2a1a:	4659      	mov	r1, fp
    2a1c:	aa37      	add	r2, sp, #220	; 0xdc
    2a1e:	f7ff fea3 	bl	2768 <__sprint_r>
    2a22:	2800      	cmp	r0, #0
    2a24:	d17c      	bne.n	2b20 <_svfprintf_r+0x29c>
    2a26:	464c      	mov	r4, r9
    2a28:	e77d      	b.n	2926 <_svfprintf_r+0xa2>
    2a2a:	9918      	ldr	r1, [sp, #96]	; 0x60
    2a2c:	2901      	cmp	r1, #1
    2a2e:	f340 8452 	ble.w	32d6 <_svfprintf_r+0xa52>
    2a32:	9a11      	ldr	r2, [sp, #68]	; 0x44
    2a34:	2301      	movs	r3, #1
    2a36:	6063      	str	r3, [r4, #4]
    2a38:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2a3a:	6022      	str	r2, [r4, #0]
    2a3c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2a3e:	3301      	adds	r3, #1
    2a40:	9338      	str	r3, [sp, #224]	; 0xe0
    2a42:	3201      	adds	r2, #1
    2a44:	2b07      	cmp	r3, #7
    2a46:	9239      	str	r2, [sp, #228]	; 0xe4
    2a48:	f300 8596 	bgt.w	3578 <_svfprintf_r+0xcf4>
    2a4c:	3408      	adds	r4, #8
    2a4e:	2301      	movs	r3, #1
    2a50:	6063      	str	r3, [r4, #4]
    2a52:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2a54:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2a56:	3301      	adds	r3, #1
    2a58:	981b      	ldr	r0, [sp, #108]	; 0x6c
    2a5a:	3201      	adds	r2, #1
    2a5c:	2b07      	cmp	r3, #7
    2a5e:	9239      	str	r2, [sp, #228]	; 0xe4
    2a60:	6020      	str	r0, [r4, #0]
    2a62:	9338      	str	r3, [sp, #224]	; 0xe0
    2a64:	f300 857d 	bgt.w	3562 <_svfprintf_r+0xcde>
    2a68:	3408      	adds	r4, #8
    2a6a:	9810      	ldr	r0, [sp, #64]	; 0x40
    2a6c:	2200      	movs	r2, #0
    2a6e:	2300      	movs	r3, #0
    2a70:	9919      	ldr	r1, [sp, #100]	; 0x64
    2a72:	f006 fe6b 	bl	974c <__aeabi_dcmpeq>
    2a76:	2800      	cmp	r0, #0
    2a78:	f040 8503 	bne.w	3482 <_svfprintf_r+0xbfe>
    2a7c:	9918      	ldr	r1, [sp, #96]	; 0x60
    2a7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    2a80:	1e4a      	subs	r2, r1, #1
    2a82:	6062      	str	r2, [r4, #4]
    2a84:	1c59      	adds	r1, r3, #1
    2a86:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2a88:	6021      	str	r1, [r4, #0]
    2a8a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    2a8c:	3301      	adds	r3, #1
    2a8e:	9338      	str	r3, [sp, #224]	; 0xe0
    2a90:	188a      	adds	r2, r1, r2
    2a92:	2b07      	cmp	r3, #7
    2a94:	9239      	str	r2, [sp, #228]	; 0xe4
    2a96:	f300 842f 	bgt.w	32f8 <_svfprintf_r+0xa74>
    2a9a:	3408      	adds	r4, #8
    2a9c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    2a9e:	981a      	ldr	r0, [sp, #104]	; 0x68
    2aa0:	6062      	str	r2, [r4, #4]
    2aa2:	aa3e      	add	r2, sp, #248	; 0xf8
    2aa4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2aa6:	6022      	str	r2, [r4, #0]
    2aa8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2aaa:	3301      	adds	r3, #1
    2aac:	9338      	str	r3, [sp, #224]	; 0xe0
    2aae:	1812      	adds	r2, r2, r0
    2ab0:	2b07      	cmp	r3, #7
    2ab2:	9239      	str	r2, [sp, #228]	; 0xe4
    2ab4:	f300 814f 	bgt.w	2d56 <_svfprintf_r+0x4d2>
    2ab8:	f104 0308 	add.w	r3, r4, #8
    2abc:	f01a 0f04 	tst.w	sl, #4
    2ac0:	f000 8156 	beq.w	2d70 <_svfprintf_r+0x4ec>
    2ac4:	990c      	ldr	r1, [sp, #48]	; 0x30
    2ac6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2ac8:	1a8e      	subs	r6, r1, r2
    2aca:	2e00      	cmp	r6, #0
    2acc:	f340 8150 	ble.w	2d70 <_svfprintf_r+0x4ec>
    2ad0:	2e10      	cmp	r6, #16
    2ad2:	f24a 1718 	movw	r7, #41240	; 0xa118
    2ad6:	bfd8      	it	le
    2ad8:	f2c0 0700 	movtle	r7, #0
    2adc:	f340 83de 	ble.w	329c <_svfprintf_r+0xa18>
    2ae0:	2410      	movs	r4, #16
    2ae2:	f2c0 0700 	movt	r7, #0
    2ae6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    2aea:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    2aee:	e003      	b.n	2af8 <_svfprintf_r+0x274>
    2af0:	3e10      	subs	r6, #16
    2af2:	2e10      	cmp	r6, #16
    2af4:	f340 83d2 	ble.w	329c <_svfprintf_r+0xa18>
    2af8:	605c      	str	r4, [r3, #4]
    2afa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    2afc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    2afe:	3201      	adds	r2, #1
    2b00:	601f      	str	r7, [r3, #0]
    2b02:	3110      	adds	r1, #16
    2b04:	2a07      	cmp	r2, #7
    2b06:	9139      	str	r1, [sp, #228]	; 0xe4
    2b08:	f103 0308 	add.w	r3, r3, #8
    2b0c:	9238      	str	r2, [sp, #224]	; 0xe0
    2b0e:	ddef      	ble.n	2af0 <_svfprintf_r+0x26c>
    2b10:	4650      	mov	r0, sl
    2b12:	4659      	mov	r1, fp
    2b14:	4642      	mov	r2, r8
    2b16:	f7ff fe27 	bl	2768 <__sprint_r>
    2b1a:	464b      	mov	r3, r9
    2b1c:	2800      	cmp	r0, #0
    2b1e:	d0e7      	beq.n	2af0 <_svfprintf_r+0x26c>
    2b20:	465e      	mov	r6, fp
    2b22:	89b3      	ldrh	r3, [r6, #12]
    2b24:	980d      	ldr	r0, [sp, #52]	; 0x34
    2b26:	f013 0f40 	tst.w	r3, #64	; 0x40
    2b2a:	bf18      	it	ne
    2b2c:	f04f 30ff 	movne.w	r0, #4294967295
    2b30:	900d      	str	r0, [sp, #52]	; 0x34
    2b32:	980d      	ldr	r0, [sp, #52]	; 0x34
    2b34:	b045      	add	sp, #276	; 0x114
    2b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b3a:	f01a 0f20 	tst.w	sl, #32
    2b3e:	f24a 105c 	movw	r0, #41308	; 0xa15c
    2b42:	f2c0 0000 	movt	r0, #0
    2b46:	9214      	str	r2, [sp, #80]	; 0x50
    2b48:	9017      	str	r0, [sp, #92]	; 0x5c
    2b4a:	f000 82c3 	beq.w	30d4 <_svfprintf_r+0x850>
    2b4e:	990a      	ldr	r1, [sp, #40]	; 0x28
    2b50:	1dcb      	adds	r3, r1, #7
    2b52:	f023 0307 	bic.w	r3, r3, #7
    2b56:	f103 0208 	add.w	r2, r3, #8
    2b5a:	920a      	str	r2, [sp, #40]	; 0x28
    2b5c:	e9d3 6700 	ldrd	r6, r7, [r3]
    2b60:	ea56 0107 	orrs.w	r1, r6, r7
    2b64:	bf0c      	ite	eq
    2b66:	2200      	moveq	r2, #0
    2b68:	2201      	movne	r2, #1
    2b6a:	ea1a 0f02 	tst.w	sl, r2
    2b6e:	f040 84bc 	bne.w	34ea <_svfprintf_r+0xc66>
    2b72:	2302      	movs	r3, #2
    2b74:	f04f 0100 	mov.w	r1, #0
    2b78:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    2b7c:	f1b8 0f00 	cmp.w	r8, #0
    2b80:	bfa8      	it	ge
    2b82:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    2b86:	f1b8 0f00 	cmp.w	r8, #0
    2b8a:	bf18      	it	ne
    2b8c:	f042 0201 	orrne.w	r2, r2, #1
    2b90:	2a00      	cmp	r2, #0
    2b92:	f000 8160 	beq.w	2e56 <_svfprintf_r+0x5d2>
    2b96:	2b01      	cmp	r3, #1
    2b98:	f000 8434 	beq.w	3404 <_svfprintf_r+0xb80>
    2b9c:	2b02      	cmp	r3, #2
    2b9e:	f000 8417 	beq.w	33d0 <_svfprintf_r+0xb4c>
    2ba2:	9916      	ldr	r1, [sp, #88]	; 0x58
    2ba4:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    2ba8:	9111      	str	r1, [sp, #68]	; 0x44
    2baa:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    2bae:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    2bb2:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    2bb6:	f006 0007 	and.w	r0, r6, #7
    2bba:	4667      	mov	r7, ip
    2bbc:	4646      	mov	r6, r8
    2bbe:	3030      	adds	r0, #48	; 0x30
    2bc0:	ea56 0207 	orrs.w	r2, r6, r7
    2bc4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    2bc8:	d1ef      	bne.n	2baa <_svfprintf_r+0x326>
    2bca:	f01a 0f01 	tst.w	sl, #1
    2bce:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    2bd2:	9111      	str	r1, [sp, #68]	; 0x44
    2bd4:	f040 84db 	bne.w	358e <_svfprintf_r+0xd0a>
    2bd8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    2bda:	1a5b      	subs	r3, r3, r1
    2bdc:	930e      	str	r3, [sp, #56]	; 0x38
    2bde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2be0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    2be4:	4543      	cmp	r3, r8
    2be6:	bfb8      	it	lt
    2be8:	4643      	movlt	r3, r8
    2bea:	930b      	str	r3, [sp, #44]	; 0x2c
    2bec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2bf0:	b113      	cbz	r3, 2bf8 <_svfprintf_r+0x374>
    2bf2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    2bf4:	3101      	adds	r1, #1
    2bf6:	910b      	str	r1, [sp, #44]	; 0x2c
    2bf8:	f01a 0202 	ands.w	r2, sl, #2
    2bfc:	9213      	str	r2, [sp, #76]	; 0x4c
    2bfe:	d002      	beq.n	2c06 <_svfprintf_r+0x382>
    2c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2c02:	3302      	adds	r3, #2
    2c04:	930b      	str	r3, [sp, #44]	; 0x2c
    2c06:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    2c0a:	9012      	str	r0, [sp, #72]	; 0x48
    2c0c:	d138      	bne.n	2c80 <_svfprintf_r+0x3fc>
    2c0e:	990c      	ldr	r1, [sp, #48]	; 0x30
    2c10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2c12:	1a8e      	subs	r6, r1, r2
    2c14:	2e00      	cmp	r6, #0
    2c16:	dd33      	ble.n	2c80 <_svfprintf_r+0x3fc>
    2c18:	2e10      	cmp	r6, #16
    2c1a:	f24a 1718 	movw	r7, #41240	; 0xa118
    2c1e:	bfd8      	it	le
    2c20:	f2c0 0700 	movtle	r7, #0
    2c24:	dd20      	ble.n	2c68 <_svfprintf_r+0x3e4>
    2c26:	f04f 0810 	mov.w	r8, #16
    2c2a:	f2c0 0700 	movt	r7, #0
    2c2e:	e002      	b.n	2c36 <_svfprintf_r+0x3b2>
    2c30:	3e10      	subs	r6, #16
    2c32:	2e10      	cmp	r6, #16
    2c34:	dd18      	ble.n	2c68 <_svfprintf_r+0x3e4>
    2c36:	f8c4 8004 	str.w	r8, [r4, #4]
    2c3a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2c3c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2c3e:	3301      	adds	r3, #1
    2c40:	6027      	str	r7, [r4, #0]
    2c42:	3210      	adds	r2, #16
    2c44:	2b07      	cmp	r3, #7
    2c46:	9239      	str	r2, [sp, #228]	; 0xe4
    2c48:	f104 0408 	add.w	r4, r4, #8
    2c4c:	9338      	str	r3, [sp, #224]	; 0xe0
    2c4e:	ddef      	ble.n	2c30 <_svfprintf_r+0x3ac>
    2c50:	9809      	ldr	r0, [sp, #36]	; 0x24
    2c52:	4659      	mov	r1, fp
    2c54:	aa37      	add	r2, sp, #220	; 0xdc
    2c56:	464c      	mov	r4, r9
    2c58:	f7ff fd86 	bl	2768 <__sprint_r>
    2c5c:	2800      	cmp	r0, #0
    2c5e:	f47f af5f 	bne.w	2b20 <_svfprintf_r+0x29c>
    2c62:	3e10      	subs	r6, #16
    2c64:	2e10      	cmp	r6, #16
    2c66:	dce6      	bgt.n	2c36 <_svfprintf_r+0x3b2>
    2c68:	6066      	str	r6, [r4, #4]
    2c6a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2c6c:	6027      	str	r7, [r4, #0]
    2c6e:	1c5a      	adds	r2, r3, #1
    2c70:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    2c72:	9238      	str	r2, [sp, #224]	; 0xe0
    2c74:	199b      	adds	r3, r3, r6
    2c76:	2a07      	cmp	r2, #7
    2c78:	9339      	str	r3, [sp, #228]	; 0xe4
    2c7a:	f300 83f7 	bgt.w	346c <_svfprintf_r+0xbe8>
    2c7e:	3408      	adds	r4, #8
    2c80:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2c84:	b173      	cbz	r3, 2ca4 <_svfprintf_r+0x420>
    2c86:	2301      	movs	r3, #1
    2c88:	6063      	str	r3, [r4, #4]
    2c8a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2c8c:	aa43      	add	r2, sp, #268	; 0x10c
    2c8e:	3203      	adds	r2, #3
    2c90:	6022      	str	r2, [r4, #0]
    2c92:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2c94:	3301      	adds	r3, #1
    2c96:	9338      	str	r3, [sp, #224]	; 0xe0
    2c98:	3201      	adds	r2, #1
    2c9a:	2b07      	cmp	r3, #7
    2c9c:	9239      	str	r2, [sp, #228]	; 0xe4
    2c9e:	f300 8340 	bgt.w	3322 <_svfprintf_r+0xa9e>
    2ca2:	3408      	adds	r4, #8
    2ca4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    2ca6:	b16b      	cbz	r3, 2cc4 <_svfprintf_r+0x440>
    2ca8:	2302      	movs	r3, #2
    2caa:	6063      	str	r3, [r4, #4]
    2cac:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2cae:	aa43      	add	r2, sp, #268	; 0x10c
    2cb0:	6022      	str	r2, [r4, #0]
    2cb2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2cb4:	3301      	adds	r3, #1
    2cb6:	9338      	str	r3, [sp, #224]	; 0xe0
    2cb8:	3202      	adds	r2, #2
    2cba:	2b07      	cmp	r3, #7
    2cbc:	9239      	str	r2, [sp, #228]	; 0xe4
    2cbe:	f300 833a 	bgt.w	3336 <_svfprintf_r+0xab2>
    2cc2:	3408      	adds	r4, #8
    2cc4:	9812      	ldr	r0, [sp, #72]	; 0x48
    2cc6:	2880      	cmp	r0, #128	; 0x80
    2cc8:	f000 82b2 	beq.w	3230 <_svfprintf_r+0x9ac>
    2ccc:	9815      	ldr	r0, [sp, #84]	; 0x54
    2cce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2cd0:	1ac6      	subs	r6, r0, r3
    2cd2:	2e00      	cmp	r6, #0
    2cd4:	dd2e      	ble.n	2d34 <_svfprintf_r+0x4b0>
    2cd6:	2e10      	cmp	r6, #16
    2cd8:	4fa7      	ldr	r7, [pc, #668]	; (2f78 <_svfprintf_r+0x6f4>)
    2cda:	bfc8      	it	gt
    2cdc:	f04f 0810 	movgt.w	r8, #16
    2ce0:	dc03      	bgt.n	2cea <_svfprintf_r+0x466>
    2ce2:	e01b      	b.n	2d1c <_svfprintf_r+0x498>
    2ce4:	3e10      	subs	r6, #16
    2ce6:	2e10      	cmp	r6, #16
    2ce8:	dd18      	ble.n	2d1c <_svfprintf_r+0x498>
    2cea:	f8c4 8004 	str.w	r8, [r4, #4]
    2cee:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2cf0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2cf2:	3301      	adds	r3, #1
    2cf4:	6027      	str	r7, [r4, #0]
    2cf6:	3210      	adds	r2, #16
    2cf8:	2b07      	cmp	r3, #7
    2cfa:	9239      	str	r2, [sp, #228]	; 0xe4
    2cfc:	f104 0408 	add.w	r4, r4, #8
    2d00:	9338      	str	r3, [sp, #224]	; 0xe0
    2d02:	ddef      	ble.n	2ce4 <_svfprintf_r+0x460>
    2d04:	9809      	ldr	r0, [sp, #36]	; 0x24
    2d06:	4659      	mov	r1, fp
    2d08:	aa37      	add	r2, sp, #220	; 0xdc
    2d0a:	464c      	mov	r4, r9
    2d0c:	f7ff fd2c 	bl	2768 <__sprint_r>
    2d10:	2800      	cmp	r0, #0
    2d12:	f47f af05 	bne.w	2b20 <_svfprintf_r+0x29c>
    2d16:	3e10      	subs	r6, #16
    2d18:	2e10      	cmp	r6, #16
    2d1a:	dce6      	bgt.n	2cea <_svfprintf_r+0x466>
    2d1c:	6066      	str	r6, [r4, #4]
    2d1e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2d20:	6027      	str	r7, [r4, #0]
    2d22:	1c5a      	adds	r2, r3, #1
    2d24:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    2d26:	9238      	str	r2, [sp, #224]	; 0xe0
    2d28:	199b      	adds	r3, r3, r6
    2d2a:	2a07      	cmp	r2, #7
    2d2c:	9339      	str	r3, [sp, #228]	; 0xe4
    2d2e:	f300 82ee 	bgt.w	330e <_svfprintf_r+0xa8a>
    2d32:	3408      	adds	r4, #8
    2d34:	f41a 7f80 	tst.w	sl, #256	; 0x100
    2d38:	f040 8219 	bne.w	316e <_svfprintf_r+0x8ea>
    2d3c:	990e      	ldr	r1, [sp, #56]	; 0x38
    2d3e:	9a11      	ldr	r2, [sp, #68]	; 0x44
    2d40:	6061      	str	r1, [r4, #4]
    2d42:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    2d44:	6022      	str	r2, [r4, #0]
    2d46:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    2d48:	3301      	adds	r3, #1
    2d4a:	9338      	str	r3, [sp, #224]	; 0xe0
    2d4c:	1852      	adds	r2, r2, r1
    2d4e:	2b07      	cmp	r3, #7
    2d50:	9239      	str	r2, [sp, #228]	; 0xe4
    2d52:	f77f aeb1 	ble.w	2ab8 <_svfprintf_r+0x234>
    2d56:	9809      	ldr	r0, [sp, #36]	; 0x24
    2d58:	4659      	mov	r1, fp
    2d5a:	aa37      	add	r2, sp, #220	; 0xdc
    2d5c:	f7ff fd04 	bl	2768 <__sprint_r>
    2d60:	2800      	cmp	r0, #0
    2d62:	f47f aedd 	bne.w	2b20 <_svfprintf_r+0x29c>
    2d66:	f01a 0f04 	tst.w	sl, #4
    2d6a:	464b      	mov	r3, r9
    2d6c:	f47f aeaa 	bne.w	2ac4 <_svfprintf_r+0x240>
    2d70:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    2d72:	980d      	ldr	r0, [sp, #52]	; 0x34
    2d74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2d76:	990c      	ldr	r1, [sp, #48]	; 0x30
    2d78:	428a      	cmp	r2, r1
    2d7a:	bfac      	ite	ge
    2d7c:	1880      	addge	r0, r0, r2
    2d7e:	1840      	addlt	r0, r0, r1
    2d80:	900d      	str	r0, [sp, #52]	; 0x34
    2d82:	2b00      	cmp	r3, #0
    2d84:	f040 829e 	bne.w	32c4 <_svfprintf_r+0xa40>
    2d88:	2300      	movs	r3, #0
    2d8a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    2d8e:	9338      	str	r3, [sp, #224]	; 0xe0
    2d90:	464c      	mov	r4, r9
    2d92:	e5a1      	b.n	28d8 <_svfprintf_r+0x54>
    2d94:	9214      	str	r2, [sp, #80]	; 0x50
    2d96:	2a00      	cmp	r2, #0
    2d98:	f000 8504 	beq.w	37a4 <_svfprintf_r+0xf20>
    2d9c:	2001      	movs	r0, #1
    2d9e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    2da2:	f04f 0100 	mov.w	r1, #0
    2da6:	aa2d      	add	r2, sp, #180	; 0xb4
    2da8:	900b      	str	r0, [sp, #44]	; 0x2c
    2daa:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    2dae:	9211      	str	r2, [sp, #68]	; 0x44
    2db0:	900e      	str	r0, [sp, #56]	; 0x38
    2db2:	2100      	movs	r1, #0
    2db4:	9115      	str	r1, [sp, #84]	; 0x54
    2db6:	e71f      	b.n	2bf8 <_svfprintf_r+0x374>
    2db8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2dbc:	2b00      	cmp	r3, #0
    2dbe:	f040 840c 	bne.w	35da <_svfprintf_r+0xd56>
    2dc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    2dc4:	462b      	mov	r3, r5
    2dc6:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    2dca:	782a      	ldrb	r2, [r5, #0]
    2dcc:	910a      	str	r1, [sp, #40]	; 0x28
    2dce:	e5c2      	b.n	2956 <_svfprintf_r+0xd2>
    2dd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    2dd2:	f04a 0a01 	orr.w	sl, sl, #1
    2dd6:	782a      	ldrb	r2, [r5, #0]
    2dd8:	462b      	mov	r3, r5
    2dda:	910a      	str	r1, [sp, #40]	; 0x28
    2ddc:	e5bb      	b.n	2956 <_svfprintf_r+0xd2>
    2dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2de2:	681b      	ldr	r3, [r3, #0]
    2de4:	1d11      	adds	r1, r2, #4
    2de6:	2b00      	cmp	r3, #0
    2de8:	930c      	str	r3, [sp, #48]	; 0x30
    2dea:	f2c0 85b2 	blt.w	3952 <_svfprintf_r+0x10ce>
    2dee:	782a      	ldrb	r2, [r5, #0]
    2df0:	462b      	mov	r3, r5
    2df2:	910a      	str	r1, [sp, #40]	; 0x28
    2df4:	e5af      	b.n	2956 <_svfprintf_r+0xd2>
    2df6:	990a      	ldr	r1, [sp, #40]	; 0x28
    2df8:	462b      	mov	r3, r5
    2dfa:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    2dfe:	782a      	ldrb	r2, [r5, #0]
    2e00:	910a      	str	r1, [sp, #40]	; 0x28
    2e02:	e5a8      	b.n	2956 <_svfprintf_r+0xd2>
    2e04:	f04a 0a10 	orr.w	sl, sl, #16
    2e08:	9214      	str	r2, [sp, #80]	; 0x50
    2e0a:	f01a 0f20 	tst.w	sl, #32
    2e0e:	f000 8187 	beq.w	3120 <_svfprintf_r+0x89c>
    2e12:	980a      	ldr	r0, [sp, #40]	; 0x28
    2e14:	1dc3      	adds	r3, r0, #7
    2e16:	f023 0307 	bic.w	r3, r3, #7
    2e1a:	f103 0108 	add.w	r1, r3, #8
    2e1e:	910a      	str	r1, [sp, #40]	; 0x28
    2e20:	e9d3 6700 	ldrd	r6, r7, [r3]
    2e24:	2e00      	cmp	r6, #0
    2e26:	f177 0000 	sbcs.w	r0, r7, #0
    2e2a:	f2c0 8376 	blt.w	351a <_svfprintf_r+0xc96>
    2e2e:	ea56 0107 	orrs.w	r1, r6, r7
    2e32:	f04f 0301 	mov.w	r3, #1
    2e36:	bf0c      	ite	eq
    2e38:	2200      	moveq	r2, #0
    2e3a:	2201      	movne	r2, #1
    2e3c:	f1b8 0f00 	cmp.w	r8, #0
    2e40:	bfa8      	it	ge
    2e42:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    2e46:	f1b8 0f00 	cmp.w	r8, #0
    2e4a:	bf18      	it	ne
    2e4c:	f042 0201 	orrne.w	r2, r2, #1
    2e50:	2a00      	cmp	r2, #0
    2e52:	f47f aea0 	bne.w	2b96 <_svfprintf_r+0x312>
    2e56:	2b00      	cmp	r3, #0
    2e58:	f040 81e5 	bne.w	3226 <_svfprintf_r+0x9a2>
    2e5c:	f01a 0f01 	tst.w	sl, #1
    2e60:	f000 81e1 	beq.w	3226 <_svfprintf_r+0x9a2>
    2e64:	2330      	movs	r3, #48	; 0x30
    2e66:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    2e6a:	ab2d      	add	r3, sp, #180	; 0xb4
    2e6c:	2001      	movs	r0, #1
    2e6e:	3327      	adds	r3, #39	; 0x27
    2e70:	900e      	str	r0, [sp, #56]	; 0x38
    2e72:	9311      	str	r3, [sp, #68]	; 0x44
    2e74:	e6b3      	b.n	2bde <_svfprintf_r+0x35a>
    2e76:	f01a 0f08 	tst.w	sl, #8
    2e7a:	9214      	str	r2, [sp, #80]	; 0x50
    2e7c:	f000 83bf 	beq.w	35fe <_svfprintf_r+0xd7a>
    2e80:	980a      	ldr	r0, [sp, #40]	; 0x28
    2e82:	1dc3      	adds	r3, r0, #7
    2e84:	f023 0307 	bic.w	r3, r3, #7
    2e88:	f103 0108 	add.w	r1, r3, #8
    2e8c:	910a      	str	r1, [sp, #40]	; 0x28
    2e8e:	685e      	ldr	r6, [r3, #4]
    2e90:	681f      	ldr	r7, [r3, #0]
    2e92:	9619      	str	r6, [sp, #100]	; 0x64
    2e94:	9710      	str	r7, [sp, #64]	; 0x40
    2e96:	4638      	mov	r0, r7
    2e98:	4631      	mov	r1, r6
    2e9a:	f005 fc0b 	bl	86b4 <__isinfd>
    2e9e:	4603      	mov	r3, r0
    2ea0:	2800      	cmp	r0, #0
    2ea2:	f000 8493 	beq.w	37cc <_svfprintf_r+0xf48>
    2ea6:	4638      	mov	r0, r7
    2ea8:	2200      	movs	r2, #0
    2eaa:	2300      	movs	r3, #0
    2eac:	4631      	mov	r1, r6
    2eae:	f006 fc57 	bl	9760 <__aeabi_dcmplt>
    2eb2:	2800      	cmp	r0, #0
    2eb4:	f040 8415 	bne.w	36e2 <_svfprintf_r+0xe5e>
    2eb8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    2ebc:	2003      	movs	r0, #3
    2ebe:	f24a 1250 	movw	r2, #41296	; 0xa150
    2ec2:	f24a 114c 	movw	r1, #41292	; 0xa14c
    2ec6:	900b      	str	r0, [sp, #44]	; 0x2c
    2ec8:	9814      	ldr	r0, [sp, #80]	; 0x50
    2eca:	f2c0 0100 	movt	r1, #0
    2ece:	f2c0 0200 	movt	r2, #0
    2ed2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    2ed6:	2847      	cmp	r0, #71	; 0x47
    2ed8:	bfd8      	it	le
    2eda:	460a      	movle	r2, r1
    2edc:	2103      	movs	r1, #3
    2ede:	9211      	str	r2, [sp, #68]	; 0x44
    2ee0:	2200      	movs	r2, #0
    2ee2:	910e      	str	r1, [sp, #56]	; 0x38
    2ee4:	9215      	str	r2, [sp, #84]	; 0x54
    2ee6:	e683      	b.n	2bf0 <_svfprintf_r+0x36c>
    2ee8:	990a      	ldr	r1, [sp, #40]	; 0x28
    2eea:	f04a 0a08 	orr.w	sl, sl, #8
    2eee:	782a      	ldrb	r2, [r5, #0]
    2ef0:	462b      	mov	r3, r5
    2ef2:	910a      	str	r1, [sp, #40]	; 0x28
    2ef4:	e52f      	b.n	2956 <_svfprintf_r+0xd2>
    2ef6:	990a      	ldr	r1, [sp, #40]	; 0x28
    2ef8:	782a      	ldrb	r2, [r5, #0]
    2efa:	f04a 0a04 	orr.w	sl, sl, #4
    2efe:	462b      	mov	r3, r5
    2f00:	910a      	str	r1, [sp, #40]	; 0x28
    2f02:	e528      	b.n	2956 <_svfprintf_r+0xd2>
    2f04:	462b      	mov	r3, r5
    2f06:	f813 2b01 	ldrb.w	r2, [r3], #1
    2f0a:	2a2a      	cmp	r2, #42	; 0x2a
    2f0c:	f000 86cf 	beq.w	3cae <_svfprintf_r+0x142a>
    2f10:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2f14:	2909      	cmp	r1, #9
    2f16:	bf88      	it	hi
    2f18:	f04f 0800 	movhi.w	r8, #0
    2f1c:	d810      	bhi.n	2f40 <_svfprintf_r+0x6bc>
    2f1e:	3502      	adds	r5, #2
    2f20:	f04f 0800 	mov.w	r8, #0
    2f24:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    2f28:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    2f2c:	462b      	mov	r3, r5
    2f2e:	3501      	adds	r5, #1
    2f30:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    2f34:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2f38:	2909      	cmp	r1, #9
    2f3a:	d9f3      	bls.n	2f24 <_svfprintf_r+0x6a0>
    2f3c:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    2f40:	461d      	mov	r5, r3
    2f42:	e509      	b.n	2958 <_svfprintf_r+0xd4>
    2f44:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f46:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    2f4a:	782a      	ldrb	r2, [r5, #0]
    2f4c:	462b      	mov	r3, r5
    2f4e:	910a      	str	r1, [sp, #40]	; 0x28
    2f50:	e501      	b.n	2956 <_svfprintf_r+0xd2>
    2f52:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2f56:	2600      	movs	r6, #0
    2f58:	462b      	mov	r3, r5
    2f5a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    2f5e:	f813 2b01 	ldrb.w	r2, [r3], #1
    2f62:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    2f66:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    2f6a:	461d      	mov	r5, r3
    2f6c:	2909      	cmp	r1, #9
    2f6e:	d9f3      	bls.n	2f58 <_svfprintf_r+0x6d4>
    2f70:	960c      	str	r6, [sp, #48]	; 0x30
    2f72:	461d      	mov	r5, r3
    2f74:	e4f0      	b.n	2958 <_svfprintf_r+0xd4>
    2f76:	bf00      	nop
    2f78:	0000a128 	.word	0x0000a128
    2f7c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    2f80:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f82:	e734      	b.n	2dee <_svfprintf_r+0x56a>
    2f84:	782a      	ldrb	r2, [r5, #0]
    2f86:	2a6c      	cmp	r2, #108	; 0x6c
    2f88:	f000 8418 	beq.w	37bc <_svfprintf_r+0xf38>
    2f8c:	990a      	ldr	r1, [sp, #40]	; 0x28
    2f8e:	f04a 0a10 	orr.w	sl, sl, #16
    2f92:	462b      	mov	r3, r5
    2f94:	910a      	str	r1, [sp, #40]	; 0x28
    2f96:	e4de      	b.n	2956 <_svfprintf_r+0xd2>
    2f98:	f01a 0f20 	tst.w	sl, #32
    2f9c:	f000 8323 	beq.w	35e6 <_svfprintf_r+0xd62>
    2fa0:	990a      	ldr	r1, [sp, #40]	; 0x28
    2fa2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    2fa4:	680b      	ldr	r3, [r1, #0]
    2fa6:	4610      	mov	r0, r2
    2fa8:	ea4f 71e0 	mov.w	r1, r0, asr #31
    2fac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2fae:	e9c3 0100 	strd	r0, r1, [r3]
    2fb2:	f102 0a04 	add.w	sl, r2, #4
    2fb6:	e48f      	b.n	28d8 <_svfprintf_r+0x54>
    2fb8:	f01a 0320 	ands.w	r3, sl, #32
    2fbc:	9214      	str	r2, [sp, #80]	; 0x50
    2fbe:	f000 80c7 	beq.w	3150 <_svfprintf_r+0x8cc>
    2fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2fc4:	1dda      	adds	r2, r3, #7
    2fc6:	2300      	movs	r3, #0
    2fc8:	f022 0207 	bic.w	r2, r2, #7
    2fcc:	f102 0008 	add.w	r0, r2, #8
    2fd0:	900a      	str	r0, [sp, #40]	; 0x28
    2fd2:	e9d2 6700 	ldrd	r6, r7, [r2]
    2fd6:	ea56 0107 	orrs.w	r1, r6, r7
    2fda:	bf0c      	ite	eq
    2fdc:	2200      	moveq	r2, #0
    2fde:	2201      	movne	r2, #1
    2fe0:	e5c8      	b.n	2b74 <_svfprintf_r+0x2f0>
    2fe2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2fe4:	f24a 105c 	movw	r0, #41308	; 0xa15c
    2fe8:	990a      	ldr	r1, [sp, #40]	; 0x28
    2fea:	2378      	movs	r3, #120	; 0x78
    2fec:	f2c0 0000 	movt	r0, #0
    2ff0:	9314      	str	r3, [sp, #80]	; 0x50
    2ff2:	6816      	ldr	r6, [r2, #0]
    2ff4:	3104      	adds	r1, #4
    2ff6:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    2ffa:	f04a 0a02 	orr.w	sl, sl, #2
    2ffe:	2330      	movs	r3, #48	; 0x30
    3000:	1e32      	subs	r2, r6, #0
    3002:	bf18      	it	ne
    3004:	2201      	movne	r2, #1
    3006:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    300a:	4636      	mov	r6, r6
    300c:	f04f 0700 	mov.w	r7, #0
    3010:	9017      	str	r0, [sp, #92]	; 0x5c
    3012:	2302      	movs	r3, #2
    3014:	910a      	str	r1, [sp, #40]	; 0x28
    3016:	e5ad      	b.n	2b74 <_svfprintf_r+0x2f0>
    3018:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    301a:	9214      	str	r2, [sp, #80]	; 0x50
    301c:	f04f 0200 	mov.w	r2, #0
    3020:	1d18      	adds	r0, r3, #4
    3022:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    3026:	681b      	ldr	r3, [r3, #0]
    3028:	900a      	str	r0, [sp, #40]	; 0x28
    302a:	9311      	str	r3, [sp, #68]	; 0x44
    302c:	2b00      	cmp	r3, #0
    302e:	f000 854d 	beq.w	3acc <_svfprintf_r+0x1248>
    3032:	f1b8 0f00 	cmp.w	r8, #0
    3036:	9811      	ldr	r0, [sp, #68]	; 0x44
    3038:	f2c0 852a 	blt.w	3a90 <_svfprintf_r+0x120c>
    303c:	2100      	movs	r1, #0
    303e:	4642      	mov	r2, r8
    3040:	f004 fbae 	bl	77a0 <memchr>
    3044:	4603      	mov	r3, r0
    3046:	2800      	cmp	r0, #0
    3048:	f000 856e 	beq.w	3b28 <_svfprintf_r+0x12a4>
    304c:	9811      	ldr	r0, [sp, #68]	; 0x44
    304e:	1a1b      	subs	r3, r3, r0
    3050:	930e      	str	r3, [sp, #56]	; 0x38
    3052:	4543      	cmp	r3, r8
    3054:	f340 8482 	ble.w	395c <_svfprintf_r+0x10d8>
    3058:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    305c:	2100      	movs	r1, #0
    305e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    3062:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3066:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    306a:	9115      	str	r1, [sp, #84]	; 0x54
    306c:	e5c0      	b.n	2bf0 <_svfprintf_r+0x36c>
    306e:	f01a 0f20 	tst.w	sl, #32
    3072:	9214      	str	r2, [sp, #80]	; 0x50
    3074:	d010      	beq.n	3098 <_svfprintf_r+0x814>
    3076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3078:	1dda      	adds	r2, r3, #7
    307a:	2301      	movs	r3, #1
    307c:	e7a4      	b.n	2fc8 <_svfprintf_r+0x744>
    307e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3080:	f04a 0a20 	orr.w	sl, sl, #32
    3084:	782a      	ldrb	r2, [r5, #0]
    3086:	462b      	mov	r3, r5
    3088:	910a      	str	r1, [sp, #40]	; 0x28
    308a:	e464      	b.n	2956 <_svfprintf_r+0xd2>
    308c:	f04a 0a10 	orr.w	sl, sl, #16
    3090:	9214      	str	r2, [sp, #80]	; 0x50
    3092:	f01a 0f20 	tst.w	sl, #32
    3096:	d1ee      	bne.n	3076 <_svfprintf_r+0x7f2>
    3098:	f01a 0f10 	tst.w	sl, #16
    309c:	f040 8254 	bne.w	3548 <_svfprintf_r+0xcc4>
    30a0:	f01a 0f40 	tst.w	sl, #64	; 0x40
    30a4:	f000 8250 	beq.w	3548 <_svfprintf_r+0xcc4>
    30a8:	980a      	ldr	r0, [sp, #40]	; 0x28
    30aa:	2301      	movs	r3, #1
    30ac:	1d01      	adds	r1, r0, #4
    30ae:	910a      	str	r1, [sp, #40]	; 0x28
    30b0:	8806      	ldrh	r6, [r0, #0]
    30b2:	1e32      	subs	r2, r6, #0
    30b4:	bf18      	it	ne
    30b6:	2201      	movne	r2, #1
    30b8:	4636      	mov	r6, r6
    30ba:	f04f 0700 	mov.w	r7, #0
    30be:	e559      	b.n	2b74 <_svfprintf_r+0x2f0>
    30c0:	f01a 0f20 	tst.w	sl, #32
    30c4:	9214      	str	r2, [sp, #80]	; 0x50
    30c6:	f24a 1238 	movw	r2, #41272	; 0xa138
    30ca:	f2c0 0200 	movt	r2, #0
    30ce:	9217      	str	r2, [sp, #92]	; 0x5c
    30d0:	f47f ad3d 	bne.w	2b4e <_svfprintf_r+0x2ca>
    30d4:	f01a 0f10 	tst.w	sl, #16
    30d8:	f040 822d 	bne.w	3536 <_svfprintf_r+0xcb2>
    30dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
    30e0:	f000 8229 	beq.w	3536 <_svfprintf_r+0xcb2>
    30e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    30e6:	1d0a      	adds	r2, r1, #4
    30e8:	920a      	str	r2, [sp, #40]	; 0x28
    30ea:	880e      	ldrh	r6, [r1, #0]
    30ec:	4636      	mov	r6, r6
    30ee:	f04f 0700 	mov.w	r7, #0
    30f2:	e535      	b.n	2b60 <_svfprintf_r+0x2dc>
    30f4:	9214      	str	r2, [sp, #80]	; 0x50
    30f6:	2001      	movs	r0, #1
    30f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    30fa:	f04f 0100 	mov.w	r1, #0
    30fe:	900b      	str	r0, [sp, #44]	; 0x2c
    3100:	900e      	str	r0, [sp, #56]	; 0x38
    3102:	6813      	ldr	r3, [r2, #0]
    3104:	3204      	adds	r2, #4
    3106:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    310a:	920a      	str	r2, [sp, #40]	; 0x28
    310c:	aa2d      	add	r2, sp, #180	; 0xb4
    310e:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    3112:	9211      	str	r2, [sp, #68]	; 0x44
    3114:	e64d      	b.n	2db2 <_svfprintf_r+0x52e>
    3116:	f01a 0f20 	tst.w	sl, #32
    311a:	9214      	str	r2, [sp, #80]	; 0x50
    311c:	f47f ae79 	bne.w	2e12 <_svfprintf_r+0x58e>
    3120:	f01a 0f10 	tst.w	sl, #16
    3124:	f040 81ed 	bne.w	3502 <_svfprintf_r+0xc7e>
    3128:	f01a 0f40 	tst.w	sl, #64	; 0x40
    312c:	f000 81e9 	beq.w	3502 <_svfprintf_r+0xc7e>
    3130:	980a      	ldr	r0, [sp, #40]	; 0x28
    3132:	1d01      	adds	r1, r0, #4
    3134:	910a      	str	r1, [sp, #40]	; 0x28
    3136:	f9b0 6000 	ldrsh.w	r6, [r0]
    313a:	4636      	mov	r6, r6
    313c:	ea4f 77e6 	mov.w	r7, r6, asr #31
    3140:	e670      	b.n	2e24 <_svfprintf_r+0x5a0>
    3142:	f04a 0a10 	orr.w	sl, sl, #16
    3146:	9214      	str	r2, [sp, #80]	; 0x50
    3148:	f01a 0320 	ands.w	r3, sl, #32
    314c:	f47f af39 	bne.w	2fc2 <_svfprintf_r+0x73e>
    3150:	f01a 0210 	ands.w	r2, sl, #16
    3154:	f000 825f 	beq.w	3616 <_svfprintf_r+0xd92>
    3158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    315a:	1d10      	adds	r0, r2, #4
    315c:	900a      	str	r0, [sp, #40]	; 0x28
    315e:	6816      	ldr	r6, [r2, #0]
    3160:	1e32      	subs	r2, r6, #0
    3162:	bf18      	it	ne
    3164:	2201      	movne	r2, #1
    3166:	4636      	mov	r6, r6
    3168:	f04f 0700 	mov.w	r7, #0
    316c:	e502      	b.n	2b74 <_svfprintf_r+0x2f0>
    316e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    3170:	2b65      	cmp	r3, #101	; 0x65
    3172:	f77f ac5a 	ble.w	2a2a <_svfprintf_r+0x1a6>
    3176:	9810      	ldr	r0, [sp, #64]	; 0x40
    3178:	2200      	movs	r2, #0
    317a:	2300      	movs	r3, #0
    317c:	9919      	ldr	r1, [sp, #100]	; 0x64
    317e:	f006 fae5 	bl	974c <__aeabi_dcmpeq>
    3182:	2800      	cmp	r0, #0
    3184:	f000 80e1 	beq.w	334a <_svfprintf_r+0xac6>
    3188:	2301      	movs	r3, #1
    318a:	6063      	str	r3, [r4, #4]
    318c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    318e:	f24a 1378 	movw	r3, #41336	; 0xa178
    3192:	f2c0 0300 	movt	r3, #0
    3196:	6023      	str	r3, [r4, #0]
    3198:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    319a:	3201      	adds	r2, #1
    319c:	9238      	str	r2, [sp, #224]	; 0xe0
    319e:	3301      	adds	r3, #1
    31a0:	2a07      	cmp	r2, #7
    31a2:	9339      	str	r3, [sp, #228]	; 0xe4
    31a4:	bfd8      	it	le
    31a6:	f104 0308 	addle.w	r3, r4, #8
    31aa:	f300 829f 	bgt.w	36ec <_svfprintf_r+0xe68>
    31ae:	9a42      	ldr	r2, [sp, #264]	; 0x108
    31b0:	9818      	ldr	r0, [sp, #96]	; 0x60
    31b2:	4282      	cmp	r2, r0
    31b4:	db03      	blt.n	31be <_svfprintf_r+0x93a>
    31b6:	f01a 0f01 	tst.w	sl, #1
    31ba:	f43f ac7f 	beq.w	2abc <_svfprintf_r+0x238>
    31be:	991b      	ldr	r1, [sp, #108]	; 0x6c
    31c0:	2201      	movs	r2, #1
    31c2:	605a      	str	r2, [r3, #4]
    31c4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    31c6:	6019      	str	r1, [r3, #0]
    31c8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    31ca:	3201      	adds	r2, #1
    31cc:	9238      	str	r2, [sp, #224]	; 0xe0
    31ce:	3101      	adds	r1, #1
    31d0:	2a07      	cmp	r2, #7
    31d2:	9139      	str	r1, [sp, #228]	; 0xe4
    31d4:	f300 83eb 	bgt.w	39ae <_svfprintf_r+0x112a>
    31d8:	3308      	adds	r3, #8
    31da:	9a18      	ldr	r2, [sp, #96]	; 0x60
    31dc:	1e56      	subs	r6, r2, #1
    31de:	2e00      	cmp	r6, #0
    31e0:	f77f ac6c 	ble.w	2abc <_svfprintf_r+0x238>
    31e4:	2e10      	cmp	r6, #16
    31e6:	4fa0      	ldr	r7, [pc, #640]	; (3468 <_svfprintf_r+0xbe4>)
    31e8:	f340 81e9 	ble.w	35be <_svfprintf_r+0xd3a>
    31ec:	2410      	movs	r4, #16
    31ee:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    31f2:	e003      	b.n	31fc <_svfprintf_r+0x978>
    31f4:	3e10      	subs	r6, #16
    31f6:	2e10      	cmp	r6, #16
    31f8:	f340 81e1 	ble.w	35be <_svfprintf_r+0xd3a>
    31fc:	605c      	str	r4, [r3, #4]
    31fe:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3200:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3202:	3201      	adds	r2, #1
    3204:	601f      	str	r7, [r3, #0]
    3206:	3110      	adds	r1, #16
    3208:	2a07      	cmp	r2, #7
    320a:	9139      	str	r1, [sp, #228]	; 0xe4
    320c:	f103 0308 	add.w	r3, r3, #8
    3210:	9238      	str	r2, [sp, #224]	; 0xe0
    3212:	ddef      	ble.n	31f4 <_svfprintf_r+0x970>
    3214:	9809      	ldr	r0, [sp, #36]	; 0x24
    3216:	4659      	mov	r1, fp
    3218:	4642      	mov	r2, r8
    321a:	f7ff faa5 	bl	2768 <__sprint_r>
    321e:	464b      	mov	r3, r9
    3220:	2800      	cmp	r0, #0
    3222:	d0e7      	beq.n	31f4 <_svfprintf_r+0x970>
    3224:	e47c      	b.n	2b20 <_svfprintf_r+0x29c>
    3226:	9916      	ldr	r1, [sp, #88]	; 0x58
    3228:	2200      	movs	r2, #0
    322a:	920e      	str	r2, [sp, #56]	; 0x38
    322c:	9111      	str	r1, [sp, #68]	; 0x44
    322e:	e4d6      	b.n	2bde <_svfprintf_r+0x35a>
    3230:	990c      	ldr	r1, [sp, #48]	; 0x30
    3232:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3234:	1a8e      	subs	r6, r1, r2
    3236:	2e00      	cmp	r6, #0
    3238:	f77f ad48 	ble.w	2ccc <_svfprintf_r+0x448>
    323c:	2e10      	cmp	r6, #16
    323e:	4f8a      	ldr	r7, [pc, #552]	; (3468 <_svfprintf_r+0xbe4>)
    3240:	bfc8      	it	gt
    3242:	f04f 0810 	movgt.w	r8, #16
    3246:	dc03      	bgt.n	3250 <_svfprintf_r+0x9cc>
    3248:	e01b      	b.n	3282 <_svfprintf_r+0x9fe>
    324a:	3e10      	subs	r6, #16
    324c:	2e10      	cmp	r6, #16
    324e:	dd18      	ble.n	3282 <_svfprintf_r+0x9fe>
    3250:	f8c4 8004 	str.w	r8, [r4, #4]
    3254:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    3256:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    3258:	3301      	adds	r3, #1
    325a:	6027      	str	r7, [r4, #0]
    325c:	3210      	adds	r2, #16
    325e:	2b07      	cmp	r3, #7
    3260:	9239      	str	r2, [sp, #228]	; 0xe4
    3262:	f104 0408 	add.w	r4, r4, #8
    3266:	9338      	str	r3, [sp, #224]	; 0xe0
    3268:	ddef      	ble.n	324a <_svfprintf_r+0x9c6>
    326a:	9809      	ldr	r0, [sp, #36]	; 0x24
    326c:	4659      	mov	r1, fp
    326e:	aa37      	add	r2, sp, #220	; 0xdc
    3270:	464c      	mov	r4, r9
    3272:	f7ff fa79 	bl	2768 <__sprint_r>
    3276:	2800      	cmp	r0, #0
    3278:	f47f ac52 	bne.w	2b20 <_svfprintf_r+0x29c>
    327c:	3e10      	subs	r6, #16
    327e:	2e10      	cmp	r6, #16
    3280:	dce6      	bgt.n	3250 <_svfprintf_r+0x9cc>
    3282:	6066      	str	r6, [r4, #4]
    3284:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    3286:	6027      	str	r7, [r4, #0]
    3288:	1c5a      	adds	r2, r3, #1
    328a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    328c:	9238      	str	r2, [sp, #224]	; 0xe0
    328e:	199b      	adds	r3, r3, r6
    3290:	2a07      	cmp	r2, #7
    3292:	9339      	str	r3, [sp, #228]	; 0xe4
    3294:	f300 8188 	bgt.w	35a8 <_svfprintf_r+0xd24>
    3298:	3408      	adds	r4, #8
    329a:	e517      	b.n	2ccc <_svfprintf_r+0x448>
    329c:	605e      	str	r6, [r3, #4]
    329e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    32a0:	601f      	str	r7, [r3, #0]
    32a2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    32a4:	3201      	adds	r2, #1
    32a6:	9238      	str	r2, [sp, #224]	; 0xe0
    32a8:	18f3      	adds	r3, r6, r3
    32aa:	2a07      	cmp	r2, #7
    32ac:	9339      	str	r3, [sp, #228]	; 0xe4
    32ae:	f77f ad60 	ble.w	2d72 <_svfprintf_r+0x4ee>
    32b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    32b4:	4659      	mov	r1, fp
    32b6:	aa37      	add	r2, sp, #220	; 0xdc
    32b8:	f7ff fa56 	bl	2768 <__sprint_r>
    32bc:	2800      	cmp	r0, #0
    32be:	f43f ad57 	beq.w	2d70 <_svfprintf_r+0x4ec>
    32c2:	e42d      	b.n	2b20 <_svfprintf_r+0x29c>
    32c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    32c6:	4659      	mov	r1, fp
    32c8:	aa37      	add	r2, sp, #220	; 0xdc
    32ca:	f7ff fa4d 	bl	2768 <__sprint_r>
    32ce:	2800      	cmp	r0, #0
    32d0:	f43f ad5a 	beq.w	2d88 <_svfprintf_r+0x504>
    32d4:	e424      	b.n	2b20 <_svfprintf_r+0x29c>
    32d6:	f01a 0f01 	tst.w	sl, #1
    32da:	f47f abaa 	bne.w	2a32 <_svfprintf_r+0x1ae>
    32de:	2301      	movs	r3, #1
    32e0:	6063      	str	r3, [r4, #4]
    32e2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    32e4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    32e6:	3301      	adds	r3, #1
    32e8:	9911      	ldr	r1, [sp, #68]	; 0x44
    32ea:	3201      	adds	r2, #1
    32ec:	2b07      	cmp	r3, #7
    32ee:	9239      	str	r2, [sp, #228]	; 0xe4
    32f0:	6021      	str	r1, [r4, #0]
    32f2:	9338      	str	r3, [sp, #224]	; 0xe0
    32f4:	f77f abd1 	ble.w	2a9a <_svfprintf_r+0x216>
    32f8:	9809      	ldr	r0, [sp, #36]	; 0x24
    32fa:	4659      	mov	r1, fp
    32fc:	aa37      	add	r2, sp, #220	; 0xdc
    32fe:	f7ff fa33 	bl	2768 <__sprint_r>
    3302:	2800      	cmp	r0, #0
    3304:	f47f ac0c 	bne.w	2b20 <_svfprintf_r+0x29c>
    3308:	464c      	mov	r4, r9
    330a:	f7ff bbc7 	b.w	2a9c <_svfprintf_r+0x218>
    330e:	9809      	ldr	r0, [sp, #36]	; 0x24
    3310:	4659      	mov	r1, fp
    3312:	aa37      	add	r2, sp, #220	; 0xdc
    3314:	f7ff fa28 	bl	2768 <__sprint_r>
    3318:	2800      	cmp	r0, #0
    331a:	f47f ac01 	bne.w	2b20 <_svfprintf_r+0x29c>
    331e:	464c      	mov	r4, r9
    3320:	e508      	b.n	2d34 <_svfprintf_r+0x4b0>
    3322:	9809      	ldr	r0, [sp, #36]	; 0x24
    3324:	4659      	mov	r1, fp
    3326:	aa37      	add	r2, sp, #220	; 0xdc
    3328:	f7ff fa1e 	bl	2768 <__sprint_r>
    332c:	2800      	cmp	r0, #0
    332e:	f47f abf7 	bne.w	2b20 <_svfprintf_r+0x29c>
    3332:	464c      	mov	r4, r9
    3334:	e4b6      	b.n	2ca4 <_svfprintf_r+0x420>
    3336:	9809      	ldr	r0, [sp, #36]	; 0x24
    3338:	4659      	mov	r1, fp
    333a:	aa37      	add	r2, sp, #220	; 0xdc
    333c:	f7ff fa14 	bl	2768 <__sprint_r>
    3340:	2800      	cmp	r0, #0
    3342:	f47f abed 	bne.w	2b20 <_svfprintf_r+0x29c>
    3346:	464c      	mov	r4, r9
    3348:	e4bc      	b.n	2cc4 <_svfprintf_r+0x440>
    334a:	9b42      	ldr	r3, [sp, #264]	; 0x108
    334c:	2b00      	cmp	r3, #0
    334e:	f340 81d9 	ble.w	3704 <_svfprintf_r+0xe80>
    3352:	9918      	ldr	r1, [sp, #96]	; 0x60
    3354:	428b      	cmp	r3, r1
    3356:	f2c0 816f 	blt.w	3638 <_svfprintf_r+0xdb4>
    335a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    335c:	6061      	str	r1, [r4, #4]
    335e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    3360:	6022      	str	r2, [r4, #0]
    3362:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    3364:	3301      	adds	r3, #1
    3366:	9338      	str	r3, [sp, #224]	; 0xe0
    3368:	1852      	adds	r2, r2, r1
    336a:	2b07      	cmp	r3, #7
    336c:	9239      	str	r2, [sp, #228]	; 0xe4
    336e:	bfd8      	it	le
    3370:	f104 0308 	addle.w	r3, r4, #8
    3374:	f300 83ba 	bgt.w	3aec <_svfprintf_r+0x1268>
    3378:	9c42      	ldr	r4, [sp, #264]	; 0x108
    337a:	9818      	ldr	r0, [sp, #96]	; 0x60
    337c:	1a24      	subs	r4, r4, r0
    337e:	2c00      	cmp	r4, #0
    3380:	f340 819b 	ble.w	36ba <_svfprintf_r+0xe36>
    3384:	2c10      	cmp	r4, #16
    3386:	4f38      	ldr	r7, [pc, #224]	; (3468 <_svfprintf_r+0xbe4>)
    3388:	f340 818b 	ble.w	36a2 <_svfprintf_r+0xe1e>
    338c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    3390:	2610      	movs	r6, #16
    3392:	46aa      	mov	sl, r5
    3394:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    3398:	9d09      	ldr	r5, [sp, #36]	; 0x24
    339a:	e003      	b.n	33a4 <_svfprintf_r+0xb20>
    339c:	3c10      	subs	r4, #16
    339e:	2c10      	cmp	r4, #16
    33a0:	f340 817c 	ble.w	369c <_svfprintf_r+0xe18>
    33a4:	605e      	str	r6, [r3, #4]
    33a6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    33a8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    33aa:	3201      	adds	r2, #1
    33ac:	601f      	str	r7, [r3, #0]
    33ae:	3110      	adds	r1, #16
    33b0:	2a07      	cmp	r2, #7
    33b2:	9139      	str	r1, [sp, #228]	; 0xe4
    33b4:	f103 0308 	add.w	r3, r3, #8
    33b8:	9238      	str	r2, [sp, #224]	; 0xe0
    33ba:	ddef      	ble.n	339c <_svfprintf_r+0xb18>
    33bc:	4628      	mov	r0, r5
    33be:	4659      	mov	r1, fp
    33c0:	4642      	mov	r2, r8
    33c2:	f7ff f9d1 	bl	2768 <__sprint_r>
    33c6:	464b      	mov	r3, r9
    33c8:	2800      	cmp	r0, #0
    33ca:	d0e7      	beq.n	339c <_svfprintf_r+0xb18>
    33cc:	f7ff bba8 	b.w	2b20 <_svfprintf_r+0x29c>
    33d0:	9816      	ldr	r0, [sp, #88]	; 0x58
    33d2:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    33d6:	4603      	mov	r3, r0
    33d8:	9011      	str	r0, [sp, #68]	; 0x44
    33da:	0931      	lsrs	r1, r6, #4
    33dc:	f006 020f 	and.w	r2, r6, #15
    33e0:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    33e4:	0938      	lsrs	r0, r7, #4
    33e6:	f81c 2002 	ldrb.w	r2, [ip, r2]
    33ea:	460e      	mov	r6, r1
    33ec:	4607      	mov	r7, r0
    33ee:	ea56 0107 	orrs.w	r1, r6, r7
    33f2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    33f6:	d1f0      	bne.n	33da <_svfprintf_r+0xb56>
    33f8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    33fa:	9311      	str	r3, [sp, #68]	; 0x44
    33fc:	1ad2      	subs	r2, r2, r3
    33fe:	920e      	str	r2, [sp, #56]	; 0x38
    3400:	f7ff bbed 	b.w	2bde <_svfprintf_r+0x35a>
    3404:	2300      	movs	r3, #0
    3406:	2209      	movs	r2, #9
    3408:	42b2      	cmp	r2, r6
    340a:	eb73 0007 	sbcs.w	r0, r3, r7
    340e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3410:	bf3e      	ittt	cc
    3412:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    3416:	46a0      	movcc	r8, r4
    3418:	461c      	movcc	r4, r3
    341a:	d21a      	bcs.n	3452 <_svfprintf_r+0xbce>
    341c:	4630      	mov	r0, r6
    341e:	4639      	mov	r1, r7
    3420:	220a      	movs	r2, #10
    3422:	2300      	movs	r3, #0
    3424:	f006 f9ec 	bl	9800 <__aeabi_uldivmod>
    3428:	4630      	mov	r0, r6
    342a:	4639      	mov	r1, r7
    342c:	2300      	movs	r3, #0
    342e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    3432:	220a      	movs	r2, #10
    3434:	f804 cd01 	strb.w	ip, [r4, #-1]!
    3438:	f006 f9e2 	bl	9800 <__aeabi_uldivmod>
    343c:	4606      	mov	r6, r0
    343e:	460f      	mov	r7, r1
    3440:	2009      	movs	r0, #9
    3442:	2100      	movs	r1, #0
    3444:	42b0      	cmp	r0, r6
    3446:	41b9      	sbcs	r1, r7
    3448:	d3e8      	bcc.n	341c <_svfprintf_r+0xb98>
    344a:	4623      	mov	r3, r4
    344c:	4644      	mov	r4, r8
    344e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    3452:	1e5a      	subs	r2, r3, #1
    3454:	3630      	adds	r6, #48	; 0x30
    3456:	9211      	str	r2, [sp, #68]	; 0x44
    3458:	f803 6c01 	strb.w	r6, [r3, #-1]
    345c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    345e:	1a9b      	subs	r3, r3, r2
    3460:	930e      	str	r3, [sp, #56]	; 0x38
    3462:	f7ff bbbc 	b.w	2bde <_svfprintf_r+0x35a>
    3466:	bf00      	nop
    3468:	0000a128 	.word	0x0000a128
    346c:	9809      	ldr	r0, [sp, #36]	; 0x24
    346e:	4659      	mov	r1, fp
    3470:	aa37      	add	r2, sp, #220	; 0xdc
    3472:	f7ff f979 	bl	2768 <__sprint_r>
    3476:	2800      	cmp	r0, #0
    3478:	f47f ab52 	bne.w	2b20 <_svfprintf_r+0x29c>
    347c:	464c      	mov	r4, r9
    347e:	f7ff bbff 	b.w	2c80 <_svfprintf_r+0x3fc>
    3482:	9818      	ldr	r0, [sp, #96]	; 0x60
    3484:	1e46      	subs	r6, r0, #1
    3486:	2e00      	cmp	r6, #0
    3488:	f77f ab08 	ble.w	2a9c <_svfprintf_r+0x218>
    348c:	2e10      	cmp	r6, #16
    348e:	4f9c      	ldr	r7, [pc, #624]	; (3700 <_svfprintf_r+0xe7c>)
    3490:	bfc8      	it	gt
    3492:	f04f 0810 	movgt.w	r8, #16
    3496:	dc03      	bgt.n	34a0 <_svfprintf_r+0xc1c>
    3498:	e01b      	b.n	34d2 <_svfprintf_r+0xc4e>
    349a:	3e10      	subs	r6, #16
    349c:	2e10      	cmp	r6, #16
    349e:	dd18      	ble.n	34d2 <_svfprintf_r+0xc4e>
    34a0:	f8c4 8004 	str.w	r8, [r4, #4]
    34a4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    34a6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    34a8:	3301      	adds	r3, #1
    34aa:	6027      	str	r7, [r4, #0]
    34ac:	3210      	adds	r2, #16
    34ae:	2b07      	cmp	r3, #7
    34b0:	9239      	str	r2, [sp, #228]	; 0xe4
    34b2:	f104 0408 	add.w	r4, r4, #8
    34b6:	9338      	str	r3, [sp, #224]	; 0xe0
    34b8:	ddef      	ble.n	349a <_svfprintf_r+0xc16>
    34ba:	9809      	ldr	r0, [sp, #36]	; 0x24
    34bc:	4659      	mov	r1, fp
    34be:	aa37      	add	r2, sp, #220	; 0xdc
    34c0:	464c      	mov	r4, r9
    34c2:	f7ff f951 	bl	2768 <__sprint_r>
    34c6:	2800      	cmp	r0, #0
    34c8:	f47f ab2a 	bne.w	2b20 <_svfprintf_r+0x29c>
    34cc:	3e10      	subs	r6, #16
    34ce:	2e10      	cmp	r6, #16
    34d0:	dce6      	bgt.n	34a0 <_svfprintf_r+0xc1c>
    34d2:	6066      	str	r6, [r4, #4]
    34d4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    34d6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    34d8:	3301      	adds	r3, #1
    34da:	6027      	str	r7, [r4, #0]
    34dc:	1992      	adds	r2, r2, r6
    34de:	2b07      	cmp	r3, #7
    34e0:	9239      	str	r2, [sp, #228]	; 0xe4
    34e2:	9338      	str	r3, [sp, #224]	; 0xe0
    34e4:	f77f aad9 	ble.w	2a9a <_svfprintf_r+0x216>
    34e8:	e706      	b.n	32f8 <_svfprintf_r+0xa74>
    34ea:	9814      	ldr	r0, [sp, #80]	; 0x50
    34ec:	2130      	movs	r1, #48	; 0x30
    34ee:	f04a 0a02 	orr.w	sl, sl, #2
    34f2:	2201      	movs	r2, #1
    34f4:	2302      	movs	r3, #2
    34f6:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    34fa:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    34fe:	f7ff bb39 	b.w	2b74 <_svfprintf_r+0x2f0>
    3502:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3504:	1d13      	adds	r3, r2, #4
    3506:	6816      	ldr	r6, [r2, #0]
    3508:	930a      	str	r3, [sp, #40]	; 0x28
    350a:	4636      	mov	r6, r6
    350c:	ea4f 77e6 	mov.w	r7, r6, asr #31
    3510:	2e00      	cmp	r6, #0
    3512:	f177 0000 	sbcs.w	r0, r7, #0
    3516:	f6bf ac8a 	bge.w	2e2e <_svfprintf_r+0x5aa>
    351a:	4276      	negs	r6, r6
    351c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    3520:	232d      	movs	r3, #45	; 0x2d
    3522:	ea56 0207 	orrs.w	r2, r6, r7
    3526:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    352a:	bf0c      	ite	eq
    352c:	2200      	moveq	r2, #0
    352e:	2201      	movne	r2, #1
    3530:	2301      	movs	r3, #1
    3532:	f7ff bb23 	b.w	2b7c <_svfprintf_r+0x2f8>
    3536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3538:	1d18      	adds	r0, r3, #4
    353a:	681e      	ldr	r6, [r3, #0]
    353c:	900a      	str	r0, [sp, #40]	; 0x28
    353e:	4636      	mov	r6, r6
    3540:	f04f 0700 	mov.w	r7, #0
    3544:	f7ff bb0c 	b.w	2b60 <_svfprintf_r+0x2dc>
    3548:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    354a:	1d13      	adds	r3, r2, #4
    354c:	6816      	ldr	r6, [r2, #0]
    354e:	930a      	str	r3, [sp, #40]	; 0x28
    3550:	2301      	movs	r3, #1
    3552:	1e32      	subs	r2, r6, #0
    3554:	bf18      	it	ne
    3556:	2201      	movne	r2, #1
    3558:	4636      	mov	r6, r6
    355a:	f04f 0700 	mov.w	r7, #0
    355e:	f7ff bb09 	b.w	2b74 <_svfprintf_r+0x2f0>
    3562:	9809      	ldr	r0, [sp, #36]	; 0x24
    3564:	4659      	mov	r1, fp
    3566:	aa37      	add	r2, sp, #220	; 0xdc
    3568:	f7ff f8fe 	bl	2768 <__sprint_r>
    356c:	2800      	cmp	r0, #0
    356e:	f47f aad7 	bne.w	2b20 <_svfprintf_r+0x29c>
    3572:	464c      	mov	r4, r9
    3574:	f7ff ba79 	b.w	2a6a <_svfprintf_r+0x1e6>
    3578:	9809      	ldr	r0, [sp, #36]	; 0x24
    357a:	4659      	mov	r1, fp
    357c:	aa37      	add	r2, sp, #220	; 0xdc
    357e:	f7ff f8f3 	bl	2768 <__sprint_r>
    3582:	2800      	cmp	r0, #0
    3584:	f47f aacc 	bne.w	2b20 <_svfprintf_r+0x29c>
    3588:	464c      	mov	r4, r9
    358a:	f7ff ba60 	b.w	2a4e <_svfprintf_r+0x1ca>
    358e:	2830      	cmp	r0, #48	; 0x30
    3590:	f000 8296 	beq.w	3ac0 <_svfprintf_r+0x123c>
    3594:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3596:	2330      	movs	r3, #48	; 0x30
    3598:	f802 3d01 	strb.w	r3, [r2, #-1]!
    359c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    359e:	9211      	str	r2, [sp, #68]	; 0x44
    35a0:	1a9b      	subs	r3, r3, r2
    35a2:	930e      	str	r3, [sp, #56]	; 0x38
    35a4:	f7ff bb1b 	b.w	2bde <_svfprintf_r+0x35a>
    35a8:	9809      	ldr	r0, [sp, #36]	; 0x24
    35aa:	4659      	mov	r1, fp
    35ac:	aa37      	add	r2, sp, #220	; 0xdc
    35ae:	f7ff f8db 	bl	2768 <__sprint_r>
    35b2:	2800      	cmp	r0, #0
    35b4:	f47f aab4 	bne.w	2b20 <_svfprintf_r+0x29c>
    35b8:	464c      	mov	r4, r9
    35ba:	f7ff bb87 	b.w	2ccc <_svfprintf_r+0x448>
    35be:	605e      	str	r6, [r3, #4]
    35c0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    35c2:	9939      	ldr	r1, [sp, #228]	; 0xe4
    35c4:	3201      	adds	r2, #1
    35c6:	601f      	str	r7, [r3, #0]
    35c8:	1989      	adds	r1, r1, r6
    35ca:	2a07      	cmp	r2, #7
    35cc:	9139      	str	r1, [sp, #228]	; 0xe4
    35ce:	9238      	str	r2, [sp, #224]	; 0xe0
    35d0:	f73f abc1 	bgt.w	2d56 <_svfprintf_r+0x4d2>
    35d4:	3308      	adds	r3, #8
    35d6:	f7ff ba71 	b.w	2abc <_svfprintf_r+0x238>
    35da:	990a      	ldr	r1, [sp, #40]	; 0x28
    35dc:	462b      	mov	r3, r5
    35de:	782a      	ldrb	r2, [r5, #0]
    35e0:	910a      	str	r1, [sp, #40]	; 0x28
    35e2:	f7ff b9b8 	b.w	2956 <_svfprintf_r+0xd2>
    35e6:	f01a 0f10 	tst.w	sl, #16
    35ea:	f000 81cd 	beq.w	3988 <_svfprintf_r+0x1104>
    35ee:	980a      	ldr	r0, [sp, #40]	; 0x28
    35f0:	990d      	ldr	r1, [sp, #52]	; 0x34
    35f2:	f100 0a04 	add.w	sl, r0, #4
    35f6:	6803      	ldr	r3, [r0, #0]
    35f8:	6019      	str	r1, [r3, #0]
    35fa:	f7ff b96d 	b.w	28d8 <_svfprintf_r+0x54>
    35fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3600:	1dd3      	adds	r3, r2, #7
    3602:	f023 0307 	bic.w	r3, r3, #7
    3606:	f103 0008 	add.w	r0, r3, #8
    360a:	900a      	str	r0, [sp, #40]	; 0x28
    360c:	685e      	ldr	r6, [r3, #4]
    360e:	681f      	ldr	r7, [r3, #0]
    3610:	9619      	str	r6, [sp, #100]	; 0x64
    3612:	9710      	str	r7, [sp, #64]	; 0x40
    3614:	e43f      	b.n	2e96 <_svfprintf_r+0x612>
    3616:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    361a:	f000 81a9 	beq.w	3970 <_svfprintf_r+0x10ec>
    361e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3620:	4613      	mov	r3, r2
    3622:	1d0a      	adds	r2, r1, #4
    3624:	920a      	str	r2, [sp, #40]	; 0x28
    3626:	880e      	ldrh	r6, [r1, #0]
    3628:	1e32      	subs	r2, r6, #0
    362a:	bf18      	it	ne
    362c:	2201      	movne	r2, #1
    362e:	4636      	mov	r6, r6
    3630:	f04f 0700 	mov.w	r7, #0
    3634:	f7ff ba9e 	b.w	2b74 <_svfprintf_r+0x2f0>
    3638:	9a11      	ldr	r2, [sp, #68]	; 0x44
    363a:	6063      	str	r3, [r4, #4]
    363c:	9938      	ldr	r1, [sp, #224]	; 0xe0
    363e:	6022      	str	r2, [r4, #0]
    3640:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    3642:	3101      	adds	r1, #1
    3644:	9138      	str	r1, [sp, #224]	; 0xe0
    3646:	18d3      	adds	r3, r2, r3
    3648:	2907      	cmp	r1, #7
    364a:	9339      	str	r3, [sp, #228]	; 0xe4
    364c:	f300 8262 	bgt.w	3b14 <_svfprintf_r+0x1290>
    3650:	3408      	adds	r4, #8
    3652:	2301      	movs	r3, #1
    3654:	9e42      	ldr	r6, [sp, #264]	; 0x108
    3656:	6063      	str	r3, [r4, #4]
    3658:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    365a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    365c:	3301      	adds	r3, #1
    365e:	981b      	ldr	r0, [sp, #108]	; 0x6c
    3660:	3201      	adds	r2, #1
    3662:	2b07      	cmp	r3, #7
    3664:	9338      	str	r3, [sp, #224]	; 0xe0
    3666:	bfd8      	it	le
    3668:	f104 0308 	addle.w	r3, r4, #8
    366c:	6020      	str	r0, [r4, #0]
    366e:	9239      	str	r2, [sp, #228]	; 0xe4
    3670:	f300 8246 	bgt.w	3b00 <_svfprintf_r+0x127c>
    3674:	9a42      	ldr	r2, [sp, #264]	; 0x108
    3676:	9911      	ldr	r1, [sp, #68]	; 0x44
    3678:	9818      	ldr	r0, [sp, #96]	; 0x60
    367a:	198e      	adds	r6, r1, r6
    367c:	601e      	str	r6, [r3, #0]
    367e:	1a81      	subs	r1, r0, r2
    3680:	6059      	str	r1, [r3, #4]
    3682:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3684:	1a8a      	subs	r2, r1, r2
    3686:	9938      	ldr	r1, [sp, #224]	; 0xe0
    3688:	1812      	adds	r2, r2, r0
    368a:	9239      	str	r2, [sp, #228]	; 0xe4
    368c:	3101      	adds	r1, #1
    368e:	9138      	str	r1, [sp, #224]	; 0xe0
    3690:	2907      	cmp	r1, #7
    3692:	f73f ab60 	bgt.w	2d56 <_svfprintf_r+0x4d2>
    3696:	3308      	adds	r3, #8
    3698:	f7ff ba10 	b.w	2abc <_svfprintf_r+0x238>
    369c:	4655      	mov	r5, sl
    369e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    36a2:	605c      	str	r4, [r3, #4]
    36a4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    36a6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    36a8:	3201      	adds	r2, #1
    36aa:	601f      	str	r7, [r3, #0]
    36ac:	1909      	adds	r1, r1, r4
    36ae:	2a07      	cmp	r2, #7
    36b0:	9139      	str	r1, [sp, #228]	; 0xe4
    36b2:	9238      	str	r2, [sp, #224]	; 0xe0
    36b4:	f300 827f 	bgt.w	3bb6 <_svfprintf_r+0x1332>
    36b8:	3308      	adds	r3, #8
    36ba:	f01a 0f01 	tst.w	sl, #1
    36be:	f43f a9fd 	beq.w	2abc <_svfprintf_r+0x238>
    36c2:	991b      	ldr	r1, [sp, #108]	; 0x6c
    36c4:	2201      	movs	r2, #1
    36c6:	605a      	str	r2, [r3, #4]
    36c8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    36ca:	6019      	str	r1, [r3, #0]
    36cc:	9939      	ldr	r1, [sp, #228]	; 0xe4
    36ce:	3201      	adds	r2, #1
    36d0:	9238      	str	r2, [sp, #224]	; 0xe0
    36d2:	3101      	adds	r1, #1
    36d4:	2a07      	cmp	r2, #7
    36d6:	9139      	str	r1, [sp, #228]	; 0xe4
    36d8:	f73f ab3d 	bgt.w	2d56 <_svfprintf_r+0x4d2>
    36dc:	3308      	adds	r3, #8
    36de:	f7ff b9ed 	b.w	2abc <_svfprintf_r+0x238>
    36e2:	232d      	movs	r3, #45	; 0x2d
    36e4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    36e8:	f7ff bbe8 	b.w	2ebc <_svfprintf_r+0x638>
    36ec:	9809      	ldr	r0, [sp, #36]	; 0x24
    36ee:	4659      	mov	r1, fp
    36f0:	aa37      	add	r2, sp, #220	; 0xdc
    36f2:	f7ff f839 	bl	2768 <__sprint_r>
    36f6:	2800      	cmp	r0, #0
    36f8:	f47f aa12 	bne.w	2b20 <_svfprintf_r+0x29c>
    36fc:	464b      	mov	r3, r9
    36fe:	e556      	b.n	31ae <_svfprintf_r+0x92a>
    3700:	0000a128 	.word	0x0000a128
    3704:	2301      	movs	r3, #1
    3706:	6063      	str	r3, [r4, #4]
    3708:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    370a:	f24a 1378 	movw	r3, #41336	; 0xa178
    370e:	f2c0 0300 	movt	r3, #0
    3712:	6023      	str	r3, [r4, #0]
    3714:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    3716:	3201      	adds	r2, #1
    3718:	9238      	str	r2, [sp, #224]	; 0xe0
    371a:	3301      	adds	r3, #1
    371c:	2a07      	cmp	r2, #7
    371e:	9339      	str	r3, [sp, #228]	; 0xe4
    3720:	bfd8      	it	le
    3722:	f104 0308 	addle.w	r3, r4, #8
    3726:	f300 8173 	bgt.w	3a10 <_svfprintf_r+0x118c>
    372a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    372c:	b92a      	cbnz	r2, 373a <_svfprintf_r+0xeb6>
    372e:	9818      	ldr	r0, [sp, #96]	; 0x60
    3730:	b918      	cbnz	r0, 373a <_svfprintf_r+0xeb6>
    3732:	f01a 0f01 	tst.w	sl, #1
    3736:	f43f a9c1 	beq.w	2abc <_svfprintf_r+0x238>
    373a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    373c:	2201      	movs	r2, #1
    373e:	605a      	str	r2, [r3, #4]
    3740:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3742:	6019      	str	r1, [r3, #0]
    3744:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3746:	3201      	adds	r2, #1
    3748:	9238      	str	r2, [sp, #224]	; 0xe0
    374a:	3101      	adds	r1, #1
    374c:	2a07      	cmp	r2, #7
    374e:	9139      	str	r1, [sp, #228]	; 0xe4
    3750:	f300 8168 	bgt.w	3a24 <_svfprintf_r+0x11a0>
    3754:	3308      	adds	r3, #8
    3756:	9c42      	ldr	r4, [sp, #264]	; 0x108
    3758:	4264      	negs	r4, r4
    375a:	2c00      	cmp	r4, #0
    375c:	f340 8187 	ble.w	3a6e <_svfprintf_r+0x11ea>
    3760:	2c10      	cmp	r4, #16
    3762:	4f9e      	ldr	r7, [pc, #632]	; (39dc <_svfprintf_r+0x1158>)
    3764:	f340 81a0 	ble.w	3aa8 <_svfprintf_r+0x1224>
    3768:	2610      	movs	r6, #16
    376a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    376e:	e003      	b.n	3778 <_svfprintf_r+0xef4>
    3770:	3c10      	subs	r4, #16
    3772:	2c10      	cmp	r4, #16
    3774:	f340 8198 	ble.w	3aa8 <_svfprintf_r+0x1224>
    3778:	605e      	str	r6, [r3, #4]
    377a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    377c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    377e:	3201      	adds	r2, #1
    3780:	601f      	str	r7, [r3, #0]
    3782:	3110      	adds	r1, #16
    3784:	2a07      	cmp	r2, #7
    3786:	9139      	str	r1, [sp, #228]	; 0xe4
    3788:	f103 0308 	add.w	r3, r3, #8
    378c:	9238      	str	r2, [sp, #224]	; 0xe0
    378e:	ddef      	ble.n	3770 <_svfprintf_r+0xeec>
    3790:	9809      	ldr	r0, [sp, #36]	; 0x24
    3792:	4659      	mov	r1, fp
    3794:	4642      	mov	r2, r8
    3796:	f7fe ffe7 	bl	2768 <__sprint_r>
    379a:	464b      	mov	r3, r9
    379c:	2800      	cmp	r0, #0
    379e:	d0e7      	beq.n	3770 <_svfprintf_r+0xeec>
    37a0:	f7ff b9be 	b.w	2b20 <_svfprintf_r+0x29c>
    37a4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    37a6:	465e      	mov	r6, fp
    37a8:	2b00      	cmp	r3, #0
    37aa:	f43f a9ba 	beq.w	2b22 <_svfprintf_r+0x29e>
    37ae:	9809      	ldr	r0, [sp, #36]	; 0x24
    37b0:	4659      	mov	r1, fp
    37b2:	aa37      	add	r2, sp, #220	; 0xdc
    37b4:	f7fe ffd8 	bl	2768 <__sprint_r>
    37b8:	f7ff b9b3 	b.w	2b22 <_svfprintf_r+0x29e>
    37bc:	990a      	ldr	r1, [sp, #40]	; 0x28
    37be:	f04a 0a20 	orr.w	sl, sl, #32
    37c2:	786a      	ldrb	r2, [r5, #1]
    37c4:	1c6b      	adds	r3, r5, #1
    37c6:	910a      	str	r1, [sp, #40]	; 0x28
    37c8:	f7ff b8c5 	b.w	2956 <_svfprintf_r+0xd2>
    37cc:	4638      	mov	r0, r7
    37ce:	4631      	mov	r1, r6
    37d0:	9308      	str	r3, [sp, #32]
    37d2:	f004 ff81 	bl	86d8 <__isnand>
    37d6:	9b08      	ldr	r3, [sp, #32]
    37d8:	2800      	cmp	r0, #0
    37da:	f040 8101 	bne.w	39e0 <_svfprintf_r+0x115c>
    37de:	f1b8 3fff 	cmp.w	r8, #4294967295
    37e2:	bf08      	it	eq
    37e4:	f108 0807 	addeq.w	r8, r8, #7
    37e8:	d00e      	beq.n	3808 <_svfprintf_r+0xf84>
    37ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
    37ec:	2a67      	cmp	r2, #103	; 0x67
    37ee:	bf14      	ite	ne
    37f0:	2300      	movne	r3, #0
    37f2:	2301      	moveq	r3, #1
    37f4:	2a47      	cmp	r2, #71	; 0x47
    37f6:	bf08      	it	eq
    37f8:	f043 0301 	orreq.w	r3, r3, #1
    37fc:	b123      	cbz	r3, 3808 <_svfprintf_r+0xf84>
    37fe:	f1b8 0f00 	cmp.w	r8, #0
    3802:	bf08      	it	eq
    3804:	f04f 0801 	moveq.w	r8, #1
    3808:	4633      	mov	r3, r6
    380a:	463a      	mov	r2, r7
    380c:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    3810:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    3814:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    3816:	2b00      	cmp	r3, #0
    3818:	f2c0 820a 	blt.w	3c30 <_svfprintf_r+0x13ac>
    381c:	2300      	movs	r3, #0
    381e:	9315      	str	r3, [sp, #84]	; 0x54
    3820:	9914      	ldr	r1, [sp, #80]	; 0x50
    3822:	2966      	cmp	r1, #102	; 0x66
    3824:	bf14      	ite	ne
    3826:	2300      	movne	r3, #0
    3828:	2301      	moveq	r3, #1
    382a:	2946      	cmp	r1, #70	; 0x46
    382c:	bf08      	it	eq
    382e:	f043 0301 	orreq.w	r3, r3, #1
    3832:	9312      	str	r3, [sp, #72]	; 0x48
    3834:	2b00      	cmp	r3, #0
    3836:	f000 818a 	beq.w	3b4e <_svfprintf_r+0x12ca>
    383a:	2303      	movs	r3, #3
    383c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    3840:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3842:	970e      	str	r7, [sp, #56]	; 0x38
    3844:	960f      	str	r6, [sp, #60]	; 0x3c
    3846:	9300      	str	r3, [sp, #0]
    3848:	9809      	ldr	r0, [sp, #36]	; 0x24
    384a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    384e:	9101      	str	r1, [sp, #4]
    3850:	a942      	add	r1, sp, #264	; 0x108
    3852:	9102      	str	r1, [sp, #8]
    3854:	a941      	add	r1, sp, #260	; 0x104
    3856:	9103      	str	r1, [sp, #12]
    3858:	a940      	add	r1, sp, #256	; 0x100
    385a:	9104      	str	r1, [sp, #16]
    385c:	f002 f80c 	bl	5878 <_dtoa_r>
    3860:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3862:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    3866:	bf18      	it	ne
    3868:	2301      	movne	r3, #1
    386a:	2a47      	cmp	r2, #71	; 0x47
    386c:	bf0c      	ite	eq
    386e:	2300      	moveq	r3, #0
    3870:	f003 0301 	andne.w	r3, r3, #1
    3874:	9011      	str	r0, [sp, #68]	; 0x44
    3876:	b92b      	cbnz	r3, 3884 <_svfprintf_r+0x1000>
    3878:	f01a 0f01 	tst.w	sl, #1
    387c:	bf08      	it	eq
    387e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    3882:	d01a      	beq.n	38ba <_svfprintf_r+0x1036>
    3884:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3886:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3888:	9912      	ldr	r1, [sp, #72]	; 0x48
    388a:	eb03 0c00 	add.w	ip, r3, r0
    388e:	b129      	cbz	r1, 389c <_svfprintf_r+0x1018>
    3890:	781b      	ldrb	r3, [r3, #0]
    3892:	2b30      	cmp	r3, #48	; 0x30
    3894:	f000 80d0 	beq.w	3a38 <_svfprintf_r+0x11b4>
    3898:	9b42      	ldr	r3, [sp, #264]	; 0x108
    389a:	449c      	add	ip, r3
    389c:	4638      	mov	r0, r7
    389e:	2200      	movs	r2, #0
    38a0:	2300      	movs	r3, #0
    38a2:	4631      	mov	r1, r6
    38a4:	f8cd c020 	str.w	ip, [sp, #32]
    38a8:	f005 ff50 	bl	974c <__aeabi_dcmpeq>
    38ac:	f8dd c020 	ldr.w	ip, [sp, #32]
    38b0:	2800      	cmp	r0, #0
    38b2:	f000 8173 	beq.w	3b9c <_svfprintf_r+0x1318>
    38b6:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    38ba:	9814      	ldr	r0, [sp, #80]	; 0x50
    38bc:	9911      	ldr	r1, [sp, #68]	; 0x44
    38be:	2867      	cmp	r0, #103	; 0x67
    38c0:	bf14      	ite	ne
    38c2:	2300      	movne	r3, #0
    38c4:	2301      	moveq	r3, #1
    38c6:	2847      	cmp	r0, #71	; 0x47
    38c8:	bf08      	it	eq
    38ca:	f043 0301 	orreq.w	r3, r3, #1
    38ce:	ebc1 010c 	rsb	r1, r1, ip
    38d2:	9118      	str	r1, [sp, #96]	; 0x60
    38d4:	2b00      	cmp	r3, #0
    38d6:	f000 814a 	beq.w	3b6e <_svfprintf_r+0x12ea>
    38da:	9a42      	ldr	r2, [sp, #264]	; 0x108
    38dc:	f112 0f03 	cmn.w	r2, #3
    38e0:	920e      	str	r2, [sp, #56]	; 0x38
    38e2:	db02      	blt.n	38ea <_svfprintf_r+0x1066>
    38e4:	4590      	cmp	r8, r2
    38e6:	f280 814b 	bge.w	3b80 <_svfprintf_r+0x12fc>
    38ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
    38ec:	3b02      	subs	r3, #2
    38ee:	9314      	str	r3, [sp, #80]	; 0x50
    38f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    38f2:	9814      	ldr	r0, [sp, #80]	; 0x50
    38f4:	1e53      	subs	r3, r2, #1
    38f6:	9342      	str	r3, [sp, #264]	; 0x108
    38f8:	2b00      	cmp	r3, #0
    38fa:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    38fe:	f2c0 81d1 	blt.w	3ca4 <_svfprintf_r+0x1420>
    3902:	222b      	movs	r2, #43	; 0x2b
    3904:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    3908:	2b09      	cmp	r3, #9
    390a:	f300 8162 	bgt.w	3bd2 <_svfprintf_r+0x134e>
    390e:	a93f      	add	r1, sp, #252	; 0xfc
    3910:	3330      	adds	r3, #48	; 0x30
    3912:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    3916:	2330      	movs	r3, #48	; 0x30
    3918:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    391c:	ab3e      	add	r3, sp, #248	; 0xf8
    391e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3920:	1acb      	subs	r3, r1, r3
    3922:	9918      	ldr	r1, [sp, #96]	; 0x60
    3924:	931a      	str	r3, [sp, #104]	; 0x68
    3926:	1859      	adds	r1, r3, r1
    3928:	2a01      	cmp	r2, #1
    392a:	910e      	str	r1, [sp, #56]	; 0x38
    392c:	f340 81cc 	ble.w	3cc8 <_svfprintf_r+0x1444>
    3930:	980e      	ldr	r0, [sp, #56]	; 0x38
    3932:	3001      	adds	r0, #1
    3934:	900e      	str	r0, [sp, #56]	; 0x38
    3936:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    393a:	910b      	str	r1, [sp, #44]	; 0x2c
    393c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    393e:	2b00      	cmp	r3, #0
    3940:	f000 80fd 	beq.w	3b3e <_svfprintf_r+0x12ba>
    3944:	232d      	movs	r3, #45	; 0x2d
    3946:	2000      	movs	r0, #0
    3948:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    394c:	9015      	str	r0, [sp, #84]	; 0x54
    394e:	f7ff b950 	b.w	2bf2 <_svfprintf_r+0x36e>
    3952:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    3954:	425b      	negs	r3, r3
    3956:	930c      	str	r3, [sp, #48]	; 0x30
    3958:	f7ff bace 	b.w	2ef8 <_svfprintf_r+0x674>
    395c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    395e:	2000      	movs	r0, #0
    3960:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3964:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    3968:	9015      	str	r0, [sp, #84]	; 0x54
    396a:	920b      	str	r2, [sp, #44]	; 0x2c
    396c:	f7ff b940 	b.w	2bf0 <_svfprintf_r+0x36c>
    3970:	980a      	ldr	r0, [sp, #40]	; 0x28
    3972:	1d01      	adds	r1, r0, #4
    3974:	910a      	str	r1, [sp, #40]	; 0x28
    3976:	6806      	ldr	r6, [r0, #0]
    3978:	1e32      	subs	r2, r6, #0
    397a:	bf18      	it	ne
    397c:	2201      	movne	r2, #1
    397e:	4636      	mov	r6, r6
    3980:	f04f 0700 	mov.w	r7, #0
    3984:	f7ff b8f6 	b.w	2b74 <_svfprintf_r+0x2f0>
    3988:	f01a 0f40 	tst.w	sl, #64	; 0x40
    398c:	bf17      	itett	ne
    398e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    3990:	990a      	ldreq	r1, [sp, #40]	; 0x28
    3992:	980d      	ldrne	r0, [sp, #52]	; 0x34
    3994:	f102 0a04 	addne.w	sl, r2, #4
    3998:	bf11      	iteee	ne
    399a:	6813      	ldrne	r3, [r2, #0]
    399c:	f101 0a04 	addeq.w	sl, r1, #4
    39a0:	680b      	ldreq	r3, [r1, #0]
    39a2:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    39a4:	bf14      	ite	ne
    39a6:	8018      	strhne	r0, [r3, #0]
    39a8:	601a      	streq	r2, [r3, #0]
    39aa:	f7fe bf95 	b.w	28d8 <_svfprintf_r+0x54>
    39ae:	9809      	ldr	r0, [sp, #36]	; 0x24
    39b0:	4659      	mov	r1, fp
    39b2:	aa37      	add	r2, sp, #220	; 0xdc
    39b4:	f7fe fed8 	bl	2768 <__sprint_r>
    39b8:	2800      	cmp	r0, #0
    39ba:	f47f a8b1 	bne.w	2b20 <_svfprintf_r+0x29c>
    39be:	464b      	mov	r3, r9
    39c0:	e40b      	b.n	31da <_svfprintf_r+0x956>
    39c2:	9809      	ldr	r0, [sp, #36]	; 0x24
    39c4:	2140      	movs	r1, #64	; 0x40
    39c6:	f003 fc19 	bl	71fc <_malloc_r>
    39ca:	6030      	str	r0, [r6, #0]
    39cc:	6130      	str	r0, [r6, #16]
    39ce:	2800      	cmp	r0, #0
    39d0:	f000 818d 	beq.w	3cee <_svfprintf_r+0x146a>
    39d4:	2340      	movs	r3, #64	; 0x40
    39d6:	6173      	str	r3, [r6, #20]
    39d8:	f7fe bf67 	b.w	28aa <_svfprintf_r+0x26>
    39dc:	0000a128 	.word	0x0000a128
    39e0:	2003      	movs	r0, #3
    39e2:	f24a 1258 	movw	r2, #41304	; 0xa158
    39e6:	f24a 1154 	movw	r1, #41300	; 0xa154
    39ea:	900b      	str	r0, [sp, #44]	; 0x2c
    39ec:	9814      	ldr	r0, [sp, #80]	; 0x50
    39ee:	f2c0 0100 	movt	r1, #0
    39f2:	f2c0 0200 	movt	r2, #0
    39f6:	9315      	str	r3, [sp, #84]	; 0x54
    39f8:	2847      	cmp	r0, #71	; 0x47
    39fa:	bfd8      	it	le
    39fc:	460a      	movle	r2, r1
    39fe:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    3a02:	2103      	movs	r1, #3
    3a04:	9211      	str	r2, [sp, #68]	; 0x44
    3a06:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3a0a:	910e      	str	r1, [sp, #56]	; 0x38
    3a0c:	f7ff b8f0 	b.w	2bf0 <_svfprintf_r+0x36c>
    3a10:	9809      	ldr	r0, [sp, #36]	; 0x24
    3a12:	4659      	mov	r1, fp
    3a14:	aa37      	add	r2, sp, #220	; 0xdc
    3a16:	f7fe fea7 	bl	2768 <__sprint_r>
    3a1a:	2800      	cmp	r0, #0
    3a1c:	f47f a880 	bne.w	2b20 <_svfprintf_r+0x29c>
    3a20:	464b      	mov	r3, r9
    3a22:	e682      	b.n	372a <_svfprintf_r+0xea6>
    3a24:	9809      	ldr	r0, [sp, #36]	; 0x24
    3a26:	4659      	mov	r1, fp
    3a28:	aa37      	add	r2, sp, #220	; 0xdc
    3a2a:	f7fe fe9d 	bl	2768 <__sprint_r>
    3a2e:	2800      	cmp	r0, #0
    3a30:	f47f a876 	bne.w	2b20 <_svfprintf_r+0x29c>
    3a34:	464b      	mov	r3, r9
    3a36:	e68e      	b.n	3756 <_svfprintf_r+0xed2>
    3a38:	4638      	mov	r0, r7
    3a3a:	2200      	movs	r2, #0
    3a3c:	2300      	movs	r3, #0
    3a3e:	4631      	mov	r1, r6
    3a40:	f8cd c020 	str.w	ip, [sp, #32]
    3a44:	f005 fe82 	bl	974c <__aeabi_dcmpeq>
    3a48:	f8dd c020 	ldr.w	ip, [sp, #32]
    3a4c:	2800      	cmp	r0, #0
    3a4e:	f47f af23 	bne.w	3898 <_svfprintf_r+0x1014>
    3a52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3a54:	f1c2 0301 	rsb	r3, r2, #1
    3a58:	9342      	str	r3, [sp, #264]	; 0x108
    3a5a:	e71e      	b.n	389a <_svfprintf_r+0x1016>
    3a5c:	9809      	ldr	r0, [sp, #36]	; 0x24
    3a5e:	4659      	mov	r1, fp
    3a60:	aa37      	add	r2, sp, #220	; 0xdc
    3a62:	f7fe fe81 	bl	2768 <__sprint_r>
    3a66:	2800      	cmp	r0, #0
    3a68:	f47f a85a 	bne.w	2b20 <_svfprintf_r+0x29c>
    3a6c:	464b      	mov	r3, r9
    3a6e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3a70:	9811      	ldr	r0, [sp, #68]	; 0x44
    3a72:	605a      	str	r2, [r3, #4]
    3a74:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3a76:	9939      	ldr	r1, [sp, #228]	; 0xe4
    3a78:	6018      	str	r0, [r3, #0]
    3a7a:	3201      	adds	r2, #1
    3a7c:	9818      	ldr	r0, [sp, #96]	; 0x60
    3a7e:	9238      	str	r2, [sp, #224]	; 0xe0
    3a80:	1809      	adds	r1, r1, r0
    3a82:	2a07      	cmp	r2, #7
    3a84:	9139      	str	r1, [sp, #228]	; 0xe4
    3a86:	f73f a966 	bgt.w	2d56 <_svfprintf_r+0x4d2>
    3a8a:	3308      	adds	r3, #8
    3a8c:	f7ff b816 	b.w	2abc <_svfprintf_r+0x238>
    3a90:	2100      	movs	r1, #0
    3a92:	9115      	str	r1, [sp, #84]	; 0x54
    3a94:	f7fe fe38 	bl	2708 <strlen>
    3a98:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3a9c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    3aa0:	900e      	str	r0, [sp, #56]	; 0x38
    3aa2:	920b      	str	r2, [sp, #44]	; 0x2c
    3aa4:	f7ff b8a4 	b.w	2bf0 <_svfprintf_r+0x36c>
    3aa8:	605c      	str	r4, [r3, #4]
    3aaa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    3aac:	601f      	str	r7, [r3, #0]
    3aae:	1c51      	adds	r1, r2, #1
    3ab0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    3ab2:	9138      	str	r1, [sp, #224]	; 0xe0
    3ab4:	1912      	adds	r2, r2, r4
    3ab6:	2907      	cmp	r1, #7
    3ab8:	9239      	str	r2, [sp, #228]	; 0xe4
    3aba:	dccf      	bgt.n	3a5c <_svfprintf_r+0x11d8>
    3abc:	3308      	adds	r3, #8
    3abe:	e7d6      	b.n	3a6e <_svfprintf_r+0x11ea>
    3ac0:	9916      	ldr	r1, [sp, #88]	; 0x58
    3ac2:	9811      	ldr	r0, [sp, #68]	; 0x44
    3ac4:	1a08      	subs	r0, r1, r0
    3ac6:	900e      	str	r0, [sp, #56]	; 0x38
    3ac8:	f7ff b889 	b.w	2bde <_svfprintf_r+0x35a>
    3acc:	f1b8 0f06 	cmp.w	r8, #6
    3ad0:	bf34      	ite	cc
    3ad2:	4641      	movcc	r1, r8
    3ad4:	2106      	movcs	r1, #6
    3ad6:	f24a 1270 	movw	r2, #41328	; 0xa170
    3ada:	f2c0 0200 	movt	r2, #0
    3ade:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    3ae2:	910e      	str	r1, [sp, #56]	; 0x38
    3ae4:	9211      	str	r2, [sp, #68]	; 0x44
    3ae6:	930b      	str	r3, [sp, #44]	; 0x2c
    3ae8:	f7ff b963 	b.w	2db2 <_svfprintf_r+0x52e>
    3aec:	9809      	ldr	r0, [sp, #36]	; 0x24
    3aee:	4659      	mov	r1, fp
    3af0:	aa37      	add	r2, sp, #220	; 0xdc
    3af2:	f7fe fe39 	bl	2768 <__sprint_r>
    3af6:	2800      	cmp	r0, #0
    3af8:	f47f a812 	bne.w	2b20 <_svfprintf_r+0x29c>
    3afc:	464b      	mov	r3, r9
    3afe:	e43b      	b.n	3378 <_svfprintf_r+0xaf4>
    3b00:	9809      	ldr	r0, [sp, #36]	; 0x24
    3b02:	4659      	mov	r1, fp
    3b04:	aa37      	add	r2, sp, #220	; 0xdc
    3b06:	f7fe fe2f 	bl	2768 <__sprint_r>
    3b0a:	2800      	cmp	r0, #0
    3b0c:	f47f a808 	bne.w	2b20 <_svfprintf_r+0x29c>
    3b10:	464b      	mov	r3, r9
    3b12:	e5af      	b.n	3674 <_svfprintf_r+0xdf0>
    3b14:	9809      	ldr	r0, [sp, #36]	; 0x24
    3b16:	4659      	mov	r1, fp
    3b18:	aa37      	add	r2, sp, #220	; 0xdc
    3b1a:	f7fe fe25 	bl	2768 <__sprint_r>
    3b1e:	2800      	cmp	r0, #0
    3b20:	f47e affe 	bne.w	2b20 <_svfprintf_r+0x29c>
    3b24:	464c      	mov	r4, r9
    3b26:	e594      	b.n	3652 <_svfprintf_r+0xdce>
    3b28:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    3b2c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    3b30:	9015      	str	r0, [sp, #84]	; 0x54
    3b32:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    3b36:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3b3a:	f7ff b859 	b.w	2bf0 <_svfprintf_r+0x36c>
    3b3e:	980e      	ldr	r0, [sp, #56]	; 0x38
    3b40:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    3b44:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3b48:	900b      	str	r0, [sp, #44]	; 0x2c
    3b4a:	f7ff b851 	b.w	2bf0 <_svfprintf_r+0x36c>
    3b4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3b50:	2a65      	cmp	r2, #101	; 0x65
    3b52:	bf14      	ite	ne
    3b54:	2300      	movne	r3, #0
    3b56:	2301      	moveq	r3, #1
    3b58:	2a45      	cmp	r2, #69	; 0x45
    3b5a:	bf08      	it	eq
    3b5c:	f043 0301 	orreq.w	r3, r3, #1
    3b60:	2b00      	cmp	r3, #0
    3b62:	d032      	beq.n	3bca <_svfprintf_r+0x1346>
    3b64:	f108 0301 	add.w	r3, r8, #1
    3b68:	930b      	str	r3, [sp, #44]	; 0x2c
    3b6a:	2302      	movs	r3, #2
    3b6c:	e668      	b.n	3840 <_svfprintf_r+0xfbc>
    3b6e:	9814      	ldr	r0, [sp, #80]	; 0x50
    3b70:	2865      	cmp	r0, #101	; 0x65
    3b72:	dd62      	ble.n	3c3a <_svfprintf_r+0x13b6>
    3b74:	9a14      	ldr	r2, [sp, #80]	; 0x50
    3b76:	2a66      	cmp	r2, #102	; 0x66
    3b78:	bf1c      	itt	ne
    3b7a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    3b7c:	930e      	strne	r3, [sp, #56]	; 0x38
    3b7e:	d06f      	beq.n	3c60 <_svfprintf_r+0x13dc>
    3b80:	9a18      	ldr	r2, [sp, #96]	; 0x60
    3b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    3b84:	429a      	cmp	r2, r3
    3b86:	dc5b      	bgt.n	3c40 <_svfprintf_r+0x13bc>
    3b88:	f01a 0f01 	tst.w	sl, #1
    3b8c:	f040 8081 	bne.w	3c92 <_svfprintf_r+0x140e>
    3b90:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    3b94:	2167      	movs	r1, #103	; 0x67
    3b96:	900b      	str	r0, [sp, #44]	; 0x2c
    3b98:	9114      	str	r1, [sp, #80]	; 0x50
    3b9a:	e6cf      	b.n	393c <_svfprintf_r+0x10b8>
    3b9c:	9b40      	ldr	r3, [sp, #256]	; 0x100
    3b9e:	459c      	cmp	ip, r3
    3ba0:	bf98      	it	ls
    3ba2:	469c      	movls	ip, r3
    3ba4:	f67f ae89 	bls.w	38ba <_svfprintf_r+0x1036>
    3ba8:	2230      	movs	r2, #48	; 0x30
    3baa:	f803 2b01 	strb.w	r2, [r3], #1
    3bae:	459c      	cmp	ip, r3
    3bb0:	9340      	str	r3, [sp, #256]	; 0x100
    3bb2:	d8fa      	bhi.n	3baa <_svfprintf_r+0x1326>
    3bb4:	e681      	b.n	38ba <_svfprintf_r+0x1036>
    3bb6:	9809      	ldr	r0, [sp, #36]	; 0x24
    3bb8:	4659      	mov	r1, fp
    3bba:	aa37      	add	r2, sp, #220	; 0xdc
    3bbc:	f7fe fdd4 	bl	2768 <__sprint_r>
    3bc0:	2800      	cmp	r0, #0
    3bc2:	f47e afad 	bne.w	2b20 <_svfprintf_r+0x29c>
    3bc6:	464b      	mov	r3, r9
    3bc8:	e577      	b.n	36ba <_svfprintf_r+0xe36>
    3bca:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    3bce:	3302      	adds	r3, #2
    3bd0:	e636      	b.n	3840 <_svfprintf_r+0xfbc>
    3bd2:	f246 6c67 	movw	ip, #26215	; 0x6667
    3bd6:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    3bda:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    3bde:	fb8c 2103 	smull	r2, r1, ip, r3
    3be2:	17da      	asrs	r2, r3, #31
    3be4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    3be8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    3bec:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    3bf0:	4613      	mov	r3, r2
    3bf2:	3130      	adds	r1, #48	; 0x30
    3bf4:	2a09      	cmp	r2, #9
    3bf6:	f800 1d01 	strb.w	r1, [r0, #-1]!
    3bfa:	dcf0      	bgt.n	3bde <_svfprintf_r+0x135a>
    3bfc:	3330      	adds	r3, #48	; 0x30
    3bfe:	1e42      	subs	r2, r0, #1
    3c00:	b2d9      	uxtb	r1, r3
    3c02:	f800 1c01 	strb.w	r1, [r0, #-1]
    3c06:	9b07      	ldr	r3, [sp, #28]
    3c08:	4293      	cmp	r3, r2
    3c0a:	bf98      	it	ls
    3c0c:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    3c10:	f67f ae84 	bls.w	391c <_svfprintf_r+0x1098>
    3c14:	4602      	mov	r2, r0
    3c16:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    3c1a:	e001      	b.n	3c20 <_svfprintf_r+0x139c>
    3c1c:	f812 1b01 	ldrb.w	r1, [r2], #1
    3c20:	f803 1c01 	strb.w	r1, [r3, #-1]
    3c24:	4619      	mov	r1, r3
    3c26:	9807      	ldr	r0, [sp, #28]
    3c28:	3301      	adds	r3, #1
    3c2a:	4290      	cmp	r0, r2
    3c2c:	d8f6      	bhi.n	3c1c <_svfprintf_r+0x1398>
    3c2e:	e675      	b.n	391c <_svfprintf_r+0x1098>
    3c30:	202d      	movs	r0, #45	; 0x2d
    3c32:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    3c36:	9015      	str	r0, [sp, #84]	; 0x54
    3c38:	e5f2      	b.n	3820 <_svfprintf_r+0xf9c>
    3c3a:	9942      	ldr	r1, [sp, #264]	; 0x108
    3c3c:	910e      	str	r1, [sp, #56]	; 0x38
    3c3e:	e657      	b.n	38f0 <_svfprintf_r+0x106c>
    3c40:	990e      	ldr	r1, [sp, #56]	; 0x38
    3c42:	9818      	ldr	r0, [sp, #96]	; 0x60
    3c44:	2900      	cmp	r1, #0
    3c46:	bfda      	itte	le
    3c48:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    3c4a:	f1c2 0302 	rsble	r3, r2, #2
    3c4e:	2301      	movgt	r3, #1
    3c50:	181b      	adds	r3, r3, r0
    3c52:	2167      	movs	r1, #103	; 0x67
    3c54:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    3c58:	930e      	str	r3, [sp, #56]	; 0x38
    3c5a:	9114      	str	r1, [sp, #80]	; 0x50
    3c5c:	920b      	str	r2, [sp, #44]	; 0x2c
    3c5e:	e66d      	b.n	393c <_svfprintf_r+0x10b8>
    3c60:	9842      	ldr	r0, [sp, #264]	; 0x108
    3c62:	2800      	cmp	r0, #0
    3c64:	900e      	str	r0, [sp, #56]	; 0x38
    3c66:	dd38      	ble.n	3cda <_svfprintf_r+0x1456>
    3c68:	f1b8 0f00 	cmp.w	r8, #0
    3c6c:	d107      	bne.n	3c7e <_svfprintf_r+0x13fa>
    3c6e:	f01a 0f01 	tst.w	sl, #1
    3c72:	bf04      	itt	eq
    3c74:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    3c78:	910b      	streq	r1, [sp, #44]	; 0x2c
    3c7a:	f43f ae5f 	beq.w	393c <_svfprintf_r+0x10b8>
    3c7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3c80:	2066      	movs	r0, #102	; 0x66
    3c82:	9014      	str	r0, [sp, #80]	; 0x50
    3c84:	1c53      	adds	r3, r2, #1
    3c86:	4443      	add	r3, r8
    3c88:	930e      	str	r3, [sp, #56]	; 0x38
    3c8a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    3c8e:	910b      	str	r1, [sp, #44]	; 0x2c
    3c90:	e654      	b.n	393c <_svfprintf_r+0x10b8>
    3c92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    3c94:	2367      	movs	r3, #103	; 0x67
    3c96:	9314      	str	r3, [sp, #80]	; 0x50
    3c98:	3201      	adds	r2, #1
    3c9a:	920e      	str	r2, [sp, #56]	; 0x38
    3c9c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    3ca0:	900b      	str	r0, [sp, #44]	; 0x2c
    3ca2:	e64b      	b.n	393c <_svfprintf_r+0x10b8>
    3ca4:	222d      	movs	r2, #45	; 0x2d
    3ca6:	425b      	negs	r3, r3
    3ca8:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    3cac:	e62c      	b.n	3908 <_svfprintf_r+0x1084>
    3cae:	990a      	ldr	r1, [sp, #40]	; 0x28
    3cb0:	781a      	ldrb	r2, [r3, #0]
    3cb2:	f8d1 8000 	ldr.w	r8, [r1]
    3cb6:	3104      	adds	r1, #4
    3cb8:	910a      	str	r1, [sp, #40]	; 0x28
    3cba:	f1b8 0f00 	cmp.w	r8, #0
    3cbe:	bfb8      	it	lt
    3cc0:	f04f 38ff 	movlt.w	r8, #4294967295
    3cc4:	f7fe be47 	b.w	2956 <_svfprintf_r+0xd2>
    3cc8:	f01a 0f01 	tst.w	sl, #1
    3ccc:	bf04      	itt	eq
    3cce:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    3cd2:	930b      	streq	r3, [sp, #44]	; 0x2c
    3cd4:	f43f ae32 	beq.w	393c <_svfprintf_r+0x10b8>
    3cd8:	e62a      	b.n	3930 <_svfprintf_r+0x10ac>
    3cda:	f1b8 0f00 	cmp.w	r8, #0
    3cde:	d10e      	bne.n	3cfe <_svfprintf_r+0x147a>
    3ce0:	f01a 0f01 	tst.w	sl, #1
    3ce4:	d10b      	bne.n	3cfe <_svfprintf_r+0x147a>
    3ce6:	2201      	movs	r2, #1
    3ce8:	920b      	str	r2, [sp, #44]	; 0x2c
    3cea:	920e      	str	r2, [sp, #56]	; 0x38
    3cec:	e626      	b.n	393c <_svfprintf_r+0x10b8>
    3cee:	9809      	ldr	r0, [sp, #36]	; 0x24
    3cf0:	230c      	movs	r3, #12
    3cf2:	f04f 31ff 	mov.w	r1, #4294967295
    3cf6:	910d      	str	r1, [sp, #52]	; 0x34
    3cf8:	6003      	str	r3, [r0, #0]
    3cfa:	f7fe bf1a 	b.w	2b32 <_svfprintf_r+0x2ae>
    3cfe:	f108 0302 	add.w	r3, r8, #2
    3d02:	2066      	movs	r0, #102	; 0x66
    3d04:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    3d08:	930e      	str	r3, [sp, #56]	; 0x38
    3d0a:	9014      	str	r0, [sp, #80]	; 0x50
    3d0c:	910b      	str	r1, [sp, #44]	; 0x2c
    3d0e:	e615      	b.n	393c <_svfprintf_r+0x10b8>

00003d10 <__sprint_r>:
    3d10:	6893      	ldr	r3, [r2, #8]
    3d12:	b510      	push	{r4, lr}
    3d14:	4614      	mov	r4, r2
    3d16:	b913      	cbnz	r3, 3d1e <__sprint_r+0xe>
    3d18:	6053      	str	r3, [r2, #4]
    3d1a:	4618      	mov	r0, r3
    3d1c:	bd10      	pop	{r4, pc}
    3d1e:	f002 ffcb 	bl	6cb8 <__sfvwrite_r>
    3d22:	2300      	movs	r3, #0
    3d24:	6063      	str	r3, [r4, #4]
    3d26:	60a3      	str	r3, [r4, #8]
    3d28:	bd10      	pop	{r4, pc}
    3d2a:	bf00      	nop

00003d2c <_vfprintf_r>:
    3d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3d30:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    3d34:	b083      	sub	sp, #12
    3d36:	460e      	mov	r6, r1
    3d38:	4615      	mov	r5, r2
    3d3a:	469a      	mov	sl, r3
    3d3c:	4681      	mov	r9, r0
    3d3e:	f003 f9ab 	bl	7098 <_localeconv_r>
    3d42:	6800      	ldr	r0, [r0, #0]
    3d44:	901d      	str	r0, [sp, #116]	; 0x74
    3d46:	f1b9 0f00 	cmp.w	r9, #0
    3d4a:	d004      	beq.n	3d56 <_vfprintf_r+0x2a>
    3d4c:	f8d9 3018 	ldr.w	r3, [r9, #24]
    3d50:	2b00      	cmp	r3, #0
    3d52:	f000 815a 	beq.w	400a <_vfprintf_r+0x2de>
    3d56:	f24a 13ac 	movw	r3, #41388	; 0xa1ac
    3d5a:	f2c0 0300 	movt	r3, #0
    3d5e:	429e      	cmp	r6, r3
    3d60:	bf08      	it	eq
    3d62:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    3d66:	d010      	beq.n	3d8a <_vfprintf_r+0x5e>
    3d68:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
    3d6c:	f2c0 0300 	movt	r3, #0
    3d70:	429e      	cmp	r6, r3
    3d72:	bf08      	it	eq
    3d74:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    3d78:	d007      	beq.n	3d8a <_vfprintf_r+0x5e>
    3d7a:	f24a 13ec 	movw	r3, #41452	; 0xa1ec
    3d7e:	f2c0 0300 	movt	r3, #0
    3d82:	429e      	cmp	r6, r3
    3d84:	bf08      	it	eq
    3d86:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    3d8a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    3d8e:	fa1f f38c 	uxth.w	r3, ip
    3d92:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    3d96:	d109      	bne.n	3dac <_vfprintf_r+0x80>
    3d98:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    3d9c:	6e72      	ldr	r2, [r6, #100]	; 0x64
    3d9e:	f8a6 c00c 	strh.w	ip, [r6, #12]
    3da2:	fa1f f38c 	uxth.w	r3, ip
    3da6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    3daa:	6672      	str	r2, [r6, #100]	; 0x64
    3dac:	f013 0f08 	tst.w	r3, #8
    3db0:	f001 8301 	beq.w	53b6 <_vfprintf_r+0x168a>
    3db4:	6932      	ldr	r2, [r6, #16]
    3db6:	2a00      	cmp	r2, #0
    3db8:	f001 82fd 	beq.w	53b6 <_vfprintf_r+0x168a>
    3dbc:	f003 031a 	and.w	r3, r3, #26
    3dc0:	2b0a      	cmp	r3, #10
    3dc2:	f000 80e0 	beq.w	3f86 <_vfprintf_r+0x25a>
    3dc6:	2200      	movs	r2, #0
    3dc8:	9212      	str	r2, [sp, #72]	; 0x48
    3dca:	921a      	str	r2, [sp, #104]	; 0x68
    3dcc:	2300      	movs	r3, #0
    3dce:	921c      	str	r2, [sp, #112]	; 0x70
    3dd0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3dd4:	9211      	str	r2, [sp, #68]	; 0x44
    3dd6:	3404      	adds	r4, #4
    3dd8:	9219      	str	r2, [sp, #100]	; 0x64
    3dda:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    3dde:	931b      	str	r3, [sp, #108]	; 0x6c
    3de0:	3204      	adds	r2, #4
    3de2:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    3de6:	3228      	adds	r2, #40	; 0x28
    3de8:	3303      	adds	r3, #3
    3dea:	9218      	str	r2, [sp, #96]	; 0x60
    3dec:	9307      	str	r3, [sp, #28]
    3dee:	2300      	movs	r3, #0
    3df0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    3df4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3df8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3dfc:	782b      	ldrb	r3, [r5, #0]
    3dfe:	1e1a      	subs	r2, r3, #0
    3e00:	bf18      	it	ne
    3e02:	2201      	movne	r2, #1
    3e04:	2b25      	cmp	r3, #37	; 0x25
    3e06:	bf0c      	ite	eq
    3e08:	2200      	moveq	r2, #0
    3e0a:	f002 0201 	andne.w	r2, r2, #1
    3e0e:	b332      	cbz	r2, 3e5e <_vfprintf_r+0x132>
    3e10:	462f      	mov	r7, r5
    3e12:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    3e16:	1e1a      	subs	r2, r3, #0
    3e18:	bf18      	it	ne
    3e1a:	2201      	movne	r2, #1
    3e1c:	2b25      	cmp	r3, #37	; 0x25
    3e1e:	bf0c      	ite	eq
    3e20:	2200      	moveq	r2, #0
    3e22:	f002 0201 	andne.w	r2, r2, #1
    3e26:	2a00      	cmp	r2, #0
    3e28:	d1f3      	bne.n	3e12 <_vfprintf_r+0xe6>
    3e2a:	ebb7 0805 	subs.w	r8, r7, r5
    3e2e:	bf08      	it	eq
    3e30:	463d      	moveq	r5, r7
    3e32:	d014      	beq.n	3e5e <_vfprintf_r+0x132>
    3e34:	f8c4 8004 	str.w	r8, [r4, #4]
    3e38:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3e3c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3e40:	3301      	adds	r3, #1
    3e42:	6025      	str	r5, [r4, #0]
    3e44:	2b07      	cmp	r3, #7
    3e46:	4442      	add	r2, r8
    3e48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3e4c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3e50:	dc78      	bgt.n	3f44 <_vfprintf_r+0x218>
    3e52:	3408      	adds	r4, #8
    3e54:	9811      	ldr	r0, [sp, #68]	; 0x44
    3e56:	463d      	mov	r5, r7
    3e58:	4440      	add	r0, r8
    3e5a:	9011      	str	r0, [sp, #68]	; 0x44
    3e5c:	783b      	ldrb	r3, [r7, #0]
    3e5e:	2b00      	cmp	r3, #0
    3e60:	d07c      	beq.n	3f5c <_vfprintf_r+0x230>
    3e62:	1c6b      	adds	r3, r5, #1
    3e64:	f04f 37ff 	mov.w	r7, #4294967295
    3e68:	202b      	movs	r0, #43	; 0x2b
    3e6a:	f04f 0c20 	mov.w	ip, #32
    3e6e:	2100      	movs	r1, #0
    3e70:	f04f 0200 	mov.w	r2, #0
    3e74:	910f      	str	r1, [sp, #60]	; 0x3c
    3e76:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    3e7a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    3e7e:	786a      	ldrb	r2, [r5, #1]
    3e80:	910a      	str	r1, [sp, #40]	; 0x28
    3e82:	1c5d      	adds	r5, r3, #1
    3e84:	f1a2 0320 	sub.w	r3, r2, #32
    3e88:	2b58      	cmp	r3, #88	; 0x58
    3e8a:	f200 8286 	bhi.w	439a <_vfprintf_r+0x66e>
    3e8e:	e8df f013 	tbh	[pc, r3, lsl #1]
    3e92:	0298      	.short	0x0298
    3e94:	02840284 	.word	0x02840284
    3e98:	028402a4 	.word	0x028402a4
    3e9c:	02840284 	.word	0x02840284
    3ea0:	02840284 	.word	0x02840284
    3ea4:	02ad0284 	.word	0x02ad0284
    3ea8:	028402ba 	.word	0x028402ba
    3eac:	02ca02c1 	.word	0x02ca02c1
    3eb0:	02e70284 	.word	0x02e70284
    3eb4:	02f002f0 	.word	0x02f002f0
    3eb8:	02f002f0 	.word	0x02f002f0
    3ebc:	02f002f0 	.word	0x02f002f0
    3ec0:	02f002f0 	.word	0x02f002f0
    3ec4:	028402f0 	.word	0x028402f0
    3ec8:	02840284 	.word	0x02840284
    3ecc:	02840284 	.word	0x02840284
    3ed0:	02840284 	.word	0x02840284
    3ed4:	02840284 	.word	0x02840284
    3ed8:	03040284 	.word	0x03040284
    3edc:	02840326 	.word	0x02840326
    3ee0:	02840326 	.word	0x02840326
    3ee4:	02840284 	.word	0x02840284
    3ee8:	036a0284 	.word	0x036a0284
    3eec:	02840284 	.word	0x02840284
    3ef0:	02840481 	.word	0x02840481
    3ef4:	02840284 	.word	0x02840284
    3ef8:	02840284 	.word	0x02840284
    3efc:	02840414 	.word	0x02840414
    3f00:	042f0284 	.word	0x042f0284
    3f04:	02840284 	.word	0x02840284
    3f08:	02840284 	.word	0x02840284
    3f0c:	02840284 	.word	0x02840284
    3f10:	02840284 	.word	0x02840284
    3f14:	02840284 	.word	0x02840284
    3f18:	0465044f 	.word	0x0465044f
    3f1c:	03260326 	.word	0x03260326
    3f20:	03730326 	.word	0x03730326
    3f24:	02840465 	.word	0x02840465
    3f28:	03790284 	.word	0x03790284
    3f2c:	03850284 	.word	0x03850284
    3f30:	03ad0396 	.word	0x03ad0396
    3f34:	0284040a 	.word	0x0284040a
    3f38:	028403cc 	.word	0x028403cc
    3f3c:	028403f4 	.word	0x028403f4
    3f40:	00c00284 	.word	0x00c00284
    3f44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3f48:	4648      	mov	r0, r9
    3f4a:	4631      	mov	r1, r6
    3f4c:	320c      	adds	r2, #12
    3f4e:	f7ff fedf 	bl	3d10 <__sprint_r>
    3f52:	b958      	cbnz	r0, 3f6c <_vfprintf_r+0x240>
    3f54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3f58:	3404      	adds	r4, #4
    3f5a:	e77b      	b.n	3e54 <_vfprintf_r+0x128>
    3f5c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3f60:	2b00      	cmp	r3, #0
    3f62:	f041 8192 	bne.w	528a <_vfprintf_r+0x155e>
    3f66:	2300      	movs	r3, #0
    3f68:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3f6c:	89b3      	ldrh	r3, [r6, #12]
    3f6e:	f013 0f40 	tst.w	r3, #64	; 0x40
    3f72:	d002      	beq.n	3f7a <_vfprintf_r+0x24e>
    3f74:	f04f 30ff 	mov.w	r0, #4294967295
    3f78:	9011      	str	r0, [sp, #68]	; 0x44
    3f7a:	9811      	ldr	r0, [sp, #68]	; 0x44
    3f7c:	b05f      	add	sp, #380	; 0x17c
    3f7e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    3f82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3f86:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    3f8a:	2b00      	cmp	r3, #0
    3f8c:	f6ff af1b 	blt.w	3dc6 <_vfprintf_r+0x9a>
    3f90:	6a37      	ldr	r7, [r6, #32]
    3f92:	f02c 0c02 	bic.w	ip, ip, #2
    3f96:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    3f9a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    3f9e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    3fa2:	340c      	adds	r4, #12
    3fa4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    3fa8:	462a      	mov	r2, r5
    3faa:	4653      	mov	r3, sl
    3fac:	4648      	mov	r0, r9
    3fae:	4621      	mov	r1, r4
    3fb0:	ad1f      	add	r5, sp, #124	; 0x7c
    3fb2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    3fb6:	2700      	movs	r7, #0
    3fb8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    3fbc:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    3fc0:	f44f 6580 	mov.w	r5, #1024	; 0x400
    3fc4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    3fc8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    3fcc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    3fd0:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    3fd4:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    3fd8:	f7ff fea8 	bl	3d2c <_vfprintf_r>
    3fdc:	2800      	cmp	r0, #0
    3fde:	9011      	str	r0, [sp, #68]	; 0x44
    3fe0:	db09      	blt.n	3ff6 <_vfprintf_r+0x2ca>
    3fe2:	4621      	mov	r1, r4
    3fe4:	4648      	mov	r0, r9
    3fe6:	f002 fb93 	bl	6710 <_fflush_r>
    3fea:	9911      	ldr	r1, [sp, #68]	; 0x44
    3fec:	42b8      	cmp	r0, r7
    3fee:	bf18      	it	ne
    3ff0:	f04f 31ff 	movne.w	r1, #4294967295
    3ff4:	9111      	str	r1, [sp, #68]	; 0x44
    3ff6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    3ffa:	f013 0f40 	tst.w	r3, #64	; 0x40
    3ffe:	d0bc      	beq.n	3f7a <_vfprintf_r+0x24e>
    4000:	89b3      	ldrh	r3, [r6, #12]
    4002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4006:	81b3      	strh	r3, [r6, #12]
    4008:	e7b7      	b.n	3f7a <_vfprintf_r+0x24e>
    400a:	4648      	mov	r0, r9
    400c:	f002 fcf0 	bl	69f0 <__sinit>
    4010:	e6a1      	b.n	3d56 <_vfprintf_r+0x2a>
    4012:	980a      	ldr	r0, [sp, #40]	; 0x28
    4014:	f24a 1c5c 	movw	ip, #41308	; 0xa15c
    4018:	f2c0 0c00 	movt	ip, #0
    401c:	9216      	str	r2, [sp, #88]	; 0x58
    401e:	f010 0f20 	tst.w	r0, #32
    4022:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    4026:	f000 836e 	beq.w	4706 <_vfprintf_r+0x9da>
    402a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    402c:	1dcb      	adds	r3, r1, #7
    402e:	f023 0307 	bic.w	r3, r3, #7
    4032:	f103 0208 	add.w	r2, r3, #8
    4036:	920b      	str	r2, [sp, #44]	; 0x2c
    4038:	e9d3 ab00 	ldrd	sl, fp, [r3]
    403c:	ea5a 020b 	orrs.w	r2, sl, fp
    4040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4042:	bf0c      	ite	eq
    4044:	2200      	moveq	r2, #0
    4046:	2201      	movne	r2, #1
    4048:	4213      	tst	r3, r2
    404a:	f040 866b 	bne.w	4d24 <_vfprintf_r+0xff8>
    404e:	2302      	movs	r3, #2
    4050:	f04f 0100 	mov.w	r1, #0
    4054:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    4058:	2f00      	cmp	r7, #0
    405a:	bfa2      	ittt	ge
    405c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    4060:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    4064:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    4068:	2f00      	cmp	r7, #0
    406a:	bf18      	it	ne
    406c:	f042 0201 	orrne.w	r2, r2, #1
    4070:	2a00      	cmp	r2, #0
    4072:	f000 841e 	beq.w	48b2 <_vfprintf_r+0xb86>
    4076:	2b01      	cmp	r3, #1
    4078:	f000 85de 	beq.w	4c38 <_vfprintf_r+0xf0c>
    407c:	2b02      	cmp	r3, #2
    407e:	f000 85c1 	beq.w	4c04 <_vfprintf_r+0xed8>
    4082:	9918      	ldr	r1, [sp, #96]	; 0x60
    4084:	9113      	str	r1, [sp, #76]	; 0x4c
    4086:	ea4f 08da 	mov.w	r8, sl, lsr #3
    408a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    408e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    4092:	f00a 0007 	and.w	r0, sl, #7
    4096:	46e3      	mov	fp, ip
    4098:	46c2      	mov	sl, r8
    409a:	3030      	adds	r0, #48	; 0x30
    409c:	ea5a 020b 	orrs.w	r2, sl, fp
    40a0:	f801 0d01 	strb.w	r0, [r1, #-1]!
    40a4:	d1ef      	bne.n	4086 <_vfprintf_r+0x35a>
    40a6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    40aa:	9113      	str	r1, [sp, #76]	; 0x4c
    40ac:	f01c 0f01 	tst.w	ip, #1
    40b0:	f040 868c 	bne.w	4dcc <_vfprintf_r+0x10a0>
    40b4:	9818      	ldr	r0, [sp, #96]	; 0x60
    40b6:	1a40      	subs	r0, r0, r1
    40b8:	9010      	str	r0, [sp, #64]	; 0x40
    40ba:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    40be:	9a10      	ldr	r2, [sp, #64]	; 0x40
    40c0:	9717      	str	r7, [sp, #92]	; 0x5c
    40c2:	42ba      	cmp	r2, r7
    40c4:	bfb8      	it	lt
    40c6:	463a      	movlt	r2, r7
    40c8:	920c      	str	r2, [sp, #48]	; 0x30
    40ca:	b113      	cbz	r3, 40d2 <_vfprintf_r+0x3a6>
    40cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    40ce:	3201      	adds	r2, #1
    40d0:	920c      	str	r2, [sp, #48]	; 0x30
    40d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    40d4:	980a      	ldr	r0, [sp, #40]	; 0x28
    40d6:	f013 0302 	ands.w	r3, r3, #2
    40da:	9315      	str	r3, [sp, #84]	; 0x54
    40dc:	bf1e      	ittt	ne
    40de:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    40e2:	f10c 0c02 	addne.w	ip, ip, #2
    40e6:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    40ea:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    40ee:	9014      	str	r0, [sp, #80]	; 0x50
    40f0:	d14d      	bne.n	418e <_vfprintf_r+0x462>
    40f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    40f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    40f6:	1a8f      	subs	r7, r1, r2
    40f8:	2f00      	cmp	r7, #0
    40fa:	dd48      	ble.n	418e <_vfprintf_r+0x462>
    40fc:	2f10      	cmp	r7, #16
    40fe:	f24a 187c 	movw	r8, #41340	; 0xa17c
    4102:	bfd8      	it	le
    4104:	f2c0 0800 	movtle	r8, #0
    4108:	dd30      	ble.n	416c <_vfprintf_r+0x440>
    410a:	f2c0 0800 	movt	r8, #0
    410e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4112:	4643      	mov	r3, r8
    4114:	f04f 0a10 	mov.w	sl, #16
    4118:	46a8      	mov	r8, r5
    411a:	f10b 0b0c 	add.w	fp, fp, #12
    411e:	461d      	mov	r5, r3
    4120:	e002      	b.n	4128 <_vfprintf_r+0x3fc>
    4122:	3f10      	subs	r7, #16
    4124:	2f10      	cmp	r7, #16
    4126:	dd1e      	ble.n	4166 <_vfprintf_r+0x43a>
    4128:	f8c4 a004 	str.w	sl, [r4, #4]
    412c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4130:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4134:	3301      	adds	r3, #1
    4136:	6025      	str	r5, [r4, #0]
    4138:	3210      	adds	r2, #16
    413a:	2b07      	cmp	r3, #7
    413c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4140:	f104 0408 	add.w	r4, r4, #8
    4144:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4148:	ddeb      	ble.n	4122 <_vfprintf_r+0x3f6>
    414a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    414e:	4648      	mov	r0, r9
    4150:	4631      	mov	r1, r6
    4152:	465a      	mov	r2, fp
    4154:	3404      	adds	r4, #4
    4156:	f7ff fddb 	bl	3d10 <__sprint_r>
    415a:	2800      	cmp	r0, #0
    415c:	f47f af06 	bne.w	3f6c <_vfprintf_r+0x240>
    4160:	3f10      	subs	r7, #16
    4162:	2f10      	cmp	r7, #16
    4164:	dce0      	bgt.n	4128 <_vfprintf_r+0x3fc>
    4166:	462b      	mov	r3, r5
    4168:	4645      	mov	r5, r8
    416a:	4698      	mov	r8, r3
    416c:	6067      	str	r7, [r4, #4]
    416e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4172:	f8c4 8000 	str.w	r8, [r4]
    4176:	1c5a      	adds	r2, r3, #1
    4178:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    417c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4180:	19db      	adds	r3, r3, r7
    4182:	2a07      	cmp	r2, #7
    4184:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4188:	f300 858a 	bgt.w	4ca0 <_vfprintf_r+0xf74>
    418c:	3408      	adds	r4, #8
    418e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4192:	b19b      	cbz	r3, 41bc <_vfprintf_r+0x490>
    4194:	2301      	movs	r3, #1
    4196:	6063      	str	r3, [r4, #4]
    4198:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    419c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    41a0:	3207      	adds	r2, #7
    41a2:	6022      	str	r2, [r4, #0]
    41a4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    41a8:	3301      	adds	r3, #1
    41aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    41ae:	3201      	adds	r2, #1
    41b0:	2b07      	cmp	r3, #7
    41b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    41b6:	f300 84b6 	bgt.w	4b26 <_vfprintf_r+0xdfa>
    41ba:	3408      	adds	r4, #8
    41bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
    41be:	b19b      	cbz	r3, 41e8 <_vfprintf_r+0x4bc>
    41c0:	2302      	movs	r3, #2
    41c2:	6063      	str	r3, [r4, #4]
    41c4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    41c8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    41cc:	3204      	adds	r2, #4
    41ce:	6022      	str	r2, [r4, #0]
    41d0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    41d4:	3301      	adds	r3, #1
    41d6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    41da:	3202      	adds	r2, #2
    41dc:	2b07      	cmp	r3, #7
    41de:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    41e2:	f300 84af 	bgt.w	4b44 <_vfprintf_r+0xe18>
    41e6:	3408      	adds	r4, #8
    41e8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    41ec:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    41f0:	f000 8376 	beq.w	48e0 <_vfprintf_r+0xbb4>
    41f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    41f6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    41f8:	1a9f      	subs	r7, r3, r2
    41fa:	2f00      	cmp	r7, #0
    41fc:	dd43      	ble.n	4286 <_vfprintf_r+0x55a>
    41fe:	2f10      	cmp	r7, #16
    4200:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 4d90 <_vfprintf_r+0x1064>
    4204:	dd2e      	ble.n	4264 <_vfprintf_r+0x538>
    4206:	4643      	mov	r3, r8
    4208:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    420c:	46a8      	mov	r8, r5
    420e:	f04f 0a10 	mov.w	sl, #16
    4212:	f10b 0b0c 	add.w	fp, fp, #12
    4216:	461d      	mov	r5, r3
    4218:	e002      	b.n	4220 <_vfprintf_r+0x4f4>
    421a:	3f10      	subs	r7, #16
    421c:	2f10      	cmp	r7, #16
    421e:	dd1e      	ble.n	425e <_vfprintf_r+0x532>
    4220:	f8c4 a004 	str.w	sl, [r4, #4]
    4224:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4228:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    422c:	3301      	adds	r3, #1
    422e:	6025      	str	r5, [r4, #0]
    4230:	3210      	adds	r2, #16
    4232:	2b07      	cmp	r3, #7
    4234:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4238:	f104 0408 	add.w	r4, r4, #8
    423c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4240:	ddeb      	ble.n	421a <_vfprintf_r+0x4ee>
    4242:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4246:	4648      	mov	r0, r9
    4248:	4631      	mov	r1, r6
    424a:	465a      	mov	r2, fp
    424c:	3404      	adds	r4, #4
    424e:	f7ff fd5f 	bl	3d10 <__sprint_r>
    4252:	2800      	cmp	r0, #0
    4254:	f47f ae8a 	bne.w	3f6c <_vfprintf_r+0x240>
    4258:	3f10      	subs	r7, #16
    425a:	2f10      	cmp	r7, #16
    425c:	dce0      	bgt.n	4220 <_vfprintf_r+0x4f4>
    425e:	462b      	mov	r3, r5
    4260:	4645      	mov	r5, r8
    4262:	4698      	mov	r8, r3
    4264:	6067      	str	r7, [r4, #4]
    4266:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    426a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    426e:	3301      	adds	r3, #1
    4270:	f8c4 8000 	str.w	r8, [r4]
    4274:	19d2      	adds	r2, r2, r7
    4276:	2b07      	cmp	r3, #7
    4278:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    427c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4280:	f300 8442 	bgt.w	4b08 <_vfprintf_r+0xddc>
    4284:	3408      	adds	r4, #8
    4286:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    428a:	f41c 7f80 	tst.w	ip, #256	; 0x100
    428e:	f040 829d 	bne.w	47cc <_vfprintf_r+0xaa0>
    4292:	9810      	ldr	r0, [sp, #64]	; 0x40
    4294:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4296:	6060      	str	r0, [r4, #4]
    4298:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    429c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    42a0:	3301      	adds	r3, #1
    42a2:	6021      	str	r1, [r4, #0]
    42a4:	1812      	adds	r2, r2, r0
    42a6:	2b07      	cmp	r3, #7
    42a8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    42ac:	bfd8      	it	le
    42ae:	f104 0308 	addle.w	r3, r4, #8
    42b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    42b6:	f300 839b 	bgt.w	49f0 <_vfprintf_r+0xcc4>
    42ba:	990a      	ldr	r1, [sp, #40]	; 0x28
    42bc:	f011 0f04 	tst.w	r1, #4
    42c0:	d055      	beq.n	436e <_vfprintf_r+0x642>
    42c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    42c4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    42c8:	ebcc 0702 	rsb	r7, ip, r2
    42cc:	2f00      	cmp	r7, #0
    42ce:	dd4e      	ble.n	436e <_vfprintf_r+0x642>
    42d0:	2f10      	cmp	r7, #16
    42d2:	f24a 187c 	movw	r8, #41340	; 0xa17c
    42d6:	bfd8      	it	le
    42d8:	f2c0 0800 	movtle	r8, #0
    42dc:	dd2e      	ble.n	433c <_vfprintf_r+0x610>
    42de:	f2c0 0800 	movt	r8, #0
    42e2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    42e6:	4642      	mov	r2, r8
    42e8:	2410      	movs	r4, #16
    42ea:	46a8      	mov	r8, r5
    42ec:	f10a 0a0c 	add.w	sl, sl, #12
    42f0:	4615      	mov	r5, r2
    42f2:	e002      	b.n	42fa <_vfprintf_r+0x5ce>
    42f4:	3f10      	subs	r7, #16
    42f6:	2f10      	cmp	r7, #16
    42f8:	dd1d      	ble.n	4336 <_vfprintf_r+0x60a>
    42fa:	605c      	str	r4, [r3, #4]
    42fc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4300:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4304:	3201      	adds	r2, #1
    4306:	601d      	str	r5, [r3, #0]
    4308:	3110      	adds	r1, #16
    430a:	2a07      	cmp	r2, #7
    430c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4310:	f103 0308 	add.w	r3, r3, #8
    4314:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4318:	ddec      	ble.n	42f4 <_vfprintf_r+0x5c8>
    431a:	4648      	mov	r0, r9
    431c:	4631      	mov	r1, r6
    431e:	4652      	mov	r2, sl
    4320:	f7ff fcf6 	bl	3d10 <__sprint_r>
    4324:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4328:	3304      	adds	r3, #4
    432a:	2800      	cmp	r0, #0
    432c:	f47f ae1e 	bne.w	3f6c <_vfprintf_r+0x240>
    4330:	3f10      	subs	r7, #16
    4332:	2f10      	cmp	r7, #16
    4334:	dce1      	bgt.n	42fa <_vfprintf_r+0x5ce>
    4336:	462a      	mov	r2, r5
    4338:	4645      	mov	r5, r8
    433a:	4690      	mov	r8, r2
    433c:	605f      	str	r7, [r3, #4]
    433e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4342:	f8c3 8000 	str.w	r8, [r3]
    4346:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    434a:	3201      	adds	r2, #1
    434c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4350:	18fb      	adds	r3, r7, r3
    4352:	2a07      	cmp	r2, #7
    4354:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4358:	dd0b      	ble.n	4372 <_vfprintf_r+0x646>
    435a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    435e:	4648      	mov	r0, r9
    4360:	4631      	mov	r1, r6
    4362:	320c      	adds	r2, #12
    4364:	f7ff fcd4 	bl	3d10 <__sprint_r>
    4368:	2800      	cmp	r0, #0
    436a:	f47f adff 	bne.w	3f6c <_vfprintf_r+0x240>
    436e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4372:	9811      	ldr	r0, [sp, #68]	; 0x44
    4374:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4376:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4378:	428a      	cmp	r2, r1
    437a:	bfac      	ite	ge
    437c:	1880      	addge	r0, r0, r2
    437e:	1840      	addlt	r0, r0, r1
    4380:	9011      	str	r0, [sp, #68]	; 0x44
    4382:	2b00      	cmp	r3, #0
    4384:	f040 8342 	bne.w	4a0c <_vfprintf_r+0xce0>
    4388:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    438c:	2300      	movs	r3, #0
    438e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    4392:	3404      	adds	r4, #4
    4394:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4398:	e530      	b.n	3dfc <_vfprintf_r+0xd0>
    439a:	9216      	str	r2, [sp, #88]	; 0x58
    439c:	2a00      	cmp	r2, #0
    439e:	f43f addd 	beq.w	3f5c <_vfprintf_r+0x230>
    43a2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    43a6:	2301      	movs	r3, #1
    43a8:	f04f 0c00 	mov.w	ip, #0
    43ac:	3004      	adds	r0, #4
    43ae:	930c      	str	r3, [sp, #48]	; 0x30
    43b0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    43b4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    43b8:	9013      	str	r0, [sp, #76]	; 0x4c
    43ba:	9310      	str	r3, [sp, #64]	; 0x40
    43bc:	2100      	movs	r1, #0
    43be:	9117      	str	r1, [sp, #92]	; 0x5c
    43c0:	e687      	b.n	40d2 <_vfprintf_r+0x3a6>
    43c2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    43c6:	2b00      	cmp	r3, #0
    43c8:	f040 852b 	bne.w	4e22 <_vfprintf_r+0x10f6>
    43cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    43ce:	462b      	mov	r3, r5
    43d0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    43d4:	782a      	ldrb	r2, [r5, #0]
    43d6:	910b      	str	r1, [sp, #44]	; 0x2c
    43d8:	e553      	b.n	3e82 <_vfprintf_r+0x156>
    43da:	990b      	ldr	r1, [sp, #44]	; 0x2c
    43dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    43de:	f043 0301 	orr.w	r3, r3, #1
    43e2:	930a      	str	r3, [sp, #40]	; 0x28
    43e4:	462b      	mov	r3, r5
    43e6:	782a      	ldrb	r2, [r5, #0]
    43e8:	910b      	str	r1, [sp, #44]	; 0x2c
    43ea:	e54a      	b.n	3e82 <_vfprintf_r+0x156>
    43ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
    43ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    43f0:	6809      	ldr	r1, [r1, #0]
    43f2:	910f      	str	r1, [sp, #60]	; 0x3c
    43f4:	1d11      	adds	r1, r2, #4
    43f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    43f8:	2b00      	cmp	r3, #0
    43fa:	f2c0 8780 	blt.w	52fe <_vfprintf_r+0x15d2>
    43fe:	782a      	ldrb	r2, [r5, #0]
    4400:	462b      	mov	r3, r5
    4402:	910b      	str	r1, [sp, #44]	; 0x2c
    4404:	e53d      	b.n	3e82 <_vfprintf_r+0x156>
    4406:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4408:	462b      	mov	r3, r5
    440a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    440e:	782a      	ldrb	r2, [r5, #0]
    4410:	910b      	str	r1, [sp, #44]	; 0x2c
    4412:	e536      	b.n	3e82 <_vfprintf_r+0x156>
    4414:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4416:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4418:	f043 0304 	orr.w	r3, r3, #4
    441c:	930a      	str	r3, [sp, #40]	; 0x28
    441e:	462b      	mov	r3, r5
    4420:	782a      	ldrb	r2, [r5, #0]
    4422:	910b      	str	r1, [sp, #44]	; 0x2c
    4424:	e52d      	b.n	3e82 <_vfprintf_r+0x156>
    4426:	462b      	mov	r3, r5
    4428:	f813 2b01 	ldrb.w	r2, [r3], #1
    442c:	2a2a      	cmp	r2, #42	; 0x2a
    442e:	f001 80cd 	beq.w	55cc <_vfprintf_r+0x18a0>
    4432:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4436:	2909      	cmp	r1, #9
    4438:	f201 8037 	bhi.w	54aa <_vfprintf_r+0x177e>
    443c:	3502      	adds	r5, #2
    443e:	2700      	movs	r7, #0
    4440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    4444:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    4448:	462b      	mov	r3, r5
    444a:	3501      	adds	r5, #1
    444c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    4450:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4454:	2909      	cmp	r1, #9
    4456:	d9f3      	bls.n	4440 <_vfprintf_r+0x714>
    4458:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    445c:	461d      	mov	r5, r3
    445e:	e511      	b.n	3e84 <_vfprintf_r+0x158>
    4460:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4462:	462b      	mov	r3, r5
    4464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4466:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    446a:	920a      	str	r2, [sp, #40]	; 0x28
    446c:	782a      	ldrb	r2, [r5, #0]
    446e:	910b      	str	r1, [sp, #44]	; 0x2c
    4470:	e507      	b.n	3e82 <_vfprintf_r+0x156>
    4472:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    4476:	f04f 0800 	mov.w	r8, #0
    447a:	462b      	mov	r3, r5
    447c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    4480:	f813 2b01 	ldrb.w	r2, [r3], #1
    4484:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    4488:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    448c:	461d      	mov	r5, r3
    448e:	2909      	cmp	r1, #9
    4490:	d9f3      	bls.n	447a <_vfprintf_r+0x74e>
    4492:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    4496:	461d      	mov	r5, r3
    4498:	e4f4      	b.n	3e84 <_vfprintf_r+0x158>
    449a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    449c:	9216      	str	r2, [sp, #88]	; 0x58
    449e:	f043 0310 	orr.w	r3, r3, #16
    44a2:	930a      	str	r3, [sp, #40]	; 0x28
    44a4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    44a8:	f01c 0f20 	tst.w	ip, #32
    44ac:	f000 815d 	beq.w	476a <_vfprintf_r+0xa3e>
    44b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    44b2:	1dc3      	adds	r3, r0, #7
    44b4:	f023 0307 	bic.w	r3, r3, #7
    44b8:	f103 0108 	add.w	r1, r3, #8
    44bc:	910b      	str	r1, [sp, #44]	; 0x2c
    44be:	e9d3 ab00 	ldrd	sl, fp, [r3]
    44c2:	f1ba 0f00 	cmp.w	sl, #0
    44c6:	f17b 0200 	sbcs.w	r2, fp, #0
    44ca:	f2c0 849b 	blt.w	4e04 <_vfprintf_r+0x10d8>
    44ce:	ea5a 030b 	orrs.w	r3, sl, fp
    44d2:	f04f 0301 	mov.w	r3, #1
    44d6:	bf0c      	ite	eq
    44d8:	2200      	moveq	r2, #0
    44da:	2201      	movne	r2, #1
    44dc:	e5bc      	b.n	4058 <_vfprintf_r+0x32c>
    44de:	980a      	ldr	r0, [sp, #40]	; 0x28
    44e0:	9216      	str	r2, [sp, #88]	; 0x58
    44e2:	f010 0f08 	tst.w	r0, #8
    44e6:	f000 84ed 	beq.w	4ec4 <_vfprintf_r+0x1198>
    44ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    44ec:	1dcb      	adds	r3, r1, #7
    44ee:	f023 0307 	bic.w	r3, r3, #7
    44f2:	f103 0208 	add.w	r2, r3, #8
    44f6:	920b      	str	r2, [sp, #44]	; 0x2c
    44f8:	f8d3 8004 	ldr.w	r8, [r3, #4]
    44fc:	f8d3 a000 	ldr.w	sl, [r3]
    4500:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    4504:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    4508:	4650      	mov	r0, sl
    450a:	4641      	mov	r1, r8
    450c:	f004 f8d2 	bl	86b4 <__isinfd>
    4510:	4683      	mov	fp, r0
    4512:	2800      	cmp	r0, #0
    4514:	f000 8599 	beq.w	504a <_vfprintf_r+0x131e>
    4518:	4650      	mov	r0, sl
    451a:	2200      	movs	r2, #0
    451c:	2300      	movs	r3, #0
    451e:	4641      	mov	r1, r8
    4520:	f005 f91e 	bl	9760 <__aeabi_dcmplt>
    4524:	2800      	cmp	r0, #0
    4526:	f040 850b 	bne.w	4f40 <_vfprintf_r+0x1214>
    452a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    452e:	f24a 1150 	movw	r1, #41296	; 0xa150
    4532:	f24a 124c 	movw	r2, #41292	; 0xa14c
    4536:	9816      	ldr	r0, [sp, #88]	; 0x58
    4538:	f2c0 0100 	movt	r1, #0
    453c:	f2c0 0200 	movt	r2, #0
    4540:	f04f 0c03 	mov.w	ip, #3
    4544:	2847      	cmp	r0, #71	; 0x47
    4546:	bfd8      	it	le
    4548:	4611      	movle	r1, r2
    454a:	9113      	str	r1, [sp, #76]	; 0x4c
    454c:	990a      	ldr	r1, [sp, #40]	; 0x28
    454e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4552:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    4556:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    455a:	910a      	str	r1, [sp, #40]	; 0x28
    455c:	f04f 0c00 	mov.w	ip, #0
    4560:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    4564:	e5b1      	b.n	40ca <_vfprintf_r+0x39e>
    4566:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    456a:	f043 0308 	orr.w	r3, r3, #8
    456e:	930a      	str	r3, [sp, #40]	; 0x28
    4570:	462b      	mov	r3, r5
    4572:	782a      	ldrb	r2, [r5, #0]
    4574:	910b      	str	r1, [sp, #44]	; 0x2c
    4576:	e484      	b.n	3e82 <_vfprintf_r+0x156>
    4578:	990a      	ldr	r1, [sp, #40]	; 0x28
    457a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    457e:	910a      	str	r1, [sp, #40]	; 0x28
    4580:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4582:	e73c      	b.n	43fe <_vfprintf_r+0x6d2>
    4584:	782a      	ldrb	r2, [r5, #0]
    4586:	2a6c      	cmp	r2, #108	; 0x6c
    4588:	f000 8555 	beq.w	5036 <_vfprintf_r+0x130a>
    458c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    458e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4590:	910b      	str	r1, [sp, #44]	; 0x2c
    4592:	f043 0310 	orr.w	r3, r3, #16
    4596:	930a      	str	r3, [sp, #40]	; 0x28
    4598:	462b      	mov	r3, r5
    459a:	e472      	b.n	3e82 <_vfprintf_r+0x156>
    459c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    459e:	f012 0f20 	tst.w	r2, #32
    45a2:	f000 8482 	beq.w	4eaa <_vfprintf_r+0x117e>
    45a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    45a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    45aa:	6803      	ldr	r3, [r0, #0]
    45ac:	4610      	mov	r0, r2
    45ae:	ea4f 71e0 	mov.w	r1, r0, asr #31
    45b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    45b4:	e9c3 0100 	strd	r0, r1, [r3]
    45b8:	f102 0a04 	add.w	sl, r2, #4
    45bc:	e41e      	b.n	3dfc <_vfprintf_r+0xd0>
    45be:	9216      	str	r2, [sp, #88]	; 0x58
    45c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    45c2:	f012 0320 	ands.w	r3, r2, #32
    45c6:	f000 80ef 	beq.w	47a8 <_vfprintf_r+0xa7c>
    45ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    45cc:	1dda      	adds	r2, r3, #7
    45ce:	2300      	movs	r3, #0
    45d0:	f022 0207 	bic.w	r2, r2, #7
    45d4:	f102 0c08 	add.w	ip, r2, #8
    45d8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    45dc:	e9d2 ab00 	ldrd	sl, fp, [r2]
    45e0:	ea5a 000b 	orrs.w	r0, sl, fp
    45e4:	bf0c      	ite	eq
    45e6:	2200      	moveq	r2, #0
    45e8:	2201      	movne	r2, #1
    45ea:	e531      	b.n	4050 <_vfprintf_r+0x324>
    45ec:	980b      	ldr	r0, [sp, #44]	; 0x2c
    45ee:	2178      	movs	r1, #120	; 0x78
    45f0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    45f4:	9116      	str	r1, [sp, #88]	; 0x58
    45f6:	6803      	ldr	r3, [r0, #0]
    45f8:	f24a 105c 	movw	r0, #41308	; 0xa15c
    45fc:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    4600:	2130      	movs	r1, #48	; 0x30
    4602:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    4606:	f04c 0c02 	orr.w	ip, ip, #2
    460a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    460c:	1e1a      	subs	r2, r3, #0
    460e:	bf18      	it	ne
    4610:	2201      	movne	r2, #1
    4612:	f2c0 0000 	movt	r0, #0
    4616:	469a      	mov	sl, r3
    4618:	f04f 0b00 	mov.w	fp, #0
    461c:	3104      	adds	r1, #4
    461e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    4622:	9019      	str	r0, [sp, #100]	; 0x64
    4624:	2302      	movs	r3, #2
    4626:	910b      	str	r1, [sp, #44]	; 0x2c
    4628:	e512      	b.n	4050 <_vfprintf_r+0x324>
    462a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    462c:	9216      	str	r2, [sp, #88]	; 0x58
    462e:	f04f 0200 	mov.w	r2, #0
    4632:	1d18      	adds	r0, r3, #4
    4634:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    4638:	681b      	ldr	r3, [r3, #0]
    463a:	900b      	str	r0, [sp, #44]	; 0x2c
    463c:	9313      	str	r3, [sp, #76]	; 0x4c
    463e:	2b00      	cmp	r3, #0
    4640:	f000 86c6 	beq.w	53d0 <_vfprintf_r+0x16a4>
    4644:	2f00      	cmp	r7, #0
    4646:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4648:	f2c0 868f 	blt.w	536a <_vfprintf_r+0x163e>
    464c:	2100      	movs	r1, #0
    464e:	463a      	mov	r2, r7
    4650:	f003 f8a6 	bl	77a0 <memchr>
    4654:	4603      	mov	r3, r0
    4656:	2800      	cmp	r0, #0
    4658:	f000 86f5 	beq.w	5446 <_vfprintf_r+0x171a>
    465c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    465e:	1a1b      	subs	r3, r3, r0
    4660:	9310      	str	r3, [sp, #64]	; 0x40
    4662:	42bb      	cmp	r3, r7
    4664:	f340 85be 	ble.w	51e4 <_vfprintf_r+0x14b8>
    4668:	9710      	str	r7, [sp, #64]	; 0x40
    466a:	2100      	movs	r1, #0
    466c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    4670:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4674:	970c      	str	r7, [sp, #48]	; 0x30
    4676:	9117      	str	r1, [sp, #92]	; 0x5c
    4678:	e527      	b.n	40ca <_vfprintf_r+0x39e>
    467a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    467e:	9216      	str	r2, [sp, #88]	; 0x58
    4680:	f01c 0f20 	tst.w	ip, #32
    4684:	d023      	beq.n	46ce <_vfprintf_r+0x9a2>
    4686:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4688:	2301      	movs	r3, #1
    468a:	1dc2      	adds	r2, r0, #7
    468c:	f022 0207 	bic.w	r2, r2, #7
    4690:	f102 0108 	add.w	r1, r2, #8
    4694:	910b      	str	r1, [sp, #44]	; 0x2c
    4696:	e9d2 ab00 	ldrd	sl, fp, [r2]
    469a:	ea5a 020b 	orrs.w	r2, sl, fp
    469e:	bf0c      	ite	eq
    46a0:	2200      	moveq	r2, #0
    46a2:	2201      	movne	r2, #1
    46a4:	e4d4      	b.n	4050 <_vfprintf_r+0x324>
    46a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    46a8:	462b      	mov	r3, r5
    46aa:	f041 0120 	orr.w	r1, r1, #32
    46ae:	910a      	str	r1, [sp, #40]	; 0x28
    46b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    46b2:	782a      	ldrb	r2, [r5, #0]
    46b4:	910b      	str	r1, [sp, #44]	; 0x2c
    46b6:	f7ff bbe4 	b.w	3e82 <_vfprintf_r+0x156>
    46ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    46bc:	9216      	str	r2, [sp, #88]	; 0x58
    46be:	f043 0310 	orr.w	r3, r3, #16
    46c2:	930a      	str	r3, [sp, #40]	; 0x28
    46c4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    46c8:	f01c 0f20 	tst.w	ip, #32
    46cc:	d1db      	bne.n	4686 <_vfprintf_r+0x95a>
    46ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    46d0:	f013 0f10 	tst.w	r3, #16
    46d4:	f000 83d5 	beq.w	4e82 <_vfprintf_r+0x1156>
    46d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    46da:	2301      	movs	r3, #1
    46dc:	1d02      	adds	r2, r0, #4
    46de:	920b      	str	r2, [sp, #44]	; 0x2c
    46e0:	6801      	ldr	r1, [r0, #0]
    46e2:	1e0a      	subs	r2, r1, #0
    46e4:	bf18      	it	ne
    46e6:	2201      	movne	r2, #1
    46e8:	468a      	mov	sl, r1
    46ea:	f04f 0b00 	mov.w	fp, #0
    46ee:	e4af      	b.n	4050 <_vfprintf_r+0x324>
    46f0:	980a      	ldr	r0, [sp, #40]	; 0x28
    46f2:	9216      	str	r2, [sp, #88]	; 0x58
    46f4:	f24a 1238 	movw	r2, #41272	; 0xa138
    46f8:	f010 0f20 	tst.w	r0, #32
    46fc:	f2c0 0200 	movt	r2, #0
    4700:	9219      	str	r2, [sp, #100]	; 0x64
    4702:	f47f ac92 	bne.w	402a <_vfprintf_r+0x2fe>
    4706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4708:	f013 0f10 	tst.w	r3, #16
    470c:	f040 831a 	bne.w	4d44 <_vfprintf_r+0x1018>
    4710:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4712:	f012 0f40 	tst.w	r2, #64	; 0x40
    4716:	f000 8315 	beq.w	4d44 <_vfprintf_r+0x1018>
    471a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    471c:	f103 0c04 	add.w	ip, r3, #4
    4720:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4724:	f8b3 a000 	ldrh.w	sl, [r3]
    4728:	46d2      	mov	sl, sl
    472a:	f04f 0b00 	mov.w	fp, #0
    472e:	e485      	b.n	403c <_vfprintf_r+0x310>
    4730:	9216      	str	r2, [sp, #88]	; 0x58
    4732:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    4736:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4738:	f04f 0c01 	mov.w	ip, #1
    473c:	f04f 0000 	mov.w	r0, #0
    4740:	3104      	adds	r1, #4
    4742:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4746:	6813      	ldr	r3, [r2, #0]
    4748:	3204      	adds	r2, #4
    474a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    474e:	920b      	str	r2, [sp, #44]	; 0x2c
    4750:	9113      	str	r1, [sp, #76]	; 0x4c
    4752:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4756:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    475a:	e62f      	b.n	43bc <_vfprintf_r+0x690>
    475c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4760:	9216      	str	r2, [sp, #88]	; 0x58
    4762:	f01c 0f20 	tst.w	ip, #32
    4766:	f47f aea3 	bne.w	44b0 <_vfprintf_r+0x784>
    476a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    476c:	f012 0f10 	tst.w	r2, #16
    4770:	f040 82f1 	bne.w	4d56 <_vfprintf_r+0x102a>
    4774:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4776:	f012 0f40 	tst.w	r2, #64	; 0x40
    477a:	f000 82ec 	beq.w	4d56 <_vfprintf_r+0x102a>
    477e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    4780:	f103 0c04 	add.w	ip, r3, #4
    4784:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    4788:	f9b3 a000 	ldrsh.w	sl, [r3]
    478c:	46d2      	mov	sl, sl
    478e:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4792:	e696      	b.n	44c2 <_vfprintf_r+0x796>
    4794:	990a      	ldr	r1, [sp, #40]	; 0x28
    4796:	9216      	str	r2, [sp, #88]	; 0x58
    4798:	f041 0110 	orr.w	r1, r1, #16
    479c:	910a      	str	r1, [sp, #40]	; 0x28
    479e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    47a0:	f012 0320 	ands.w	r3, r2, #32
    47a4:	f47f af11 	bne.w	45ca <_vfprintf_r+0x89e>
    47a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    47aa:	f011 0210 	ands.w	r2, r1, #16
    47ae:	f000 8354 	beq.w	4e5a <_vfprintf_r+0x112e>
    47b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    47b4:	f102 0c04 	add.w	ip, r2, #4
    47b8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    47bc:	6811      	ldr	r1, [r2, #0]
    47be:	1e0a      	subs	r2, r1, #0
    47c0:	bf18      	it	ne
    47c2:	2201      	movne	r2, #1
    47c4:	468a      	mov	sl, r1
    47c6:	f04f 0b00 	mov.w	fp, #0
    47ca:	e441      	b.n	4050 <_vfprintf_r+0x324>
    47cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
    47ce:	2a65      	cmp	r2, #101	; 0x65
    47d0:	f340 8128 	ble.w	4a24 <_vfprintf_r+0xcf8>
    47d4:	9812      	ldr	r0, [sp, #72]	; 0x48
    47d6:	2200      	movs	r2, #0
    47d8:	2300      	movs	r3, #0
    47da:	991b      	ldr	r1, [sp, #108]	; 0x6c
    47dc:	f004 ffb6 	bl	974c <__aeabi_dcmpeq>
    47e0:	2800      	cmp	r0, #0
    47e2:	f000 81be 	beq.w	4b62 <_vfprintf_r+0xe36>
    47e6:	2301      	movs	r3, #1
    47e8:	6063      	str	r3, [r4, #4]
    47ea:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    47ee:	f24a 1378 	movw	r3, #41336	; 0xa178
    47f2:	f2c0 0300 	movt	r3, #0
    47f6:	6023      	str	r3, [r4, #0]
    47f8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    47fc:	3201      	adds	r2, #1
    47fe:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4802:	3301      	adds	r3, #1
    4804:	2a07      	cmp	r2, #7
    4806:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    480a:	bfd8      	it	le
    480c:	f104 0308 	addle.w	r3, r4, #8
    4810:	f300 839b 	bgt.w	4f4a <_vfprintf_r+0x121e>
    4814:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    4818:	981a      	ldr	r0, [sp, #104]	; 0x68
    481a:	4282      	cmp	r2, r0
    481c:	db04      	blt.n	4828 <_vfprintf_r+0xafc>
    481e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4820:	f011 0f01 	tst.w	r1, #1
    4824:	f43f ad49 	beq.w	42ba <_vfprintf_r+0x58e>
    4828:	2201      	movs	r2, #1
    482a:	605a      	str	r2, [r3, #4]
    482c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4830:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4834:	3201      	adds	r2, #1
    4836:	981d      	ldr	r0, [sp, #116]	; 0x74
    4838:	3101      	adds	r1, #1
    483a:	2a07      	cmp	r2, #7
    483c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4840:	6018      	str	r0, [r3, #0]
    4842:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4846:	f300 855f 	bgt.w	5308 <_vfprintf_r+0x15dc>
    484a:	3308      	adds	r3, #8
    484c:	991a      	ldr	r1, [sp, #104]	; 0x68
    484e:	1e4f      	subs	r7, r1, #1
    4850:	2f00      	cmp	r7, #0
    4852:	f77f ad32 	ble.w	42ba <_vfprintf_r+0x58e>
    4856:	2f10      	cmp	r7, #16
    4858:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 4d90 <_vfprintf_r+0x1064>
    485c:	f340 82ea 	ble.w	4e34 <_vfprintf_r+0x1108>
    4860:	4642      	mov	r2, r8
    4862:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4866:	46a8      	mov	r8, r5
    4868:	2410      	movs	r4, #16
    486a:	f10a 0a0c 	add.w	sl, sl, #12
    486e:	4615      	mov	r5, r2
    4870:	e003      	b.n	487a <_vfprintf_r+0xb4e>
    4872:	3f10      	subs	r7, #16
    4874:	2f10      	cmp	r7, #16
    4876:	f340 82da 	ble.w	4e2e <_vfprintf_r+0x1102>
    487a:	605c      	str	r4, [r3, #4]
    487c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4880:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4884:	3201      	adds	r2, #1
    4886:	601d      	str	r5, [r3, #0]
    4888:	3110      	adds	r1, #16
    488a:	2a07      	cmp	r2, #7
    488c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4890:	f103 0308 	add.w	r3, r3, #8
    4894:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4898:	ddeb      	ble.n	4872 <_vfprintf_r+0xb46>
    489a:	4648      	mov	r0, r9
    489c:	4631      	mov	r1, r6
    489e:	4652      	mov	r2, sl
    48a0:	f7ff fa36 	bl	3d10 <__sprint_r>
    48a4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    48a8:	3304      	adds	r3, #4
    48aa:	2800      	cmp	r0, #0
    48ac:	d0e1      	beq.n	4872 <_vfprintf_r+0xb46>
    48ae:	f7ff bb5d 	b.w	3f6c <_vfprintf_r+0x240>
    48b2:	b97b      	cbnz	r3, 48d4 <_vfprintf_r+0xba8>
    48b4:	990a      	ldr	r1, [sp, #40]	; 0x28
    48b6:	f011 0f01 	tst.w	r1, #1
    48ba:	d00b      	beq.n	48d4 <_vfprintf_r+0xba8>
    48bc:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    48c0:	2330      	movs	r3, #48	; 0x30
    48c2:	3204      	adds	r2, #4
    48c4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    48c8:	3227      	adds	r2, #39	; 0x27
    48ca:	2301      	movs	r3, #1
    48cc:	9213      	str	r2, [sp, #76]	; 0x4c
    48ce:	9310      	str	r3, [sp, #64]	; 0x40
    48d0:	f7ff bbf3 	b.w	40ba <_vfprintf_r+0x38e>
    48d4:	9818      	ldr	r0, [sp, #96]	; 0x60
    48d6:	2100      	movs	r1, #0
    48d8:	9110      	str	r1, [sp, #64]	; 0x40
    48da:	9013      	str	r0, [sp, #76]	; 0x4c
    48dc:	f7ff bbed 	b.w	40ba <_vfprintf_r+0x38e>
    48e0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    48e2:	990c      	ldr	r1, [sp, #48]	; 0x30
    48e4:	1a47      	subs	r7, r0, r1
    48e6:	2f00      	cmp	r7, #0
    48e8:	f77f ac84 	ble.w	41f4 <_vfprintf_r+0x4c8>
    48ec:	2f10      	cmp	r7, #16
    48ee:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 4d90 <_vfprintf_r+0x1064>
    48f2:	dd2e      	ble.n	4952 <_vfprintf_r+0xc26>
    48f4:	4643      	mov	r3, r8
    48f6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    48fa:	46a8      	mov	r8, r5
    48fc:	f04f 0a10 	mov.w	sl, #16
    4900:	f10b 0b0c 	add.w	fp, fp, #12
    4904:	461d      	mov	r5, r3
    4906:	e002      	b.n	490e <_vfprintf_r+0xbe2>
    4908:	3f10      	subs	r7, #16
    490a:	2f10      	cmp	r7, #16
    490c:	dd1e      	ble.n	494c <_vfprintf_r+0xc20>
    490e:	f8c4 a004 	str.w	sl, [r4, #4]
    4912:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4916:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    491a:	3301      	adds	r3, #1
    491c:	6025      	str	r5, [r4, #0]
    491e:	3210      	adds	r2, #16
    4920:	2b07      	cmp	r3, #7
    4922:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4926:	f104 0408 	add.w	r4, r4, #8
    492a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    492e:	ddeb      	ble.n	4908 <_vfprintf_r+0xbdc>
    4930:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4934:	4648      	mov	r0, r9
    4936:	4631      	mov	r1, r6
    4938:	465a      	mov	r2, fp
    493a:	3404      	adds	r4, #4
    493c:	f7ff f9e8 	bl	3d10 <__sprint_r>
    4940:	2800      	cmp	r0, #0
    4942:	f47f ab13 	bne.w	3f6c <_vfprintf_r+0x240>
    4946:	3f10      	subs	r7, #16
    4948:	2f10      	cmp	r7, #16
    494a:	dce0      	bgt.n	490e <_vfprintf_r+0xbe2>
    494c:	462b      	mov	r3, r5
    494e:	4645      	mov	r5, r8
    4950:	4698      	mov	r8, r3
    4952:	6067      	str	r7, [r4, #4]
    4954:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4958:	f8c4 8000 	str.w	r8, [r4]
    495c:	1c5a      	adds	r2, r3, #1
    495e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4962:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4966:	19db      	adds	r3, r3, r7
    4968:	2a07      	cmp	r2, #7
    496a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    496e:	f300 823a 	bgt.w	4de6 <_vfprintf_r+0x10ba>
    4972:	3408      	adds	r4, #8
    4974:	e43e      	b.n	41f4 <_vfprintf_r+0x4c8>
    4976:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4978:	6063      	str	r3, [r4, #4]
    497a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    497e:	6021      	str	r1, [r4, #0]
    4980:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4984:	3201      	adds	r2, #1
    4986:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    498a:	18cb      	adds	r3, r1, r3
    498c:	2a07      	cmp	r2, #7
    498e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4992:	f300 8549 	bgt.w	5428 <_vfprintf_r+0x16fc>
    4996:	3408      	adds	r4, #8
    4998:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    499a:	2301      	movs	r3, #1
    499c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    49a0:	6063      	str	r3, [r4, #4]
    49a2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    49a6:	6022      	str	r2, [r4, #0]
    49a8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    49ac:	3301      	adds	r3, #1
    49ae:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    49b2:	3201      	adds	r2, #1
    49b4:	2b07      	cmp	r3, #7
    49b6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    49ba:	bfd8      	it	le
    49bc:	f104 0308 	addle.w	r3, r4, #8
    49c0:	f300 8523 	bgt.w	540a <_vfprintf_r+0x16de>
    49c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    49c6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    49ca:	19c7      	adds	r7, r0, r7
    49cc:	981a      	ldr	r0, [sp, #104]	; 0x68
    49ce:	601f      	str	r7, [r3, #0]
    49d0:	1a81      	subs	r1, r0, r2
    49d2:	6059      	str	r1, [r3, #4]
    49d4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    49d8:	1a8a      	subs	r2, r1, r2
    49da:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    49de:	1812      	adds	r2, r2, r0
    49e0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    49e4:	3101      	adds	r1, #1
    49e6:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    49ea:	2907      	cmp	r1, #7
    49ec:	f340 8232 	ble.w	4e54 <_vfprintf_r+0x1128>
    49f0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    49f4:	4648      	mov	r0, r9
    49f6:	4631      	mov	r1, r6
    49f8:	320c      	adds	r2, #12
    49fa:	f7ff f989 	bl	3d10 <__sprint_r>
    49fe:	2800      	cmp	r0, #0
    4a00:	f47f aab4 	bne.w	3f6c <_vfprintf_r+0x240>
    4a04:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4a08:	3304      	adds	r3, #4
    4a0a:	e456      	b.n	42ba <_vfprintf_r+0x58e>
    4a0c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4a10:	4648      	mov	r0, r9
    4a12:	4631      	mov	r1, r6
    4a14:	320c      	adds	r2, #12
    4a16:	f7ff f97b 	bl	3d10 <__sprint_r>
    4a1a:	2800      	cmp	r0, #0
    4a1c:	f43f acb4 	beq.w	4388 <_vfprintf_r+0x65c>
    4a20:	f7ff baa4 	b.w	3f6c <_vfprintf_r+0x240>
    4a24:	991a      	ldr	r1, [sp, #104]	; 0x68
    4a26:	2901      	cmp	r1, #1
    4a28:	dd4c      	ble.n	4ac4 <_vfprintf_r+0xd98>
    4a2a:	2301      	movs	r3, #1
    4a2c:	6063      	str	r3, [r4, #4]
    4a2e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4a32:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4a36:	3301      	adds	r3, #1
    4a38:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4a3a:	3201      	adds	r2, #1
    4a3c:	2b07      	cmp	r3, #7
    4a3e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4a42:	6020      	str	r0, [r4, #0]
    4a44:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4a48:	f300 81b2 	bgt.w	4db0 <_vfprintf_r+0x1084>
    4a4c:	3408      	adds	r4, #8
    4a4e:	2301      	movs	r3, #1
    4a50:	6063      	str	r3, [r4, #4]
    4a52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4a56:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4a5a:	3301      	adds	r3, #1
    4a5c:	991d      	ldr	r1, [sp, #116]	; 0x74
    4a5e:	3201      	adds	r2, #1
    4a60:	2b07      	cmp	r3, #7
    4a62:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4a66:	6021      	str	r1, [r4, #0]
    4a68:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4a6c:	f300 8192 	bgt.w	4d94 <_vfprintf_r+0x1068>
    4a70:	3408      	adds	r4, #8
    4a72:	9812      	ldr	r0, [sp, #72]	; 0x48
    4a74:	2200      	movs	r2, #0
    4a76:	2300      	movs	r3, #0
    4a78:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4a7a:	f004 fe67 	bl	974c <__aeabi_dcmpeq>
    4a7e:	2800      	cmp	r0, #0
    4a80:	f040 811d 	bne.w	4cbe <_vfprintf_r+0xf92>
    4a84:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    4a86:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4a88:	1e5a      	subs	r2, r3, #1
    4a8a:	6062      	str	r2, [r4, #4]
    4a8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4a90:	1c41      	adds	r1, r0, #1
    4a92:	6021      	str	r1, [r4, #0]
    4a94:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4a98:	3301      	adds	r3, #1
    4a9a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4a9e:	188a      	adds	r2, r1, r2
    4aa0:	2b07      	cmp	r3, #7
    4aa2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4aa6:	dc21      	bgt.n	4aec <_vfprintf_r+0xdc0>
    4aa8:	3408      	adds	r4, #8
    4aaa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    4aac:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    4ab0:	981c      	ldr	r0, [sp, #112]	; 0x70
    4ab2:	6022      	str	r2, [r4, #0]
    4ab4:	6063      	str	r3, [r4, #4]
    4ab6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4aba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4abe:	3301      	adds	r3, #1
    4ac0:	f7ff bbf0 	b.w	42a4 <_vfprintf_r+0x578>
    4ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4ac6:	f012 0f01 	tst.w	r2, #1
    4aca:	d1ae      	bne.n	4a2a <_vfprintf_r+0xcfe>
    4acc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4ace:	2301      	movs	r3, #1
    4ad0:	6063      	str	r3, [r4, #4]
    4ad2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4ad6:	6022      	str	r2, [r4, #0]
    4ad8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4adc:	3301      	adds	r3, #1
    4ade:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4ae2:	3201      	adds	r2, #1
    4ae4:	2b07      	cmp	r3, #7
    4ae6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4aea:	dddd      	ble.n	4aa8 <_vfprintf_r+0xd7c>
    4aec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4af0:	4648      	mov	r0, r9
    4af2:	4631      	mov	r1, r6
    4af4:	320c      	adds	r2, #12
    4af6:	f7ff f90b 	bl	3d10 <__sprint_r>
    4afa:	2800      	cmp	r0, #0
    4afc:	f47f aa36 	bne.w	3f6c <_vfprintf_r+0x240>
    4b00:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4b04:	3404      	adds	r4, #4
    4b06:	e7d0      	b.n	4aaa <_vfprintf_r+0xd7e>
    4b08:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4b0c:	4648      	mov	r0, r9
    4b0e:	4631      	mov	r1, r6
    4b10:	320c      	adds	r2, #12
    4b12:	f7ff f8fd 	bl	3d10 <__sprint_r>
    4b16:	2800      	cmp	r0, #0
    4b18:	f47f aa28 	bne.w	3f6c <_vfprintf_r+0x240>
    4b1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4b20:	3404      	adds	r4, #4
    4b22:	f7ff bbb0 	b.w	4286 <_vfprintf_r+0x55a>
    4b26:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4b2a:	4648      	mov	r0, r9
    4b2c:	4631      	mov	r1, r6
    4b2e:	320c      	adds	r2, #12
    4b30:	f7ff f8ee 	bl	3d10 <__sprint_r>
    4b34:	2800      	cmp	r0, #0
    4b36:	f47f aa19 	bne.w	3f6c <_vfprintf_r+0x240>
    4b3a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4b3e:	3404      	adds	r4, #4
    4b40:	f7ff bb3c 	b.w	41bc <_vfprintf_r+0x490>
    4b44:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4b48:	4648      	mov	r0, r9
    4b4a:	4631      	mov	r1, r6
    4b4c:	320c      	adds	r2, #12
    4b4e:	f7ff f8df 	bl	3d10 <__sprint_r>
    4b52:	2800      	cmp	r0, #0
    4b54:	f47f aa0a 	bne.w	3f6c <_vfprintf_r+0x240>
    4b58:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4b5c:	3404      	adds	r4, #4
    4b5e:	f7ff bb43 	b.w	41e8 <_vfprintf_r+0x4bc>
    4b62:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    4b66:	2b00      	cmp	r3, #0
    4b68:	f340 81fd 	ble.w	4f66 <_vfprintf_r+0x123a>
    4b6c:	991a      	ldr	r1, [sp, #104]	; 0x68
    4b6e:	428b      	cmp	r3, r1
    4b70:	f6ff af01 	blt.w	4976 <_vfprintf_r+0xc4a>
    4b74:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    4b76:	6061      	str	r1, [r4, #4]
    4b78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4b7c:	6022      	str	r2, [r4, #0]
    4b7e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4b82:	3301      	adds	r3, #1
    4b84:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4b88:	1852      	adds	r2, r2, r1
    4b8a:	2b07      	cmp	r3, #7
    4b8c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4b90:	bfd8      	it	le
    4b92:	f104 0308 	addle.w	r3, r4, #8
    4b96:	f300 8429 	bgt.w	53ec <_vfprintf_r+0x16c0>
    4b9a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    4b9e:	981a      	ldr	r0, [sp, #104]	; 0x68
    4ba0:	1a24      	subs	r4, r4, r0
    4ba2:	2c00      	cmp	r4, #0
    4ba4:	f340 81b3 	ble.w	4f0e <_vfprintf_r+0x11e2>
    4ba8:	2c10      	cmp	r4, #16
    4baa:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 4d90 <_vfprintf_r+0x1064>
    4bae:	f340 819d 	ble.w	4eec <_vfprintf_r+0x11c0>
    4bb2:	4642      	mov	r2, r8
    4bb4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4bb8:	46a8      	mov	r8, r5
    4bba:	2710      	movs	r7, #16
    4bbc:	f10a 0a0c 	add.w	sl, sl, #12
    4bc0:	4615      	mov	r5, r2
    4bc2:	e003      	b.n	4bcc <_vfprintf_r+0xea0>
    4bc4:	3c10      	subs	r4, #16
    4bc6:	2c10      	cmp	r4, #16
    4bc8:	f340 818d 	ble.w	4ee6 <_vfprintf_r+0x11ba>
    4bcc:	605f      	str	r7, [r3, #4]
    4bce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4bd2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4bd6:	3201      	adds	r2, #1
    4bd8:	601d      	str	r5, [r3, #0]
    4bda:	3110      	adds	r1, #16
    4bdc:	2a07      	cmp	r2, #7
    4bde:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4be2:	f103 0308 	add.w	r3, r3, #8
    4be6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4bea:	ddeb      	ble.n	4bc4 <_vfprintf_r+0xe98>
    4bec:	4648      	mov	r0, r9
    4bee:	4631      	mov	r1, r6
    4bf0:	4652      	mov	r2, sl
    4bf2:	f7ff f88d 	bl	3d10 <__sprint_r>
    4bf6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4bfa:	3304      	adds	r3, #4
    4bfc:	2800      	cmp	r0, #0
    4bfe:	d0e1      	beq.n	4bc4 <_vfprintf_r+0xe98>
    4c00:	f7ff b9b4 	b.w	3f6c <_vfprintf_r+0x240>
    4c04:	9a18      	ldr	r2, [sp, #96]	; 0x60
    4c06:	9819      	ldr	r0, [sp, #100]	; 0x64
    4c08:	4613      	mov	r3, r2
    4c0a:	9213      	str	r2, [sp, #76]	; 0x4c
    4c0c:	f00a 020f 	and.w	r2, sl, #15
    4c10:	ea4f 111a 	mov.w	r1, sl, lsr #4
    4c14:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    4c18:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    4c1c:	5c82      	ldrb	r2, [r0, r2]
    4c1e:	468a      	mov	sl, r1
    4c20:	46e3      	mov	fp, ip
    4c22:	ea5a 0c0b 	orrs.w	ip, sl, fp
    4c26:	f803 2d01 	strb.w	r2, [r3, #-1]!
    4c2a:	d1ef      	bne.n	4c0c <_vfprintf_r+0xee0>
    4c2c:	9818      	ldr	r0, [sp, #96]	; 0x60
    4c2e:	9313      	str	r3, [sp, #76]	; 0x4c
    4c30:	1ac0      	subs	r0, r0, r3
    4c32:	9010      	str	r0, [sp, #64]	; 0x40
    4c34:	f7ff ba41 	b.w	40ba <_vfprintf_r+0x38e>
    4c38:	2209      	movs	r2, #9
    4c3a:	2300      	movs	r3, #0
    4c3c:	4552      	cmp	r2, sl
    4c3e:	eb73 000b 	sbcs.w	r0, r3, fp
    4c42:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    4c46:	d21f      	bcs.n	4c88 <_vfprintf_r+0xf5c>
    4c48:	4623      	mov	r3, r4
    4c4a:	4644      	mov	r4, r8
    4c4c:	46b8      	mov	r8, r7
    4c4e:	461f      	mov	r7, r3
    4c50:	4650      	mov	r0, sl
    4c52:	4659      	mov	r1, fp
    4c54:	220a      	movs	r2, #10
    4c56:	2300      	movs	r3, #0
    4c58:	f004 fdd2 	bl	9800 <__aeabi_uldivmod>
    4c5c:	2300      	movs	r3, #0
    4c5e:	4650      	mov	r0, sl
    4c60:	4659      	mov	r1, fp
    4c62:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    4c66:	220a      	movs	r2, #10
    4c68:	f804 cd01 	strb.w	ip, [r4, #-1]!
    4c6c:	f004 fdc8 	bl	9800 <__aeabi_uldivmod>
    4c70:	2209      	movs	r2, #9
    4c72:	2300      	movs	r3, #0
    4c74:	4682      	mov	sl, r0
    4c76:	468b      	mov	fp, r1
    4c78:	4552      	cmp	r2, sl
    4c7a:	eb73 030b 	sbcs.w	r3, r3, fp
    4c7e:	d3e7      	bcc.n	4c50 <_vfprintf_r+0xf24>
    4c80:	463b      	mov	r3, r7
    4c82:	4647      	mov	r7, r8
    4c84:	46a0      	mov	r8, r4
    4c86:	461c      	mov	r4, r3
    4c88:	f108 30ff 	add.w	r0, r8, #4294967295
    4c8c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    4c90:	9013      	str	r0, [sp, #76]	; 0x4c
    4c92:	f808 ac01 	strb.w	sl, [r8, #-1]
    4c96:	9918      	ldr	r1, [sp, #96]	; 0x60
    4c98:	1a09      	subs	r1, r1, r0
    4c9a:	9110      	str	r1, [sp, #64]	; 0x40
    4c9c:	f7ff ba0d 	b.w	40ba <_vfprintf_r+0x38e>
    4ca0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4ca4:	4648      	mov	r0, r9
    4ca6:	4631      	mov	r1, r6
    4ca8:	320c      	adds	r2, #12
    4caa:	f7ff f831 	bl	3d10 <__sprint_r>
    4cae:	2800      	cmp	r0, #0
    4cb0:	f47f a95c 	bne.w	3f6c <_vfprintf_r+0x240>
    4cb4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4cb8:	3404      	adds	r4, #4
    4cba:	f7ff ba68 	b.w	418e <_vfprintf_r+0x462>
    4cbe:	991a      	ldr	r1, [sp, #104]	; 0x68
    4cc0:	1e4f      	subs	r7, r1, #1
    4cc2:	2f00      	cmp	r7, #0
    4cc4:	f77f aef1 	ble.w	4aaa <_vfprintf_r+0xd7e>
    4cc8:	2f10      	cmp	r7, #16
    4cca:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 4d90 <_vfprintf_r+0x1064>
    4cce:	dd4e      	ble.n	4d6e <_vfprintf_r+0x1042>
    4cd0:	4643      	mov	r3, r8
    4cd2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    4cd6:	46a8      	mov	r8, r5
    4cd8:	f04f 0a10 	mov.w	sl, #16
    4cdc:	f10b 0b0c 	add.w	fp, fp, #12
    4ce0:	461d      	mov	r5, r3
    4ce2:	e002      	b.n	4cea <_vfprintf_r+0xfbe>
    4ce4:	3f10      	subs	r7, #16
    4ce6:	2f10      	cmp	r7, #16
    4ce8:	dd3e      	ble.n	4d68 <_vfprintf_r+0x103c>
    4cea:	f8c4 a004 	str.w	sl, [r4, #4]
    4cee:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4cf2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4cf6:	3301      	adds	r3, #1
    4cf8:	6025      	str	r5, [r4, #0]
    4cfa:	3210      	adds	r2, #16
    4cfc:	2b07      	cmp	r3, #7
    4cfe:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4d02:	f104 0408 	add.w	r4, r4, #8
    4d06:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4d0a:	ddeb      	ble.n	4ce4 <_vfprintf_r+0xfb8>
    4d0c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4d10:	4648      	mov	r0, r9
    4d12:	4631      	mov	r1, r6
    4d14:	465a      	mov	r2, fp
    4d16:	3404      	adds	r4, #4
    4d18:	f7fe fffa 	bl	3d10 <__sprint_r>
    4d1c:	2800      	cmp	r0, #0
    4d1e:	d0e1      	beq.n	4ce4 <_vfprintf_r+0xfb8>
    4d20:	f7ff b924 	b.w	3f6c <_vfprintf_r+0x240>
    4d24:	9816      	ldr	r0, [sp, #88]	; 0x58
    4d26:	2130      	movs	r1, #48	; 0x30
    4d28:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4d2c:	2201      	movs	r2, #1
    4d2e:	2302      	movs	r3, #2
    4d30:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    4d34:	f04c 0c02 	orr.w	ip, ip, #2
    4d38:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    4d3c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    4d40:	f7ff b986 	b.w	4050 <_vfprintf_r+0x324>
    4d44:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d46:	1d01      	adds	r1, r0, #4
    4d48:	6803      	ldr	r3, [r0, #0]
    4d4a:	910b      	str	r1, [sp, #44]	; 0x2c
    4d4c:	469a      	mov	sl, r3
    4d4e:	f04f 0b00 	mov.w	fp, #0
    4d52:	f7ff b973 	b.w	403c <_vfprintf_r+0x310>
    4d56:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d58:	1d01      	adds	r1, r0, #4
    4d5a:	6803      	ldr	r3, [r0, #0]
    4d5c:	910b      	str	r1, [sp, #44]	; 0x2c
    4d5e:	469a      	mov	sl, r3
    4d60:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4d64:	f7ff bbad 	b.w	44c2 <_vfprintf_r+0x796>
    4d68:	462b      	mov	r3, r5
    4d6a:	4645      	mov	r5, r8
    4d6c:	4698      	mov	r8, r3
    4d6e:	6067      	str	r7, [r4, #4]
    4d70:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4d74:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4d78:	3301      	adds	r3, #1
    4d7a:	f8c4 8000 	str.w	r8, [r4]
    4d7e:	19d2      	adds	r2, r2, r7
    4d80:	2b07      	cmp	r3, #7
    4d82:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4d86:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4d8a:	f77f ae8d 	ble.w	4aa8 <_vfprintf_r+0xd7c>
    4d8e:	e6ad      	b.n	4aec <_vfprintf_r+0xdc0>
    4d90:	0000a18c 	.word	0x0000a18c
    4d94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4d98:	4648      	mov	r0, r9
    4d9a:	4631      	mov	r1, r6
    4d9c:	320c      	adds	r2, #12
    4d9e:	f7fe ffb7 	bl	3d10 <__sprint_r>
    4da2:	2800      	cmp	r0, #0
    4da4:	f47f a8e2 	bne.w	3f6c <_vfprintf_r+0x240>
    4da8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4dac:	3404      	adds	r4, #4
    4dae:	e660      	b.n	4a72 <_vfprintf_r+0xd46>
    4db0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4db4:	4648      	mov	r0, r9
    4db6:	4631      	mov	r1, r6
    4db8:	320c      	adds	r2, #12
    4dba:	f7fe ffa9 	bl	3d10 <__sprint_r>
    4dbe:	2800      	cmp	r0, #0
    4dc0:	f47f a8d4 	bne.w	3f6c <_vfprintf_r+0x240>
    4dc4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4dc8:	3404      	adds	r4, #4
    4dca:	e640      	b.n	4a4e <_vfprintf_r+0xd22>
    4dcc:	2830      	cmp	r0, #48	; 0x30
    4dce:	f000 82ec 	beq.w	53aa <_vfprintf_r+0x167e>
    4dd2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4dd4:	2330      	movs	r3, #48	; 0x30
    4dd6:	f800 3d01 	strb.w	r3, [r0, #-1]!
    4dda:	9918      	ldr	r1, [sp, #96]	; 0x60
    4ddc:	9013      	str	r0, [sp, #76]	; 0x4c
    4dde:	1a09      	subs	r1, r1, r0
    4de0:	9110      	str	r1, [sp, #64]	; 0x40
    4de2:	f7ff b96a 	b.w	40ba <_vfprintf_r+0x38e>
    4de6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4dea:	4648      	mov	r0, r9
    4dec:	4631      	mov	r1, r6
    4dee:	320c      	adds	r2, #12
    4df0:	f7fe ff8e 	bl	3d10 <__sprint_r>
    4df4:	2800      	cmp	r0, #0
    4df6:	f47f a8b9 	bne.w	3f6c <_vfprintf_r+0x240>
    4dfa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4dfe:	3404      	adds	r4, #4
    4e00:	f7ff b9f8 	b.w	41f4 <_vfprintf_r+0x4c8>
    4e04:	f1da 0a00 	rsbs	sl, sl, #0
    4e08:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    4e0c:	232d      	movs	r3, #45	; 0x2d
    4e0e:	ea5a 0c0b 	orrs.w	ip, sl, fp
    4e12:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    4e16:	bf0c      	ite	eq
    4e18:	2200      	moveq	r2, #0
    4e1a:	2201      	movne	r2, #1
    4e1c:	2301      	movs	r3, #1
    4e1e:	f7ff b91b 	b.w	4058 <_vfprintf_r+0x32c>
    4e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4e24:	462b      	mov	r3, r5
    4e26:	782a      	ldrb	r2, [r5, #0]
    4e28:	910b      	str	r1, [sp, #44]	; 0x2c
    4e2a:	f7ff b82a 	b.w	3e82 <_vfprintf_r+0x156>
    4e2e:	462a      	mov	r2, r5
    4e30:	4645      	mov	r5, r8
    4e32:	4690      	mov	r8, r2
    4e34:	605f      	str	r7, [r3, #4]
    4e36:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4e3a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4e3e:	3201      	adds	r2, #1
    4e40:	f8c3 8000 	str.w	r8, [r3]
    4e44:	19c9      	adds	r1, r1, r7
    4e46:	2a07      	cmp	r2, #7
    4e48:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4e4c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4e50:	f73f adce 	bgt.w	49f0 <_vfprintf_r+0xcc4>
    4e54:	3308      	adds	r3, #8
    4e56:	f7ff ba30 	b.w	42ba <_vfprintf_r+0x58e>
    4e5a:	980a      	ldr	r0, [sp, #40]	; 0x28
    4e5c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    4e60:	f000 81ed 	beq.w	523e <_vfprintf_r+0x1512>
    4e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4e66:	4613      	mov	r3, r2
    4e68:	1d0a      	adds	r2, r1, #4
    4e6a:	920b      	str	r2, [sp, #44]	; 0x2c
    4e6c:	f8b1 a000 	ldrh.w	sl, [r1]
    4e70:	f1ba 0200 	subs.w	r2, sl, #0
    4e74:	bf18      	it	ne
    4e76:	2201      	movne	r2, #1
    4e78:	46d2      	mov	sl, sl
    4e7a:	f04f 0b00 	mov.w	fp, #0
    4e7e:	f7ff b8e7 	b.w	4050 <_vfprintf_r+0x324>
    4e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4e84:	f013 0f40 	tst.w	r3, #64	; 0x40
    4e88:	f000 81cc 	beq.w	5224 <_vfprintf_r+0x14f8>
    4e8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4e8e:	2301      	movs	r3, #1
    4e90:	1d01      	adds	r1, r0, #4
    4e92:	910b      	str	r1, [sp, #44]	; 0x2c
    4e94:	f8b0 a000 	ldrh.w	sl, [r0]
    4e98:	f1ba 0200 	subs.w	r2, sl, #0
    4e9c:	bf18      	it	ne
    4e9e:	2201      	movne	r2, #1
    4ea0:	46d2      	mov	sl, sl
    4ea2:	f04f 0b00 	mov.w	fp, #0
    4ea6:	f7ff b8d3 	b.w	4050 <_vfprintf_r+0x324>
    4eaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4eac:	f013 0f10 	tst.w	r3, #16
    4eb0:	f000 81a4 	beq.w	51fc <_vfprintf_r+0x14d0>
    4eb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4eb6:	9911      	ldr	r1, [sp, #68]	; 0x44
    4eb8:	f100 0a04 	add.w	sl, r0, #4
    4ebc:	6803      	ldr	r3, [r0, #0]
    4ebe:	6019      	str	r1, [r3, #0]
    4ec0:	f7fe bf9c 	b.w	3dfc <_vfprintf_r+0xd0>
    4ec4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4ec6:	1dc3      	adds	r3, r0, #7
    4ec8:	f023 0307 	bic.w	r3, r3, #7
    4ecc:	f103 0108 	add.w	r1, r3, #8
    4ed0:	910b      	str	r1, [sp, #44]	; 0x2c
    4ed2:	f8d3 8004 	ldr.w	r8, [r3, #4]
    4ed6:	f8d3 a000 	ldr.w	sl, [r3]
    4eda:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    4ede:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    4ee2:	f7ff bb11 	b.w	4508 <_vfprintf_r+0x7dc>
    4ee6:	462a      	mov	r2, r5
    4ee8:	4645      	mov	r5, r8
    4eea:	4690      	mov	r8, r2
    4eec:	605c      	str	r4, [r3, #4]
    4eee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4ef2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4ef6:	3201      	adds	r2, #1
    4ef8:	f8c3 8000 	str.w	r8, [r3]
    4efc:	1909      	adds	r1, r1, r4
    4efe:	2a07      	cmp	r2, #7
    4f00:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4f04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4f08:	f300 82ea 	bgt.w	54e0 <_vfprintf_r+0x17b4>
    4f0c:	3308      	adds	r3, #8
    4f0e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f10:	f011 0f01 	tst.w	r1, #1
    4f14:	f43f a9d1 	beq.w	42ba <_vfprintf_r+0x58e>
    4f18:	2201      	movs	r2, #1
    4f1a:	605a      	str	r2, [r3, #4]
    4f1c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4f20:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4f24:	3201      	adds	r2, #1
    4f26:	981d      	ldr	r0, [sp, #116]	; 0x74
    4f28:	3101      	adds	r1, #1
    4f2a:	2a07      	cmp	r2, #7
    4f2c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4f30:	6018      	str	r0, [r3, #0]
    4f32:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4f36:	f73f ad5b 	bgt.w	49f0 <_vfprintf_r+0xcc4>
    4f3a:	3308      	adds	r3, #8
    4f3c:	f7ff b9bd 	b.w	42ba <_vfprintf_r+0x58e>
    4f40:	232d      	movs	r3, #45	; 0x2d
    4f42:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    4f46:	f7ff baf2 	b.w	452e <_vfprintf_r+0x802>
    4f4a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4f4e:	4648      	mov	r0, r9
    4f50:	4631      	mov	r1, r6
    4f52:	320c      	adds	r2, #12
    4f54:	f7fe fedc 	bl	3d10 <__sprint_r>
    4f58:	2800      	cmp	r0, #0
    4f5a:	f47f a807 	bne.w	3f6c <_vfprintf_r+0x240>
    4f5e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4f62:	3304      	adds	r3, #4
    4f64:	e456      	b.n	4814 <_vfprintf_r+0xae8>
    4f66:	2301      	movs	r3, #1
    4f68:	6063      	str	r3, [r4, #4]
    4f6a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4f6e:	f24a 1378 	movw	r3, #41336	; 0xa178
    4f72:	f2c0 0300 	movt	r3, #0
    4f76:	6023      	str	r3, [r4, #0]
    4f78:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    4f7c:	3201      	adds	r2, #1
    4f7e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4f82:	3301      	adds	r3, #1
    4f84:	2a07      	cmp	r2, #7
    4f86:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    4f8a:	bfd8      	it	le
    4f8c:	f104 0308 	addle.w	r3, r4, #8
    4f90:	f300 8187 	bgt.w	52a2 <_vfprintf_r+0x1576>
    4f94:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    4f98:	b93a      	cbnz	r2, 4faa <_vfprintf_r+0x127e>
    4f9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    4f9c:	b92a      	cbnz	r2, 4faa <_vfprintf_r+0x127e>
    4f9e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4fa2:	f01c 0f01 	tst.w	ip, #1
    4fa6:	f43f a988 	beq.w	42ba <_vfprintf_r+0x58e>
    4faa:	2201      	movs	r2, #1
    4fac:	605a      	str	r2, [r3, #4]
    4fae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4fb2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4fb6:	3201      	adds	r2, #1
    4fb8:	981d      	ldr	r0, [sp, #116]	; 0x74
    4fba:	3101      	adds	r1, #1
    4fbc:	2a07      	cmp	r2, #7
    4fbe:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4fc2:	6018      	str	r0, [r3, #0]
    4fc4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4fc8:	f300 8179 	bgt.w	52be <_vfprintf_r+0x1592>
    4fcc:	3308      	adds	r3, #8
    4fce:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    4fd2:	427f      	negs	r7, r7
    4fd4:	2f00      	cmp	r7, #0
    4fd6:	f340 81b3 	ble.w	5340 <_vfprintf_r+0x1614>
    4fda:	2f10      	cmp	r7, #16
    4fdc:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 5630 <_vfprintf_r+0x1904>
    4fe0:	f340 81d2 	ble.w	5388 <_vfprintf_r+0x165c>
    4fe4:	4642      	mov	r2, r8
    4fe6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    4fea:	46a8      	mov	r8, r5
    4fec:	2410      	movs	r4, #16
    4fee:	f10a 0a0c 	add.w	sl, sl, #12
    4ff2:	4615      	mov	r5, r2
    4ff4:	e003      	b.n	4ffe <_vfprintf_r+0x12d2>
    4ff6:	3f10      	subs	r7, #16
    4ff8:	2f10      	cmp	r7, #16
    4ffa:	f340 81c2 	ble.w	5382 <_vfprintf_r+0x1656>
    4ffe:	605c      	str	r4, [r3, #4]
    5000:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5004:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5008:	3201      	adds	r2, #1
    500a:	601d      	str	r5, [r3, #0]
    500c:	3110      	adds	r1, #16
    500e:	2a07      	cmp	r2, #7
    5010:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5014:	f103 0308 	add.w	r3, r3, #8
    5018:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    501c:	ddeb      	ble.n	4ff6 <_vfprintf_r+0x12ca>
    501e:	4648      	mov	r0, r9
    5020:	4631      	mov	r1, r6
    5022:	4652      	mov	r2, sl
    5024:	f7fe fe74 	bl	3d10 <__sprint_r>
    5028:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    502c:	3304      	adds	r3, #4
    502e:	2800      	cmp	r0, #0
    5030:	d0e1      	beq.n	4ff6 <_vfprintf_r+0x12ca>
    5032:	f7fe bf9b 	b.w	3f6c <_vfprintf_r+0x240>
    5036:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5038:	1c6b      	adds	r3, r5, #1
    503a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    503c:	f042 0220 	orr.w	r2, r2, #32
    5040:	920a      	str	r2, [sp, #40]	; 0x28
    5042:	786a      	ldrb	r2, [r5, #1]
    5044:	910b      	str	r1, [sp, #44]	; 0x2c
    5046:	f7fe bf1c 	b.w	3e82 <_vfprintf_r+0x156>
    504a:	4650      	mov	r0, sl
    504c:	4641      	mov	r1, r8
    504e:	f003 fb43 	bl	86d8 <__isnand>
    5052:	2800      	cmp	r0, #0
    5054:	f040 80ff 	bne.w	5256 <_vfprintf_r+0x152a>
    5058:	f1b7 3fff 	cmp.w	r7, #4294967295
    505c:	f000 8251 	beq.w	5502 <_vfprintf_r+0x17d6>
    5060:	9816      	ldr	r0, [sp, #88]	; 0x58
    5062:	2867      	cmp	r0, #103	; 0x67
    5064:	bf14      	ite	ne
    5066:	2300      	movne	r3, #0
    5068:	2301      	moveq	r3, #1
    506a:	2847      	cmp	r0, #71	; 0x47
    506c:	bf08      	it	eq
    506e:	f043 0301 	orreq.w	r3, r3, #1
    5072:	b113      	cbz	r3, 507a <_vfprintf_r+0x134e>
    5074:	2f00      	cmp	r7, #0
    5076:	bf08      	it	eq
    5078:	2701      	moveq	r7, #1
    507a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    507e:	4643      	mov	r3, r8
    5080:	4652      	mov	r2, sl
    5082:	990a      	ldr	r1, [sp, #40]	; 0x28
    5084:	e9c0 2300 	strd	r2, r3, [r0]
    5088:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    508c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    5090:	910a      	str	r1, [sp, #40]	; 0x28
    5092:	2b00      	cmp	r3, #0
    5094:	f2c0 8264 	blt.w	5560 <_vfprintf_r+0x1834>
    5098:	2100      	movs	r1, #0
    509a:	9117      	str	r1, [sp, #92]	; 0x5c
    509c:	9816      	ldr	r0, [sp, #88]	; 0x58
    509e:	2866      	cmp	r0, #102	; 0x66
    50a0:	bf14      	ite	ne
    50a2:	2300      	movne	r3, #0
    50a4:	2301      	moveq	r3, #1
    50a6:	2846      	cmp	r0, #70	; 0x46
    50a8:	bf08      	it	eq
    50aa:	f043 0301 	orreq.w	r3, r3, #1
    50ae:	9310      	str	r3, [sp, #64]	; 0x40
    50b0:	2b00      	cmp	r3, #0
    50b2:	f000 81d1 	beq.w	5458 <_vfprintf_r+0x172c>
    50b6:	46bc      	mov	ip, r7
    50b8:	2303      	movs	r3, #3
    50ba:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    50be:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    50c2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    50c6:	4648      	mov	r0, r9
    50c8:	9300      	str	r3, [sp, #0]
    50ca:	9102      	str	r1, [sp, #8]
    50cc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    50d0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    50d4:	310c      	adds	r1, #12
    50d6:	f8cd c004 	str.w	ip, [sp, #4]
    50da:	9103      	str	r1, [sp, #12]
    50dc:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    50e0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    50e4:	9104      	str	r1, [sp, #16]
    50e6:	f000 fbc7 	bl	5878 <_dtoa_r>
    50ea:	9a16      	ldr	r2, [sp, #88]	; 0x58
    50ec:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    50f0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    50f4:	bf18      	it	ne
    50f6:	2301      	movne	r3, #1
    50f8:	2a47      	cmp	r2, #71	; 0x47
    50fa:	bf0c      	ite	eq
    50fc:	2300      	moveq	r3, #0
    50fe:	f003 0301 	andne.w	r3, r3, #1
    5102:	9013      	str	r0, [sp, #76]	; 0x4c
    5104:	b933      	cbnz	r3, 5114 <_vfprintf_r+0x13e8>
    5106:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5108:	f013 0f01 	tst.w	r3, #1
    510c:	bf08      	it	eq
    510e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    5112:	d016      	beq.n	5142 <_vfprintf_r+0x1416>
    5114:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5116:	9910      	ldr	r1, [sp, #64]	; 0x40
    5118:	eb00 0b0c 	add.w	fp, r0, ip
    511c:	b131      	cbz	r1, 512c <_vfprintf_r+0x1400>
    511e:	7803      	ldrb	r3, [r0, #0]
    5120:	2b30      	cmp	r3, #48	; 0x30
    5122:	f000 80da 	beq.w	52da <_vfprintf_r+0x15ae>
    5126:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    512a:	449b      	add	fp, r3
    512c:	4650      	mov	r0, sl
    512e:	2200      	movs	r2, #0
    5130:	2300      	movs	r3, #0
    5132:	4641      	mov	r1, r8
    5134:	f004 fb0a 	bl	974c <__aeabi_dcmpeq>
    5138:	2800      	cmp	r0, #0
    513a:	f000 81c2 	beq.w	54c2 <_vfprintf_r+0x1796>
    513e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    5142:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5144:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5146:	2a67      	cmp	r2, #103	; 0x67
    5148:	bf14      	ite	ne
    514a:	2300      	movne	r3, #0
    514c:	2301      	moveq	r3, #1
    514e:	2a47      	cmp	r2, #71	; 0x47
    5150:	bf08      	it	eq
    5152:	f043 0301 	orreq.w	r3, r3, #1
    5156:	ebc0 000b 	rsb	r0, r0, fp
    515a:	901a      	str	r0, [sp, #104]	; 0x68
    515c:	2b00      	cmp	r3, #0
    515e:	f000 818a 	beq.w	5476 <_vfprintf_r+0x174a>
    5162:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    5166:	f111 0f03 	cmn.w	r1, #3
    516a:	9110      	str	r1, [sp, #64]	; 0x40
    516c:	db02      	blt.n	5174 <_vfprintf_r+0x1448>
    516e:	428f      	cmp	r7, r1
    5170:	f280 818c 	bge.w	548c <_vfprintf_r+0x1760>
    5174:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5176:	3a02      	subs	r2, #2
    5178:	9216      	str	r2, [sp, #88]	; 0x58
    517a:	9910      	ldr	r1, [sp, #64]	; 0x40
    517c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    517e:	1e4b      	subs	r3, r1, #1
    5180:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    5184:	2b00      	cmp	r3, #0
    5186:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    518a:	f2c0 8234 	blt.w	55f6 <_vfprintf_r+0x18ca>
    518e:	222b      	movs	r2, #43	; 0x2b
    5190:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    5194:	2b09      	cmp	r3, #9
    5196:	f300 81b6 	bgt.w	5506 <_vfprintf_r+0x17da>
    519a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    519e:	3330      	adds	r3, #48	; 0x30
    51a0:	3204      	adds	r2, #4
    51a2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    51a6:	2330      	movs	r3, #48	; 0x30
    51a8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    51ac:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    51b0:	981a      	ldr	r0, [sp, #104]	; 0x68
    51b2:	991a      	ldr	r1, [sp, #104]	; 0x68
    51b4:	1ad3      	subs	r3, r2, r3
    51b6:	1818      	adds	r0, r3, r0
    51b8:	931c      	str	r3, [sp, #112]	; 0x70
    51ba:	2901      	cmp	r1, #1
    51bc:	9010      	str	r0, [sp, #64]	; 0x40
    51be:	f340 8210 	ble.w	55e2 <_vfprintf_r+0x18b6>
    51c2:	9810      	ldr	r0, [sp, #64]	; 0x40
    51c4:	3001      	adds	r0, #1
    51c6:	9010      	str	r0, [sp, #64]	; 0x40
    51c8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    51cc:	910c      	str	r1, [sp, #48]	; 0x30
    51ce:	9817      	ldr	r0, [sp, #92]	; 0x5c
    51d0:	2800      	cmp	r0, #0
    51d2:	f000 816e 	beq.w	54b2 <_vfprintf_r+0x1786>
    51d6:	232d      	movs	r3, #45	; 0x2d
    51d8:	2100      	movs	r1, #0
    51da:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    51de:	9117      	str	r1, [sp, #92]	; 0x5c
    51e0:	f7fe bf74 	b.w	40cc <_vfprintf_r+0x3a0>
    51e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    51e6:	f04f 0c00 	mov.w	ip, #0
    51ea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    51ee:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    51f2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    51f6:	920c      	str	r2, [sp, #48]	; 0x30
    51f8:	f7fe bf67 	b.w	40ca <_vfprintf_r+0x39e>
    51fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    51fe:	f012 0f40 	tst.w	r2, #64	; 0x40
    5202:	bf17      	itett	ne
    5204:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    5206:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    5208:	9911      	ldrne	r1, [sp, #68]	; 0x44
    520a:	f100 0a04 	addne.w	sl, r0, #4
    520e:	bf11      	iteee	ne
    5210:	6803      	ldrne	r3, [r0, #0]
    5212:	f102 0a04 	addeq.w	sl, r2, #4
    5216:	6813      	ldreq	r3, [r2, #0]
    5218:	9811      	ldreq	r0, [sp, #68]	; 0x44
    521a:	bf14      	ite	ne
    521c:	8019      	strhne	r1, [r3, #0]
    521e:	6018      	streq	r0, [r3, #0]
    5220:	f7fe bdec 	b.w	3dfc <_vfprintf_r+0xd0>
    5224:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5226:	1d13      	adds	r3, r2, #4
    5228:	930b      	str	r3, [sp, #44]	; 0x2c
    522a:	6811      	ldr	r1, [r2, #0]
    522c:	2301      	movs	r3, #1
    522e:	1e0a      	subs	r2, r1, #0
    5230:	bf18      	it	ne
    5232:	2201      	movne	r2, #1
    5234:	468a      	mov	sl, r1
    5236:	f04f 0b00 	mov.w	fp, #0
    523a:	f7fe bf09 	b.w	4050 <_vfprintf_r+0x324>
    523e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5240:	1d02      	adds	r2, r0, #4
    5242:	920b      	str	r2, [sp, #44]	; 0x2c
    5244:	6801      	ldr	r1, [r0, #0]
    5246:	1e0a      	subs	r2, r1, #0
    5248:	bf18      	it	ne
    524a:	2201      	movne	r2, #1
    524c:	468a      	mov	sl, r1
    524e:	f04f 0b00 	mov.w	fp, #0
    5252:	f7fe befd 	b.w	4050 <_vfprintf_r+0x324>
    5256:	f24a 1258 	movw	r2, #41304	; 0xa158
    525a:	f24a 1354 	movw	r3, #41300	; 0xa154
    525e:	9916      	ldr	r1, [sp, #88]	; 0x58
    5260:	f2c0 0300 	movt	r3, #0
    5264:	f2c0 0200 	movt	r2, #0
    5268:	2003      	movs	r0, #3
    526a:	2947      	cmp	r1, #71	; 0x47
    526c:	bfd8      	it	le
    526e:	461a      	movle	r2, r3
    5270:	9213      	str	r2, [sp, #76]	; 0x4c
    5272:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5274:	900c      	str	r0, [sp, #48]	; 0x30
    5276:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    527a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    527e:	920a      	str	r2, [sp, #40]	; 0x28
    5280:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5284:	9010      	str	r0, [sp, #64]	; 0x40
    5286:	f7fe bf20 	b.w	40ca <_vfprintf_r+0x39e>
    528a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    528e:	4648      	mov	r0, r9
    5290:	4631      	mov	r1, r6
    5292:	320c      	adds	r2, #12
    5294:	f7fe fd3c 	bl	3d10 <__sprint_r>
    5298:	2800      	cmp	r0, #0
    529a:	f47e ae67 	bne.w	3f6c <_vfprintf_r+0x240>
    529e:	f7fe be62 	b.w	3f66 <_vfprintf_r+0x23a>
    52a2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    52a6:	4648      	mov	r0, r9
    52a8:	4631      	mov	r1, r6
    52aa:	320c      	adds	r2, #12
    52ac:	f7fe fd30 	bl	3d10 <__sprint_r>
    52b0:	2800      	cmp	r0, #0
    52b2:	f47e ae5b 	bne.w	3f6c <_vfprintf_r+0x240>
    52b6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    52ba:	3304      	adds	r3, #4
    52bc:	e66a      	b.n	4f94 <_vfprintf_r+0x1268>
    52be:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    52c2:	4648      	mov	r0, r9
    52c4:	4631      	mov	r1, r6
    52c6:	320c      	adds	r2, #12
    52c8:	f7fe fd22 	bl	3d10 <__sprint_r>
    52cc:	2800      	cmp	r0, #0
    52ce:	f47e ae4d 	bne.w	3f6c <_vfprintf_r+0x240>
    52d2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    52d6:	3304      	adds	r3, #4
    52d8:	e679      	b.n	4fce <_vfprintf_r+0x12a2>
    52da:	4650      	mov	r0, sl
    52dc:	2200      	movs	r2, #0
    52de:	2300      	movs	r3, #0
    52e0:	4641      	mov	r1, r8
    52e2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    52e6:	f004 fa31 	bl	974c <__aeabi_dcmpeq>
    52ea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    52ee:	2800      	cmp	r0, #0
    52f0:	f47f af19 	bne.w	5126 <_vfprintf_r+0x13fa>
    52f4:	f1cc 0301 	rsb	r3, ip, #1
    52f8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    52fc:	e715      	b.n	512a <_vfprintf_r+0x13fe>
    52fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5300:	4252      	negs	r2, r2
    5302:	920f      	str	r2, [sp, #60]	; 0x3c
    5304:	f7ff b887 	b.w	4416 <_vfprintf_r+0x6ea>
    5308:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    530c:	4648      	mov	r0, r9
    530e:	4631      	mov	r1, r6
    5310:	320c      	adds	r2, #12
    5312:	f7fe fcfd 	bl	3d10 <__sprint_r>
    5316:	2800      	cmp	r0, #0
    5318:	f47e ae28 	bne.w	3f6c <_vfprintf_r+0x240>
    531c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5320:	3304      	adds	r3, #4
    5322:	f7ff ba93 	b.w	484c <_vfprintf_r+0xb20>
    5326:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    532a:	4648      	mov	r0, r9
    532c:	4631      	mov	r1, r6
    532e:	320c      	adds	r2, #12
    5330:	f7fe fcee 	bl	3d10 <__sprint_r>
    5334:	2800      	cmp	r0, #0
    5336:	f47e ae19 	bne.w	3f6c <_vfprintf_r+0x240>
    533a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    533e:	3304      	adds	r3, #4
    5340:	991a      	ldr	r1, [sp, #104]	; 0x68
    5342:	9813      	ldr	r0, [sp, #76]	; 0x4c
    5344:	6059      	str	r1, [r3, #4]
    5346:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    534a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    534e:	6018      	str	r0, [r3, #0]
    5350:	3201      	adds	r2, #1
    5352:	981a      	ldr	r0, [sp, #104]	; 0x68
    5354:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5358:	1809      	adds	r1, r1, r0
    535a:	2a07      	cmp	r2, #7
    535c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5360:	f73f ab46 	bgt.w	49f0 <_vfprintf_r+0xcc4>
    5364:	3308      	adds	r3, #8
    5366:	f7fe bfa8 	b.w	42ba <_vfprintf_r+0x58e>
    536a:	2100      	movs	r1, #0
    536c:	9117      	str	r1, [sp, #92]	; 0x5c
    536e:	f7fd f9cb 	bl	2708 <strlen>
    5372:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5376:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    537a:	9010      	str	r0, [sp, #64]	; 0x40
    537c:	920c      	str	r2, [sp, #48]	; 0x30
    537e:	f7fe bea4 	b.w	40ca <_vfprintf_r+0x39e>
    5382:	462a      	mov	r2, r5
    5384:	4645      	mov	r5, r8
    5386:	4690      	mov	r8, r2
    5388:	605f      	str	r7, [r3, #4]
    538a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    538e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5392:	3201      	adds	r2, #1
    5394:	f8c3 8000 	str.w	r8, [r3]
    5398:	19c9      	adds	r1, r1, r7
    539a:	2a07      	cmp	r2, #7
    539c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    53a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    53a4:	dcbf      	bgt.n	5326 <_vfprintf_r+0x15fa>
    53a6:	3308      	adds	r3, #8
    53a8:	e7ca      	b.n	5340 <_vfprintf_r+0x1614>
    53aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
    53ac:	9913      	ldr	r1, [sp, #76]	; 0x4c
    53ae:	1a51      	subs	r1, r2, r1
    53b0:	9110      	str	r1, [sp, #64]	; 0x40
    53b2:	f7fe be82 	b.w	40ba <_vfprintf_r+0x38e>
    53b6:	4648      	mov	r0, r9
    53b8:	4631      	mov	r1, r6
    53ba:	f000 f949 	bl	5650 <__swsetup_r>
    53be:	2800      	cmp	r0, #0
    53c0:	f47e add8 	bne.w	3f74 <_vfprintf_r+0x248>
    53c4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    53c8:	fa1f f38c 	uxth.w	r3, ip
    53cc:	f7fe bcf6 	b.w	3dbc <_vfprintf_r+0x90>
    53d0:	2f06      	cmp	r7, #6
    53d2:	bf28      	it	cs
    53d4:	2706      	movcs	r7, #6
    53d6:	f24a 1170 	movw	r1, #41328	; 0xa170
    53da:	f2c0 0100 	movt	r1, #0
    53de:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    53e2:	9710      	str	r7, [sp, #64]	; 0x40
    53e4:	9113      	str	r1, [sp, #76]	; 0x4c
    53e6:	920c      	str	r2, [sp, #48]	; 0x30
    53e8:	f7fe bfe8 	b.w	43bc <_vfprintf_r+0x690>
    53ec:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    53f0:	4648      	mov	r0, r9
    53f2:	4631      	mov	r1, r6
    53f4:	320c      	adds	r2, #12
    53f6:	f7fe fc8b 	bl	3d10 <__sprint_r>
    53fa:	2800      	cmp	r0, #0
    53fc:	f47e adb6 	bne.w	3f6c <_vfprintf_r+0x240>
    5400:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5404:	3304      	adds	r3, #4
    5406:	f7ff bbc8 	b.w	4b9a <_vfprintf_r+0xe6e>
    540a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    540e:	4648      	mov	r0, r9
    5410:	4631      	mov	r1, r6
    5412:	320c      	adds	r2, #12
    5414:	f7fe fc7c 	bl	3d10 <__sprint_r>
    5418:	2800      	cmp	r0, #0
    541a:	f47e ada7 	bne.w	3f6c <_vfprintf_r+0x240>
    541e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5422:	3304      	adds	r3, #4
    5424:	f7ff bace 	b.w	49c4 <_vfprintf_r+0xc98>
    5428:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    542c:	4648      	mov	r0, r9
    542e:	4631      	mov	r1, r6
    5430:	320c      	adds	r2, #12
    5432:	f7fe fc6d 	bl	3d10 <__sprint_r>
    5436:	2800      	cmp	r0, #0
    5438:	f47e ad98 	bne.w	3f6c <_vfprintf_r+0x240>
    543c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5440:	3404      	adds	r4, #4
    5442:	f7ff baa9 	b.w	4998 <_vfprintf_r+0xc6c>
    5446:	9710      	str	r7, [sp, #64]	; 0x40
    5448:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    544c:	9017      	str	r0, [sp, #92]	; 0x5c
    544e:	970c      	str	r7, [sp, #48]	; 0x30
    5450:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5454:	f7fe be39 	b.w	40ca <_vfprintf_r+0x39e>
    5458:	9916      	ldr	r1, [sp, #88]	; 0x58
    545a:	2965      	cmp	r1, #101	; 0x65
    545c:	bf14      	ite	ne
    545e:	2300      	movne	r3, #0
    5460:	2301      	moveq	r3, #1
    5462:	2945      	cmp	r1, #69	; 0x45
    5464:	bf08      	it	eq
    5466:	f043 0301 	orreq.w	r3, r3, #1
    546a:	2b00      	cmp	r3, #0
    546c:	d046      	beq.n	54fc <_vfprintf_r+0x17d0>
    546e:	f107 0c01 	add.w	ip, r7, #1
    5472:	2302      	movs	r3, #2
    5474:	e621      	b.n	50ba <_vfprintf_r+0x138e>
    5476:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5478:	2b65      	cmp	r3, #101	; 0x65
    547a:	dd76      	ble.n	556a <_vfprintf_r+0x183e>
    547c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    547e:	2a66      	cmp	r2, #102	; 0x66
    5480:	bf1c      	itt	ne
    5482:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    5486:	9310      	strne	r3, [sp, #64]	; 0x40
    5488:	f000 8083 	beq.w	5592 <_vfprintf_r+0x1866>
    548c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    548e:	9810      	ldr	r0, [sp, #64]	; 0x40
    5490:	4283      	cmp	r3, r0
    5492:	dc6e      	bgt.n	5572 <_vfprintf_r+0x1846>
    5494:	990a      	ldr	r1, [sp, #40]	; 0x28
    5496:	f011 0f01 	tst.w	r1, #1
    549a:	f040 808e 	bne.w	55ba <_vfprintf_r+0x188e>
    549e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    54a2:	2367      	movs	r3, #103	; 0x67
    54a4:	920c      	str	r2, [sp, #48]	; 0x30
    54a6:	9316      	str	r3, [sp, #88]	; 0x58
    54a8:	e691      	b.n	51ce <_vfprintf_r+0x14a2>
    54aa:	2700      	movs	r7, #0
    54ac:	461d      	mov	r5, r3
    54ae:	f7fe bce9 	b.w	3e84 <_vfprintf_r+0x158>
    54b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    54b4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    54b8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    54bc:	910c      	str	r1, [sp, #48]	; 0x30
    54be:	f7fe be04 	b.w	40ca <_vfprintf_r+0x39e>
    54c2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    54c6:	459b      	cmp	fp, r3
    54c8:	bf98      	it	ls
    54ca:	469b      	movls	fp, r3
    54cc:	f67f ae39 	bls.w	5142 <_vfprintf_r+0x1416>
    54d0:	2230      	movs	r2, #48	; 0x30
    54d2:	f803 2b01 	strb.w	r2, [r3], #1
    54d6:	459b      	cmp	fp, r3
    54d8:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    54dc:	d8f9      	bhi.n	54d2 <_vfprintf_r+0x17a6>
    54de:	e630      	b.n	5142 <_vfprintf_r+0x1416>
    54e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    54e4:	4648      	mov	r0, r9
    54e6:	4631      	mov	r1, r6
    54e8:	320c      	adds	r2, #12
    54ea:	f7fe fc11 	bl	3d10 <__sprint_r>
    54ee:	2800      	cmp	r0, #0
    54f0:	f47e ad3c 	bne.w	3f6c <_vfprintf_r+0x240>
    54f4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    54f8:	3304      	adds	r3, #4
    54fa:	e508      	b.n	4f0e <_vfprintf_r+0x11e2>
    54fc:	46bc      	mov	ip, r7
    54fe:	3302      	adds	r3, #2
    5500:	e5db      	b.n	50ba <_vfprintf_r+0x138e>
    5502:	3707      	adds	r7, #7
    5504:	e5b9      	b.n	507a <_vfprintf_r+0x134e>
    5506:	f246 6c67 	movw	ip, #26215	; 0x6667
    550a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    550e:	3103      	adds	r1, #3
    5510:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    5514:	fb8c 2003 	smull	r2, r0, ip, r3
    5518:	17da      	asrs	r2, r3, #31
    551a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    551e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    5522:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    5526:	4613      	mov	r3, r2
    5528:	3030      	adds	r0, #48	; 0x30
    552a:	2a09      	cmp	r2, #9
    552c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5530:	dcf0      	bgt.n	5514 <_vfprintf_r+0x17e8>
    5532:	3330      	adds	r3, #48	; 0x30
    5534:	1e48      	subs	r0, r1, #1
    5536:	b2da      	uxtb	r2, r3
    5538:	f801 2c01 	strb.w	r2, [r1, #-1]
    553c:	9b07      	ldr	r3, [sp, #28]
    553e:	4283      	cmp	r3, r0
    5540:	d96a      	bls.n	5618 <_vfprintf_r+0x18ec>
    5542:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    5546:	3303      	adds	r3, #3
    5548:	e001      	b.n	554e <_vfprintf_r+0x1822>
    554a:	f811 2b01 	ldrb.w	r2, [r1], #1
    554e:	f803 2c01 	strb.w	r2, [r3, #-1]
    5552:	461a      	mov	r2, r3
    5554:	f8dd c01c 	ldr.w	ip, [sp, #28]
    5558:	3301      	adds	r3, #1
    555a:	458c      	cmp	ip, r1
    555c:	d8f5      	bhi.n	554a <_vfprintf_r+0x181e>
    555e:	e625      	b.n	51ac <_vfprintf_r+0x1480>
    5560:	222d      	movs	r2, #45	; 0x2d
    5562:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    5566:	9217      	str	r2, [sp, #92]	; 0x5c
    5568:	e598      	b.n	509c <_vfprintf_r+0x1370>
    556a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    556e:	9010      	str	r0, [sp, #64]	; 0x40
    5570:	e603      	b.n	517a <_vfprintf_r+0x144e>
    5572:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5574:	991a      	ldr	r1, [sp, #104]	; 0x68
    5576:	2b00      	cmp	r3, #0
    5578:	bfda      	itte	le
    557a:	9810      	ldrle	r0, [sp, #64]	; 0x40
    557c:	f1c0 0302 	rsble	r3, r0, #2
    5580:	2301      	movgt	r3, #1
    5582:	185b      	adds	r3, r3, r1
    5584:	2267      	movs	r2, #103	; 0x67
    5586:	9310      	str	r3, [sp, #64]	; 0x40
    5588:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    558c:	9216      	str	r2, [sp, #88]	; 0x58
    558e:	930c      	str	r3, [sp, #48]	; 0x30
    5590:	e61d      	b.n	51ce <_vfprintf_r+0x14a2>
    5592:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    5596:	2800      	cmp	r0, #0
    5598:	9010      	str	r0, [sp, #64]	; 0x40
    559a:	dd31      	ble.n	5600 <_vfprintf_r+0x18d4>
    559c:	b91f      	cbnz	r7, 55a6 <_vfprintf_r+0x187a>
    559e:	990a      	ldr	r1, [sp, #40]	; 0x28
    55a0:	f011 0f01 	tst.w	r1, #1
    55a4:	d00e      	beq.n	55c4 <_vfprintf_r+0x1898>
    55a6:	9810      	ldr	r0, [sp, #64]	; 0x40
    55a8:	2166      	movs	r1, #102	; 0x66
    55aa:	9116      	str	r1, [sp, #88]	; 0x58
    55ac:	1c43      	adds	r3, r0, #1
    55ae:	19db      	adds	r3, r3, r7
    55b0:	9310      	str	r3, [sp, #64]	; 0x40
    55b2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    55b6:	920c      	str	r2, [sp, #48]	; 0x30
    55b8:	e609      	b.n	51ce <_vfprintf_r+0x14a2>
    55ba:	9810      	ldr	r0, [sp, #64]	; 0x40
    55bc:	2167      	movs	r1, #103	; 0x67
    55be:	9116      	str	r1, [sp, #88]	; 0x58
    55c0:	3001      	adds	r0, #1
    55c2:	9010      	str	r0, [sp, #64]	; 0x40
    55c4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    55c8:	920c      	str	r2, [sp, #48]	; 0x30
    55ca:	e600      	b.n	51ce <_vfprintf_r+0x14a2>
    55cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    55ce:	781a      	ldrb	r2, [r3, #0]
    55d0:	680f      	ldr	r7, [r1, #0]
    55d2:	3104      	adds	r1, #4
    55d4:	910b      	str	r1, [sp, #44]	; 0x2c
    55d6:	2f00      	cmp	r7, #0
    55d8:	bfb8      	it	lt
    55da:	f04f 37ff 	movlt.w	r7, #4294967295
    55de:	f7fe bc50 	b.w	3e82 <_vfprintf_r+0x156>
    55e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    55e4:	f012 0f01 	tst.w	r2, #1
    55e8:	bf04      	itt	eq
    55ea:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    55ee:	930c      	streq	r3, [sp, #48]	; 0x30
    55f0:	f43f aded 	beq.w	51ce <_vfprintf_r+0x14a2>
    55f4:	e5e5      	b.n	51c2 <_vfprintf_r+0x1496>
    55f6:	222d      	movs	r2, #45	; 0x2d
    55f8:	425b      	negs	r3, r3
    55fa:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    55fe:	e5c9      	b.n	5194 <_vfprintf_r+0x1468>
    5600:	b977      	cbnz	r7, 5620 <_vfprintf_r+0x18f4>
    5602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5604:	f013 0f01 	tst.w	r3, #1
    5608:	d10a      	bne.n	5620 <_vfprintf_r+0x18f4>
    560a:	f04f 0c01 	mov.w	ip, #1
    560e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5612:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5616:	e5da      	b.n	51ce <_vfprintf_r+0x14a2>
    5618:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    561c:	3202      	adds	r2, #2
    561e:	e5c5      	b.n	51ac <_vfprintf_r+0x1480>
    5620:	3702      	adds	r7, #2
    5622:	2166      	movs	r1, #102	; 0x66
    5624:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    5628:	9710      	str	r7, [sp, #64]	; 0x40
    562a:	9116      	str	r1, [sp, #88]	; 0x58
    562c:	920c      	str	r2, [sp, #48]	; 0x30
    562e:	e5ce      	b.n	51ce <_vfprintf_r+0x14a2>
    5630:	0000a18c 	.word	0x0000a18c

00005634 <vfprintf>:
    5634:	b410      	push	{r4}
    5636:	f240 042c 	movw	r4, #44	; 0x2c
    563a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    563e:	468c      	mov	ip, r1
    5640:	4613      	mov	r3, r2
    5642:	4601      	mov	r1, r0
    5644:	4662      	mov	r2, ip
    5646:	6820      	ldr	r0, [r4, #0]
    5648:	bc10      	pop	{r4}
    564a:	f7fe bb6f 	b.w	3d2c <_vfprintf_r>
    564e:	bf00      	nop

00005650 <__swsetup_r>:
    5650:	b570      	push	{r4, r5, r6, lr}
    5652:	f240 052c 	movw	r5, #44	; 0x2c
    5656:	f2c2 0500 	movt	r5, #8192	; 0x2000
    565a:	4606      	mov	r6, r0
    565c:	460c      	mov	r4, r1
    565e:	6828      	ldr	r0, [r5, #0]
    5660:	b110      	cbz	r0, 5668 <__swsetup_r+0x18>
    5662:	6983      	ldr	r3, [r0, #24]
    5664:	2b00      	cmp	r3, #0
    5666:	d036      	beq.n	56d6 <__swsetup_r+0x86>
    5668:	f24a 13ac 	movw	r3, #41388	; 0xa1ac
    566c:	f2c0 0300 	movt	r3, #0
    5670:	429c      	cmp	r4, r3
    5672:	d038      	beq.n	56e6 <__swsetup_r+0x96>
    5674:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
    5678:	f2c0 0300 	movt	r3, #0
    567c:	429c      	cmp	r4, r3
    567e:	d041      	beq.n	5704 <__swsetup_r+0xb4>
    5680:	f24a 13ec 	movw	r3, #41452	; 0xa1ec
    5684:	f2c0 0300 	movt	r3, #0
    5688:	429c      	cmp	r4, r3
    568a:	bf04      	itt	eq
    568c:	682b      	ldreq	r3, [r5, #0]
    568e:	68dc      	ldreq	r4, [r3, #12]
    5690:	89a2      	ldrh	r2, [r4, #12]
    5692:	4611      	mov	r1, r2
    5694:	b293      	uxth	r3, r2
    5696:	f013 0f08 	tst.w	r3, #8
    569a:	4618      	mov	r0, r3
    569c:	bf18      	it	ne
    569e:	6922      	ldrne	r2, [r4, #16]
    56a0:	d033      	beq.n	570a <__swsetup_r+0xba>
    56a2:	b31a      	cbz	r2, 56ec <__swsetup_r+0x9c>
    56a4:	f013 0101 	ands.w	r1, r3, #1
    56a8:	d007      	beq.n	56ba <__swsetup_r+0x6a>
    56aa:	6963      	ldr	r3, [r4, #20]
    56ac:	2100      	movs	r1, #0
    56ae:	60a1      	str	r1, [r4, #8]
    56b0:	425b      	negs	r3, r3
    56b2:	61a3      	str	r3, [r4, #24]
    56b4:	b142      	cbz	r2, 56c8 <__swsetup_r+0x78>
    56b6:	2000      	movs	r0, #0
    56b8:	bd70      	pop	{r4, r5, r6, pc}
    56ba:	f013 0f02 	tst.w	r3, #2
    56be:	bf08      	it	eq
    56c0:	6961      	ldreq	r1, [r4, #20]
    56c2:	60a1      	str	r1, [r4, #8]
    56c4:	2a00      	cmp	r2, #0
    56c6:	d1f6      	bne.n	56b6 <__swsetup_r+0x66>
    56c8:	89a3      	ldrh	r3, [r4, #12]
    56ca:	f013 0f80 	tst.w	r3, #128	; 0x80
    56ce:	d0f2      	beq.n	56b6 <__swsetup_r+0x66>
    56d0:	f04f 30ff 	mov.w	r0, #4294967295
    56d4:	bd70      	pop	{r4, r5, r6, pc}
    56d6:	f001 f98b 	bl	69f0 <__sinit>
    56da:	f24a 13ac 	movw	r3, #41388	; 0xa1ac
    56de:	f2c0 0300 	movt	r3, #0
    56e2:	429c      	cmp	r4, r3
    56e4:	d1c6      	bne.n	5674 <__swsetup_r+0x24>
    56e6:	682b      	ldr	r3, [r5, #0]
    56e8:	685c      	ldr	r4, [r3, #4]
    56ea:	e7d1      	b.n	5690 <__swsetup_r+0x40>
    56ec:	f403 7120 	and.w	r1, r3, #640	; 0x280
    56f0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    56f4:	d0d6      	beq.n	56a4 <__swsetup_r+0x54>
    56f6:	4630      	mov	r0, r6
    56f8:	4621      	mov	r1, r4
    56fa:	f001 fd01 	bl	7100 <__smakebuf_r>
    56fe:	89a3      	ldrh	r3, [r4, #12]
    5700:	6922      	ldr	r2, [r4, #16]
    5702:	e7cf      	b.n	56a4 <__swsetup_r+0x54>
    5704:	682b      	ldr	r3, [r5, #0]
    5706:	689c      	ldr	r4, [r3, #8]
    5708:	e7c2      	b.n	5690 <__swsetup_r+0x40>
    570a:	f013 0f10 	tst.w	r3, #16
    570e:	d0df      	beq.n	56d0 <__swsetup_r+0x80>
    5710:	f013 0f04 	tst.w	r3, #4
    5714:	bf08      	it	eq
    5716:	6922      	ldreq	r2, [r4, #16]
    5718:	d017      	beq.n	574a <__swsetup_r+0xfa>
    571a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    571c:	b151      	cbz	r1, 5734 <__swsetup_r+0xe4>
    571e:	f104 0344 	add.w	r3, r4, #68	; 0x44
    5722:	4299      	cmp	r1, r3
    5724:	d003      	beq.n	572e <__swsetup_r+0xde>
    5726:	4630      	mov	r0, r6
    5728:	f001 f9e6 	bl	6af8 <_free_r>
    572c:	89a2      	ldrh	r2, [r4, #12]
    572e:	b290      	uxth	r0, r2
    5730:	2300      	movs	r3, #0
    5732:	6363      	str	r3, [r4, #52]	; 0x34
    5734:	6922      	ldr	r2, [r4, #16]
    5736:	f64f 71db 	movw	r1, #65499	; 0xffdb
    573a:	f2c0 0100 	movt	r1, #0
    573e:	2300      	movs	r3, #0
    5740:	ea00 0101 	and.w	r1, r0, r1
    5744:	6063      	str	r3, [r4, #4]
    5746:	81a1      	strh	r1, [r4, #12]
    5748:	6022      	str	r2, [r4, #0]
    574a:	f041 0308 	orr.w	r3, r1, #8
    574e:	81a3      	strh	r3, [r4, #12]
    5750:	b29b      	uxth	r3, r3
    5752:	e7a6      	b.n	56a2 <__swsetup_r+0x52>
    5754:	0000      	lsls	r0, r0, #0
	...

00005758 <quorem>:
    5758:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    575c:	6903      	ldr	r3, [r0, #16]
    575e:	690e      	ldr	r6, [r1, #16]
    5760:	4682      	mov	sl, r0
    5762:	4689      	mov	r9, r1
    5764:	429e      	cmp	r6, r3
    5766:	f300 8083 	bgt.w	5870 <quorem+0x118>
    576a:	1cf2      	adds	r2, r6, #3
    576c:	f101 0514 	add.w	r5, r1, #20
    5770:	f100 0414 	add.w	r4, r0, #20
    5774:	3e01      	subs	r6, #1
    5776:	0092      	lsls	r2, r2, #2
    5778:	188b      	adds	r3, r1, r2
    577a:	1812      	adds	r2, r2, r0
    577c:	f103 0804 	add.w	r8, r3, #4
    5780:	6859      	ldr	r1, [r3, #4]
    5782:	6850      	ldr	r0, [r2, #4]
    5784:	3101      	adds	r1, #1
    5786:	f003 fa83 	bl	8c90 <__aeabi_uidiv>
    578a:	4607      	mov	r7, r0
    578c:	2800      	cmp	r0, #0
    578e:	d039      	beq.n	5804 <quorem+0xac>
    5790:	2300      	movs	r3, #0
    5792:	469c      	mov	ip, r3
    5794:	461a      	mov	r2, r3
    5796:	58e9      	ldr	r1, [r5, r3]
    5798:	58e0      	ldr	r0, [r4, r3]
    579a:	fa1f fe81 	uxth.w	lr, r1
    579e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    57a2:	b281      	uxth	r1, r0
    57a4:	fb0e ce07 	mla	lr, lr, r7, ip
    57a8:	1851      	adds	r1, r2, r1
    57aa:	fb0b fc07 	mul.w	ip, fp, r7
    57ae:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    57b2:	fa1f fe8e 	uxth.w	lr, lr
    57b6:	ebce 0101 	rsb	r1, lr, r1
    57ba:	fa1f f28c 	uxth.w	r2, ip
    57be:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    57c2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    57c6:	fa1f fe81 	uxth.w	lr, r1
    57ca:	eb02 4221 	add.w	r2, r2, r1, asr #16
    57ce:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    57d2:	50e1      	str	r1, [r4, r3]
    57d4:	3304      	adds	r3, #4
    57d6:	1412      	asrs	r2, r2, #16
    57d8:	1959      	adds	r1, r3, r5
    57da:	4588      	cmp	r8, r1
    57dc:	d2db      	bcs.n	5796 <quorem+0x3e>
    57de:	1d32      	adds	r2, r6, #4
    57e0:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    57e4:	6859      	ldr	r1, [r3, #4]
    57e6:	b969      	cbnz	r1, 5804 <quorem+0xac>
    57e8:	429c      	cmp	r4, r3
    57ea:	d209      	bcs.n	5800 <quorem+0xa8>
    57ec:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    57f0:	b112      	cbz	r2, 57f8 <quorem+0xa0>
    57f2:	e005      	b.n	5800 <quorem+0xa8>
    57f4:	681a      	ldr	r2, [r3, #0]
    57f6:	b91a      	cbnz	r2, 5800 <quorem+0xa8>
    57f8:	3b04      	subs	r3, #4
    57fa:	3e01      	subs	r6, #1
    57fc:	429c      	cmp	r4, r3
    57fe:	d3f9      	bcc.n	57f4 <quorem+0x9c>
    5800:	f8ca 6010 	str.w	r6, [sl, #16]
    5804:	4649      	mov	r1, r9
    5806:	4650      	mov	r0, sl
    5808:	f002 f920 	bl	7a4c <__mcmp>
    580c:	2800      	cmp	r0, #0
    580e:	db2c      	blt.n	586a <quorem+0x112>
    5810:	2300      	movs	r3, #0
    5812:	3701      	adds	r7, #1
    5814:	469c      	mov	ip, r3
    5816:	58ea      	ldr	r2, [r5, r3]
    5818:	58e0      	ldr	r0, [r4, r3]
    581a:	b291      	uxth	r1, r2
    581c:	0c12      	lsrs	r2, r2, #16
    581e:	fa1f f980 	uxth.w	r9, r0
    5822:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    5826:	ebc1 0109 	rsb	r1, r1, r9
    582a:	4461      	add	r1, ip
    582c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    5830:	b289      	uxth	r1, r1
    5832:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    5836:	50e1      	str	r1, [r4, r3]
    5838:	3304      	adds	r3, #4
    583a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    583e:	195a      	adds	r2, r3, r5
    5840:	4590      	cmp	r8, r2
    5842:	d2e8      	bcs.n	5816 <quorem+0xbe>
    5844:	1d32      	adds	r2, r6, #4
    5846:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    584a:	6859      	ldr	r1, [r3, #4]
    584c:	b969      	cbnz	r1, 586a <quorem+0x112>
    584e:	429c      	cmp	r4, r3
    5850:	d209      	bcs.n	5866 <quorem+0x10e>
    5852:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    5856:	b112      	cbz	r2, 585e <quorem+0x106>
    5858:	e005      	b.n	5866 <quorem+0x10e>
    585a:	681a      	ldr	r2, [r3, #0]
    585c:	b91a      	cbnz	r2, 5866 <quorem+0x10e>
    585e:	3b04      	subs	r3, #4
    5860:	3e01      	subs	r6, #1
    5862:	429c      	cmp	r4, r3
    5864:	d3f9      	bcc.n	585a <quorem+0x102>
    5866:	f8ca 6010 	str.w	r6, [sl, #16]
    586a:	4638      	mov	r0, r7
    586c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5870:	2000      	movs	r0, #0
    5872:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5876:	bf00      	nop

00005878 <_dtoa_r>:
    5878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    587c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    587e:	b0a1      	sub	sp, #132	; 0x84
    5880:	4604      	mov	r4, r0
    5882:	4690      	mov	r8, r2
    5884:	4699      	mov	r9, r3
    5886:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    5888:	2e00      	cmp	r6, #0
    588a:	f000 8423 	beq.w	60d4 <_dtoa_r+0x85c>
    588e:	6832      	ldr	r2, [r6, #0]
    5890:	b182      	cbz	r2, 58b4 <_dtoa_r+0x3c>
    5892:	6a61      	ldr	r1, [r4, #36]	; 0x24
    5894:	f04f 0c01 	mov.w	ip, #1
    5898:	6876      	ldr	r6, [r6, #4]
    589a:	4620      	mov	r0, r4
    589c:	680b      	ldr	r3, [r1, #0]
    589e:	6056      	str	r6, [r2, #4]
    58a0:	684a      	ldr	r2, [r1, #4]
    58a2:	4619      	mov	r1, r3
    58a4:	fa0c f202 	lsl.w	r2, ip, r2
    58a8:	609a      	str	r2, [r3, #8]
    58aa:	f002 fa09 	bl	7cc0 <_Bfree>
    58ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
    58b0:	2200      	movs	r2, #0
    58b2:	601a      	str	r2, [r3, #0]
    58b4:	f1b9 0600 	subs.w	r6, r9, #0
    58b8:	db38      	blt.n	592c <_dtoa_r+0xb4>
    58ba:	2300      	movs	r3, #0
    58bc:	602b      	str	r3, [r5, #0]
    58be:	f240 0300 	movw	r3, #0
    58c2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    58c6:	461a      	mov	r2, r3
    58c8:	ea06 0303 	and.w	r3, r6, r3
    58cc:	4293      	cmp	r3, r2
    58ce:	d017      	beq.n	5900 <_dtoa_r+0x88>
    58d0:	2200      	movs	r2, #0
    58d2:	2300      	movs	r3, #0
    58d4:	4640      	mov	r0, r8
    58d6:	4649      	mov	r1, r9
    58d8:	e9cd 8906 	strd	r8, r9, [sp, #24]
    58dc:	f003 ff36 	bl	974c <__aeabi_dcmpeq>
    58e0:	2800      	cmp	r0, #0
    58e2:	d029      	beq.n	5938 <_dtoa_r+0xc0>
    58e4:	982c      	ldr	r0, [sp, #176]	; 0xb0
    58e6:	2301      	movs	r3, #1
    58e8:	992e      	ldr	r1, [sp, #184]	; 0xb8
    58ea:	6003      	str	r3, [r0, #0]
    58ec:	2900      	cmp	r1, #0
    58ee:	f000 80d0 	beq.w	5a92 <_dtoa_r+0x21a>
    58f2:	4b79      	ldr	r3, [pc, #484]	; (5ad8 <_dtoa_r+0x260>)
    58f4:	1e58      	subs	r0, r3, #1
    58f6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    58f8:	6013      	str	r3, [r2, #0]
    58fa:	b021      	add	sp, #132	; 0x84
    58fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5900:	982c      	ldr	r0, [sp, #176]	; 0xb0
    5902:	f242 730f 	movw	r3, #9999	; 0x270f
    5906:	6003      	str	r3, [r0, #0]
    5908:	f1b8 0f00 	cmp.w	r8, #0
    590c:	f000 8095 	beq.w	5a3a <_dtoa_r+0x1c2>
    5910:	f24a 10a8 	movw	r0, #41384	; 0xa1a8
    5914:	f2c0 0000 	movt	r0, #0
    5918:	992e      	ldr	r1, [sp, #184]	; 0xb8
    591a:	2900      	cmp	r1, #0
    591c:	d0ed      	beq.n	58fa <_dtoa_r+0x82>
    591e:	78c2      	ldrb	r2, [r0, #3]
    5920:	1cc3      	adds	r3, r0, #3
    5922:	2a00      	cmp	r2, #0
    5924:	d0e7      	beq.n	58f6 <_dtoa_r+0x7e>
    5926:	f100 0308 	add.w	r3, r0, #8
    592a:	e7e4      	b.n	58f6 <_dtoa_r+0x7e>
    592c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    5930:	2301      	movs	r3, #1
    5932:	46b1      	mov	r9, r6
    5934:	602b      	str	r3, [r5, #0]
    5936:	e7c2      	b.n	58be <_dtoa_r+0x46>
    5938:	4620      	mov	r0, r4
    593a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    593e:	a91e      	add	r1, sp, #120	; 0x78
    5940:	9100      	str	r1, [sp, #0]
    5942:	a91f      	add	r1, sp, #124	; 0x7c
    5944:	9101      	str	r1, [sp, #4]
    5946:	f002 fa0d 	bl	7d64 <__d2b>
    594a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    594e:	4683      	mov	fp, r0
    5950:	2d00      	cmp	r5, #0
    5952:	d07e      	beq.n	5a52 <_dtoa_r+0x1da>
    5954:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5958:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    595c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    595e:	3d07      	subs	r5, #7
    5960:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    5964:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    5968:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    596c:	2300      	movs	r3, #0
    596e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    5972:	9319      	str	r3, [sp, #100]	; 0x64
    5974:	f240 0300 	movw	r3, #0
    5978:	2200      	movs	r2, #0
    597a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    597e:	f003 fac9 	bl	8f14 <__aeabi_dsub>
    5982:	a34f      	add	r3, pc, #316	; (adr r3, 5ac0 <_dtoa_r+0x248>)
    5984:	e9d3 2300 	ldrd	r2, r3, [r3]
    5988:	f003 fc78 	bl	927c <__aeabi_dmul>
    598c:	a34e      	add	r3, pc, #312	; (adr r3, 5ac8 <_dtoa_r+0x250>)
    598e:	e9d3 2300 	ldrd	r2, r3, [r3]
    5992:	f003 fac1 	bl	8f18 <__adddf3>
    5996:	e9cd 0108 	strd	r0, r1, [sp, #32]
    599a:	4628      	mov	r0, r5
    599c:	f003 fc08 	bl	91b0 <__aeabi_i2d>
    59a0:	a34b      	add	r3, pc, #300	; (adr r3, 5ad0 <_dtoa_r+0x258>)
    59a2:	e9d3 2300 	ldrd	r2, r3, [r3]
    59a6:	f003 fc69 	bl	927c <__aeabi_dmul>
    59aa:	4602      	mov	r2, r0
    59ac:	460b      	mov	r3, r1
    59ae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    59b2:	f003 fab1 	bl	8f18 <__adddf3>
    59b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    59ba:	f003 fef9 	bl	97b0 <__aeabi_d2iz>
    59be:	2200      	movs	r2, #0
    59c0:	2300      	movs	r3, #0
    59c2:	4606      	mov	r6, r0
    59c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    59c8:	f003 feca 	bl	9760 <__aeabi_dcmplt>
    59cc:	b140      	cbz	r0, 59e0 <_dtoa_r+0x168>
    59ce:	4630      	mov	r0, r6
    59d0:	f003 fbee 	bl	91b0 <__aeabi_i2d>
    59d4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    59d8:	f003 feb8 	bl	974c <__aeabi_dcmpeq>
    59dc:	b900      	cbnz	r0, 59e0 <_dtoa_r+0x168>
    59de:	3e01      	subs	r6, #1
    59e0:	2e16      	cmp	r6, #22
    59e2:	d95b      	bls.n	5a9c <_dtoa_r+0x224>
    59e4:	2301      	movs	r3, #1
    59e6:	9318      	str	r3, [sp, #96]	; 0x60
    59e8:	3f01      	subs	r7, #1
    59ea:	ebb7 0a05 	subs.w	sl, r7, r5
    59ee:	bf42      	ittt	mi
    59f0:	f1ca 0a00 	rsbmi	sl, sl, #0
    59f4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    59f8:	f04f 0a00 	movmi.w	sl, #0
    59fc:	d401      	bmi.n	5a02 <_dtoa_r+0x18a>
    59fe:	2200      	movs	r2, #0
    5a00:	920f      	str	r2, [sp, #60]	; 0x3c
    5a02:	2e00      	cmp	r6, #0
    5a04:	f2c0 8371 	blt.w	60ea <_dtoa_r+0x872>
    5a08:	44b2      	add	sl, r6
    5a0a:	2300      	movs	r3, #0
    5a0c:	9617      	str	r6, [sp, #92]	; 0x5c
    5a0e:	9315      	str	r3, [sp, #84]	; 0x54
    5a10:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    5a12:	2b09      	cmp	r3, #9
    5a14:	d862      	bhi.n	5adc <_dtoa_r+0x264>
    5a16:	2b05      	cmp	r3, #5
    5a18:	f340 8677 	ble.w	670a <_dtoa_r+0xe92>
    5a1c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    5a1e:	2700      	movs	r7, #0
    5a20:	3804      	subs	r0, #4
    5a22:	902a      	str	r0, [sp, #168]	; 0xa8
    5a24:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5a26:	1e8b      	subs	r3, r1, #2
    5a28:	2b03      	cmp	r3, #3
    5a2a:	f200 83dd 	bhi.w	61e8 <_dtoa_r+0x970>
    5a2e:	e8df f013 	tbh	[pc, r3, lsl #1]
    5a32:	03a5      	.short	0x03a5
    5a34:	03d503d8 	.word	0x03d503d8
    5a38:	03c4      	.short	0x03c4
    5a3a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    5a3e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    5a42:	2e00      	cmp	r6, #0
    5a44:	f47f af64 	bne.w	5910 <_dtoa_r+0x98>
    5a48:	f24a 109c 	movw	r0, #41372	; 0xa19c
    5a4c:	f2c0 0000 	movt	r0, #0
    5a50:	e762      	b.n	5918 <_dtoa_r+0xa0>
    5a52:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    5a54:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    5a56:	18fb      	adds	r3, r7, r3
    5a58:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    5a5c:	1c9d      	adds	r5, r3, #2
    5a5e:	2d20      	cmp	r5, #32
    5a60:	bfdc      	itt	le
    5a62:	f1c5 0020 	rsble	r0, r5, #32
    5a66:	fa08 f000 	lslle.w	r0, r8, r0
    5a6a:	dd08      	ble.n	5a7e <_dtoa_r+0x206>
    5a6c:	3b1e      	subs	r3, #30
    5a6e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    5a72:	fa16 f202 	lsls.w	r2, r6, r2
    5a76:	fa28 f303 	lsr.w	r3, r8, r3
    5a7a:	ea42 0003 	orr.w	r0, r2, r3
    5a7e:	f003 fb87 	bl	9190 <__aeabi_ui2d>
    5a82:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    5a86:	2201      	movs	r2, #1
    5a88:	3d03      	subs	r5, #3
    5a8a:	9219      	str	r2, [sp, #100]	; 0x64
    5a8c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    5a90:	e770      	b.n	5974 <_dtoa_r+0xfc>
    5a92:	f24a 1078 	movw	r0, #41336	; 0xa178
    5a96:	f2c0 0000 	movt	r0, #0
    5a9a:	e72e      	b.n	58fa <_dtoa_r+0x82>
    5a9c:	f24a 2350 	movw	r3, #41552	; 0xa250
    5aa0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5aa4:	f2c0 0300 	movt	r3, #0
    5aa8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    5aac:	e9d3 2300 	ldrd	r2, r3, [r3]
    5ab0:	f003 fe56 	bl	9760 <__aeabi_dcmplt>
    5ab4:	2800      	cmp	r0, #0
    5ab6:	f040 8320 	bne.w	60fa <_dtoa_r+0x882>
    5aba:	9018      	str	r0, [sp, #96]	; 0x60
    5abc:	e794      	b.n	59e8 <_dtoa_r+0x170>
    5abe:	bf00      	nop
    5ac0:	636f4361 	.word	0x636f4361
    5ac4:	3fd287a7 	.word	0x3fd287a7
    5ac8:	8b60c8b3 	.word	0x8b60c8b3
    5acc:	3fc68a28 	.word	0x3fc68a28
    5ad0:	509f79fb 	.word	0x509f79fb
    5ad4:	3fd34413 	.word	0x3fd34413
    5ad8:	0000a179 	.word	0x0000a179
    5adc:	2300      	movs	r3, #0
    5ade:	f04f 30ff 	mov.w	r0, #4294967295
    5ae2:	461f      	mov	r7, r3
    5ae4:	2101      	movs	r1, #1
    5ae6:	932a      	str	r3, [sp, #168]	; 0xa8
    5ae8:	9011      	str	r0, [sp, #68]	; 0x44
    5aea:	9116      	str	r1, [sp, #88]	; 0x58
    5aec:	9008      	str	r0, [sp, #32]
    5aee:	932b      	str	r3, [sp, #172]	; 0xac
    5af0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    5af2:	2300      	movs	r3, #0
    5af4:	606b      	str	r3, [r5, #4]
    5af6:	4620      	mov	r0, r4
    5af8:	6869      	ldr	r1, [r5, #4]
    5afa:	f002 f8fd 	bl	7cf8 <_Balloc>
    5afe:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5b00:	6028      	str	r0, [r5, #0]
    5b02:	681b      	ldr	r3, [r3, #0]
    5b04:	9310      	str	r3, [sp, #64]	; 0x40
    5b06:	2f00      	cmp	r7, #0
    5b08:	f000 815b 	beq.w	5dc2 <_dtoa_r+0x54a>
    5b0c:	2e00      	cmp	r6, #0
    5b0e:	f340 842a 	ble.w	6366 <_dtoa_r+0xaee>
    5b12:	f24a 2350 	movw	r3, #41552	; 0xa250
    5b16:	f006 020f 	and.w	r2, r6, #15
    5b1a:	f2c0 0300 	movt	r3, #0
    5b1e:	1135      	asrs	r5, r6, #4
    5b20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    5b24:	f015 0f10 	tst.w	r5, #16
    5b28:	e9d3 0100 	ldrd	r0, r1, [r3]
    5b2c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5b30:	f000 82e7 	beq.w	6102 <_dtoa_r+0x88a>
    5b34:	f24a 3328 	movw	r3, #41768	; 0xa328
    5b38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5b3c:	f2c0 0300 	movt	r3, #0
    5b40:	f005 050f 	and.w	r5, r5, #15
    5b44:	f04f 0803 	mov.w	r8, #3
    5b48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    5b4c:	f003 fcc0 	bl	94d0 <__aeabi_ddiv>
    5b50:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    5b54:	b1bd      	cbz	r5, 5b86 <_dtoa_r+0x30e>
    5b56:	f24a 3728 	movw	r7, #41768	; 0xa328
    5b5a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5b5e:	f2c0 0700 	movt	r7, #0
    5b62:	f015 0f01 	tst.w	r5, #1
    5b66:	4610      	mov	r0, r2
    5b68:	4619      	mov	r1, r3
    5b6a:	d007      	beq.n	5b7c <_dtoa_r+0x304>
    5b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
    5b70:	f108 0801 	add.w	r8, r8, #1
    5b74:	f003 fb82 	bl	927c <__aeabi_dmul>
    5b78:	4602      	mov	r2, r0
    5b7a:	460b      	mov	r3, r1
    5b7c:	3708      	adds	r7, #8
    5b7e:	106d      	asrs	r5, r5, #1
    5b80:	d1ef      	bne.n	5b62 <_dtoa_r+0x2ea>
    5b82:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    5b86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5b8a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    5b8e:	f003 fc9f 	bl	94d0 <__aeabi_ddiv>
    5b92:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5b96:	9918      	ldr	r1, [sp, #96]	; 0x60
    5b98:	2900      	cmp	r1, #0
    5b9a:	f000 80de 	beq.w	5d5a <_dtoa_r+0x4e2>
    5b9e:	f240 0300 	movw	r3, #0
    5ba2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5ba6:	2200      	movs	r2, #0
    5ba8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    5bac:	f04f 0500 	mov.w	r5, #0
    5bb0:	f003 fdd6 	bl	9760 <__aeabi_dcmplt>
    5bb4:	b108      	cbz	r0, 5bba <_dtoa_r+0x342>
    5bb6:	f04f 0501 	mov.w	r5, #1
    5bba:	9a08      	ldr	r2, [sp, #32]
    5bbc:	2a00      	cmp	r2, #0
    5bbe:	bfd4      	ite	le
    5bc0:	2500      	movle	r5, #0
    5bc2:	f005 0501 	andgt.w	r5, r5, #1
    5bc6:	2d00      	cmp	r5, #0
    5bc8:	f000 80c7 	beq.w	5d5a <_dtoa_r+0x4e2>
    5bcc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5bce:	2b00      	cmp	r3, #0
    5bd0:	f340 80f5 	ble.w	5dbe <_dtoa_r+0x546>
    5bd4:	f240 0300 	movw	r3, #0
    5bd8:	2200      	movs	r2, #0
    5bda:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5bde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5be2:	f003 fb4b 	bl	927c <__aeabi_dmul>
    5be6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5bea:	f108 0001 	add.w	r0, r8, #1
    5bee:	1e71      	subs	r1, r6, #1
    5bf0:	9112      	str	r1, [sp, #72]	; 0x48
    5bf2:	f003 fadd 	bl	91b0 <__aeabi_i2d>
    5bf6:	4602      	mov	r2, r0
    5bf8:	460b      	mov	r3, r1
    5bfa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5bfe:	f003 fb3d 	bl	927c <__aeabi_dmul>
    5c02:	f240 0300 	movw	r3, #0
    5c06:	2200      	movs	r2, #0
    5c08:	f2c4 031c 	movt	r3, #16412	; 0x401c
    5c0c:	f003 f984 	bl	8f18 <__adddf3>
    5c10:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    5c14:	4680      	mov	r8, r0
    5c16:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    5c1a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5c1c:	2b00      	cmp	r3, #0
    5c1e:	f000 83ad 	beq.w	637c <_dtoa_r+0xb04>
    5c22:	f24a 2350 	movw	r3, #41552	; 0xa250
    5c26:	f240 0100 	movw	r1, #0
    5c2a:	f2c0 0300 	movt	r3, #0
    5c2e:	2000      	movs	r0, #0
    5c30:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    5c34:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    5c38:	f8cd c00c 	str.w	ip, [sp, #12]
    5c3c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    5c40:	f003 fc46 	bl	94d0 <__aeabi_ddiv>
    5c44:	4642      	mov	r2, r8
    5c46:	464b      	mov	r3, r9
    5c48:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5c4a:	f003 f963 	bl	8f14 <__aeabi_dsub>
    5c4e:	4680      	mov	r8, r0
    5c50:	4689      	mov	r9, r1
    5c52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5c56:	f003 fdab 	bl	97b0 <__aeabi_d2iz>
    5c5a:	4607      	mov	r7, r0
    5c5c:	f003 faa8 	bl	91b0 <__aeabi_i2d>
    5c60:	4602      	mov	r2, r0
    5c62:	460b      	mov	r3, r1
    5c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5c68:	f003 f954 	bl	8f14 <__aeabi_dsub>
    5c6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    5c70:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5c74:	4640      	mov	r0, r8
    5c76:	f805 3b01 	strb.w	r3, [r5], #1
    5c7a:	4649      	mov	r1, r9
    5c7c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5c80:	f003 fd8c 	bl	979c <__aeabi_dcmpgt>
    5c84:	2800      	cmp	r0, #0
    5c86:	f040 8213 	bne.w	60b0 <_dtoa_r+0x838>
    5c8a:	f240 0100 	movw	r1, #0
    5c8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5c92:	2000      	movs	r0, #0
    5c94:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    5c98:	f003 f93c 	bl	8f14 <__aeabi_dsub>
    5c9c:	4602      	mov	r2, r0
    5c9e:	460b      	mov	r3, r1
    5ca0:	4640      	mov	r0, r8
    5ca2:	4649      	mov	r1, r9
    5ca4:	f003 fd7a 	bl	979c <__aeabi_dcmpgt>
    5ca8:	f8dd c00c 	ldr.w	ip, [sp, #12]
    5cac:	2800      	cmp	r0, #0
    5cae:	f040 83e7 	bne.w	6480 <_dtoa_r+0xc08>
    5cb2:	f1bc 0f01 	cmp.w	ip, #1
    5cb6:	f340 8082 	ble.w	5dbe <_dtoa_r+0x546>
    5cba:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    5cbe:	2701      	movs	r7, #1
    5cc0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    5cc4:	961d      	str	r6, [sp, #116]	; 0x74
    5cc6:	4666      	mov	r6, ip
    5cc8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    5ccc:	940c      	str	r4, [sp, #48]	; 0x30
    5cce:	e010      	b.n	5cf2 <_dtoa_r+0x47a>
    5cd0:	f240 0100 	movw	r1, #0
    5cd4:	2000      	movs	r0, #0
    5cd6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    5cda:	f003 f91b 	bl	8f14 <__aeabi_dsub>
    5cde:	4642      	mov	r2, r8
    5ce0:	464b      	mov	r3, r9
    5ce2:	f003 fd3d 	bl	9760 <__aeabi_dcmplt>
    5ce6:	2800      	cmp	r0, #0
    5ce8:	f040 83c7 	bne.w	647a <_dtoa_r+0xc02>
    5cec:	42b7      	cmp	r7, r6
    5cee:	f280 848b 	bge.w	6608 <_dtoa_r+0xd90>
    5cf2:	f240 0300 	movw	r3, #0
    5cf6:	4640      	mov	r0, r8
    5cf8:	4649      	mov	r1, r9
    5cfa:	2200      	movs	r2, #0
    5cfc:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5d00:	3501      	adds	r5, #1
    5d02:	f003 fabb 	bl	927c <__aeabi_dmul>
    5d06:	f240 0300 	movw	r3, #0
    5d0a:	2200      	movs	r2, #0
    5d0c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5d10:	4680      	mov	r8, r0
    5d12:	4689      	mov	r9, r1
    5d14:	4650      	mov	r0, sl
    5d16:	4659      	mov	r1, fp
    5d18:	f003 fab0 	bl	927c <__aeabi_dmul>
    5d1c:	468b      	mov	fp, r1
    5d1e:	4682      	mov	sl, r0
    5d20:	f003 fd46 	bl	97b0 <__aeabi_d2iz>
    5d24:	4604      	mov	r4, r0
    5d26:	f003 fa43 	bl	91b0 <__aeabi_i2d>
    5d2a:	3430      	adds	r4, #48	; 0x30
    5d2c:	4602      	mov	r2, r0
    5d2e:	460b      	mov	r3, r1
    5d30:	4650      	mov	r0, sl
    5d32:	4659      	mov	r1, fp
    5d34:	f003 f8ee 	bl	8f14 <__aeabi_dsub>
    5d38:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5d3a:	464b      	mov	r3, r9
    5d3c:	55d4      	strb	r4, [r2, r7]
    5d3e:	4642      	mov	r2, r8
    5d40:	3701      	adds	r7, #1
    5d42:	4682      	mov	sl, r0
    5d44:	468b      	mov	fp, r1
    5d46:	f003 fd0b 	bl	9760 <__aeabi_dcmplt>
    5d4a:	4652      	mov	r2, sl
    5d4c:	465b      	mov	r3, fp
    5d4e:	2800      	cmp	r0, #0
    5d50:	d0be      	beq.n	5cd0 <_dtoa_r+0x458>
    5d52:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    5d56:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5d58:	e1aa      	b.n	60b0 <_dtoa_r+0x838>
    5d5a:	4640      	mov	r0, r8
    5d5c:	f003 fa28 	bl	91b0 <__aeabi_i2d>
    5d60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5d64:	f003 fa8a 	bl	927c <__aeabi_dmul>
    5d68:	f240 0300 	movw	r3, #0
    5d6c:	2200      	movs	r2, #0
    5d6e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    5d72:	f003 f8d1 	bl	8f18 <__adddf3>
    5d76:	9a08      	ldr	r2, [sp, #32]
    5d78:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    5d7c:	4680      	mov	r8, r0
    5d7e:	46a9      	mov	r9, r5
    5d80:	2a00      	cmp	r2, #0
    5d82:	f040 82ec 	bne.w	635e <_dtoa_r+0xae6>
    5d86:	f240 0300 	movw	r3, #0
    5d8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5d8e:	2200      	movs	r2, #0
    5d90:	f2c4 0314 	movt	r3, #16404	; 0x4014
    5d94:	f003 f8be 	bl	8f14 <__aeabi_dsub>
    5d98:	4642      	mov	r2, r8
    5d9a:	462b      	mov	r3, r5
    5d9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5da0:	f003 fcfc 	bl	979c <__aeabi_dcmpgt>
    5da4:	2800      	cmp	r0, #0
    5da6:	f040 824a 	bne.w	623e <_dtoa_r+0x9c6>
    5daa:	4642      	mov	r2, r8
    5dac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5db0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    5db4:	f003 fcd4 	bl	9760 <__aeabi_dcmplt>
    5db8:	2800      	cmp	r0, #0
    5dba:	f040 81d5 	bne.w	6168 <_dtoa_r+0x8f0>
    5dbe:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    5dc2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    5dc4:	ea6f 0703 	mvn.w	r7, r3
    5dc8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    5dcc:	2e0e      	cmp	r6, #14
    5dce:	bfcc      	ite	gt
    5dd0:	2700      	movgt	r7, #0
    5dd2:	f007 0701 	andle.w	r7, r7, #1
    5dd6:	2f00      	cmp	r7, #0
    5dd8:	f000 80b7 	beq.w	5f4a <_dtoa_r+0x6d2>
    5ddc:	982b      	ldr	r0, [sp, #172]	; 0xac
    5dde:	f24a 2350 	movw	r3, #41552	; 0xa250
    5de2:	f2c0 0300 	movt	r3, #0
    5de6:	9908      	ldr	r1, [sp, #32]
    5de8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    5dec:	0fc2      	lsrs	r2, r0, #31
    5dee:	2900      	cmp	r1, #0
    5df0:	bfcc      	ite	gt
    5df2:	2200      	movgt	r2, #0
    5df4:	f002 0201 	andle.w	r2, r2, #1
    5df8:	e9d3 0100 	ldrd	r0, r1, [r3]
    5dfc:	e9cd 0104 	strd	r0, r1, [sp, #16]
    5e00:	2a00      	cmp	r2, #0
    5e02:	f040 81a0 	bne.w	6146 <_dtoa_r+0x8ce>
    5e06:	4602      	mov	r2, r0
    5e08:	460b      	mov	r3, r1
    5e0a:	4640      	mov	r0, r8
    5e0c:	4649      	mov	r1, r9
    5e0e:	f003 fb5f 	bl	94d0 <__aeabi_ddiv>
    5e12:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5e14:	f003 fccc 	bl	97b0 <__aeabi_d2iz>
    5e18:	4682      	mov	sl, r0
    5e1a:	f003 f9c9 	bl	91b0 <__aeabi_i2d>
    5e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5e22:	f003 fa2b 	bl	927c <__aeabi_dmul>
    5e26:	4602      	mov	r2, r0
    5e28:	460b      	mov	r3, r1
    5e2a:	4640      	mov	r0, r8
    5e2c:	4649      	mov	r1, r9
    5e2e:	f003 f871 	bl	8f14 <__aeabi_dsub>
    5e32:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    5e36:	f805 3b01 	strb.w	r3, [r5], #1
    5e3a:	9a08      	ldr	r2, [sp, #32]
    5e3c:	2a01      	cmp	r2, #1
    5e3e:	4680      	mov	r8, r0
    5e40:	4689      	mov	r9, r1
    5e42:	d052      	beq.n	5eea <_dtoa_r+0x672>
    5e44:	f240 0300 	movw	r3, #0
    5e48:	2200      	movs	r2, #0
    5e4a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5e4e:	f003 fa15 	bl	927c <__aeabi_dmul>
    5e52:	2200      	movs	r2, #0
    5e54:	2300      	movs	r3, #0
    5e56:	e9cd 0106 	strd	r0, r1, [sp, #24]
    5e5a:	f003 fc77 	bl	974c <__aeabi_dcmpeq>
    5e5e:	2800      	cmp	r0, #0
    5e60:	f040 81eb 	bne.w	623a <_dtoa_r+0x9c2>
    5e64:	9810      	ldr	r0, [sp, #64]	; 0x40
    5e66:	f04f 0801 	mov.w	r8, #1
    5e6a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    5e6e:	46a3      	mov	fp, r4
    5e70:	1c87      	adds	r7, r0, #2
    5e72:	960f      	str	r6, [sp, #60]	; 0x3c
    5e74:	f8dd 9020 	ldr.w	r9, [sp, #32]
    5e78:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    5e7c:	e00a      	b.n	5e94 <_dtoa_r+0x61c>
    5e7e:	f003 f9fd 	bl	927c <__aeabi_dmul>
    5e82:	2200      	movs	r2, #0
    5e84:	2300      	movs	r3, #0
    5e86:	4604      	mov	r4, r0
    5e88:	460d      	mov	r5, r1
    5e8a:	f003 fc5f 	bl	974c <__aeabi_dcmpeq>
    5e8e:	2800      	cmp	r0, #0
    5e90:	f040 81ce 	bne.w	6230 <_dtoa_r+0x9b8>
    5e94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5e98:	4620      	mov	r0, r4
    5e9a:	4629      	mov	r1, r5
    5e9c:	f108 0801 	add.w	r8, r8, #1
    5ea0:	f003 fb16 	bl	94d0 <__aeabi_ddiv>
    5ea4:	463e      	mov	r6, r7
    5ea6:	f003 fc83 	bl	97b0 <__aeabi_d2iz>
    5eaa:	4682      	mov	sl, r0
    5eac:	f003 f980 	bl	91b0 <__aeabi_i2d>
    5eb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5eb4:	f003 f9e2 	bl	927c <__aeabi_dmul>
    5eb8:	4602      	mov	r2, r0
    5eba:	460b      	mov	r3, r1
    5ebc:	4620      	mov	r0, r4
    5ebe:	4629      	mov	r1, r5
    5ec0:	f003 f828 	bl	8f14 <__aeabi_dsub>
    5ec4:	2200      	movs	r2, #0
    5ec6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    5eca:	f807 cc01 	strb.w	ip, [r7, #-1]
    5ece:	3701      	adds	r7, #1
    5ed0:	45c1      	cmp	r9, r8
    5ed2:	f240 0300 	movw	r3, #0
    5ed6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5eda:	d1d0      	bne.n	5e7e <_dtoa_r+0x606>
    5edc:	4635      	mov	r5, r6
    5ede:	465c      	mov	r4, fp
    5ee0:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5ee2:	4680      	mov	r8, r0
    5ee4:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    5ee8:	4689      	mov	r9, r1
    5eea:	4642      	mov	r2, r8
    5eec:	464b      	mov	r3, r9
    5eee:	4640      	mov	r0, r8
    5ef0:	4649      	mov	r1, r9
    5ef2:	f003 f811 	bl	8f18 <__adddf3>
    5ef6:	4680      	mov	r8, r0
    5ef8:	4689      	mov	r9, r1
    5efa:	4642      	mov	r2, r8
    5efc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    5f00:	464b      	mov	r3, r9
    5f02:	f003 fc2d 	bl	9760 <__aeabi_dcmplt>
    5f06:	b960      	cbnz	r0, 5f22 <_dtoa_r+0x6aa>
    5f08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    5f0c:	4642      	mov	r2, r8
    5f0e:	464b      	mov	r3, r9
    5f10:	f003 fc1c 	bl	974c <__aeabi_dcmpeq>
    5f14:	2800      	cmp	r0, #0
    5f16:	f000 8190 	beq.w	623a <_dtoa_r+0x9c2>
    5f1a:	f01a 0f01 	tst.w	sl, #1
    5f1e:	f000 818c 	beq.w	623a <_dtoa_r+0x9c2>
    5f22:	9910      	ldr	r1, [sp, #64]	; 0x40
    5f24:	e000      	b.n	5f28 <_dtoa_r+0x6b0>
    5f26:	461d      	mov	r5, r3
    5f28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5f2c:	1e6b      	subs	r3, r5, #1
    5f2e:	2a39      	cmp	r2, #57	; 0x39
    5f30:	f040 8367 	bne.w	6602 <_dtoa_r+0xd8a>
    5f34:	428b      	cmp	r3, r1
    5f36:	d1f6      	bne.n	5f26 <_dtoa_r+0x6ae>
    5f38:	9910      	ldr	r1, [sp, #64]	; 0x40
    5f3a:	2330      	movs	r3, #48	; 0x30
    5f3c:	3601      	adds	r6, #1
    5f3e:	2231      	movs	r2, #49	; 0x31
    5f40:	700b      	strb	r3, [r1, #0]
    5f42:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5f44:	701a      	strb	r2, [r3, #0]
    5f46:	9612      	str	r6, [sp, #72]	; 0x48
    5f48:	e0b2      	b.n	60b0 <_dtoa_r+0x838>
    5f4a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5f4c:	2a00      	cmp	r2, #0
    5f4e:	f040 80df 	bne.w	6110 <_dtoa_r+0x898>
    5f52:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5f54:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5f56:	920c      	str	r2, [sp, #48]	; 0x30
    5f58:	2d00      	cmp	r5, #0
    5f5a:	bfd4      	ite	le
    5f5c:	2300      	movle	r3, #0
    5f5e:	2301      	movgt	r3, #1
    5f60:	f1ba 0f00 	cmp.w	sl, #0
    5f64:	bfd4      	ite	le
    5f66:	2300      	movle	r3, #0
    5f68:	f003 0301 	andgt.w	r3, r3, #1
    5f6c:	b14b      	cbz	r3, 5f82 <_dtoa_r+0x70a>
    5f6e:	45aa      	cmp	sl, r5
    5f70:	bfb4      	ite	lt
    5f72:	4653      	movlt	r3, sl
    5f74:	462b      	movge	r3, r5
    5f76:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5f78:	ebc3 0a0a 	rsb	sl, r3, sl
    5f7c:	1aed      	subs	r5, r5, r3
    5f7e:	1ac0      	subs	r0, r0, r3
    5f80:	900f      	str	r0, [sp, #60]	; 0x3c
    5f82:	9915      	ldr	r1, [sp, #84]	; 0x54
    5f84:	2900      	cmp	r1, #0
    5f86:	dd1c      	ble.n	5fc2 <_dtoa_r+0x74a>
    5f88:	9a16      	ldr	r2, [sp, #88]	; 0x58
    5f8a:	2a00      	cmp	r2, #0
    5f8c:	f000 82e9 	beq.w	6562 <_dtoa_r+0xcea>
    5f90:	2f00      	cmp	r7, #0
    5f92:	dd12      	ble.n	5fba <_dtoa_r+0x742>
    5f94:	990c      	ldr	r1, [sp, #48]	; 0x30
    5f96:	463a      	mov	r2, r7
    5f98:	4620      	mov	r0, r4
    5f9a:	f002 f90d 	bl	81b8 <__pow5mult>
    5f9e:	465a      	mov	r2, fp
    5fa0:	900c      	str	r0, [sp, #48]	; 0x30
    5fa2:	4620      	mov	r0, r4
    5fa4:	990c      	ldr	r1, [sp, #48]	; 0x30
    5fa6:	f002 f81f 	bl	7fe8 <__multiply>
    5faa:	4659      	mov	r1, fp
    5fac:	4603      	mov	r3, r0
    5fae:	4620      	mov	r0, r4
    5fb0:	9303      	str	r3, [sp, #12]
    5fb2:	f001 fe85 	bl	7cc0 <_Bfree>
    5fb6:	9b03      	ldr	r3, [sp, #12]
    5fb8:	469b      	mov	fp, r3
    5fba:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5fbc:	1bda      	subs	r2, r3, r7
    5fbe:	f040 8311 	bne.w	65e4 <_dtoa_r+0xd6c>
    5fc2:	2101      	movs	r1, #1
    5fc4:	4620      	mov	r0, r4
    5fc6:	f002 f8a9 	bl	811c <__i2b>
    5fca:	9006      	str	r0, [sp, #24]
    5fcc:	9817      	ldr	r0, [sp, #92]	; 0x5c
    5fce:	2800      	cmp	r0, #0
    5fd0:	dd05      	ble.n	5fde <_dtoa_r+0x766>
    5fd2:	9906      	ldr	r1, [sp, #24]
    5fd4:	4620      	mov	r0, r4
    5fd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    5fd8:	f002 f8ee 	bl	81b8 <__pow5mult>
    5fdc:	9006      	str	r0, [sp, #24]
    5fde:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5fe0:	2901      	cmp	r1, #1
    5fe2:	f340 810a 	ble.w	61fa <_dtoa_r+0x982>
    5fe6:	2700      	movs	r7, #0
    5fe8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5fea:	2b00      	cmp	r3, #0
    5fec:	f040 8261 	bne.w	64b2 <_dtoa_r+0xc3a>
    5ff0:	2301      	movs	r3, #1
    5ff2:	4453      	add	r3, sl
    5ff4:	f013 031f 	ands.w	r3, r3, #31
    5ff8:	f040 812a 	bne.w	6250 <_dtoa_r+0x9d8>
    5ffc:	231c      	movs	r3, #28
    5ffe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6000:	449a      	add	sl, r3
    6002:	18ed      	adds	r5, r5, r3
    6004:	18d2      	adds	r2, r2, r3
    6006:	920f      	str	r2, [sp, #60]	; 0x3c
    6008:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    600a:	2b00      	cmp	r3, #0
    600c:	dd05      	ble.n	601a <_dtoa_r+0x7a2>
    600e:	4659      	mov	r1, fp
    6010:	461a      	mov	r2, r3
    6012:	4620      	mov	r0, r4
    6014:	f001 ff8a 	bl	7f2c <__lshift>
    6018:	4683      	mov	fp, r0
    601a:	f1ba 0f00 	cmp.w	sl, #0
    601e:	dd05      	ble.n	602c <_dtoa_r+0x7b4>
    6020:	9906      	ldr	r1, [sp, #24]
    6022:	4652      	mov	r2, sl
    6024:	4620      	mov	r0, r4
    6026:	f001 ff81 	bl	7f2c <__lshift>
    602a:	9006      	str	r0, [sp, #24]
    602c:	9818      	ldr	r0, [sp, #96]	; 0x60
    602e:	2800      	cmp	r0, #0
    6030:	f040 8229 	bne.w	6486 <_dtoa_r+0xc0e>
    6034:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6036:	9908      	ldr	r1, [sp, #32]
    6038:	2802      	cmp	r0, #2
    603a:	bfd4      	ite	le
    603c:	2300      	movle	r3, #0
    603e:	2301      	movgt	r3, #1
    6040:	2900      	cmp	r1, #0
    6042:	bfcc      	ite	gt
    6044:	2300      	movgt	r3, #0
    6046:	f003 0301 	andle.w	r3, r3, #1
    604a:	2b00      	cmp	r3, #0
    604c:	f000 810c 	beq.w	6268 <_dtoa_r+0x9f0>
    6050:	2900      	cmp	r1, #0
    6052:	f040 808c 	bne.w	616e <_dtoa_r+0x8f6>
    6056:	2205      	movs	r2, #5
    6058:	9906      	ldr	r1, [sp, #24]
    605a:	9b08      	ldr	r3, [sp, #32]
    605c:	4620      	mov	r0, r4
    605e:	f002 f867 	bl	8130 <__multadd>
    6062:	9006      	str	r0, [sp, #24]
    6064:	4658      	mov	r0, fp
    6066:	9906      	ldr	r1, [sp, #24]
    6068:	f001 fcf0 	bl	7a4c <__mcmp>
    606c:	2800      	cmp	r0, #0
    606e:	dd7e      	ble.n	616e <_dtoa_r+0x8f6>
    6070:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6072:	3601      	adds	r6, #1
    6074:	2700      	movs	r7, #0
    6076:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    607a:	2331      	movs	r3, #49	; 0x31
    607c:	f805 3b01 	strb.w	r3, [r5], #1
    6080:	9906      	ldr	r1, [sp, #24]
    6082:	4620      	mov	r0, r4
    6084:	f001 fe1c 	bl	7cc0 <_Bfree>
    6088:	f1ba 0f00 	cmp.w	sl, #0
    608c:	f000 80d5 	beq.w	623a <_dtoa_r+0x9c2>
    6090:	1e3b      	subs	r3, r7, #0
    6092:	bf18      	it	ne
    6094:	2301      	movne	r3, #1
    6096:	4557      	cmp	r7, sl
    6098:	bf0c      	ite	eq
    609a:	2300      	moveq	r3, #0
    609c:	f003 0301 	andne.w	r3, r3, #1
    60a0:	2b00      	cmp	r3, #0
    60a2:	f040 80d0 	bne.w	6246 <_dtoa_r+0x9ce>
    60a6:	4651      	mov	r1, sl
    60a8:	4620      	mov	r0, r4
    60aa:	f001 fe09 	bl	7cc0 <_Bfree>
    60ae:	9612      	str	r6, [sp, #72]	; 0x48
    60b0:	4620      	mov	r0, r4
    60b2:	4659      	mov	r1, fp
    60b4:	f001 fe04 	bl	7cc0 <_Bfree>
    60b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    60ba:	1c53      	adds	r3, r2, #1
    60bc:	2200      	movs	r2, #0
    60be:	702a      	strb	r2, [r5, #0]
    60c0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    60c2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    60c4:	6003      	str	r3, [r0, #0]
    60c6:	2900      	cmp	r1, #0
    60c8:	f000 81d4 	beq.w	6474 <_dtoa_r+0xbfc>
    60cc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    60ce:	9810      	ldr	r0, [sp, #64]	; 0x40
    60d0:	6015      	str	r5, [r2, #0]
    60d2:	e412      	b.n	58fa <_dtoa_r+0x82>
    60d4:	2010      	movs	r0, #16
    60d6:	f001 f889 	bl	71ec <malloc>
    60da:	60c6      	str	r6, [r0, #12]
    60dc:	6046      	str	r6, [r0, #4]
    60de:	6086      	str	r6, [r0, #8]
    60e0:	6006      	str	r6, [r0, #0]
    60e2:	4606      	mov	r6, r0
    60e4:	6260      	str	r0, [r4, #36]	; 0x24
    60e6:	f7ff bbd2 	b.w	588e <_dtoa_r+0x16>
    60ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
    60ec:	4271      	negs	r1, r6
    60ee:	2200      	movs	r2, #0
    60f0:	9115      	str	r1, [sp, #84]	; 0x54
    60f2:	1b80      	subs	r0, r0, r6
    60f4:	9217      	str	r2, [sp, #92]	; 0x5c
    60f6:	900f      	str	r0, [sp, #60]	; 0x3c
    60f8:	e48a      	b.n	5a10 <_dtoa_r+0x198>
    60fa:	2100      	movs	r1, #0
    60fc:	3e01      	subs	r6, #1
    60fe:	9118      	str	r1, [sp, #96]	; 0x60
    6100:	e472      	b.n	59e8 <_dtoa_r+0x170>
    6102:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    6106:	f04f 0802 	mov.w	r8, #2
    610a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    610e:	e521      	b.n	5b54 <_dtoa_r+0x2dc>
    6110:	982a      	ldr	r0, [sp, #168]	; 0xa8
    6112:	2801      	cmp	r0, #1
    6114:	f340 826c 	ble.w	65f0 <_dtoa_r+0xd78>
    6118:	9a08      	ldr	r2, [sp, #32]
    611a:	9815      	ldr	r0, [sp, #84]	; 0x54
    611c:	1e53      	subs	r3, r2, #1
    611e:	4298      	cmp	r0, r3
    6120:	f2c0 8258 	blt.w	65d4 <_dtoa_r+0xd5c>
    6124:	1ac7      	subs	r7, r0, r3
    6126:	9b08      	ldr	r3, [sp, #32]
    6128:	2b00      	cmp	r3, #0
    612a:	bfa8      	it	ge
    612c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    612e:	f2c0 8273 	blt.w	6618 <_dtoa_r+0xda0>
    6132:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6134:	4620      	mov	r0, r4
    6136:	2101      	movs	r1, #1
    6138:	449a      	add	sl, r3
    613a:	18d2      	adds	r2, r2, r3
    613c:	920f      	str	r2, [sp, #60]	; 0x3c
    613e:	f001 ffed 	bl	811c <__i2b>
    6142:	900c      	str	r0, [sp, #48]	; 0x30
    6144:	e708      	b.n	5f58 <_dtoa_r+0x6e0>
    6146:	9b08      	ldr	r3, [sp, #32]
    6148:	b973      	cbnz	r3, 6168 <_dtoa_r+0x8f0>
    614a:	f240 0300 	movw	r3, #0
    614e:	2200      	movs	r2, #0
    6150:	f2c4 0314 	movt	r3, #16404	; 0x4014
    6154:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    6158:	f003 f890 	bl	927c <__aeabi_dmul>
    615c:	4642      	mov	r2, r8
    615e:	464b      	mov	r3, r9
    6160:	f003 fb12 	bl	9788 <__aeabi_dcmpge>
    6164:	2800      	cmp	r0, #0
    6166:	d06a      	beq.n	623e <_dtoa_r+0x9c6>
    6168:	2200      	movs	r2, #0
    616a:	9206      	str	r2, [sp, #24]
    616c:	920c      	str	r2, [sp, #48]	; 0x30
    616e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    6170:	2700      	movs	r7, #0
    6172:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    6176:	43de      	mvns	r6, r3
    6178:	9d10      	ldr	r5, [sp, #64]	; 0x40
    617a:	e781      	b.n	6080 <_dtoa_r+0x808>
    617c:	2100      	movs	r1, #0
    617e:	9116      	str	r1, [sp, #88]	; 0x58
    6180:	982b      	ldr	r0, [sp, #172]	; 0xac
    6182:	2800      	cmp	r0, #0
    6184:	f340 819f 	ble.w	64c6 <_dtoa_r+0xc4e>
    6188:	982b      	ldr	r0, [sp, #172]	; 0xac
    618a:	4601      	mov	r1, r0
    618c:	9011      	str	r0, [sp, #68]	; 0x44
    618e:	9008      	str	r0, [sp, #32]
    6190:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6192:	2200      	movs	r2, #0
    6194:	2917      	cmp	r1, #23
    6196:	606a      	str	r2, [r5, #4]
    6198:	f240 82ab 	bls.w	66f2 <_dtoa_r+0xe7a>
    619c:	2304      	movs	r3, #4
    619e:	005b      	lsls	r3, r3, #1
    61a0:	3201      	adds	r2, #1
    61a2:	f103 0014 	add.w	r0, r3, #20
    61a6:	4288      	cmp	r0, r1
    61a8:	d9f9      	bls.n	619e <_dtoa_r+0x926>
    61aa:	9b08      	ldr	r3, [sp, #32]
    61ac:	606a      	str	r2, [r5, #4]
    61ae:	2b0e      	cmp	r3, #14
    61b0:	bf8c      	ite	hi
    61b2:	2700      	movhi	r7, #0
    61b4:	f007 0701 	andls.w	r7, r7, #1
    61b8:	e49d      	b.n	5af6 <_dtoa_r+0x27e>
    61ba:	2201      	movs	r2, #1
    61bc:	9216      	str	r2, [sp, #88]	; 0x58
    61be:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    61c0:	18f3      	adds	r3, r6, r3
    61c2:	9311      	str	r3, [sp, #68]	; 0x44
    61c4:	1c59      	adds	r1, r3, #1
    61c6:	2900      	cmp	r1, #0
    61c8:	bfc8      	it	gt
    61ca:	9108      	strgt	r1, [sp, #32]
    61cc:	dce0      	bgt.n	6190 <_dtoa_r+0x918>
    61ce:	290e      	cmp	r1, #14
    61d0:	bf8c      	ite	hi
    61d2:	2700      	movhi	r7, #0
    61d4:	f007 0701 	andls.w	r7, r7, #1
    61d8:	9108      	str	r1, [sp, #32]
    61da:	e489      	b.n	5af0 <_dtoa_r+0x278>
    61dc:	2301      	movs	r3, #1
    61de:	9316      	str	r3, [sp, #88]	; 0x58
    61e0:	e7ce      	b.n	6180 <_dtoa_r+0x908>
    61e2:	2200      	movs	r2, #0
    61e4:	9216      	str	r2, [sp, #88]	; 0x58
    61e6:	e7ea      	b.n	61be <_dtoa_r+0x946>
    61e8:	f04f 33ff 	mov.w	r3, #4294967295
    61ec:	2700      	movs	r7, #0
    61ee:	2001      	movs	r0, #1
    61f0:	9311      	str	r3, [sp, #68]	; 0x44
    61f2:	9016      	str	r0, [sp, #88]	; 0x58
    61f4:	9308      	str	r3, [sp, #32]
    61f6:	972b      	str	r7, [sp, #172]	; 0xac
    61f8:	e47a      	b.n	5af0 <_dtoa_r+0x278>
    61fa:	f1b8 0f00 	cmp.w	r8, #0
    61fe:	f47f aef2 	bne.w	5fe6 <_dtoa_r+0x76e>
    6202:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    6206:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    620a:	2b00      	cmp	r3, #0
    620c:	f47f aeeb 	bne.w	5fe6 <_dtoa_r+0x76e>
    6210:	f240 0300 	movw	r3, #0
    6214:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    6218:	ea09 0303 	and.w	r3, r9, r3
    621c:	2b00      	cmp	r3, #0
    621e:	f43f aee2 	beq.w	5fe6 <_dtoa_r+0x76e>
    6222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6224:	f10a 0a01 	add.w	sl, sl, #1
    6228:	2701      	movs	r7, #1
    622a:	3201      	adds	r2, #1
    622c:	920f      	str	r2, [sp, #60]	; 0x3c
    622e:	e6db      	b.n	5fe8 <_dtoa_r+0x770>
    6230:	4635      	mov	r5, r6
    6232:	465c      	mov	r4, fp
    6234:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6236:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    623a:	9612      	str	r6, [sp, #72]	; 0x48
    623c:	e738      	b.n	60b0 <_dtoa_r+0x838>
    623e:	2000      	movs	r0, #0
    6240:	9006      	str	r0, [sp, #24]
    6242:	900c      	str	r0, [sp, #48]	; 0x30
    6244:	e714      	b.n	6070 <_dtoa_r+0x7f8>
    6246:	4639      	mov	r1, r7
    6248:	4620      	mov	r0, r4
    624a:	f001 fd39 	bl	7cc0 <_Bfree>
    624e:	e72a      	b.n	60a6 <_dtoa_r+0x82e>
    6250:	f1c3 0320 	rsb	r3, r3, #32
    6254:	2b04      	cmp	r3, #4
    6256:	f340 8254 	ble.w	6702 <_dtoa_r+0xe8a>
    625a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    625c:	3b04      	subs	r3, #4
    625e:	449a      	add	sl, r3
    6260:	18ed      	adds	r5, r5, r3
    6262:	18c9      	adds	r1, r1, r3
    6264:	910f      	str	r1, [sp, #60]	; 0x3c
    6266:	e6cf      	b.n	6008 <_dtoa_r+0x790>
    6268:	9916      	ldr	r1, [sp, #88]	; 0x58
    626a:	2900      	cmp	r1, #0
    626c:	f000 8131 	beq.w	64d2 <_dtoa_r+0xc5a>
    6270:	2d00      	cmp	r5, #0
    6272:	dd05      	ble.n	6280 <_dtoa_r+0xa08>
    6274:	990c      	ldr	r1, [sp, #48]	; 0x30
    6276:	462a      	mov	r2, r5
    6278:	4620      	mov	r0, r4
    627a:	f001 fe57 	bl	7f2c <__lshift>
    627e:	900c      	str	r0, [sp, #48]	; 0x30
    6280:	2f00      	cmp	r7, #0
    6282:	f040 81ea 	bne.w	665a <_dtoa_r+0xde2>
    6286:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    628a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    628c:	2301      	movs	r3, #1
    628e:	f008 0001 	and.w	r0, r8, #1
    6292:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6294:	9011      	str	r0, [sp, #68]	; 0x44
    6296:	950f      	str	r5, [sp, #60]	; 0x3c
    6298:	461d      	mov	r5, r3
    629a:	960c      	str	r6, [sp, #48]	; 0x30
    629c:	9906      	ldr	r1, [sp, #24]
    629e:	4658      	mov	r0, fp
    62a0:	f7ff fa5a 	bl	5758 <quorem>
    62a4:	4639      	mov	r1, r7
    62a6:	3030      	adds	r0, #48	; 0x30
    62a8:	900b      	str	r0, [sp, #44]	; 0x2c
    62aa:	4658      	mov	r0, fp
    62ac:	f001 fbce 	bl	7a4c <__mcmp>
    62b0:	9906      	ldr	r1, [sp, #24]
    62b2:	4652      	mov	r2, sl
    62b4:	4606      	mov	r6, r0
    62b6:	4620      	mov	r0, r4
    62b8:	f001 fdbc 	bl	7e34 <__mdiff>
    62bc:	68c3      	ldr	r3, [r0, #12]
    62be:	4680      	mov	r8, r0
    62c0:	2b00      	cmp	r3, #0
    62c2:	d03d      	beq.n	6340 <_dtoa_r+0xac8>
    62c4:	f04f 0901 	mov.w	r9, #1
    62c8:	4641      	mov	r1, r8
    62ca:	4620      	mov	r0, r4
    62cc:	f001 fcf8 	bl	7cc0 <_Bfree>
    62d0:	992a      	ldr	r1, [sp, #168]	; 0xa8
    62d2:	ea59 0101 	orrs.w	r1, r9, r1
    62d6:	d103      	bne.n	62e0 <_dtoa_r+0xa68>
    62d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    62da:	2a00      	cmp	r2, #0
    62dc:	f000 81eb 	beq.w	66b6 <_dtoa_r+0xe3e>
    62e0:	2e00      	cmp	r6, #0
    62e2:	f2c0 819e 	blt.w	6622 <_dtoa_r+0xdaa>
    62e6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    62e8:	4332      	orrs	r2, r6
    62ea:	d103      	bne.n	62f4 <_dtoa_r+0xa7c>
    62ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
    62ee:	2b00      	cmp	r3, #0
    62f0:	f000 8197 	beq.w	6622 <_dtoa_r+0xdaa>
    62f4:	f1b9 0f00 	cmp.w	r9, #0
    62f8:	f300 81ce 	bgt.w	6698 <_dtoa_r+0xe20>
    62fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
    62fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6300:	f801 2b01 	strb.w	r2, [r1], #1
    6304:	9b08      	ldr	r3, [sp, #32]
    6306:	910f      	str	r1, [sp, #60]	; 0x3c
    6308:	429d      	cmp	r5, r3
    630a:	f000 81c2 	beq.w	6692 <_dtoa_r+0xe1a>
    630e:	4659      	mov	r1, fp
    6310:	220a      	movs	r2, #10
    6312:	2300      	movs	r3, #0
    6314:	4620      	mov	r0, r4
    6316:	f001 ff0b 	bl	8130 <__multadd>
    631a:	4557      	cmp	r7, sl
    631c:	4639      	mov	r1, r7
    631e:	4683      	mov	fp, r0
    6320:	d014      	beq.n	634c <_dtoa_r+0xad4>
    6322:	220a      	movs	r2, #10
    6324:	2300      	movs	r3, #0
    6326:	4620      	mov	r0, r4
    6328:	3501      	adds	r5, #1
    632a:	f001 ff01 	bl	8130 <__multadd>
    632e:	4651      	mov	r1, sl
    6330:	220a      	movs	r2, #10
    6332:	2300      	movs	r3, #0
    6334:	4607      	mov	r7, r0
    6336:	4620      	mov	r0, r4
    6338:	f001 fefa 	bl	8130 <__multadd>
    633c:	4682      	mov	sl, r0
    633e:	e7ad      	b.n	629c <_dtoa_r+0xa24>
    6340:	4658      	mov	r0, fp
    6342:	4641      	mov	r1, r8
    6344:	f001 fb82 	bl	7a4c <__mcmp>
    6348:	4681      	mov	r9, r0
    634a:	e7bd      	b.n	62c8 <_dtoa_r+0xa50>
    634c:	4620      	mov	r0, r4
    634e:	220a      	movs	r2, #10
    6350:	2300      	movs	r3, #0
    6352:	3501      	adds	r5, #1
    6354:	f001 feec 	bl	8130 <__multadd>
    6358:	4607      	mov	r7, r0
    635a:	4682      	mov	sl, r0
    635c:	e79e      	b.n	629c <_dtoa_r+0xa24>
    635e:	9612      	str	r6, [sp, #72]	; 0x48
    6360:	f8dd c020 	ldr.w	ip, [sp, #32]
    6364:	e459      	b.n	5c1a <_dtoa_r+0x3a2>
    6366:	4275      	negs	r5, r6
    6368:	2d00      	cmp	r5, #0
    636a:	f040 8101 	bne.w	6570 <_dtoa_r+0xcf8>
    636e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6372:	f04f 0802 	mov.w	r8, #2
    6376:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    637a:	e40c      	b.n	5b96 <_dtoa_r+0x31e>
    637c:	f24a 2150 	movw	r1, #41552	; 0xa250
    6380:	4642      	mov	r2, r8
    6382:	f2c0 0100 	movt	r1, #0
    6386:	464b      	mov	r3, r9
    6388:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    638c:	f8cd c00c 	str.w	ip, [sp, #12]
    6390:	9d10      	ldr	r5, [sp, #64]	; 0x40
    6392:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    6396:	f002 ff71 	bl	927c <__aeabi_dmul>
    639a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    639e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    63a2:	f003 fa05 	bl	97b0 <__aeabi_d2iz>
    63a6:	4607      	mov	r7, r0
    63a8:	f002 ff02 	bl	91b0 <__aeabi_i2d>
    63ac:	460b      	mov	r3, r1
    63ae:	4602      	mov	r2, r0
    63b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    63b4:	f002 fdae 	bl	8f14 <__aeabi_dsub>
    63b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    63bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    63c0:	f805 3b01 	strb.w	r3, [r5], #1
    63c4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    63c8:	f1bc 0f01 	cmp.w	ip, #1
    63cc:	d029      	beq.n	6422 <_dtoa_r+0xbaa>
    63ce:	46d1      	mov	r9, sl
    63d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    63d4:	46b2      	mov	sl, r6
    63d6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    63d8:	951c      	str	r5, [sp, #112]	; 0x70
    63da:	2701      	movs	r7, #1
    63dc:	4665      	mov	r5, ip
    63de:	46a0      	mov	r8, r4
    63e0:	f240 0300 	movw	r3, #0
    63e4:	2200      	movs	r2, #0
    63e6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    63ea:	f002 ff47 	bl	927c <__aeabi_dmul>
    63ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    63f2:	f003 f9dd 	bl	97b0 <__aeabi_d2iz>
    63f6:	4604      	mov	r4, r0
    63f8:	f002 feda 	bl	91b0 <__aeabi_i2d>
    63fc:	3430      	adds	r4, #48	; 0x30
    63fe:	4602      	mov	r2, r0
    6400:	460b      	mov	r3, r1
    6402:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    6406:	f002 fd85 	bl	8f14 <__aeabi_dsub>
    640a:	55f4      	strb	r4, [r6, r7]
    640c:	3701      	adds	r7, #1
    640e:	42af      	cmp	r7, r5
    6410:	d1e6      	bne.n	63e0 <_dtoa_r+0xb68>
    6412:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    6414:	3f01      	subs	r7, #1
    6416:	4656      	mov	r6, sl
    6418:	4644      	mov	r4, r8
    641a:	46ca      	mov	sl, r9
    641c:	19ed      	adds	r5, r5, r7
    641e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6422:	f240 0300 	movw	r3, #0
    6426:	2200      	movs	r2, #0
    6428:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    642c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    6430:	f002 fd72 	bl	8f18 <__adddf3>
    6434:	4602      	mov	r2, r0
    6436:	460b      	mov	r3, r1
    6438:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    643c:	f003 f9ae 	bl	979c <__aeabi_dcmpgt>
    6440:	b9f0      	cbnz	r0, 6480 <_dtoa_r+0xc08>
    6442:	f240 0100 	movw	r1, #0
    6446:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    644a:	2000      	movs	r0, #0
    644c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    6450:	f002 fd60 	bl	8f14 <__aeabi_dsub>
    6454:	4602      	mov	r2, r0
    6456:	460b      	mov	r3, r1
    6458:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    645c:	f003 f980 	bl	9760 <__aeabi_dcmplt>
    6460:	2800      	cmp	r0, #0
    6462:	f43f acac 	beq.w	5dbe <_dtoa_r+0x546>
    6466:	462b      	mov	r3, r5
    6468:	461d      	mov	r5, r3
    646a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    646e:	2a30      	cmp	r2, #48	; 0x30
    6470:	d0fa      	beq.n	6468 <_dtoa_r+0xbf0>
    6472:	e61d      	b.n	60b0 <_dtoa_r+0x838>
    6474:	9810      	ldr	r0, [sp, #64]	; 0x40
    6476:	f7ff ba40 	b.w	58fa <_dtoa_r+0x82>
    647a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    647e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6480:	9e12      	ldr	r6, [sp, #72]	; 0x48
    6482:	9910      	ldr	r1, [sp, #64]	; 0x40
    6484:	e550      	b.n	5f28 <_dtoa_r+0x6b0>
    6486:	4658      	mov	r0, fp
    6488:	9906      	ldr	r1, [sp, #24]
    648a:	f001 fadf 	bl	7a4c <__mcmp>
    648e:	2800      	cmp	r0, #0
    6490:	f6bf add0 	bge.w	6034 <_dtoa_r+0x7bc>
    6494:	4659      	mov	r1, fp
    6496:	4620      	mov	r0, r4
    6498:	220a      	movs	r2, #10
    649a:	2300      	movs	r3, #0
    649c:	f001 fe48 	bl	8130 <__multadd>
    64a0:	9916      	ldr	r1, [sp, #88]	; 0x58
    64a2:	3e01      	subs	r6, #1
    64a4:	4683      	mov	fp, r0
    64a6:	2900      	cmp	r1, #0
    64a8:	f040 8119 	bne.w	66de <_dtoa_r+0xe66>
    64ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
    64ae:	9208      	str	r2, [sp, #32]
    64b0:	e5c0      	b.n	6034 <_dtoa_r+0x7bc>
    64b2:	9806      	ldr	r0, [sp, #24]
    64b4:	6903      	ldr	r3, [r0, #16]
    64b6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    64ba:	6918      	ldr	r0, [r3, #16]
    64bc:	f001 fa74 	bl	79a8 <__hi0bits>
    64c0:	f1c0 0320 	rsb	r3, r0, #32
    64c4:	e595      	b.n	5ff2 <_dtoa_r+0x77a>
    64c6:	2101      	movs	r1, #1
    64c8:	9111      	str	r1, [sp, #68]	; 0x44
    64ca:	9108      	str	r1, [sp, #32]
    64cc:	912b      	str	r1, [sp, #172]	; 0xac
    64ce:	f7ff bb0f 	b.w	5af0 <_dtoa_r+0x278>
    64d2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    64d4:	46b1      	mov	r9, r6
    64d6:	9f16      	ldr	r7, [sp, #88]	; 0x58
    64d8:	46aa      	mov	sl, r5
    64da:	f8dd 8018 	ldr.w	r8, [sp, #24]
    64de:	9e08      	ldr	r6, [sp, #32]
    64e0:	e002      	b.n	64e8 <_dtoa_r+0xc70>
    64e2:	f001 fe25 	bl	8130 <__multadd>
    64e6:	4683      	mov	fp, r0
    64e8:	4641      	mov	r1, r8
    64ea:	4658      	mov	r0, fp
    64ec:	f7ff f934 	bl	5758 <quorem>
    64f0:	3501      	adds	r5, #1
    64f2:	220a      	movs	r2, #10
    64f4:	2300      	movs	r3, #0
    64f6:	4659      	mov	r1, fp
    64f8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    64fc:	f80a c007 	strb.w	ip, [sl, r7]
    6500:	3701      	adds	r7, #1
    6502:	4620      	mov	r0, r4
    6504:	42be      	cmp	r6, r7
    6506:	dcec      	bgt.n	64e2 <_dtoa_r+0xc6a>
    6508:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    650c:	464e      	mov	r6, r9
    650e:	2700      	movs	r7, #0
    6510:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6514:	4659      	mov	r1, fp
    6516:	2201      	movs	r2, #1
    6518:	4620      	mov	r0, r4
    651a:	f001 fd07 	bl	7f2c <__lshift>
    651e:	9906      	ldr	r1, [sp, #24]
    6520:	4683      	mov	fp, r0
    6522:	f001 fa93 	bl	7a4c <__mcmp>
    6526:	2800      	cmp	r0, #0
    6528:	dd0f      	ble.n	654a <_dtoa_r+0xcd2>
    652a:	9910      	ldr	r1, [sp, #64]	; 0x40
    652c:	e000      	b.n	6530 <_dtoa_r+0xcb8>
    652e:	461d      	mov	r5, r3
    6530:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    6534:	1e6b      	subs	r3, r5, #1
    6536:	2a39      	cmp	r2, #57	; 0x39
    6538:	f040 808c 	bne.w	6654 <_dtoa_r+0xddc>
    653c:	428b      	cmp	r3, r1
    653e:	d1f6      	bne.n	652e <_dtoa_r+0xcb6>
    6540:	9910      	ldr	r1, [sp, #64]	; 0x40
    6542:	2331      	movs	r3, #49	; 0x31
    6544:	3601      	adds	r6, #1
    6546:	700b      	strb	r3, [r1, #0]
    6548:	e59a      	b.n	6080 <_dtoa_r+0x808>
    654a:	d103      	bne.n	6554 <_dtoa_r+0xcdc>
    654c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    654e:	f010 0f01 	tst.w	r0, #1
    6552:	d1ea      	bne.n	652a <_dtoa_r+0xcb2>
    6554:	462b      	mov	r3, r5
    6556:	461d      	mov	r5, r3
    6558:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    655c:	2a30      	cmp	r2, #48	; 0x30
    655e:	d0fa      	beq.n	6556 <_dtoa_r+0xcde>
    6560:	e58e      	b.n	6080 <_dtoa_r+0x808>
    6562:	4659      	mov	r1, fp
    6564:	9a15      	ldr	r2, [sp, #84]	; 0x54
    6566:	4620      	mov	r0, r4
    6568:	f001 fe26 	bl	81b8 <__pow5mult>
    656c:	4683      	mov	fp, r0
    656e:	e528      	b.n	5fc2 <_dtoa_r+0x74a>
    6570:	f005 030f 	and.w	r3, r5, #15
    6574:	f24a 2250 	movw	r2, #41552	; 0xa250
    6578:	f2c0 0200 	movt	r2, #0
    657c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    6580:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6584:	e9d3 2300 	ldrd	r2, r3, [r3]
    6588:	f002 fe78 	bl	927c <__aeabi_dmul>
    658c:	112d      	asrs	r5, r5, #4
    658e:	bf08      	it	eq
    6590:	f04f 0802 	moveq.w	r8, #2
    6594:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    6598:	f43f aafd 	beq.w	5b96 <_dtoa_r+0x31e>
    659c:	f24a 3728 	movw	r7, #41768	; 0xa328
    65a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    65a4:	f04f 0802 	mov.w	r8, #2
    65a8:	f2c0 0700 	movt	r7, #0
    65ac:	f015 0f01 	tst.w	r5, #1
    65b0:	4610      	mov	r0, r2
    65b2:	4619      	mov	r1, r3
    65b4:	d007      	beq.n	65c6 <_dtoa_r+0xd4e>
    65b6:	e9d7 2300 	ldrd	r2, r3, [r7]
    65ba:	f108 0801 	add.w	r8, r8, #1
    65be:	f002 fe5d 	bl	927c <__aeabi_dmul>
    65c2:	4602      	mov	r2, r0
    65c4:	460b      	mov	r3, r1
    65c6:	3708      	adds	r7, #8
    65c8:	106d      	asrs	r5, r5, #1
    65ca:	d1ef      	bne.n	65ac <_dtoa_r+0xd34>
    65cc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    65d0:	f7ff bae1 	b.w	5b96 <_dtoa_r+0x31e>
    65d4:	9915      	ldr	r1, [sp, #84]	; 0x54
    65d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    65d8:	1a5b      	subs	r3, r3, r1
    65da:	18c9      	adds	r1, r1, r3
    65dc:	18d2      	adds	r2, r2, r3
    65de:	9115      	str	r1, [sp, #84]	; 0x54
    65e0:	9217      	str	r2, [sp, #92]	; 0x5c
    65e2:	e5a0      	b.n	6126 <_dtoa_r+0x8ae>
    65e4:	4659      	mov	r1, fp
    65e6:	4620      	mov	r0, r4
    65e8:	f001 fde6 	bl	81b8 <__pow5mult>
    65ec:	4683      	mov	fp, r0
    65ee:	e4e8      	b.n	5fc2 <_dtoa_r+0x74a>
    65f0:	9919      	ldr	r1, [sp, #100]	; 0x64
    65f2:	2900      	cmp	r1, #0
    65f4:	d047      	beq.n	6686 <_dtoa_r+0xe0e>
    65f6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    65fa:	9f15      	ldr	r7, [sp, #84]	; 0x54
    65fc:	3303      	adds	r3, #3
    65fe:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6600:	e597      	b.n	6132 <_dtoa_r+0x8ba>
    6602:	3201      	adds	r2, #1
    6604:	b2d2      	uxtb	r2, r2
    6606:	e49d      	b.n	5f44 <_dtoa_r+0x6cc>
    6608:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    660c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    6610:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    6612:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    6614:	f7ff bbd3 	b.w	5dbe <_dtoa_r+0x546>
    6618:	990f      	ldr	r1, [sp, #60]	; 0x3c
    661a:	2300      	movs	r3, #0
    661c:	9808      	ldr	r0, [sp, #32]
    661e:	1a0d      	subs	r5, r1, r0
    6620:	e587      	b.n	6132 <_dtoa_r+0x8ba>
    6622:	f1b9 0f00 	cmp.w	r9, #0
    6626:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6628:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    662a:	dd0f      	ble.n	664c <_dtoa_r+0xdd4>
    662c:	4659      	mov	r1, fp
    662e:	2201      	movs	r2, #1
    6630:	4620      	mov	r0, r4
    6632:	f001 fc7b 	bl	7f2c <__lshift>
    6636:	9906      	ldr	r1, [sp, #24]
    6638:	4683      	mov	fp, r0
    663a:	f001 fa07 	bl	7a4c <__mcmp>
    663e:	2800      	cmp	r0, #0
    6640:	dd47      	ble.n	66d2 <_dtoa_r+0xe5a>
    6642:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6644:	2939      	cmp	r1, #57	; 0x39
    6646:	d031      	beq.n	66ac <_dtoa_r+0xe34>
    6648:	3101      	adds	r1, #1
    664a:	910b      	str	r1, [sp, #44]	; 0x2c
    664c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    664e:	f805 2b01 	strb.w	r2, [r5], #1
    6652:	e515      	b.n	6080 <_dtoa_r+0x808>
    6654:	3201      	adds	r2, #1
    6656:	701a      	strb	r2, [r3, #0]
    6658:	e512      	b.n	6080 <_dtoa_r+0x808>
    665a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    665c:	4620      	mov	r0, r4
    665e:	6851      	ldr	r1, [r2, #4]
    6660:	f001 fb4a 	bl	7cf8 <_Balloc>
    6664:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6666:	f103 010c 	add.w	r1, r3, #12
    666a:	691a      	ldr	r2, [r3, #16]
    666c:	3202      	adds	r2, #2
    666e:	0092      	lsls	r2, r2, #2
    6670:	4605      	mov	r5, r0
    6672:	300c      	adds	r0, #12
    6674:	f7fb fec0 	bl	23f8 <memcpy>
    6678:	4620      	mov	r0, r4
    667a:	4629      	mov	r1, r5
    667c:	2201      	movs	r2, #1
    667e:	f001 fc55 	bl	7f2c <__lshift>
    6682:	4682      	mov	sl, r0
    6684:	e601      	b.n	628a <_dtoa_r+0xa12>
    6686:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    6688:	9f15      	ldr	r7, [sp, #84]	; 0x54
    668a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    668c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    6690:	e54f      	b.n	6132 <_dtoa_r+0x8ba>
    6692:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    6694:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6696:	e73d      	b.n	6514 <_dtoa_r+0xc9c>
    6698:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    669a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    669c:	2b39      	cmp	r3, #57	; 0x39
    669e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    66a0:	d004      	beq.n	66ac <_dtoa_r+0xe34>
    66a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    66a4:	1c43      	adds	r3, r0, #1
    66a6:	f805 3b01 	strb.w	r3, [r5], #1
    66aa:	e4e9      	b.n	6080 <_dtoa_r+0x808>
    66ac:	2339      	movs	r3, #57	; 0x39
    66ae:	f805 3b01 	strb.w	r3, [r5], #1
    66b2:	9910      	ldr	r1, [sp, #64]	; 0x40
    66b4:	e73c      	b.n	6530 <_dtoa_r+0xcb8>
    66b6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    66b8:	4633      	mov	r3, r6
    66ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    66bc:	2839      	cmp	r0, #57	; 0x39
    66be:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    66c0:	d0f4      	beq.n	66ac <_dtoa_r+0xe34>
    66c2:	2b00      	cmp	r3, #0
    66c4:	dd01      	ble.n	66ca <_dtoa_r+0xe52>
    66c6:	3001      	adds	r0, #1
    66c8:	900b      	str	r0, [sp, #44]	; 0x2c
    66ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    66cc:	f805 1b01 	strb.w	r1, [r5], #1
    66d0:	e4d6      	b.n	6080 <_dtoa_r+0x808>
    66d2:	d1bb      	bne.n	664c <_dtoa_r+0xdd4>
    66d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    66d6:	f010 0f01 	tst.w	r0, #1
    66da:	d0b7      	beq.n	664c <_dtoa_r+0xdd4>
    66dc:	e7b1      	b.n	6642 <_dtoa_r+0xdca>
    66de:	2300      	movs	r3, #0
    66e0:	990c      	ldr	r1, [sp, #48]	; 0x30
    66e2:	4620      	mov	r0, r4
    66e4:	220a      	movs	r2, #10
    66e6:	f001 fd23 	bl	8130 <__multadd>
    66ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
    66ec:	9308      	str	r3, [sp, #32]
    66ee:	900c      	str	r0, [sp, #48]	; 0x30
    66f0:	e4a0      	b.n	6034 <_dtoa_r+0x7bc>
    66f2:	9908      	ldr	r1, [sp, #32]
    66f4:	290e      	cmp	r1, #14
    66f6:	bf8c      	ite	hi
    66f8:	2700      	movhi	r7, #0
    66fa:	f007 0701 	andls.w	r7, r7, #1
    66fe:	f7ff b9fa 	b.w	5af6 <_dtoa_r+0x27e>
    6702:	f43f ac81 	beq.w	6008 <_dtoa_r+0x790>
    6706:	331c      	adds	r3, #28
    6708:	e479      	b.n	5ffe <_dtoa_r+0x786>
    670a:	2701      	movs	r7, #1
    670c:	f7ff b98a 	b.w	5a24 <_dtoa_r+0x1ac>

00006710 <_fflush_r>:
    6710:	690b      	ldr	r3, [r1, #16]
    6712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6716:	460c      	mov	r4, r1
    6718:	4680      	mov	r8, r0
    671a:	2b00      	cmp	r3, #0
    671c:	d071      	beq.n	6802 <_fflush_r+0xf2>
    671e:	b110      	cbz	r0, 6726 <_fflush_r+0x16>
    6720:	6983      	ldr	r3, [r0, #24]
    6722:	2b00      	cmp	r3, #0
    6724:	d078      	beq.n	6818 <_fflush_r+0x108>
    6726:	f24a 13ac 	movw	r3, #41388	; 0xa1ac
    672a:	f2c0 0300 	movt	r3, #0
    672e:	429c      	cmp	r4, r3
    6730:	bf08      	it	eq
    6732:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    6736:	d010      	beq.n	675a <_fflush_r+0x4a>
    6738:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
    673c:	f2c0 0300 	movt	r3, #0
    6740:	429c      	cmp	r4, r3
    6742:	bf08      	it	eq
    6744:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    6748:	d007      	beq.n	675a <_fflush_r+0x4a>
    674a:	f24a 13ec 	movw	r3, #41452	; 0xa1ec
    674e:	f2c0 0300 	movt	r3, #0
    6752:	429c      	cmp	r4, r3
    6754:	bf08      	it	eq
    6756:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    675a:	89a3      	ldrh	r3, [r4, #12]
    675c:	b21a      	sxth	r2, r3
    675e:	f012 0f08 	tst.w	r2, #8
    6762:	d135      	bne.n	67d0 <_fflush_r+0xc0>
    6764:	6862      	ldr	r2, [r4, #4]
    6766:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    676a:	81a3      	strh	r3, [r4, #12]
    676c:	2a00      	cmp	r2, #0
    676e:	dd5e      	ble.n	682e <_fflush_r+0x11e>
    6770:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    6772:	2e00      	cmp	r6, #0
    6774:	d045      	beq.n	6802 <_fflush_r+0xf2>
    6776:	b29b      	uxth	r3, r3
    6778:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    677c:	bf18      	it	ne
    677e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    6780:	d059      	beq.n	6836 <_fflush_r+0x126>
    6782:	f013 0f04 	tst.w	r3, #4
    6786:	d14a      	bne.n	681e <_fflush_r+0x10e>
    6788:	2300      	movs	r3, #0
    678a:	4640      	mov	r0, r8
    678c:	6a21      	ldr	r1, [r4, #32]
    678e:	462a      	mov	r2, r5
    6790:	47b0      	blx	r6
    6792:	4285      	cmp	r5, r0
    6794:	d138      	bne.n	6808 <_fflush_r+0xf8>
    6796:	89a1      	ldrh	r1, [r4, #12]
    6798:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    679c:	6922      	ldr	r2, [r4, #16]
    679e:	f2c0 0300 	movt	r3, #0
    67a2:	ea01 0303 	and.w	r3, r1, r3
    67a6:	2100      	movs	r1, #0
    67a8:	6061      	str	r1, [r4, #4]
    67aa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    67ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    67b0:	81a3      	strh	r3, [r4, #12]
    67b2:	6022      	str	r2, [r4, #0]
    67b4:	bf18      	it	ne
    67b6:	6565      	strne	r5, [r4, #84]	; 0x54
    67b8:	b319      	cbz	r1, 6802 <_fflush_r+0xf2>
    67ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
    67be:	4299      	cmp	r1, r3
    67c0:	d002      	beq.n	67c8 <_fflush_r+0xb8>
    67c2:	4640      	mov	r0, r8
    67c4:	f000 f998 	bl	6af8 <_free_r>
    67c8:	2000      	movs	r0, #0
    67ca:	6360      	str	r0, [r4, #52]	; 0x34
    67cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    67d0:	6926      	ldr	r6, [r4, #16]
    67d2:	b1b6      	cbz	r6, 6802 <_fflush_r+0xf2>
    67d4:	6825      	ldr	r5, [r4, #0]
    67d6:	6026      	str	r6, [r4, #0]
    67d8:	1bad      	subs	r5, r5, r6
    67da:	f012 0f03 	tst.w	r2, #3
    67de:	bf0c      	ite	eq
    67e0:	6963      	ldreq	r3, [r4, #20]
    67e2:	2300      	movne	r3, #0
    67e4:	60a3      	str	r3, [r4, #8]
    67e6:	e00a      	b.n	67fe <_fflush_r+0xee>
    67e8:	4632      	mov	r2, r6
    67ea:	462b      	mov	r3, r5
    67ec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    67ee:	4640      	mov	r0, r8
    67f0:	6a21      	ldr	r1, [r4, #32]
    67f2:	47b8      	blx	r7
    67f4:	2800      	cmp	r0, #0
    67f6:	ebc0 0505 	rsb	r5, r0, r5
    67fa:	4406      	add	r6, r0
    67fc:	dd04      	ble.n	6808 <_fflush_r+0xf8>
    67fe:	2d00      	cmp	r5, #0
    6800:	dcf2      	bgt.n	67e8 <_fflush_r+0xd8>
    6802:	2000      	movs	r0, #0
    6804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6808:	89a3      	ldrh	r3, [r4, #12]
    680a:	f04f 30ff 	mov.w	r0, #4294967295
    680e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6812:	81a3      	strh	r3, [r4, #12]
    6814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6818:	f000 f8ea 	bl	69f0 <__sinit>
    681c:	e783      	b.n	6726 <_fflush_r+0x16>
    681e:	6862      	ldr	r2, [r4, #4]
    6820:	6b63      	ldr	r3, [r4, #52]	; 0x34
    6822:	1aad      	subs	r5, r5, r2
    6824:	2b00      	cmp	r3, #0
    6826:	d0af      	beq.n	6788 <_fflush_r+0x78>
    6828:	6c23      	ldr	r3, [r4, #64]	; 0x40
    682a:	1aed      	subs	r5, r5, r3
    682c:	e7ac      	b.n	6788 <_fflush_r+0x78>
    682e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    6830:	2a00      	cmp	r2, #0
    6832:	dc9d      	bgt.n	6770 <_fflush_r+0x60>
    6834:	e7e5      	b.n	6802 <_fflush_r+0xf2>
    6836:	2301      	movs	r3, #1
    6838:	4640      	mov	r0, r8
    683a:	6a21      	ldr	r1, [r4, #32]
    683c:	47b0      	blx	r6
    683e:	f1b0 3fff 	cmp.w	r0, #4294967295
    6842:	4605      	mov	r5, r0
    6844:	d002      	beq.n	684c <_fflush_r+0x13c>
    6846:	89a3      	ldrh	r3, [r4, #12]
    6848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    684a:	e79a      	b.n	6782 <_fflush_r+0x72>
    684c:	f8d8 3000 	ldr.w	r3, [r8]
    6850:	2b1d      	cmp	r3, #29
    6852:	d0d6      	beq.n	6802 <_fflush_r+0xf2>
    6854:	89a3      	ldrh	r3, [r4, #12]
    6856:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    685a:	81a3      	strh	r3, [r4, #12]
    685c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006860 <fflush>:
    6860:	4601      	mov	r1, r0
    6862:	b128      	cbz	r0, 6870 <fflush+0x10>
    6864:	f240 032c 	movw	r3, #44	; 0x2c
    6868:	f2c2 0300 	movt	r3, #8192	; 0x2000
    686c:	6818      	ldr	r0, [r3, #0]
    686e:	e74f      	b.n	6710 <_fflush_r>
    6870:	f24a 1310 	movw	r3, #41232	; 0xa110
    6874:	f246 7111 	movw	r1, #26385	; 0x6711
    6878:	f2c0 0300 	movt	r3, #0
    687c:	f2c0 0100 	movt	r1, #0
    6880:	6818      	ldr	r0, [r3, #0]
    6882:	f000 bbb3 	b.w	6fec <_fwalk_reent>
    6886:	bf00      	nop

00006888 <__sfp_lock_acquire>:
    6888:	4770      	bx	lr
    688a:	bf00      	nop

0000688c <__sfp_lock_release>:
    688c:	4770      	bx	lr
    688e:	bf00      	nop

00006890 <__sinit_lock_acquire>:
    6890:	4770      	bx	lr
    6892:	bf00      	nop

00006894 <__sinit_lock_release>:
    6894:	4770      	bx	lr
    6896:	bf00      	nop

00006898 <__fp_lock>:
    6898:	2000      	movs	r0, #0
    689a:	4770      	bx	lr

0000689c <__fp_unlock>:
    689c:	2000      	movs	r0, #0
    689e:	4770      	bx	lr

000068a0 <__fp_unlock_all>:
    68a0:	f240 032c 	movw	r3, #44	; 0x2c
    68a4:	f646 019d 	movw	r1, #26781	; 0x689d
    68a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68ac:	f2c0 0100 	movt	r1, #0
    68b0:	6818      	ldr	r0, [r3, #0]
    68b2:	f000 bbc5 	b.w	7040 <_fwalk>
    68b6:	bf00      	nop

000068b8 <__fp_lock_all>:
    68b8:	f240 032c 	movw	r3, #44	; 0x2c
    68bc:	f646 0199 	movw	r1, #26777	; 0x6899
    68c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    68c4:	f2c0 0100 	movt	r1, #0
    68c8:	6818      	ldr	r0, [r3, #0]
    68ca:	f000 bbb9 	b.w	7040 <_fwalk>
    68ce:	bf00      	nop

000068d0 <_cleanup_r>:
    68d0:	f648 21c9 	movw	r1, #35529	; 0x8ac9
    68d4:	f2c0 0100 	movt	r1, #0
    68d8:	f000 bbb2 	b.w	7040 <_fwalk>

000068dc <_cleanup>:
    68dc:	f24a 1310 	movw	r3, #41232	; 0xa110
    68e0:	f2c0 0300 	movt	r3, #0
    68e4:	6818      	ldr	r0, [r3, #0]
    68e6:	e7f3      	b.n	68d0 <_cleanup_r>

000068e8 <std>:
    68e8:	b510      	push	{r4, lr}
    68ea:	4604      	mov	r4, r0
    68ec:	2300      	movs	r3, #0
    68ee:	305c      	adds	r0, #92	; 0x5c
    68f0:	81a1      	strh	r1, [r4, #12]
    68f2:	4619      	mov	r1, r3
    68f4:	81e2      	strh	r2, [r4, #14]
    68f6:	2208      	movs	r2, #8
    68f8:	6023      	str	r3, [r4, #0]
    68fa:	6063      	str	r3, [r4, #4]
    68fc:	60a3      	str	r3, [r4, #8]
    68fe:	6663      	str	r3, [r4, #100]	; 0x64
    6900:	6123      	str	r3, [r4, #16]
    6902:	6163      	str	r3, [r4, #20]
    6904:	61a3      	str	r3, [r4, #24]
    6906:	f000 ffe1 	bl	78cc <memset>
    690a:	f248 7089 	movw	r0, #34697	; 0x8789
    690e:	f248 714d 	movw	r1, #34637	; 0x874d
    6912:	f248 7225 	movw	r2, #34597	; 0x8725
    6916:	f248 731d 	movw	r3, #34589	; 0x871d
    691a:	f2c0 0000 	movt	r0, #0
    691e:	f2c0 0100 	movt	r1, #0
    6922:	f2c0 0200 	movt	r2, #0
    6926:	f2c0 0300 	movt	r3, #0
    692a:	6260      	str	r0, [r4, #36]	; 0x24
    692c:	62a1      	str	r1, [r4, #40]	; 0x28
    692e:	62e2      	str	r2, [r4, #44]	; 0x2c
    6930:	6323      	str	r3, [r4, #48]	; 0x30
    6932:	6224      	str	r4, [r4, #32]
    6934:	bd10      	pop	{r4, pc}
    6936:	bf00      	nop

00006938 <__sfmoreglue>:
    6938:	b570      	push	{r4, r5, r6, lr}
    693a:	2568      	movs	r5, #104	; 0x68
    693c:	460e      	mov	r6, r1
    693e:	fb05 f501 	mul.w	r5, r5, r1
    6942:	f105 010c 	add.w	r1, r5, #12
    6946:	f000 fc59 	bl	71fc <_malloc_r>
    694a:	4604      	mov	r4, r0
    694c:	b148      	cbz	r0, 6962 <__sfmoreglue+0x2a>
    694e:	f100 030c 	add.w	r3, r0, #12
    6952:	2100      	movs	r1, #0
    6954:	6046      	str	r6, [r0, #4]
    6956:	462a      	mov	r2, r5
    6958:	4618      	mov	r0, r3
    695a:	6021      	str	r1, [r4, #0]
    695c:	60a3      	str	r3, [r4, #8]
    695e:	f000 ffb5 	bl	78cc <memset>
    6962:	4620      	mov	r0, r4
    6964:	bd70      	pop	{r4, r5, r6, pc}
    6966:	bf00      	nop

00006968 <__sfp>:
    6968:	f24a 1310 	movw	r3, #41232	; 0xa110
    696c:	f2c0 0300 	movt	r3, #0
    6970:	b570      	push	{r4, r5, r6, lr}
    6972:	681d      	ldr	r5, [r3, #0]
    6974:	4606      	mov	r6, r0
    6976:	69ab      	ldr	r3, [r5, #24]
    6978:	2b00      	cmp	r3, #0
    697a:	d02a      	beq.n	69d2 <__sfp+0x6a>
    697c:	35d8      	adds	r5, #216	; 0xd8
    697e:	686b      	ldr	r3, [r5, #4]
    6980:	68ac      	ldr	r4, [r5, #8]
    6982:	3b01      	subs	r3, #1
    6984:	d503      	bpl.n	698e <__sfp+0x26>
    6986:	e020      	b.n	69ca <__sfp+0x62>
    6988:	3468      	adds	r4, #104	; 0x68
    698a:	3b01      	subs	r3, #1
    698c:	d41d      	bmi.n	69ca <__sfp+0x62>
    698e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    6992:	2a00      	cmp	r2, #0
    6994:	d1f8      	bne.n	6988 <__sfp+0x20>
    6996:	2500      	movs	r5, #0
    6998:	f04f 33ff 	mov.w	r3, #4294967295
    699c:	6665      	str	r5, [r4, #100]	; 0x64
    699e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    69a2:	81e3      	strh	r3, [r4, #14]
    69a4:	4629      	mov	r1, r5
    69a6:	f04f 0301 	mov.w	r3, #1
    69aa:	6025      	str	r5, [r4, #0]
    69ac:	81a3      	strh	r3, [r4, #12]
    69ae:	2208      	movs	r2, #8
    69b0:	60a5      	str	r5, [r4, #8]
    69b2:	6065      	str	r5, [r4, #4]
    69b4:	6125      	str	r5, [r4, #16]
    69b6:	6165      	str	r5, [r4, #20]
    69b8:	61a5      	str	r5, [r4, #24]
    69ba:	f000 ff87 	bl	78cc <memset>
    69be:	64e5      	str	r5, [r4, #76]	; 0x4c
    69c0:	6365      	str	r5, [r4, #52]	; 0x34
    69c2:	63a5      	str	r5, [r4, #56]	; 0x38
    69c4:	64a5      	str	r5, [r4, #72]	; 0x48
    69c6:	4620      	mov	r0, r4
    69c8:	bd70      	pop	{r4, r5, r6, pc}
    69ca:	6828      	ldr	r0, [r5, #0]
    69cc:	b128      	cbz	r0, 69da <__sfp+0x72>
    69ce:	4605      	mov	r5, r0
    69d0:	e7d5      	b.n	697e <__sfp+0x16>
    69d2:	4628      	mov	r0, r5
    69d4:	f000 f80c 	bl	69f0 <__sinit>
    69d8:	e7d0      	b.n	697c <__sfp+0x14>
    69da:	4630      	mov	r0, r6
    69dc:	2104      	movs	r1, #4
    69de:	f7ff ffab 	bl	6938 <__sfmoreglue>
    69e2:	6028      	str	r0, [r5, #0]
    69e4:	2800      	cmp	r0, #0
    69e6:	d1f2      	bne.n	69ce <__sfp+0x66>
    69e8:	230c      	movs	r3, #12
    69ea:	4604      	mov	r4, r0
    69ec:	6033      	str	r3, [r6, #0]
    69ee:	e7ea      	b.n	69c6 <__sfp+0x5e>

000069f0 <__sinit>:
    69f0:	b570      	push	{r4, r5, r6, lr}
    69f2:	6986      	ldr	r6, [r0, #24]
    69f4:	4604      	mov	r4, r0
    69f6:	b106      	cbz	r6, 69fa <__sinit+0xa>
    69f8:	bd70      	pop	{r4, r5, r6, pc}
    69fa:	f646 03d1 	movw	r3, #26833	; 0x68d1
    69fe:	2501      	movs	r5, #1
    6a00:	f2c0 0300 	movt	r3, #0
    6a04:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    6a08:	6283      	str	r3, [r0, #40]	; 0x28
    6a0a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    6a0e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    6a12:	6185      	str	r5, [r0, #24]
    6a14:	f7ff ffa8 	bl	6968 <__sfp>
    6a18:	6060      	str	r0, [r4, #4]
    6a1a:	4620      	mov	r0, r4
    6a1c:	f7ff ffa4 	bl	6968 <__sfp>
    6a20:	60a0      	str	r0, [r4, #8]
    6a22:	4620      	mov	r0, r4
    6a24:	f7ff ffa0 	bl	6968 <__sfp>
    6a28:	4632      	mov	r2, r6
    6a2a:	2104      	movs	r1, #4
    6a2c:	4623      	mov	r3, r4
    6a2e:	60e0      	str	r0, [r4, #12]
    6a30:	6860      	ldr	r0, [r4, #4]
    6a32:	f7ff ff59 	bl	68e8 <std>
    6a36:	462a      	mov	r2, r5
    6a38:	68a0      	ldr	r0, [r4, #8]
    6a3a:	2109      	movs	r1, #9
    6a3c:	4623      	mov	r3, r4
    6a3e:	f7ff ff53 	bl	68e8 <std>
    6a42:	4623      	mov	r3, r4
    6a44:	68e0      	ldr	r0, [r4, #12]
    6a46:	2112      	movs	r1, #18
    6a48:	2202      	movs	r2, #2
    6a4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6a4e:	e74b      	b.n	68e8 <std>

00006a50 <_malloc_trim_r>:
    6a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a52:	f240 1430 	movw	r4, #304	; 0x130
    6a56:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6a5a:	460f      	mov	r7, r1
    6a5c:	4605      	mov	r5, r0
    6a5e:	f000 ff9f 	bl	79a0 <__malloc_lock>
    6a62:	68a3      	ldr	r3, [r4, #8]
    6a64:	685e      	ldr	r6, [r3, #4]
    6a66:	f026 0603 	bic.w	r6, r6, #3
    6a6a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    6a6e:	330f      	adds	r3, #15
    6a70:	1bdf      	subs	r7, r3, r7
    6a72:	0b3f      	lsrs	r7, r7, #12
    6a74:	3f01      	subs	r7, #1
    6a76:	033f      	lsls	r7, r7, #12
    6a78:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    6a7c:	db07      	blt.n	6a8e <_malloc_trim_r+0x3e>
    6a7e:	2100      	movs	r1, #0
    6a80:	4628      	mov	r0, r5
    6a82:	f001 fe37 	bl	86f4 <_sbrk_r>
    6a86:	68a3      	ldr	r3, [r4, #8]
    6a88:	18f3      	adds	r3, r6, r3
    6a8a:	4283      	cmp	r3, r0
    6a8c:	d004      	beq.n	6a98 <_malloc_trim_r+0x48>
    6a8e:	4628      	mov	r0, r5
    6a90:	f000 ff88 	bl	79a4 <__malloc_unlock>
    6a94:	2000      	movs	r0, #0
    6a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6a98:	4279      	negs	r1, r7
    6a9a:	4628      	mov	r0, r5
    6a9c:	f001 fe2a 	bl	86f4 <_sbrk_r>
    6aa0:	f1b0 3fff 	cmp.w	r0, #4294967295
    6aa4:	d010      	beq.n	6ac8 <_malloc_trim_r+0x78>
    6aa6:	68a2      	ldr	r2, [r4, #8]
    6aa8:	f240 5360 	movw	r3, #1376	; 0x560
    6aac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ab0:	1bf6      	subs	r6, r6, r7
    6ab2:	f046 0601 	orr.w	r6, r6, #1
    6ab6:	4628      	mov	r0, r5
    6ab8:	6056      	str	r6, [r2, #4]
    6aba:	681a      	ldr	r2, [r3, #0]
    6abc:	1bd7      	subs	r7, r2, r7
    6abe:	601f      	str	r7, [r3, #0]
    6ac0:	f000 ff70 	bl	79a4 <__malloc_unlock>
    6ac4:	2001      	movs	r0, #1
    6ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6ac8:	2100      	movs	r1, #0
    6aca:	4628      	mov	r0, r5
    6acc:	f001 fe12 	bl	86f4 <_sbrk_r>
    6ad0:	68a3      	ldr	r3, [r4, #8]
    6ad2:	1ac2      	subs	r2, r0, r3
    6ad4:	2a0f      	cmp	r2, #15
    6ad6:	ddda      	ble.n	6a8e <_malloc_trim_r+0x3e>
    6ad8:	f240 5438 	movw	r4, #1336	; 0x538
    6adc:	f240 5160 	movw	r1, #1376	; 0x560
    6ae0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6ae4:	f2c2 0100 	movt	r1, #8192	; 0x2000
    6ae8:	f042 0201 	orr.w	r2, r2, #1
    6aec:	6824      	ldr	r4, [r4, #0]
    6aee:	1b00      	subs	r0, r0, r4
    6af0:	6008      	str	r0, [r1, #0]
    6af2:	605a      	str	r2, [r3, #4]
    6af4:	e7cb      	b.n	6a8e <_malloc_trim_r+0x3e>
    6af6:	bf00      	nop

00006af8 <_free_r>:
    6af8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6afc:	4605      	mov	r5, r0
    6afe:	460c      	mov	r4, r1
    6b00:	2900      	cmp	r1, #0
    6b02:	f000 8088 	beq.w	6c16 <_free_r+0x11e>
    6b06:	f000 ff4b 	bl	79a0 <__malloc_lock>
    6b0a:	f1a4 0208 	sub.w	r2, r4, #8
    6b0e:	f240 1030 	movw	r0, #304	; 0x130
    6b12:	6856      	ldr	r6, [r2, #4]
    6b14:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6b18:	f026 0301 	bic.w	r3, r6, #1
    6b1c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    6b20:	18d1      	adds	r1, r2, r3
    6b22:	458c      	cmp	ip, r1
    6b24:	684f      	ldr	r7, [r1, #4]
    6b26:	f027 0703 	bic.w	r7, r7, #3
    6b2a:	f000 8095 	beq.w	6c58 <_free_r+0x160>
    6b2e:	f016 0601 	ands.w	r6, r6, #1
    6b32:	604f      	str	r7, [r1, #4]
    6b34:	d05f      	beq.n	6bf6 <_free_r+0xfe>
    6b36:	2600      	movs	r6, #0
    6b38:	19cc      	adds	r4, r1, r7
    6b3a:	6864      	ldr	r4, [r4, #4]
    6b3c:	f014 0f01 	tst.w	r4, #1
    6b40:	d106      	bne.n	6b50 <_free_r+0x58>
    6b42:	19db      	adds	r3, r3, r7
    6b44:	2e00      	cmp	r6, #0
    6b46:	d07a      	beq.n	6c3e <_free_r+0x146>
    6b48:	688c      	ldr	r4, [r1, #8]
    6b4a:	68c9      	ldr	r1, [r1, #12]
    6b4c:	608c      	str	r4, [r1, #8]
    6b4e:	60e1      	str	r1, [r4, #12]
    6b50:	f043 0101 	orr.w	r1, r3, #1
    6b54:	50d3      	str	r3, [r2, r3]
    6b56:	6051      	str	r1, [r2, #4]
    6b58:	2e00      	cmp	r6, #0
    6b5a:	d147      	bne.n	6bec <_free_r+0xf4>
    6b5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6b60:	d35b      	bcc.n	6c1a <_free_r+0x122>
    6b62:	0a59      	lsrs	r1, r3, #9
    6b64:	2904      	cmp	r1, #4
    6b66:	bf9e      	ittt	ls
    6b68:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    6b6c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    6b70:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6b74:	d928      	bls.n	6bc8 <_free_r+0xd0>
    6b76:	2914      	cmp	r1, #20
    6b78:	bf9c      	itt	ls
    6b7a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    6b7e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6b82:	d921      	bls.n	6bc8 <_free_r+0xd0>
    6b84:	2954      	cmp	r1, #84	; 0x54
    6b86:	bf9e      	ittt	ls
    6b88:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    6b8c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    6b90:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6b94:	d918      	bls.n	6bc8 <_free_r+0xd0>
    6b96:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    6b9a:	bf9e      	ittt	ls
    6b9c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    6ba0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    6ba4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6ba8:	d90e      	bls.n	6bc8 <_free_r+0xd0>
    6baa:	f240 5c54 	movw	ip, #1364	; 0x554
    6bae:	4561      	cmp	r1, ip
    6bb0:	bf95      	itete	ls
    6bb2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    6bb6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    6bba:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    6bbe:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    6bc2:	bf98      	it	ls
    6bc4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6bc8:	1904      	adds	r4, r0, r4
    6bca:	68a1      	ldr	r1, [r4, #8]
    6bcc:	42a1      	cmp	r1, r4
    6bce:	d103      	bne.n	6bd8 <_free_r+0xe0>
    6bd0:	e064      	b.n	6c9c <_free_r+0x1a4>
    6bd2:	6889      	ldr	r1, [r1, #8]
    6bd4:	428c      	cmp	r4, r1
    6bd6:	d004      	beq.n	6be2 <_free_r+0xea>
    6bd8:	6848      	ldr	r0, [r1, #4]
    6bda:	f020 0003 	bic.w	r0, r0, #3
    6bde:	4283      	cmp	r3, r0
    6be0:	d3f7      	bcc.n	6bd2 <_free_r+0xda>
    6be2:	68cb      	ldr	r3, [r1, #12]
    6be4:	60d3      	str	r3, [r2, #12]
    6be6:	6091      	str	r1, [r2, #8]
    6be8:	60ca      	str	r2, [r1, #12]
    6bea:	609a      	str	r2, [r3, #8]
    6bec:	4628      	mov	r0, r5
    6bee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6bf2:	f000 bed7 	b.w	79a4 <__malloc_unlock>
    6bf6:	f854 4c08 	ldr.w	r4, [r4, #-8]
    6bfa:	f100 0c08 	add.w	ip, r0, #8
    6bfe:	1b12      	subs	r2, r2, r4
    6c00:	191b      	adds	r3, r3, r4
    6c02:	6894      	ldr	r4, [r2, #8]
    6c04:	4564      	cmp	r4, ip
    6c06:	d047      	beq.n	6c98 <_free_r+0x1a0>
    6c08:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    6c0c:	f8cc 4008 	str.w	r4, [ip, #8]
    6c10:	f8c4 c00c 	str.w	ip, [r4, #12]
    6c14:	e790      	b.n	6b38 <_free_r+0x40>
    6c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6c1a:	08db      	lsrs	r3, r3, #3
    6c1c:	f04f 0c01 	mov.w	ip, #1
    6c20:	6846      	ldr	r6, [r0, #4]
    6c22:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    6c26:	109b      	asrs	r3, r3, #2
    6c28:	fa0c f303 	lsl.w	r3, ip, r3
    6c2c:	60d1      	str	r1, [r2, #12]
    6c2e:	688c      	ldr	r4, [r1, #8]
    6c30:	ea46 0303 	orr.w	r3, r6, r3
    6c34:	6043      	str	r3, [r0, #4]
    6c36:	6094      	str	r4, [r2, #8]
    6c38:	60e2      	str	r2, [r4, #12]
    6c3a:	608a      	str	r2, [r1, #8]
    6c3c:	e7d6      	b.n	6bec <_free_r+0xf4>
    6c3e:	688c      	ldr	r4, [r1, #8]
    6c40:	4f1c      	ldr	r7, [pc, #112]	; (6cb4 <_free_r+0x1bc>)
    6c42:	42bc      	cmp	r4, r7
    6c44:	d181      	bne.n	6b4a <_free_r+0x52>
    6c46:	50d3      	str	r3, [r2, r3]
    6c48:	f043 0301 	orr.w	r3, r3, #1
    6c4c:	60e2      	str	r2, [r4, #12]
    6c4e:	60a2      	str	r2, [r4, #8]
    6c50:	6053      	str	r3, [r2, #4]
    6c52:	6094      	str	r4, [r2, #8]
    6c54:	60d4      	str	r4, [r2, #12]
    6c56:	e7c9      	b.n	6bec <_free_r+0xf4>
    6c58:	18fb      	adds	r3, r7, r3
    6c5a:	f016 0f01 	tst.w	r6, #1
    6c5e:	d107      	bne.n	6c70 <_free_r+0x178>
    6c60:	f854 1c08 	ldr.w	r1, [r4, #-8]
    6c64:	1a52      	subs	r2, r2, r1
    6c66:	185b      	adds	r3, r3, r1
    6c68:	68d4      	ldr	r4, [r2, #12]
    6c6a:	6891      	ldr	r1, [r2, #8]
    6c6c:	60a1      	str	r1, [r4, #8]
    6c6e:	60cc      	str	r4, [r1, #12]
    6c70:	f240 513c 	movw	r1, #1340	; 0x53c
    6c74:	6082      	str	r2, [r0, #8]
    6c76:	f2c2 0100 	movt	r1, #8192	; 0x2000
    6c7a:	f043 0001 	orr.w	r0, r3, #1
    6c7e:	6050      	str	r0, [r2, #4]
    6c80:	680a      	ldr	r2, [r1, #0]
    6c82:	4293      	cmp	r3, r2
    6c84:	d3b2      	bcc.n	6bec <_free_r+0xf4>
    6c86:	f240 535c 	movw	r3, #1372	; 0x55c
    6c8a:	4628      	mov	r0, r5
    6c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c90:	6819      	ldr	r1, [r3, #0]
    6c92:	f7ff fedd 	bl	6a50 <_malloc_trim_r>
    6c96:	e7a9      	b.n	6bec <_free_r+0xf4>
    6c98:	2601      	movs	r6, #1
    6c9a:	e74d      	b.n	6b38 <_free_r+0x40>
    6c9c:	2601      	movs	r6, #1
    6c9e:	6844      	ldr	r4, [r0, #4]
    6ca0:	ea4f 0cac 	mov.w	ip, ip, asr #2
    6ca4:	460b      	mov	r3, r1
    6ca6:	fa06 fc0c 	lsl.w	ip, r6, ip
    6caa:	ea44 040c 	orr.w	r4, r4, ip
    6cae:	6044      	str	r4, [r0, #4]
    6cb0:	e798      	b.n	6be4 <_free_r+0xec>
    6cb2:	bf00      	nop
    6cb4:	20000138 	.word	0x20000138

00006cb8 <__sfvwrite_r>:
    6cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6cbc:	6893      	ldr	r3, [r2, #8]
    6cbe:	b085      	sub	sp, #20
    6cc0:	4690      	mov	r8, r2
    6cc2:	460c      	mov	r4, r1
    6cc4:	9003      	str	r0, [sp, #12]
    6cc6:	2b00      	cmp	r3, #0
    6cc8:	d064      	beq.n	6d94 <__sfvwrite_r+0xdc>
    6cca:	8988      	ldrh	r0, [r1, #12]
    6ccc:	fa1f fa80 	uxth.w	sl, r0
    6cd0:	f01a 0f08 	tst.w	sl, #8
    6cd4:	f000 80a0 	beq.w	6e18 <__sfvwrite_r+0x160>
    6cd8:	690b      	ldr	r3, [r1, #16]
    6cda:	2b00      	cmp	r3, #0
    6cdc:	f000 809c 	beq.w	6e18 <__sfvwrite_r+0x160>
    6ce0:	f01a 0b02 	ands.w	fp, sl, #2
    6ce4:	f8d8 5000 	ldr.w	r5, [r8]
    6ce8:	bf1c      	itt	ne
    6cea:	f04f 0a00 	movne.w	sl, #0
    6cee:	4657      	movne	r7, sl
    6cf0:	d136      	bne.n	6d60 <__sfvwrite_r+0xa8>
    6cf2:	f01a 0a01 	ands.w	sl, sl, #1
    6cf6:	bf1d      	ittte	ne
    6cf8:	46dc      	movne	ip, fp
    6cfa:	46d9      	movne	r9, fp
    6cfc:	465f      	movne	r7, fp
    6cfe:	4656      	moveq	r6, sl
    6d00:	d152      	bne.n	6da8 <__sfvwrite_r+0xf0>
    6d02:	b326      	cbz	r6, 6d4e <__sfvwrite_r+0x96>
    6d04:	b280      	uxth	r0, r0
    6d06:	68a7      	ldr	r7, [r4, #8]
    6d08:	f410 7f00 	tst.w	r0, #512	; 0x200
    6d0c:	f000 808f 	beq.w	6e2e <__sfvwrite_r+0x176>
    6d10:	42be      	cmp	r6, r7
    6d12:	46bb      	mov	fp, r7
    6d14:	f080 80a7 	bcs.w	6e66 <__sfvwrite_r+0x1ae>
    6d18:	6820      	ldr	r0, [r4, #0]
    6d1a:	4637      	mov	r7, r6
    6d1c:	46b3      	mov	fp, r6
    6d1e:	465a      	mov	r2, fp
    6d20:	4651      	mov	r1, sl
    6d22:	f000 fd77 	bl	7814 <memmove>
    6d26:	68a2      	ldr	r2, [r4, #8]
    6d28:	6823      	ldr	r3, [r4, #0]
    6d2a:	46b1      	mov	r9, r6
    6d2c:	1bd7      	subs	r7, r2, r7
    6d2e:	60a7      	str	r7, [r4, #8]
    6d30:	4637      	mov	r7, r6
    6d32:	445b      	add	r3, fp
    6d34:	6023      	str	r3, [r4, #0]
    6d36:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6d3a:	ebc9 0606 	rsb	r6, r9, r6
    6d3e:	44ca      	add	sl, r9
    6d40:	1bdf      	subs	r7, r3, r7
    6d42:	f8c8 7008 	str.w	r7, [r8, #8]
    6d46:	b32f      	cbz	r7, 6d94 <__sfvwrite_r+0xdc>
    6d48:	89a0      	ldrh	r0, [r4, #12]
    6d4a:	2e00      	cmp	r6, #0
    6d4c:	d1da      	bne.n	6d04 <__sfvwrite_r+0x4c>
    6d4e:	f8d5 a000 	ldr.w	sl, [r5]
    6d52:	686e      	ldr	r6, [r5, #4]
    6d54:	3508      	adds	r5, #8
    6d56:	e7d4      	b.n	6d02 <__sfvwrite_r+0x4a>
    6d58:	f8d5 a000 	ldr.w	sl, [r5]
    6d5c:	686f      	ldr	r7, [r5, #4]
    6d5e:	3508      	adds	r5, #8
    6d60:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    6d64:	bf34      	ite	cc
    6d66:	463b      	movcc	r3, r7
    6d68:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    6d6c:	4652      	mov	r2, sl
    6d6e:	9803      	ldr	r0, [sp, #12]
    6d70:	2f00      	cmp	r7, #0
    6d72:	d0f1      	beq.n	6d58 <__sfvwrite_r+0xa0>
    6d74:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6d76:	6a21      	ldr	r1, [r4, #32]
    6d78:	47b0      	blx	r6
    6d7a:	2800      	cmp	r0, #0
    6d7c:	4482      	add	sl, r0
    6d7e:	ebc0 0707 	rsb	r7, r0, r7
    6d82:	f340 80ec 	ble.w	6f5e <__sfvwrite_r+0x2a6>
    6d86:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6d8a:	1a18      	subs	r0, r3, r0
    6d8c:	f8c8 0008 	str.w	r0, [r8, #8]
    6d90:	2800      	cmp	r0, #0
    6d92:	d1e5      	bne.n	6d60 <__sfvwrite_r+0xa8>
    6d94:	2000      	movs	r0, #0
    6d96:	b005      	add	sp, #20
    6d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6d9c:	f8d5 9000 	ldr.w	r9, [r5]
    6da0:	f04f 0c00 	mov.w	ip, #0
    6da4:	686f      	ldr	r7, [r5, #4]
    6da6:	3508      	adds	r5, #8
    6da8:	2f00      	cmp	r7, #0
    6daa:	d0f7      	beq.n	6d9c <__sfvwrite_r+0xe4>
    6dac:	f1bc 0f00 	cmp.w	ip, #0
    6db0:	f000 80b5 	beq.w	6f1e <__sfvwrite_r+0x266>
    6db4:	6963      	ldr	r3, [r4, #20]
    6db6:	45bb      	cmp	fp, r7
    6db8:	bf34      	ite	cc
    6dba:	46da      	movcc	sl, fp
    6dbc:	46ba      	movcs	sl, r7
    6dbe:	68a6      	ldr	r6, [r4, #8]
    6dc0:	6820      	ldr	r0, [r4, #0]
    6dc2:	6922      	ldr	r2, [r4, #16]
    6dc4:	199e      	adds	r6, r3, r6
    6dc6:	4290      	cmp	r0, r2
    6dc8:	bf94      	ite	ls
    6dca:	2200      	movls	r2, #0
    6dcc:	2201      	movhi	r2, #1
    6dce:	45b2      	cmp	sl, r6
    6dd0:	bfd4      	ite	le
    6dd2:	2200      	movle	r2, #0
    6dd4:	f002 0201 	andgt.w	r2, r2, #1
    6dd8:	2a00      	cmp	r2, #0
    6dda:	f040 80ae 	bne.w	6f3a <__sfvwrite_r+0x282>
    6dde:	459a      	cmp	sl, r3
    6de0:	f2c0 8082 	blt.w	6ee8 <__sfvwrite_r+0x230>
    6de4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6de6:	464a      	mov	r2, r9
    6de8:	f8cd c004 	str.w	ip, [sp, #4]
    6dec:	9803      	ldr	r0, [sp, #12]
    6dee:	6a21      	ldr	r1, [r4, #32]
    6df0:	47b0      	blx	r6
    6df2:	f8dd c004 	ldr.w	ip, [sp, #4]
    6df6:	1e06      	subs	r6, r0, #0
    6df8:	f340 80b1 	ble.w	6f5e <__sfvwrite_r+0x2a6>
    6dfc:	ebbb 0b06 	subs.w	fp, fp, r6
    6e00:	f000 8086 	beq.w	6f10 <__sfvwrite_r+0x258>
    6e04:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6e08:	44b1      	add	r9, r6
    6e0a:	1bbf      	subs	r7, r7, r6
    6e0c:	1b9e      	subs	r6, r3, r6
    6e0e:	f8c8 6008 	str.w	r6, [r8, #8]
    6e12:	2e00      	cmp	r6, #0
    6e14:	d1c8      	bne.n	6da8 <__sfvwrite_r+0xf0>
    6e16:	e7bd      	b.n	6d94 <__sfvwrite_r+0xdc>
    6e18:	9803      	ldr	r0, [sp, #12]
    6e1a:	4621      	mov	r1, r4
    6e1c:	f7fe fc18 	bl	5650 <__swsetup_r>
    6e20:	2800      	cmp	r0, #0
    6e22:	f040 80d4 	bne.w	6fce <__sfvwrite_r+0x316>
    6e26:	89a0      	ldrh	r0, [r4, #12]
    6e28:	fa1f fa80 	uxth.w	sl, r0
    6e2c:	e758      	b.n	6ce0 <__sfvwrite_r+0x28>
    6e2e:	6820      	ldr	r0, [r4, #0]
    6e30:	46b9      	mov	r9, r7
    6e32:	6923      	ldr	r3, [r4, #16]
    6e34:	4298      	cmp	r0, r3
    6e36:	bf94      	ite	ls
    6e38:	2300      	movls	r3, #0
    6e3a:	2301      	movhi	r3, #1
    6e3c:	42b7      	cmp	r7, r6
    6e3e:	bf2c      	ite	cs
    6e40:	2300      	movcs	r3, #0
    6e42:	f003 0301 	andcc.w	r3, r3, #1
    6e46:	2b00      	cmp	r3, #0
    6e48:	f040 809d 	bne.w	6f86 <__sfvwrite_r+0x2ce>
    6e4c:	6963      	ldr	r3, [r4, #20]
    6e4e:	429e      	cmp	r6, r3
    6e50:	f0c0 808c 	bcc.w	6f6c <__sfvwrite_r+0x2b4>
    6e54:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6e56:	4652      	mov	r2, sl
    6e58:	9803      	ldr	r0, [sp, #12]
    6e5a:	6a21      	ldr	r1, [r4, #32]
    6e5c:	47b8      	blx	r7
    6e5e:	1e07      	subs	r7, r0, #0
    6e60:	dd7d      	ble.n	6f5e <__sfvwrite_r+0x2a6>
    6e62:	46b9      	mov	r9, r7
    6e64:	e767      	b.n	6d36 <__sfvwrite_r+0x7e>
    6e66:	f410 6f90 	tst.w	r0, #1152	; 0x480
    6e6a:	bf08      	it	eq
    6e6c:	6820      	ldreq	r0, [r4, #0]
    6e6e:	f43f af56 	beq.w	6d1e <__sfvwrite_r+0x66>
    6e72:	6962      	ldr	r2, [r4, #20]
    6e74:	6921      	ldr	r1, [r4, #16]
    6e76:	6823      	ldr	r3, [r4, #0]
    6e78:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    6e7c:	1a5b      	subs	r3, r3, r1
    6e7e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    6e82:	f103 0c01 	add.w	ip, r3, #1
    6e86:	44b4      	add	ip, r6
    6e88:	ea4f 0969 	mov.w	r9, r9, asr #1
    6e8c:	45e1      	cmp	r9, ip
    6e8e:	464a      	mov	r2, r9
    6e90:	bf3c      	itt	cc
    6e92:	46e1      	movcc	r9, ip
    6e94:	464a      	movcc	r2, r9
    6e96:	f410 6f80 	tst.w	r0, #1024	; 0x400
    6e9a:	f000 8083 	beq.w	6fa4 <__sfvwrite_r+0x2ec>
    6e9e:	4611      	mov	r1, r2
    6ea0:	9803      	ldr	r0, [sp, #12]
    6ea2:	9302      	str	r3, [sp, #8]
    6ea4:	f000 f9aa 	bl	71fc <_malloc_r>
    6ea8:	9b02      	ldr	r3, [sp, #8]
    6eaa:	2800      	cmp	r0, #0
    6eac:	f000 8099 	beq.w	6fe2 <__sfvwrite_r+0x32a>
    6eb0:	461a      	mov	r2, r3
    6eb2:	6921      	ldr	r1, [r4, #16]
    6eb4:	9302      	str	r3, [sp, #8]
    6eb6:	9001      	str	r0, [sp, #4]
    6eb8:	f7fb fa9e 	bl	23f8 <memcpy>
    6ebc:	89a2      	ldrh	r2, [r4, #12]
    6ebe:	9b02      	ldr	r3, [sp, #8]
    6ec0:	f8dd c004 	ldr.w	ip, [sp, #4]
    6ec4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    6ec8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    6ecc:	81a2      	strh	r2, [r4, #12]
    6ece:	ebc3 0209 	rsb	r2, r3, r9
    6ed2:	eb0c 0003 	add.w	r0, ip, r3
    6ed6:	4637      	mov	r7, r6
    6ed8:	46b3      	mov	fp, r6
    6eda:	60a2      	str	r2, [r4, #8]
    6edc:	f8c4 c010 	str.w	ip, [r4, #16]
    6ee0:	6020      	str	r0, [r4, #0]
    6ee2:	f8c4 9014 	str.w	r9, [r4, #20]
    6ee6:	e71a      	b.n	6d1e <__sfvwrite_r+0x66>
    6ee8:	4652      	mov	r2, sl
    6eea:	4649      	mov	r1, r9
    6eec:	4656      	mov	r6, sl
    6eee:	f8cd c004 	str.w	ip, [sp, #4]
    6ef2:	f000 fc8f 	bl	7814 <memmove>
    6ef6:	68a2      	ldr	r2, [r4, #8]
    6ef8:	6823      	ldr	r3, [r4, #0]
    6efa:	ebbb 0b06 	subs.w	fp, fp, r6
    6efe:	ebca 0202 	rsb	r2, sl, r2
    6f02:	f8dd c004 	ldr.w	ip, [sp, #4]
    6f06:	4453      	add	r3, sl
    6f08:	60a2      	str	r2, [r4, #8]
    6f0a:	6023      	str	r3, [r4, #0]
    6f0c:	f47f af7a 	bne.w	6e04 <__sfvwrite_r+0x14c>
    6f10:	9803      	ldr	r0, [sp, #12]
    6f12:	4621      	mov	r1, r4
    6f14:	f7ff fbfc 	bl	6710 <_fflush_r>
    6f18:	bb08      	cbnz	r0, 6f5e <__sfvwrite_r+0x2a6>
    6f1a:	46dc      	mov	ip, fp
    6f1c:	e772      	b.n	6e04 <__sfvwrite_r+0x14c>
    6f1e:	4648      	mov	r0, r9
    6f20:	210a      	movs	r1, #10
    6f22:	463a      	mov	r2, r7
    6f24:	f000 fc3c 	bl	77a0 <memchr>
    6f28:	2800      	cmp	r0, #0
    6f2a:	d04b      	beq.n	6fc4 <__sfvwrite_r+0x30c>
    6f2c:	f100 0b01 	add.w	fp, r0, #1
    6f30:	f04f 0c01 	mov.w	ip, #1
    6f34:	ebc9 0b0b 	rsb	fp, r9, fp
    6f38:	e73c      	b.n	6db4 <__sfvwrite_r+0xfc>
    6f3a:	4649      	mov	r1, r9
    6f3c:	4632      	mov	r2, r6
    6f3e:	f8cd c004 	str.w	ip, [sp, #4]
    6f42:	f000 fc67 	bl	7814 <memmove>
    6f46:	6823      	ldr	r3, [r4, #0]
    6f48:	4621      	mov	r1, r4
    6f4a:	9803      	ldr	r0, [sp, #12]
    6f4c:	199b      	adds	r3, r3, r6
    6f4e:	6023      	str	r3, [r4, #0]
    6f50:	f7ff fbde 	bl	6710 <_fflush_r>
    6f54:	f8dd c004 	ldr.w	ip, [sp, #4]
    6f58:	2800      	cmp	r0, #0
    6f5a:	f43f af4f 	beq.w	6dfc <__sfvwrite_r+0x144>
    6f5e:	89a3      	ldrh	r3, [r4, #12]
    6f60:	f04f 30ff 	mov.w	r0, #4294967295
    6f64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6f68:	81a3      	strh	r3, [r4, #12]
    6f6a:	e714      	b.n	6d96 <__sfvwrite_r+0xde>
    6f6c:	4632      	mov	r2, r6
    6f6e:	4651      	mov	r1, sl
    6f70:	f000 fc50 	bl	7814 <memmove>
    6f74:	68a2      	ldr	r2, [r4, #8]
    6f76:	6823      	ldr	r3, [r4, #0]
    6f78:	4637      	mov	r7, r6
    6f7a:	1b92      	subs	r2, r2, r6
    6f7c:	46b1      	mov	r9, r6
    6f7e:	199b      	adds	r3, r3, r6
    6f80:	60a2      	str	r2, [r4, #8]
    6f82:	6023      	str	r3, [r4, #0]
    6f84:	e6d7      	b.n	6d36 <__sfvwrite_r+0x7e>
    6f86:	4651      	mov	r1, sl
    6f88:	463a      	mov	r2, r7
    6f8a:	f000 fc43 	bl	7814 <memmove>
    6f8e:	6823      	ldr	r3, [r4, #0]
    6f90:	9803      	ldr	r0, [sp, #12]
    6f92:	4621      	mov	r1, r4
    6f94:	19db      	adds	r3, r3, r7
    6f96:	6023      	str	r3, [r4, #0]
    6f98:	f7ff fbba 	bl	6710 <_fflush_r>
    6f9c:	2800      	cmp	r0, #0
    6f9e:	f43f aeca 	beq.w	6d36 <__sfvwrite_r+0x7e>
    6fa2:	e7dc      	b.n	6f5e <__sfvwrite_r+0x2a6>
    6fa4:	9803      	ldr	r0, [sp, #12]
    6fa6:	9302      	str	r3, [sp, #8]
    6fa8:	f001 f9aa 	bl	8300 <_realloc_r>
    6fac:	9b02      	ldr	r3, [sp, #8]
    6fae:	4684      	mov	ip, r0
    6fb0:	2800      	cmp	r0, #0
    6fb2:	d18c      	bne.n	6ece <__sfvwrite_r+0x216>
    6fb4:	6921      	ldr	r1, [r4, #16]
    6fb6:	9803      	ldr	r0, [sp, #12]
    6fb8:	f7ff fd9e 	bl	6af8 <_free_r>
    6fbc:	9903      	ldr	r1, [sp, #12]
    6fbe:	230c      	movs	r3, #12
    6fc0:	600b      	str	r3, [r1, #0]
    6fc2:	e7cc      	b.n	6f5e <__sfvwrite_r+0x2a6>
    6fc4:	f107 0b01 	add.w	fp, r7, #1
    6fc8:	f04f 0c01 	mov.w	ip, #1
    6fcc:	e6f2      	b.n	6db4 <__sfvwrite_r+0xfc>
    6fce:	9903      	ldr	r1, [sp, #12]
    6fd0:	2209      	movs	r2, #9
    6fd2:	89a3      	ldrh	r3, [r4, #12]
    6fd4:	f04f 30ff 	mov.w	r0, #4294967295
    6fd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6fdc:	600a      	str	r2, [r1, #0]
    6fde:	81a3      	strh	r3, [r4, #12]
    6fe0:	e6d9      	b.n	6d96 <__sfvwrite_r+0xde>
    6fe2:	9a03      	ldr	r2, [sp, #12]
    6fe4:	230c      	movs	r3, #12
    6fe6:	6013      	str	r3, [r2, #0]
    6fe8:	e7b9      	b.n	6f5e <__sfvwrite_r+0x2a6>
    6fea:	bf00      	nop

00006fec <_fwalk_reent>:
    6fec:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    6ff0:	4607      	mov	r7, r0
    6ff2:	468a      	mov	sl, r1
    6ff4:	f7ff fc48 	bl	6888 <__sfp_lock_acquire>
    6ff8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    6ffc:	bf08      	it	eq
    6ffe:	46b0      	moveq	r8, r6
    7000:	d018      	beq.n	7034 <_fwalk_reent+0x48>
    7002:	f04f 0800 	mov.w	r8, #0
    7006:	6875      	ldr	r5, [r6, #4]
    7008:	68b4      	ldr	r4, [r6, #8]
    700a:	3d01      	subs	r5, #1
    700c:	d40f      	bmi.n	702e <_fwalk_reent+0x42>
    700e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7012:	b14b      	cbz	r3, 7028 <_fwalk_reent+0x3c>
    7014:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7018:	4621      	mov	r1, r4
    701a:	4638      	mov	r0, r7
    701c:	f1b3 3fff 	cmp.w	r3, #4294967295
    7020:	d002      	beq.n	7028 <_fwalk_reent+0x3c>
    7022:	47d0      	blx	sl
    7024:	ea48 0800 	orr.w	r8, r8, r0
    7028:	3468      	adds	r4, #104	; 0x68
    702a:	3d01      	subs	r5, #1
    702c:	d5ef      	bpl.n	700e <_fwalk_reent+0x22>
    702e:	6836      	ldr	r6, [r6, #0]
    7030:	2e00      	cmp	r6, #0
    7032:	d1e8      	bne.n	7006 <_fwalk_reent+0x1a>
    7034:	f7ff fc2a 	bl	688c <__sfp_lock_release>
    7038:	4640      	mov	r0, r8
    703a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    703e:	bf00      	nop

00007040 <_fwalk>:
    7040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7044:	4606      	mov	r6, r0
    7046:	4688      	mov	r8, r1
    7048:	f7ff fc1e 	bl	6888 <__sfp_lock_acquire>
    704c:	36d8      	adds	r6, #216	; 0xd8
    704e:	bf08      	it	eq
    7050:	4637      	moveq	r7, r6
    7052:	d015      	beq.n	7080 <_fwalk+0x40>
    7054:	2700      	movs	r7, #0
    7056:	6875      	ldr	r5, [r6, #4]
    7058:	68b4      	ldr	r4, [r6, #8]
    705a:	3d01      	subs	r5, #1
    705c:	d40d      	bmi.n	707a <_fwalk+0x3a>
    705e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    7062:	b13b      	cbz	r3, 7074 <_fwalk+0x34>
    7064:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    7068:	4620      	mov	r0, r4
    706a:	f1b3 3fff 	cmp.w	r3, #4294967295
    706e:	d001      	beq.n	7074 <_fwalk+0x34>
    7070:	47c0      	blx	r8
    7072:	4307      	orrs	r7, r0
    7074:	3468      	adds	r4, #104	; 0x68
    7076:	3d01      	subs	r5, #1
    7078:	d5f1      	bpl.n	705e <_fwalk+0x1e>
    707a:	6836      	ldr	r6, [r6, #0]
    707c:	2e00      	cmp	r6, #0
    707e:	d1ea      	bne.n	7056 <_fwalk+0x16>
    7080:	f7ff fc04 	bl	688c <__sfp_lock_release>
    7084:	4638      	mov	r0, r7
    7086:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    708a:	bf00      	nop

0000708c <__locale_charset>:
    708c:	f24a 230c 	movw	r3, #41484	; 0xa20c
    7090:	f2c0 0300 	movt	r3, #0
    7094:	6818      	ldr	r0, [r3, #0]
    7096:	4770      	bx	lr

00007098 <_localeconv_r>:
    7098:	4800      	ldr	r0, [pc, #0]	; (709c <_localeconv_r+0x4>)
    709a:	4770      	bx	lr
    709c:	0000a210 	.word	0x0000a210

000070a0 <localeconv>:
    70a0:	4800      	ldr	r0, [pc, #0]	; (70a4 <localeconv+0x4>)
    70a2:	4770      	bx	lr
    70a4:	0000a210 	.word	0x0000a210

000070a8 <_setlocale_r>:
    70a8:	b570      	push	{r4, r5, r6, lr}
    70aa:	4605      	mov	r5, r0
    70ac:	460e      	mov	r6, r1
    70ae:	4614      	mov	r4, r2
    70b0:	b172      	cbz	r2, 70d0 <_setlocale_r+0x28>
    70b2:	f24a 1114 	movw	r1, #41236	; 0xa114
    70b6:	4610      	mov	r0, r2
    70b8:	f2c0 0100 	movt	r1, #0
    70bc:	f001 fb76 	bl	87ac <strcmp>
    70c0:	b958      	cbnz	r0, 70da <_setlocale_r+0x32>
    70c2:	f24a 1014 	movw	r0, #41236	; 0xa114
    70c6:	622c      	str	r4, [r5, #32]
    70c8:	f2c0 0000 	movt	r0, #0
    70cc:	61ee      	str	r6, [r5, #28]
    70ce:	bd70      	pop	{r4, r5, r6, pc}
    70d0:	f24a 1014 	movw	r0, #41236	; 0xa114
    70d4:	f2c0 0000 	movt	r0, #0
    70d8:	bd70      	pop	{r4, r5, r6, pc}
    70da:	f24a 1148 	movw	r1, #41288	; 0xa148
    70de:	4620      	mov	r0, r4
    70e0:	f2c0 0100 	movt	r1, #0
    70e4:	f001 fb62 	bl	87ac <strcmp>
    70e8:	2800      	cmp	r0, #0
    70ea:	d0ea      	beq.n	70c2 <_setlocale_r+0x1a>
    70ec:	2000      	movs	r0, #0
    70ee:	bd70      	pop	{r4, r5, r6, pc}

000070f0 <setlocale>:
    70f0:	f240 032c 	movw	r3, #44	; 0x2c
    70f4:	460a      	mov	r2, r1
    70f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    70fa:	4601      	mov	r1, r0
    70fc:	6818      	ldr	r0, [r3, #0]
    70fe:	e7d3      	b.n	70a8 <_setlocale_r>

00007100 <__smakebuf_r>:
    7100:	898b      	ldrh	r3, [r1, #12]
    7102:	b5f0      	push	{r4, r5, r6, r7, lr}
    7104:	460c      	mov	r4, r1
    7106:	b29a      	uxth	r2, r3
    7108:	b091      	sub	sp, #68	; 0x44
    710a:	f012 0f02 	tst.w	r2, #2
    710e:	4605      	mov	r5, r0
    7110:	d141      	bne.n	7196 <__smakebuf_r+0x96>
    7112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7116:	2900      	cmp	r1, #0
    7118:	db18      	blt.n	714c <__smakebuf_r+0x4c>
    711a:	aa01      	add	r2, sp, #4
    711c:	f001 fcdc 	bl	8ad8 <_fstat_r>
    7120:	2800      	cmp	r0, #0
    7122:	db11      	blt.n	7148 <__smakebuf_r+0x48>
    7124:	9b02      	ldr	r3, [sp, #8]
    7126:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    712a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    712e:	bf14      	ite	ne
    7130:	2700      	movne	r7, #0
    7132:	2701      	moveq	r7, #1
    7134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    7138:	d040      	beq.n	71bc <__smakebuf_r+0xbc>
    713a:	89a3      	ldrh	r3, [r4, #12]
    713c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    7140:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7144:	81a3      	strh	r3, [r4, #12]
    7146:	e00b      	b.n	7160 <__smakebuf_r+0x60>
    7148:	89a3      	ldrh	r3, [r4, #12]
    714a:	b29a      	uxth	r2, r3
    714c:	f012 0f80 	tst.w	r2, #128	; 0x80
    7150:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    7154:	bf0c      	ite	eq
    7156:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    715a:	2640      	movne	r6, #64	; 0x40
    715c:	2700      	movs	r7, #0
    715e:	81a3      	strh	r3, [r4, #12]
    7160:	4628      	mov	r0, r5
    7162:	4631      	mov	r1, r6
    7164:	f000 f84a 	bl	71fc <_malloc_r>
    7168:	b170      	cbz	r0, 7188 <__smakebuf_r+0x88>
    716a:	89a1      	ldrh	r1, [r4, #12]
    716c:	f646 02d1 	movw	r2, #26833	; 0x68d1
    7170:	f2c0 0200 	movt	r2, #0
    7174:	6120      	str	r0, [r4, #16]
    7176:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    717a:	6166      	str	r6, [r4, #20]
    717c:	62aa      	str	r2, [r5, #40]	; 0x28
    717e:	81a1      	strh	r1, [r4, #12]
    7180:	6020      	str	r0, [r4, #0]
    7182:	b97f      	cbnz	r7, 71a4 <__smakebuf_r+0xa4>
    7184:	b011      	add	sp, #68	; 0x44
    7186:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7188:	89a3      	ldrh	r3, [r4, #12]
    718a:	f413 7f00 	tst.w	r3, #512	; 0x200
    718e:	d1f9      	bne.n	7184 <__smakebuf_r+0x84>
    7190:	f043 0302 	orr.w	r3, r3, #2
    7194:	81a3      	strh	r3, [r4, #12]
    7196:	f104 0347 	add.w	r3, r4, #71	; 0x47
    719a:	6123      	str	r3, [r4, #16]
    719c:	6023      	str	r3, [r4, #0]
    719e:	2301      	movs	r3, #1
    71a0:	6163      	str	r3, [r4, #20]
    71a2:	e7ef      	b.n	7184 <__smakebuf_r+0x84>
    71a4:	4628      	mov	r0, r5
    71a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    71aa:	f001 fcab 	bl	8b04 <_isatty_r>
    71ae:	2800      	cmp	r0, #0
    71b0:	d0e8      	beq.n	7184 <__smakebuf_r+0x84>
    71b2:	89a3      	ldrh	r3, [r4, #12]
    71b4:	f043 0301 	orr.w	r3, r3, #1
    71b8:	81a3      	strh	r3, [r4, #12]
    71ba:	e7e3      	b.n	7184 <__smakebuf_r+0x84>
    71bc:	f248 7325 	movw	r3, #34597	; 0x8725
    71c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    71c2:	f2c0 0300 	movt	r3, #0
    71c6:	429a      	cmp	r2, r3
    71c8:	d1b7      	bne.n	713a <__smakebuf_r+0x3a>
    71ca:	89a2      	ldrh	r2, [r4, #12]
    71cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
    71d0:	461e      	mov	r6, r3
    71d2:	6523      	str	r3, [r4, #80]	; 0x50
    71d4:	ea42 0303 	orr.w	r3, r2, r3
    71d8:	81a3      	strh	r3, [r4, #12]
    71da:	e7c1      	b.n	7160 <__smakebuf_r+0x60>

000071dc <free>:
    71dc:	f240 032c 	movw	r3, #44	; 0x2c
    71e0:	4601      	mov	r1, r0
    71e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71e6:	6818      	ldr	r0, [r3, #0]
    71e8:	f7ff bc86 	b.w	6af8 <_free_r>

000071ec <malloc>:
    71ec:	f240 032c 	movw	r3, #44	; 0x2c
    71f0:	4601      	mov	r1, r0
    71f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    71f6:	6818      	ldr	r0, [r3, #0]
    71f8:	f000 b800 	b.w	71fc <_malloc_r>

000071fc <_malloc_r>:
    71fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7200:	f101 040b 	add.w	r4, r1, #11
    7204:	2c16      	cmp	r4, #22
    7206:	b083      	sub	sp, #12
    7208:	4606      	mov	r6, r0
    720a:	d82f      	bhi.n	726c <_malloc_r+0x70>
    720c:	2300      	movs	r3, #0
    720e:	2410      	movs	r4, #16
    7210:	428c      	cmp	r4, r1
    7212:	bf2c      	ite	cs
    7214:	4619      	movcs	r1, r3
    7216:	f043 0101 	orrcc.w	r1, r3, #1
    721a:	2900      	cmp	r1, #0
    721c:	d130      	bne.n	7280 <_malloc_r+0x84>
    721e:	4630      	mov	r0, r6
    7220:	f000 fbbe 	bl	79a0 <__malloc_lock>
    7224:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    7228:	d22e      	bcs.n	7288 <_malloc_r+0x8c>
    722a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    722e:	f240 1530 	movw	r5, #304	; 0x130
    7232:	f2c2 0500 	movt	r5, #8192	; 0x2000
    7236:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    723a:	68d3      	ldr	r3, [r2, #12]
    723c:	4293      	cmp	r3, r2
    723e:	f000 8206 	beq.w	764e <_malloc_r+0x452>
    7242:	685a      	ldr	r2, [r3, #4]
    7244:	f103 0508 	add.w	r5, r3, #8
    7248:	68d9      	ldr	r1, [r3, #12]
    724a:	4630      	mov	r0, r6
    724c:	f022 0c03 	bic.w	ip, r2, #3
    7250:	689a      	ldr	r2, [r3, #8]
    7252:	4463      	add	r3, ip
    7254:	685c      	ldr	r4, [r3, #4]
    7256:	608a      	str	r2, [r1, #8]
    7258:	f044 0401 	orr.w	r4, r4, #1
    725c:	60d1      	str	r1, [r2, #12]
    725e:	605c      	str	r4, [r3, #4]
    7260:	f000 fba0 	bl	79a4 <__malloc_unlock>
    7264:	4628      	mov	r0, r5
    7266:	b003      	add	sp, #12
    7268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    726c:	f024 0407 	bic.w	r4, r4, #7
    7270:	0fe3      	lsrs	r3, r4, #31
    7272:	428c      	cmp	r4, r1
    7274:	bf2c      	ite	cs
    7276:	4619      	movcs	r1, r3
    7278:	f043 0101 	orrcc.w	r1, r3, #1
    727c:	2900      	cmp	r1, #0
    727e:	d0ce      	beq.n	721e <_malloc_r+0x22>
    7280:	230c      	movs	r3, #12
    7282:	2500      	movs	r5, #0
    7284:	6033      	str	r3, [r6, #0]
    7286:	e7ed      	b.n	7264 <_malloc_r+0x68>
    7288:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    728c:	bf04      	itt	eq
    728e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    7292:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    7296:	f040 8090 	bne.w	73ba <_malloc_r+0x1be>
    729a:	f240 1530 	movw	r5, #304	; 0x130
    729e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    72a2:	1828      	adds	r0, r5, r0
    72a4:	68c3      	ldr	r3, [r0, #12]
    72a6:	4298      	cmp	r0, r3
    72a8:	d106      	bne.n	72b8 <_malloc_r+0xbc>
    72aa:	e00d      	b.n	72c8 <_malloc_r+0xcc>
    72ac:	2a00      	cmp	r2, #0
    72ae:	f280 816f 	bge.w	7590 <_malloc_r+0x394>
    72b2:	68db      	ldr	r3, [r3, #12]
    72b4:	4298      	cmp	r0, r3
    72b6:	d007      	beq.n	72c8 <_malloc_r+0xcc>
    72b8:	6859      	ldr	r1, [r3, #4]
    72ba:	f021 0103 	bic.w	r1, r1, #3
    72be:	1b0a      	subs	r2, r1, r4
    72c0:	2a0f      	cmp	r2, #15
    72c2:	ddf3      	ble.n	72ac <_malloc_r+0xb0>
    72c4:	f10e 3eff 	add.w	lr, lr, #4294967295
    72c8:	f10e 0e01 	add.w	lr, lr, #1
    72cc:	f240 1730 	movw	r7, #304	; 0x130
    72d0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    72d4:	f107 0108 	add.w	r1, r7, #8
    72d8:	688b      	ldr	r3, [r1, #8]
    72da:	4299      	cmp	r1, r3
    72dc:	bf08      	it	eq
    72de:	687a      	ldreq	r2, [r7, #4]
    72e0:	d026      	beq.n	7330 <_malloc_r+0x134>
    72e2:	685a      	ldr	r2, [r3, #4]
    72e4:	f022 0c03 	bic.w	ip, r2, #3
    72e8:	ebc4 020c 	rsb	r2, r4, ip
    72ec:	2a0f      	cmp	r2, #15
    72ee:	f300 8194 	bgt.w	761a <_malloc_r+0x41e>
    72f2:	2a00      	cmp	r2, #0
    72f4:	60c9      	str	r1, [r1, #12]
    72f6:	6089      	str	r1, [r1, #8]
    72f8:	f280 8099 	bge.w	742e <_malloc_r+0x232>
    72fc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    7300:	f080 8165 	bcs.w	75ce <_malloc_r+0x3d2>
    7304:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    7308:	f04f 0a01 	mov.w	sl, #1
    730c:	687a      	ldr	r2, [r7, #4]
    730e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    7312:	ea4f 0cac 	mov.w	ip, ip, asr #2
    7316:	fa0a fc0c 	lsl.w	ip, sl, ip
    731a:	60d8      	str	r0, [r3, #12]
    731c:	f8d0 8008 	ldr.w	r8, [r0, #8]
    7320:	ea4c 0202 	orr.w	r2, ip, r2
    7324:	607a      	str	r2, [r7, #4]
    7326:	f8c3 8008 	str.w	r8, [r3, #8]
    732a:	f8c8 300c 	str.w	r3, [r8, #12]
    732e:	6083      	str	r3, [r0, #8]
    7330:	f04f 0c01 	mov.w	ip, #1
    7334:	ea4f 03ae 	mov.w	r3, lr, asr #2
    7338:	fa0c fc03 	lsl.w	ip, ip, r3
    733c:	4594      	cmp	ip, r2
    733e:	f200 8082 	bhi.w	7446 <_malloc_r+0x24a>
    7342:	ea12 0f0c 	tst.w	r2, ip
    7346:	d108      	bne.n	735a <_malloc_r+0x15e>
    7348:	f02e 0e03 	bic.w	lr, lr, #3
    734c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7350:	f10e 0e04 	add.w	lr, lr, #4
    7354:	ea12 0f0c 	tst.w	r2, ip
    7358:	d0f8      	beq.n	734c <_malloc_r+0x150>
    735a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    735e:	46f2      	mov	sl, lr
    7360:	46c8      	mov	r8, r9
    7362:	f8d8 300c 	ldr.w	r3, [r8, #12]
    7366:	4598      	cmp	r8, r3
    7368:	d107      	bne.n	737a <_malloc_r+0x17e>
    736a:	e168      	b.n	763e <_malloc_r+0x442>
    736c:	2a00      	cmp	r2, #0
    736e:	f280 8178 	bge.w	7662 <_malloc_r+0x466>
    7372:	68db      	ldr	r3, [r3, #12]
    7374:	4598      	cmp	r8, r3
    7376:	f000 8162 	beq.w	763e <_malloc_r+0x442>
    737a:	6858      	ldr	r0, [r3, #4]
    737c:	f020 0003 	bic.w	r0, r0, #3
    7380:	1b02      	subs	r2, r0, r4
    7382:	2a0f      	cmp	r2, #15
    7384:	ddf2      	ble.n	736c <_malloc_r+0x170>
    7386:	461d      	mov	r5, r3
    7388:	191f      	adds	r7, r3, r4
    738a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    738e:	f044 0e01 	orr.w	lr, r4, #1
    7392:	f855 4f08 	ldr.w	r4, [r5, #8]!
    7396:	4630      	mov	r0, r6
    7398:	50ba      	str	r2, [r7, r2]
    739a:	f042 0201 	orr.w	r2, r2, #1
    739e:	f8c3 e004 	str.w	lr, [r3, #4]
    73a2:	f8cc 4008 	str.w	r4, [ip, #8]
    73a6:	f8c4 c00c 	str.w	ip, [r4, #12]
    73aa:	608f      	str	r7, [r1, #8]
    73ac:	60cf      	str	r7, [r1, #12]
    73ae:	607a      	str	r2, [r7, #4]
    73b0:	60b9      	str	r1, [r7, #8]
    73b2:	60f9      	str	r1, [r7, #12]
    73b4:	f000 faf6 	bl	79a4 <__malloc_unlock>
    73b8:	e754      	b.n	7264 <_malloc_r+0x68>
    73ba:	f1be 0f04 	cmp.w	lr, #4
    73be:	bf9e      	ittt	ls
    73c0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    73c4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    73c8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    73cc:	f67f af65 	bls.w	729a <_malloc_r+0x9e>
    73d0:	f1be 0f14 	cmp.w	lr, #20
    73d4:	bf9c      	itt	ls
    73d6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    73da:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    73de:	f67f af5c 	bls.w	729a <_malloc_r+0x9e>
    73e2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    73e6:	bf9e      	ittt	ls
    73e8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    73ec:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    73f0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    73f4:	f67f af51 	bls.w	729a <_malloc_r+0x9e>
    73f8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    73fc:	bf9e      	ittt	ls
    73fe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    7402:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    7406:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    740a:	f67f af46 	bls.w	729a <_malloc_r+0x9e>
    740e:	f240 5354 	movw	r3, #1364	; 0x554
    7412:	459e      	cmp	lr, r3
    7414:	bf95      	itete	ls
    7416:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    741a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    741e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    7422:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    7426:	bf98      	it	ls
    7428:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    742c:	e735      	b.n	729a <_malloc_r+0x9e>
    742e:	eb03 020c 	add.w	r2, r3, ip
    7432:	f103 0508 	add.w	r5, r3, #8
    7436:	4630      	mov	r0, r6
    7438:	6853      	ldr	r3, [r2, #4]
    743a:	f043 0301 	orr.w	r3, r3, #1
    743e:	6053      	str	r3, [r2, #4]
    7440:	f000 fab0 	bl	79a4 <__malloc_unlock>
    7444:	e70e      	b.n	7264 <_malloc_r+0x68>
    7446:	f8d7 8008 	ldr.w	r8, [r7, #8]
    744a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    744e:	f023 0903 	bic.w	r9, r3, #3
    7452:	ebc4 0209 	rsb	r2, r4, r9
    7456:	454c      	cmp	r4, r9
    7458:	bf94      	ite	ls
    745a:	2300      	movls	r3, #0
    745c:	2301      	movhi	r3, #1
    745e:	2a0f      	cmp	r2, #15
    7460:	bfd8      	it	le
    7462:	f043 0301 	orrle.w	r3, r3, #1
    7466:	2b00      	cmp	r3, #0
    7468:	f000 80a1 	beq.w	75ae <_malloc_r+0x3b2>
    746c:	f240 5b5c 	movw	fp, #1372	; 0x55c
    7470:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    7474:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    7478:	f8db 3000 	ldr.w	r3, [fp]
    747c:	3310      	adds	r3, #16
    747e:	191b      	adds	r3, r3, r4
    7480:	f1b2 3fff 	cmp.w	r2, #4294967295
    7484:	d006      	beq.n	7494 <_malloc_r+0x298>
    7486:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    748a:	331f      	adds	r3, #31
    748c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    7490:	f023 031f 	bic.w	r3, r3, #31
    7494:	4619      	mov	r1, r3
    7496:	4630      	mov	r0, r6
    7498:	9301      	str	r3, [sp, #4]
    749a:	f001 f92b 	bl	86f4 <_sbrk_r>
    749e:	9b01      	ldr	r3, [sp, #4]
    74a0:	f1b0 3fff 	cmp.w	r0, #4294967295
    74a4:	4682      	mov	sl, r0
    74a6:	f000 80f4 	beq.w	7692 <_malloc_r+0x496>
    74aa:	eb08 0109 	add.w	r1, r8, r9
    74ae:	4281      	cmp	r1, r0
    74b0:	f200 80ec 	bhi.w	768c <_malloc_r+0x490>
    74b4:	f8db 2004 	ldr.w	r2, [fp, #4]
    74b8:	189a      	adds	r2, r3, r2
    74ba:	4551      	cmp	r1, sl
    74bc:	f8cb 2004 	str.w	r2, [fp, #4]
    74c0:	f000 8145 	beq.w	774e <_malloc_r+0x552>
    74c4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    74c8:	f240 1030 	movw	r0, #304	; 0x130
    74cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    74d0:	f1b5 3fff 	cmp.w	r5, #4294967295
    74d4:	bf08      	it	eq
    74d6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    74da:	d003      	beq.n	74e4 <_malloc_r+0x2e8>
    74dc:	4452      	add	r2, sl
    74de:	1a51      	subs	r1, r2, r1
    74e0:	f8cb 1004 	str.w	r1, [fp, #4]
    74e4:	f01a 0507 	ands.w	r5, sl, #7
    74e8:	4630      	mov	r0, r6
    74ea:	bf17      	itett	ne
    74ec:	f1c5 0508 	rsbne	r5, r5, #8
    74f0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    74f4:	44aa      	addne	sl, r5
    74f6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    74fa:	4453      	add	r3, sl
    74fc:	051b      	lsls	r3, r3, #20
    74fe:	0d1b      	lsrs	r3, r3, #20
    7500:	1aed      	subs	r5, r5, r3
    7502:	4629      	mov	r1, r5
    7504:	f001 f8f6 	bl	86f4 <_sbrk_r>
    7508:	f1b0 3fff 	cmp.w	r0, #4294967295
    750c:	f000 812c 	beq.w	7768 <_malloc_r+0x56c>
    7510:	ebca 0100 	rsb	r1, sl, r0
    7514:	1949      	adds	r1, r1, r5
    7516:	f041 0101 	orr.w	r1, r1, #1
    751a:	f8db 2004 	ldr.w	r2, [fp, #4]
    751e:	f240 535c 	movw	r3, #1372	; 0x55c
    7522:	f8c7 a008 	str.w	sl, [r7, #8]
    7526:	f2c2 0300 	movt	r3, #8192	; 0x2000
    752a:	18aa      	adds	r2, r5, r2
    752c:	45b8      	cmp	r8, r7
    752e:	f8cb 2004 	str.w	r2, [fp, #4]
    7532:	f8ca 1004 	str.w	r1, [sl, #4]
    7536:	d017      	beq.n	7568 <_malloc_r+0x36c>
    7538:	f1b9 0f0f 	cmp.w	r9, #15
    753c:	f240 80df 	bls.w	76fe <_malloc_r+0x502>
    7540:	f1a9 010c 	sub.w	r1, r9, #12
    7544:	2505      	movs	r5, #5
    7546:	f021 0107 	bic.w	r1, r1, #7
    754a:	eb08 0001 	add.w	r0, r8, r1
    754e:	290f      	cmp	r1, #15
    7550:	6085      	str	r5, [r0, #8]
    7552:	6045      	str	r5, [r0, #4]
    7554:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7558:	f000 0001 	and.w	r0, r0, #1
    755c:	ea41 0000 	orr.w	r0, r1, r0
    7560:	f8c8 0004 	str.w	r0, [r8, #4]
    7564:	f200 80ac 	bhi.w	76c0 <_malloc_r+0x4c4>
    7568:	46d0      	mov	r8, sl
    756a:	f240 535c 	movw	r3, #1372	; 0x55c
    756e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    7572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7576:	428a      	cmp	r2, r1
    7578:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    757c:	bf88      	it	hi
    757e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    7580:	f240 535c 	movw	r3, #1372	; 0x55c
    7584:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7588:	428a      	cmp	r2, r1
    758a:	bf88      	it	hi
    758c:	631a      	strhi	r2, [r3, #48]	; 0x30
    758e:	e082      	b.n	7696 <_malloc_r+0x49a>
    7590:	185c      	adds	r4, r3, r1
    7592:	689a      	ldr	r2, [r3, #8]
    7594:	68d9      	ldr	r1, [r3, #12]
    7596:	4630      	mov	r0, r6
    7598:	6866      	ldr	r6, [r4, #4]
    759a:	f103 0508 	add.w	r5, r3, #8
    759e:	608a      	str	r2, [r1, #8]
    75a0:	f046 0301 	orr.w	r3, r6, #1
    75a4:	60d1      	str	r1, [r2, #12]
    75a6:	6063      	str	r3, [r4, #4]
    75a8:	f000 f9fc 	bl	79a4 <__malloc_unlock>
    75ac:	e65a      	b.n	7264 <_malloc_r+0x68>
    75ae:	eb08 0304 	add.w	r3, r8, r4
    75b2:	f042 0201 	orr.w	r2, r2, #1
    75b6:	f044 0401 	orr.w	r4, r4, #1
    75ba:	4630      	mov	r0, r6
    75bc:	f8c8 4004 	str.w	r4, [r8, #4]
    75c0:	f108 0508 	add.w	r5, r8, #8
    75c4:	605a      	str	r2, [r3, #4]
    75c6:	60bb      	str	r3, [r7, #8]
    75c8:	f000 f9ec 	bl	79a4 <__malloc_unlock>
    75cc:	e64a      	b.n	7264 <_malloc_r+0x68>
    75ce:	ea4f 225c 	mov.w	r2, ip, lsr #9
    75d2:	2a04      	cmp	r2, #4
    75d4:	d954      	bls.n	7680 <_malloc_r+0x484>
    75d6:	2a14      	cmp	r2, #20
    75d8:	f200 8089 	bhi.w	76ee <_malloc_r+0x4f2>
    75dc:	325b      	adds	r2, #91	; 0x5b
    75de:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    75e2:	44a8      	add	r8, r5
    75e4:	f240 1730 	movw	r7, #304	; 0x130
    75e8:	f2c2 0700 	movt	r7, #8192	; 0x2000
    75ec:	f8d8 0008 	ldr.w	r0, [r8, #8]
    75f0:	4540      	cmp	r0, r8
    75f2:	d103      	bne.n	75fc <_malloc_r+0x400>
    75f4:	e06f      	b.n	76d6 <_malloc_r+0x4da>
    75f6:	6880      	ldr	r0, [r0, #8]
    75f8:	4580      	cmp	r8, r0
    75fa:	d004      	beq.n	7606 <_malloc_r+0x40a>
    75fc:	6842      	ldr	r2, [r0, #4]
    75fe:	f022 0203 	bic.w	r2, r2, #3
    7602:	4594      	cmp	ip, r2
    7604:	d3f7      	bcc.n	75f6 <_malloc_r+0x3fa>
    7606:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    760a:	f8c3 c00c 	str.w	ip, [r3, #12]
    760e:	6098      	str	r0, [r3, #8]
    7610:	687a      	ldr	r2, [r7, #4]
    7612:	60c3      	str	r3, [r0, #12]
    7614:	f8cc 3008 	str.w	r3, [ip, #8]
    7618:	e68a      	b.n	7330 <_malloc_r+0x134>
    761a:	191f      	adds	r7, r3, r4
    761c:	4630      	mov	r0, r6
    761e:	f044 0401 	orr.w	r4, r4, #1
    7622:	60cf      	str	r7, [r1, #12]
    7624:	605c      	str	r4, [r3, #4]
    7626:	f103 0508 	add.w	r5, r3, #8
    762a:	50ba      	str	r2, [r7, r2]
    762c:	f042 0201 	orr.w	r2, r2, #1
    7630:	608f      	str	r7, [r1, #8]
    7632:	607a      	str	r2, [r7, #4]
    7634:	60b9      	str	r1, [r7, #8]
    7636:	60f9      	str	r1, [r7, #12]
    7638:	f000 f9b4 	bl	79a4 <__malloc_unlock>
    763c:	e612      	b.n	7264 <_malloc_r+0x68>
    763e:	f10a 0a01 	add.w	sl, sl, #1
    7642:	f01a 0f03 	tst.w	sl, #3
    7646:	d05f      	beq.n	7708 <_malloc_r+0x50c>
    7648:	f103 0808 	add.w	r8, r3, #8
    764c:	e689      	b.n	7362 <_malloc_r+0x166>
    764e:	f103 0208 	add.w	r2, r3, #8
    7652:	68d3      	ldr	r3, [r2, #12]
    7654:	429a      	cmp	r2, r3
    7656:	bf08      	it	eq
    7658:	f10e 0e02 	addeq.w	lr, lr, #2
    765c:	f43f ae36 	beq.w	72cc <_malloc_r+0xd0>
    7660:	e5ef      	b.n	7242 <_malloc_r+0x46>
    7662:	461d      	mov	r5, r3
    7664:	1819      	adds	r1, r3, r0
    7666:	68da      	ldr	r2, [r3, #12]
    7668:	4630      	mov	r0, r6
    766a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    766e:	684c      	ldr	r4, [r1, #4]
    7670:	6093      	str	r3, [r2, #8]
    7672:	f044 0401 	orr.w	r4, r4, #1
    7676:	60da      	str	r2, [r3, #12]
    7678:	604c      	str	r4, [r1, #4]
    767a:	f000 f993 	bl	79a4 <__malloc_unlock>
    767e:	e5f1      	b.n	7264 <_malloc_r+0x68>
    7680:	ea4f 129c 	mov.w	r2, ip, lsr #6
    7684:	3238      	adds	r2, #56	; 0x38
    7686:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    768a:	e7aa      	b.n	75e2 <_malloc_r+0x3e6>
    768c:	45b8      	cmp	r8, r7
    768e:	f43f af11 	beq.w	74b4 <_malloc_r+0x2b8>
    7692:	f8d7 8008 	ldr.w	r8, [r7, #8]
    7696:	f8d8 2004 	ldr.w	r2, [r8, #4]
    769a:	f022 0203 	bic.w	r2, r2, #3
    769e:	4294      	cmp	r4, r2
    76a0:	bf94      	ite	ls
    76a2:	2300      	movls	r3, #0
    76a4:	2301      	movhi	r3, #1
    76a6:	1b12      	subs	r2, r2, r4
    76a8:	2a0f      	cmp	r2, #15
    76aa:	bfd8      	it	le
    76ac:	f043 0301 	orrle.w	r3, r3, #1
    76b0:	2b00      	cmp	r3, #0
    76b2:	f43f af7c 	beq.w	75ae <_malloc_r+0x3b2>
    76b6:	4630      	mov	r0, r6
    76b8:	2500      	movs	r5, #0
    76ba:	f000 f973 	bl	79a4 <__malloc_unlock>
    76be:	e5d1      	b.n	7264 <_malloc_r+0x68>
    76c0:	f108 0108 	add.w	r1, r8, #8
    76c4:	4630      	mov	r0, r6
    76c6:	9301      	str	r3, [sp, #4]
    76c8:	f7ff fa16 	bl	6af8 <_free_r>
    76cc:	9b01      	ldr	r3, [sp, #4]
    76ce:	f8d7 8008 	ldr.w	r8, [r7, #8]
    76d2:	685a      	ldr	r2, [r3, #4]
    76d4:	e749      	b.n	756a <_malloc_r+0x36e>
    76d6:	f04f 0a01 	mov.w	sl, #1
    76da:	f8d7 8004 	ldr.w	r8, [r7, #4]
    76de:	1092      	asrs	r2, r2, #2
    76e0:	4684      	mov	ip, r0
    76e2:	fa0a f202 	lsl.w	r2, sl, r2
    76e6:	ea48 0202 	orr.w	r2, r8, r2
    76ea:	607a      	str	r2, [r7, #4]
    76ec:	e78d      	b.n	760a <_malloc_r+0x40e>
    76ee:	2a54      	cmp	r2, #84	; 0x54
    76f0:	d824      	bhi.n	773c <_malloc_r+0x540>
    76f2:	ea4f 321c 	mov.w	r2, ip, lsr #12
    76f6:	326e      	adds	r2, #110	; 0x6e
    76f8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    76fc:	e771      	b.n	75e2 <_malloc_r+0x3e6>
    76fe:	2301      	movs	r3, #1
    7700:	46d0      	mov	r8, sl
    7702:	f8ca 3004 	str.w	r3, [sl, #4]
    7706:	e7c6      	b.n	7696 <_malloc_r+0x49a>
    7708:	464a      	mov	r2, r9
    770a:	f01e 0f03 	tst.w	lr, #3
    770e:	4613      	mov	r3, r2
    7710:	f10e 3eff 	add.w	lr, lr, #4294967295
    7714:	d033      	beq.n	777e <_malloc_r+0x582>
    7716:	f853 2908 	ldr.w	r2, [r3], #-8
    771a:	429a      	cmp	r2, r3
    771c:	d0f5      	beq.n	770a <_malloc_r+0x50e>
    771e:	687b      	ldr	r3, [r7, #4]
    7720:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    7724:	459c      	cmp	ip, r3
    7726:	f63f ae8e 	bhi.w	7446 <_malloc_r+0x24a>
    772a:	f1bc 0f00 	cmp.w	ip, #0
    772e:	f43f ae8a 	beq.w	7446 <_malloc_r+0x24a>
    7732:	ea1c 0f03 	tst.w	ip, r3
    7736:	d027      	beq.n	7788 <_malloc_r+0x58c>
    7738:	46d6      	mov	lr, sl
    773a:	e60e      	b.n	735a <_malloc_r+0x15e>
    773c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    7740:	d815      	bhi.n	776e <_malloc_r+0x572>
    7742:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    7746:	3277      	adds	r2, #119	; 0x77
    7748:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    774c:	e749      	b.n	75e2 <_malloc_r+0x3e6>
    774e:	0508      	lsls	r0, r1, #20
    7750:	0d00      	lsrs	r0, r0, #20
    7752:	2800      	cmp	r0, #0
    7754:	f47f aeb6 	bne.w	74c4 <_malloc_r+0x2c8>
    7758:	f8d7 8008 	ldr.w	r8, [r7, #8]
    775c:	444b      	add	r3, r9
    775e:	f043 0301 	orr.w	r3, r3, #1
    7762:	f8c8 3004 	str.w	r3, [r8, #4]
    7766:	e700      	b.n	756a <_malloc_r+0x36e>
    7768:	2101      	movs	r1, #1
    776a:	2500      	movs	r5, #0
    776c:	e6d5      	b.n	751a <_malloc_r+0x31e>
    776e:	f240 5054 	movw	r0, #1364	; 0x554
    7772:	4282      	cmp	r2, r0
    7774:	d90d      	bls.n	7792 <_malloc_r+0x596>
    7776:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    777a:	227e      	movs	r2, #126	; 0x7e
    777c:	e731      	b.n	75e2 <_malloc_r+0x3e6>
    777e:	687b      	ldr	r3, [r7, #4]
    7780:	ea23 030c 	bic.w	r3, r3, ip
    7784:	607b      	str	r3, [r7, #4]
    7786:	e7cb      	b.n	7720 <_malloc_r+0x524>
    7788:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    778c:	f10a 0a04 	add.w	sl, sl, #4
    7790:	e7cf      	b.n	7732 <_malloc_r+0x536>
    7792:	ea4f 429c 	mov.w	r2, ip, lsr #18
    7796:	327c      	adds	r2, #124	; 0x7c
    7798:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    779c:	e721      	b.n	75e2 <_malloc_r+0x3e6>
    779e:	bf00      	nop

000077a0 <memchr>:
    77a0:	f010 0f03 	tst.w	r0, #3
    77a4:	b2c9      	uxtb	r1, r1
    77a6:	b410      	push	{r4}
    77a8:	d010      	beq.n	77cc <memchr+0x2c>
    77aa:	2a00      	cmp	r2, #0
    77ac:	d02f      	beq.n	780e <memchr+0x6e>
    77ae:	7803      	ldrb	r3, [r0, #0]
    77b0:	428b      	cmp	r3, r1
    77b2:	d02a      	beq.n	780a <memchr+0x6a>
    77b4:	3a01      	subs	r2, #1
    77b6:	e005      	b.n	77c4 <memchr+0x24>
    77b8:	2a00      	cmp	r2, #0
    77ba:	d028      	beq.n	780e <memchr+0x6e>
    77bc:	7803      	ldrb	r3, [r0, #0]
    77be:	3a01      	subs	r2, #1
    77c0:	428b      	cmp	r3, r1
    77c2:	d022      	beq.n	780a <memchr+0x6a>
    77c4:	3001      	adds	r0, #1
    77c6:	f010 0f03 	tst.w	r0, #3
    77ca:	d1f5      	bne.n	77b8 <memchr+0x18>
    77cc:	2a03      	cmp	r2, #3
    77ce:	d911      	bls.n	77f4 <memchr+0x54>
    77d0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    77d4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    77d8:	6803      	ldr	r3, [r0, #0]
    77da:	ea84 0303 	eor.w	r3, r4, r3
    77de:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    77e2:	ea2c 0303 	bic.w	r3, ip, r3
    77e6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    77ea:	d103      	bne.n	77f4 <memchr+0x54>
    77ec:	3a04      	subs	r2, #4
    77ee:	3004      	adds	r0, #4
    77f0:	2a03      	cmp	r2, #3
    77f2:	d8f1      	bhi.n	77d8 <memchr+0x38>
    77f4:	b15a      	cbz	r2, 780e <memchr+0x6e>
    77f6:	7803      	ldrb	r3, [r0, #0]
    77f8:	428b      	cmp	r3, r1
    77fa:	d006      	beq.n	780a <memchr+0x6a>
    77fc:	3a01      	subs	r2, #1
    77fe:	b132      	cbz	r2, 780e <memchr+0x6e>
    7800:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    7804:	3a01      	subs	r2, #1
    7806:	428b      	cmp	r3, r1
    7808:	d1f9      	bne.n	77fe <memchr+0x5e>
    780a:	bc10      	pop	{r4}
    780c:	4770      	bx	lr
    780e:	2000      	movs	r0, #0
    7810:	e7fb      	b.n	780a <memchr+0x6a>
    7812:	bf00      	nop

00007814 <memmove>:
    7814:	4288      	cmp	r0, r1
    7816:	468c      	mov	ip, r1
    7818:	b470      	push	{r4, r5, r6}
    781a:	4605      	mov	r5, r0
    781c:	4614      	mov	r4, r2
    781e:	d90e      	bls.n	783e <memmove+0x2a>
    7820:	188b      	adds	r3, r1, r2
    7822:	4298      	cmp	r0, r3
    7824:	d20b      	bcs.n	783e <memmove+0x2a>
    7826:	b142      	cbz	r2, 783a <memmove+0x26>
    7828:	ebc2 0c03 	rsb	ip, r2, r3
    782c:	4601      	mov	r1, r0
    782e:	1e53      	subs	r3, r2, #1
    7830:	f81c 2003 	ldrb.w	r2, [ip, r3]
    7834:	54ca      	strb	r2, [r1, r3]
    7836:	3b01      	subs	r3, #1
    7838:	d2fa      	bcs.n	7830 <memmove+0x1c>
    783a:	bc70      	pop	{r4, r5, r6}
    783c:	4770      	bx	lr
    783e:	2a0f      	cmp	r2, #15
    7840:	d809      	bhi.n	7856 <memmove+0x42>
    7842:	2c00      	cmp	r4, #0
    7844:	d0f9      	beq.n	783a <memmove+0x26>
    7846:	2300      	movs	r3, #0
    7848:	f81c 2003 	ldrb.w	r2, [ip, r3]
    784c:	54ea      	strb	r2, [r5, r3]
    784e:	3301      	adds	r3, #1
    7850:	42a3      	cmp	r3, r4
    7852:	d1f9      	bne.n	7848 <memmove+0x34>
    7854:	e7f1      	b.n	783a <memmove+0x26>
    7856:	ea41 0300 	orr.w	r3, r1, r0
    785a:	f013 0f03 	tst.w	r3, #3
    785e:	d1f0      	bne.n	7842 <memmove+0x2e>
    7860:	4694      	mov	ip, r2
    7862:	460c      	mov	r4, r1
    7864:	4603      	mov	r3, r0
    7866:	6825      	ldr	r5, [r4, #0]
    7868:	f1ac 0c10 	sub.w	ip, ip, #16
    786c:	601d      	str	r5, [r3, #0]
    786e:	6865      	ldr	r5, [r4, #4]
    7870:	605d      	str	r5, [r3, #4]
    7872:	68a5      	ldr	r5, [r4, #8]
    7874:	609d      	str	r5, [r3, #8]
    7876:	68e5      	ldr	r5, [r4, #12]
    7878:	3410      	adds	r4, #16
    787a:	60dd      	str	r5, [r3, #12]
    787c:	3310      	adds	r3, #16
    787e:	f1bc 0f0f 	cmp.w	ip, #15
    7882:	d8f0      	bhi.n	7866 <memmove+0x52>
    7884:	3a10      	subs	r2, #16
    7886:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    788a:	f10c 0501 	add.w	r5, ip, #1
    788e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    7892:	012d      	lsls	r5, r5, #4
    7894:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    7898:	eb01 0c05 	add.w	ip, r1, r5
    789c:	1945      	adds	r5, r0, r5
    789e:	2e03      	cmp	r6, #3
    78a0:	4634      	mov	r4, r6
    78a2:	d9ce      	bls.n	7842 <memmove+0x2e>
    78a4:	2300      	movs	r3, #0
    78a6:	f85c 2003 	ldr.w	r2, [ip, r3]
    78aa:	50ea      	str	r2, [r5, r3]
    78ac:	3304      	adds	r3, #4
    78ae:	1af2      	subs	r2, r6, r3
    78b0:	2a03      	cmp	r2, #3
    78b2:	d8f8      	bhi.n	78a6 <memmove+0x92>
    78b4:	3e04      	subs	r6, #4
    78b6:	08b3      	lsrs	r3, r6, #2
    78b8:	1c5a      	adds	r2, r3, #1
    78ba:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    78be:	0092      	lsls	r2, r2, #2
    78c0:	4494      	add	ip, r2
    78c2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    78c6:	18ad      	adds	r5, r5, r2
    78c8:	e7bb      	b.n	7842 <memmove+0x2e>
    78ca:	bf00      	nop

000078cc <memset>:
    78cc:	2a03      	cmp	r2, #3
    78ce:	b2c9      	uxtb	r1, r1
    78d0:	b430      	push	{r4, r5}
    78d2:	d807      	bhi.n	78e4 <memset+0x18>
    78d4:	b122      	cbz	r2, 78e0 <memset+0x14>
    78d6:	2300      	movs	r3, #0
    78d8:	54c1      	strb	r1, [r0, r3]
    78da:	3301      	adds	r3, #1
    78dc:	4293      	cmp	r3, r2
    78de:	d1fb      	bne.n	78d8 <memset+0xc>
    78e0:	bc30      	pop	{r4, r5}
    78e2:	4770      	bx	lr
    78e4:	eb00 0c02 	add.w	ip, r0, r2
    78e8:	4603      	mov	r3, r0
    78ea:	e001      	b.n	78f0 <memset+0x24>
    78ec:	f803 1c01 	strb.w	r1, [r3, #-1]
    78f0:	f003 0403 	and.w	r4, r3, #3
    78f4:	461a      	mov	r2, r3
    78f6:	3301      	adds	r3, #1
    78f8:	2c00      	cmp	r4, #0
    78fa:	d1f7      	bne.n	78ec <memset+0x20>
    78fc:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    7900:	ebc2 040c 	rsb	r4, r2, ip
    7904:	fb03 f301 	mul.w	r3, r3, r1
    7908:	e01f      	b.n	794a <memset+0x7e>
    790a:	f842 3c40 	str.w	r3, [r2, #-64]
    790e:	f842 3c3c 	str.w	r3, [r2, #-60]
    7912:	f842 3c38 	str.w	r3, [r2, #-56]
    7916:	f842 3c34 	str.w	r3, [r2, #-52]
    791a:	f842 3c30 	str.w	r3, [r2, #-48]
    791e:	f842 3c2c 	str.w	r3, [r2, #-44]
    7922:	f842 3c28 	str.w	r3, [r2, #-40]
    7926:	f842 3c24 	str.w	r3, [r2, #-36]
    792a:	f842 3c20 	str.w	r3, [r2, #-32]
    792e:	f842 3c1c 	str.w	r3, [r2, #-28]
    7932:	f842 3c18 	str.w	r3, [r2, #-24]
    7936:	f842 3c14 	str.w	r3, [r2, #-20]
    793a:	f842 3c10 	str.w	r3, [r2, #-16]
    793e:	f842 3c0c 	str.w	r3, [r2, #-12]
    7942:	f842 3c08 	str.w	r3, [r2, #-8]
    7946:	f842 3c04 	str.w	r3, [r2, #-4]
    794a:	4615      	mov	r5, r2
    794c:	3240      	adds	r2, #64	; 0x40
    794e:	2c3f      	cmp	r4, #63	; 0x3f
    7950:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    7954:	dcd9      	bgt.n	790a <memset+0x3e>
    7956:	462a      	mov	r2, r5
    7958:	ebc5 040c 	rsb	r4, r5, ip
    795c:	e007      	b.n	796e <memset+0xa2>
    795e:	f842 3c10 	str.w	r3, [r2, #-16]
    7962:	f842 3c0c 	str.w	r3, [r2, #-12]
    7966:	f842 3c08 	str.w	r3, [r2, #-8]
    796a:	f842 3c04 	str.w	r3, [r2, #-4]
    796e:	4615      	mov	r5, r2
    7970:	3210      	adds	r2, #16
    7972:	2c0f      	cmp	r4, #15
    7974:	f1a4 0410 	sub.w	r4, r4, #16
    7978:	dcf1      	bgt.n	795e <memset+0x92>
    797a:	462a      	mov	r2, r5
    797c:	ebc5 050c 	rsb	r5, r5, ip
    7980:	e001      	b.n	7986 <memset+0xba>
    7982:	f842 3c04 	str.w	r3, [r2, #-4]
    7986:	4614      	mov	r4, r2
    7988:	3204      	adds	r2, #4
    798a:	2d03      	cmp	r5, #3
    798c:	f1a5 0504 	sub.w	r5, r5, #4
    7990:	dcf7      	bgt.n	7982 <memset+0xb6>
    7992:	e001      	b.n	7998 <memset+0xcc>
    7994:	f804 1b01 	strb.w	r1, [r4], #1
    7998:	4564      	cmp	r4, ip
    799a:	d3fb      	bcc.n	7994 <memset+0xc8>
    799c:	e7a0      	b.n	78e0 <memset+0x14>
    799e:	bf00      	nop

000079a0 <__malloc_lock>:
    79a0:	4770      	bx	lr
    79a2:	bf00      	nop

000079a4 <__malloc_unlock>:
    79a4:	4770      	bx	lr
    79a6:	bf00      	nop

000079a8 <__hi0bits>:
    79a8:	0c02      	lsrs	r2, r0, #16
    79aa:	4603      	mov	r3, r0
    79ac:	0412      	lsls	r2, r2, #16
    79ae:	b1b2      	cbz	r2, 79de <__hi0bits+0x36>
    79b0:	2000      	movs	r0, #0
    79b2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    79b6:	d101      	bne.n	79bc <__hi0bits+0x14>
    79b8:	3008      	adds	r0, #8
    79ba:	021b      	lsls	r3, r3, #8
    79bc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    79c0:	d101      	bne.n	79c6 <__hi0bits+0x1e>
    79c2:	3004      	adds	r0, #4
    79c4:	011b      	lsls	r3, r3, #4
    79c6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    79ca:	d101      	bne.n	79d0 <__hi0bits+0x28>
    79cc:	3002      	adds	r0, #2
    79ce:	009b      	lsls	r3, r3, #2
    79d0:	2b00      	cmp	r3, #0
    79d2:	db03      	blt.n	79dc <__hi0bits+0x34>
    79d4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    79d8:	d004      	beq.n	79e4 <__hi0bits+0x3c>
    79da:	3001      	adds	r0, #1
    79dc:	4770      	bx	lr
    79de:	0403      	lsls	r3, r0, #16
    79e0:	2010      	movs	r0, #16
    79e2:	e7e6      	b.n	79b2 <__hi0bits+0xa>
    79e4:	2020      	movs	r0, #32
    79e6:	4770      	bx	lr

000079e8 <__lo0bits>:
    79e8:	6803      	ldr	r3, [r0, #0]
    79ea:	4602      	mov	r2, r0
    79ec:	f013 0007 	ands.w	r0, r3, #7
    79f0:	d009      	beq.n	7a06 <__lo0bits+0x1e>
    79f2:	f013 0f01 	tst.w	r3, #1
    79f6:	d121      	bne.n	7a3c <__lo0bits+0x54>
    79f8:	f013 0f02 	tst.w	r3, #2
    79fc:	d122      	bne.n	7a44 <__lo0bits+0x5c>
    79fe:	089b      	lsrs	r3, r3, #2
    7a00:	2002      	movs	r0, #2
    7a02:	6013      	str	r3, [r2, #0]
    7a04:	4770      	bx	lr
    7a06:	b299      	uxth	r1, r3
    7a08:	b909      	cbnz	r1, 7a0e <__lo0bits+0x26>
    7a0a:	0c1b      	lsrs	r3, r3, #16
    7a0c:	2010      	movs	r0, #16
    7a0e:	f013 0fff 	tst.w	r3, #255	; 0xff
    7a12:	d101      	bne.n	7a18 <__lo0bits+0x30>
    7a14:	3008      	adds	r0, #8
    7a16:	0a1b      	lsrs	r3, r3, #8
    7a18:	f013 0f0f 	tst.w	r3, #15
    7a1c:	d101      	bne.n	7a22 <__lo0bits+0x3a>
    7a1e:	3004      	adds	r0, #4
    7a20:	091b      	lsrs	r3, r3, #4
    7a22:	f013 0f03 	tst.w	r3, #3
    7a26:	d101      	bne.n	7a2c <__lo0bits+0x44>
    7a28:	3002      	adds	r0, #2
    7a2a:	089b      	lsrs	r3, r3, #2
    7a2c:	f013 0f01 	tst.w	r3, #1
    7a30:	d102      	bne.n	7a38 <__lo0bits+0x50>
    7a32:	085b      	lsrs	r3, r3, #1
    7a34:	d004      	beq.n	7a40 <__lo0bits+0x58>
    7a36:	3001      	adds	r0, #1
    7a38:	6013      	str	r3, [r2, #0]
    7a3a:	4770      	bx	lr
    7a3c:	2000      	movs	r0, #0
    7a3e:	4770      	bx	lr
    7a40:	2020      	movs	r0, #32
    7a42:	4770      	bx	lr
    7a44:	085b      	lsrs	r3, r3, #1
    7a46:	2001      	movs	r0, #1
    7a48:	6013      	str	r3, [r2, #0]
    7a4a:	4770      	bx	lr

00007a4c <__mcmp>:
    7a4c:	4603      	mov	r3, r0
    7a4e:	690a      	ldr	r2, [r1, #16]
    7a50:	6900      	ldr	r0, [r0, #16]
    7a52:	b410      	push	{r4}
    7a54:	1a80      	subs	r0, r0, r2
    7a56:	d111      	bne.n	7a7c <__mcmp+0x30>
    7a58:	3204      	adds	r2, #4
    7a5a:	f103 0c14 	add.w	ip, r3, #20
    7a5e:	0092      	lsls	r2, r2, #2
    7a60:	189b      	adds	r3, r3, r2
    7a62:	1889      	adds	r1, r1, r2
    7a64:	3104      	adds	r1, #4
    7a66:	3304      	adds	r3, #4
    7a68:	f853 4c04 	ldr.w	r4, [r3, #-4]
    7a6c:	3b04      	subs	r3, #4
    7a6e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    7a72:	3904      	subs	r1, #4
    7a74:	4294      	cmp	r4, r2
    7a76:	d103      	bne.n	7a80 <__mcmp+0x34>
    7a78:	459c      	cmp	ip, r3
    7a7a:	d3f5      	bcc.n	7a68 <__mcmp+0x1c>
    7a7c:	bc10      	pop	{r4}
    7a7e:	4770      	bx	lr
    7a80:	bf38      	it	cc
    7a82:	f04f 30ff 	movcc.w	r0, #4294967295
    7a86:	d3f9      	bcc.n	7a7c <__mcmp+0x30>
    7a88:	2001      	movs	r0, #1
    7a8a:	e7f7      	b.n	7a7c <__mcmp+0x30>

00007a8c <__ulp>:
    7a8c:	f240 0300 	movw	r3, #0
    7a90:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7a94:	ea01 0303 	and.w	r3, r1, r3
    7a98:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    7a9c:	2b00      	cmp	r3, #0
    7a9e:	dd02      	ble.n	7aa6 <__ulp+0x1a>
    7aa0:	4619      	mov	r1, r3
    7aa2:	2000      	movs	r0, #0
    7aa4:	4770      	bx	lr
    7aa6:	425b      	negs	r3, r3
    7aa8:	151b      	asrs	r3, r3, #20
    7aaa:	2b13      	cmp	r3, #19
    7aac:	dd0e      	ble.n	7acc <__ulp+0x40>
    7aae:	3b14      	subs	r3, #20
    7ab0:	2b1e      	cmp	r3, #30
    7ab2:	dd03      	ble.n	7abc <__ulp+0x30>
    7ab4:	2301      	movs	r3, #1
    7ab6:	2100      	movs	r1, #0
    7ab8:	4618      	mov	r0, r3
    7aba:	4770      	bx	lr
    7abc:	2201      	movs	r2, #1
    7abe:	f1c3 031f 	rsb	r3, r3, #31
    7ac2:	2100      	movs	r1, #0
    7ac4:	fa12 f303 	lsls.w	r3, r2, r3
    7ac8:	4618      	mov	r0, r3
    7aca:	4770      	bx	lr
    7acc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    7ad0:	2000      	movs	r0, #0
    7ad2:	fa52 f103 	asrs.w	r1, r2, r3
    7ad6:	4770      	bx	lr

00007ad8 <__b2d>:
    7ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7adc:	6904      	ldr	r4, [r0, #16]
    7ade:	f100 0614 	add.w	r6, r0, #20
    7ae2:	460f      	mov	r7, r1
    7ae4:	3404      	adds	r4, #4
    7ae6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    7aea:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    7aee:	46a0      	mov	r8, r4
    7af0:	4628      	mov	r0, r5
    7af2:	f7ff ff59 	bl	79a8 <__hi0bits>
    7af6:	280a      	cmp	r0, #10
    7af8:	f1c0 0320 	rsb	r3, r0, #32
    7afc:	603b      	str	r3, [r7, #0]
    7afe:	dc14      	bgt.n	7b2a <__b2d+0x52>
    7b00:	42a6      	cmp	r6, r4
    7b02:	f1c0 030b 	rsb	r3, r0, #11
    7b06:	d237      	bcs.n	7b78 <__b2d+0xa0>
    7b08:	f854 1c04 	ldr.w	r1, [r4, #-4]
    7b0c:	40d9      	lsrs	r1, r3
    7b0e:	fa25 fc03 	lsr.w	ip, r5, r3
    7b12:	3015      	adds	r0, #21
    7b14:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    7b18:	4085      	lsls	r5, r0
    7b1a:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    7b1e:	ea41 0205 	orr.w	r2, r1, r5
    7b22:	4610      	mov	r0, r2
    7b24:	4619      	mov	r1, r3
    7b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7b2a:	42a6      	cmp	r6, r4
    7b2c:	d320      	bcc.n	7b70 <__b2d+0x98>
    7b2e:	2100      	movs	r1, #0
    7b30:	380b      	subs	r0, #11
    7b32:	bf02      	ittt	eq
    7b34:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    7b38:	460a      	moveq	r2, r1
    7b3a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    7b3e:	d0f0      	beq.n	7b22 <__b2d+0x4a>
    7b40:	42b4      	cmp	r4, r6
    7b42:	f1c0 0320 	rsb	r3, r0, #32
    7b46:	d919      	bls.n	7b7c <__b2d+0xa4>
    7b48:	f854 4c04 	ldr.w	r4, [r4, #-4]
    7b4c:	40dc      	lsrs	r4, r3
    7b4e:	4085      	lsls	r5, r0
    7b50:	fa21 fc03 	lsr.w	ip, r1, r3
    7b54:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    7b58:	fa11 f000 	lsls.w	r0, r1, r0
    7b5c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    7b60:	ea44 0200 	orr.w	r2, r4, r0
    7b64:	ea45 030c 	orr.w	r3, r5, ip
    7b68:	4610      	mov	r0, r2
    7b6a:	4619      	mov	r1, r3
    7b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7b70:	f854 1c04 	ldr.w	r1, [r4, #-4]
    7b74:	3c04      	subs	r4, #4
    7b76:	e7db      	b.n	7b30 <__b2d+0x58>
    7b78:	2100      	movs	r1, #0
    7b7a:	e7c8      	b.n	7b0e <__b2d+0x36>
    7b7c:	2400      	movs	r4, #0
    7b7e:	e7e6      	b.n	7b4e <__b2d+0x76>

00007b80 <__ratio>:
    7b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7b84:	b083      	sub	sp, #12
    7b86:	460e      	mov	r6, r1
    7b88:	a901      	add	r1, sp, #4
    7b8a:	4607      	mov	r7, r0
    7b8c:	f7ff ffa4 	bl	7ad8 <__b2d>
    7b90:	460d      	mov	r5, r1
    7b92:	4604      	mov	r4, r0
    7b94:	4669      	mov	r1, sp
    7b96:	4630      	mov	r0, r6
    7b98:	f7ff ff9e 	bl	7ad8 <__b2d>
    7b9c:	f8dd c004 	ldr.w	ip, [sp, #4]
    7ba0:	46a9      	mov	r9, r5
    7ba2:	46a0      	mov	r8, r4
    7ba4:	460b      	mov	r3, r1
    7ba6:	4602      	mov	r2, r0
    7ba8:	6931      	ldr	r1, [r6, #16]
    7baa:	4616      	mov	r6, r2
    7bac:	6938      	ldr	r0, [r7, #16]
    7bae:	461f      	mov	r7, r3
    7bb0:	1a40      	subs	r0, r0, r1
    7bb2:	9900      	ldr	r1, [sp, #0]
    7bb4:	ebc1 010c 	rsb	r1, r1, ip
    7bb8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    7bbc:	2900      	cmp	r1, #0
    7bbe:	bfc9      	itett	gt
    7bc0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    7bc4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    7bc8:	4624      	movgt	r4, r4
    7bca:	464d      	movgt	r5, r9
    7bcc:	bfdc      	itt	le
    7bce:	4612      	movle	r2, r2
    7bd0:	463b      	movle	r3, r7
    7bd2:	4620      	mov	r0, r4
    7bd4:	4629      	mov	r1, r5
    7bd6:	f001 fc7b 	bl	94d0 <__aeabi_ddiv>
    7bda:	b003      	add	sp, #12
    7bdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00007be0 <_mprec_log10>:
    7be0:	2817      	cmp	r0, #23
    7be2:	b510      	push	{r4, lr}
    7be4:	4604      	mov	r4, r0
    7be6:	dd0e      	ble.n	7c06 <_mprec_log10+0x26>
    7be8:	f240 0100 	movw	r1, #0
    7bec:	2000      	movs	r0, #0
    7bee:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7bf2:	f240 0300 	movw	r3, #0
    7bf6:	2200      	movs	r2, #0
    7bf8:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7bfc:	f001 fb3e 	bl	927c <__aeabi_dmul>
    7c00:	3c01      	subs	r4, #1
    7c02:	d1f6      	bne.n	7bf2 <_mprec_log10+0x12>
    7c04:	bd10      	pop	{r4, pc}
    7c06:	f24a 2350 	movw	r3, #41552	; 0xa250
    7c0a:	f2c0 0300 	movt	r3, #0
    7c0e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    7c12:	e9d3 0100 	ldrd	r0, r1, [r3]
    7c16:	bd10      	pop	{r4, pc}

00007c18 <__copybits>:
    7c18:	6913      	ldr	r3, [r2, #16]
    7c1a:	3901      	subs	r1, #1
    7c1c:	f102 0c14 	add.w	ip, r2, #20
    7c20:	b410      	push	{r4}
    7c22:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    7c26:	114c      	asrs	r4, r1, #5
    7c28:	3214      	adds	r2, #20
    7c2a:	3401      	adds	r4, #1
    7c2c:	4594      	cmp	ip, r2
    7c2e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    7c32:	d20f      	bcs.n	7c54 <__copybits+0x3c>
    7c34:	2300      	movs	r3, #0
    7c36:	f85c 1003 	ldr.w	r1, [ip, r3]
    7c3a:	50c1      	str	r1, [r0, r3]
    7c3c:	3304      	adds	r3, #4
    7c3e:	eb03 010c 	add.w	r1, r3, ip
    7c42:	428a      	cmp	r2, r1
    7c44:	d8f7      	bhi.n	7c36 <__copybits+0x1e>
    7c46:	ea6f 0c0c 	mvn.w	ip, ip
    7c4a:	4462      	add	r2, ip
    7c4c:	f022 0203 	bic.w	r2, r2, #3
    7c50:	3204      	adds	r2, #4
    7c52:	1880      	adds	r0, r0, r2
    7c54:	4284      	cmp	r4, r0
    7c56:	d904      	bls.n	7c62 <__copybits+0x4a>
    7c58:	2300      	movs	r3, #0
    7c5a:	f840 3b04 	str.w	r3, [r0], #4
    7c5e:	4284      	cmp	r4, r0
    7c60:	d8fb      	bhi.n	7c5a <__copybits+0x42>
    7c62:	bc10      	pop	{r4}
    7c64:	4770      	bx	lr
    7c66:	bf00      	nop

00007c68 <__any_on>:
    7c68:	6902      	ldr	r2, [r0, #16]
    7c6a:	114b      	asrs	r3, r1, #5
    7c6c:	429a      	cmp	r2, r3
    7c6e:	db10      	blt.n	7c92 <__any_on+0x2a>
    7c70:	dd0e      	ble.n	7c90 <__any_on+0x28>
    7c72:	f011 011f 	ands.w	r1, r1, #31
    7c76:	d00b      	beq.n	7c90 <__any_on+0x28>
    7c78:	461a      	mov	r2, r3
    7c7a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    7c7e:	695b      	ldr	r3, [r3, #20]
    7c80:	fa23 fc01 	lsr.w	ip, r3, r1
    7c84:	fa0c f101 	lsl.w	r1, ip, r1
    7c88:	4299      	cmp	r1, r3
    7c8a:	d002      	beq.n	7c92 <__any_on+0x2a>
    7c8c:	2001      	movs	r0, #1
    7c8e:	4770      	bx	lr
    7c90:	461a      	mov	r2, r3
    7c92:	3204      	adds	r2, #4
    7c94:	f100 0114 	add.w	r1, r0, #20
    7c98:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    7c9c:	f103 0c04 	add.w	ip, r3, #4
    7ca0:	4561      	cmp	r1, ip
    7ca2:	d20b      	bcs.n	7cbc <__any_on+0x54>
    7ca4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    7ca8:	2a00      	cmp	r2, #0
    7caa:	d1ef      	bne.n	7c8c <__any_on+0x24>
    7cac:	4299      	cmp	r1, r3
    7cae:	d205      	bcs.n	7cbc <__any_on+0x54>
    7cb0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    7cb4:	2a00      	cmp	r2, #0
    7cb6:	d1e9      	bne.n	7c8c <__any_on+0x24>
    7cb8:	4299      	cmp	r1, r3
    7cba:	d3f9      	bcc.n	7cb0 <__any_on+0x48>
    7cbc:	2000      	movs	r0, #0
    7cbe:	4770      	bx	lr

00007cc0 <_Bfree>:
    7cc0:	b530      	push	{r4, r5, lr}
    7cc2:	6a45      	ldr	r5, [r0, #36]	; 0x24
    7cc4:	b083      	sub	sp, #12
    7cc6:	4604      	mov	r4, r0
    7cc8:	b155      	cbz	r5, 7ce0 <_Bfree+0x20>
    7cca:	b139      	cbz	r1, 7cdc <_Bfree+0x1c>
    7ccc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7cce:	684a      	ldr	r2, [r1, #4]
    7cd0:	68db      	ldr	r3, [r3, #12]
    7cd2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    7cd6:	6008      	str	r0, [r1, #0]
    7cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    7cdc:	b003      	add	sp, #12
    7cde:	bd30      	pop	{r4, r5, pc}
    7ce0:	2010      	movs	r0, #16
    7ce2:	9101      	str	r1, [sp, #4]
    7ce4:	f7ff fa82 	bl	71ec <malloc>
    7ce8:	9901      	ldr	r1, [sp, #4]
    7cea:	6260      	str	r0, [r4, #36]	; 0x24
    7cec:	60c5      	str	r5, [r0, #12]
    7cee:	6045      	str	r5, [r0, #4]
    7cf0:	6085      	str	r5, [r0, #8]
    7cf2:	6005      	str	r5, [r0, #0]
    7cf4:	e7e9      	b.n	7cca <_Bfree+0xa>
    7cf6:	bf00      	nop

00007cf8 <_Balloc>:
    7cf8:	b570      	push	{r4, r5, r6, lr}
    7cfa:	6a44      	ldr	r4, [r0, #36]	; 0x24
    7cfc:	4606      	mov	r6, r0
    7cfe:	460d      	mov	r5, r1
    7d00:	b164      	cbz	r4, 7d1c <_Balloc+0x24>
    7d02:	68e2      	ldr	r2, [r4, #12]
    7d04:	b1a2      	cbz	r2, 7d30 <_Balloc+0x38>
    7d06:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    7d0a:	b1eb      	cbz	r3, 7d48 <_Balloc+0x50>
    7d0c:	6819      	ldr	r1, [r3, #0]
    7d0e:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    7d12:	2200      	movs	r2, #0
    7d14:	60da      	str	r2, [r3, #12]
    7d16:	611a      	str	r2, [r3, #16]
    7d18:	4618      	mov	r0, r3
    7d1a:	bd70      	pop	{r4, r5, r6, pc}
    7d1c:	2010      	movs	r0, #16
    7d1e:	f7ff fa65 	bl	71ec <malloc>
    7d22:	2300      	movs	r3, #0
    7d24:	4604      	mov	r4, r0
    7d26:	6270      	str	r0, [r6, #36]	; 0x24
    7d28:	60c3      	str	r3, [r0, #12]
    7d2a:	6043      	str	r3, [r0, #4]
    7d2c:	6083      	str	r3, [r0, #8]
    7d2e:	6003      	str	r3, [r0, #0]
    7d30:	2210      	movs	r2, #16
    7d32:	4630      	mov	r0, r6
    7d34:	2104      	movs	r1, #4
    7d36:	f000 fe27 	bl	8988 <_calloc_r>
    7d3a:	6a73      	ldr	r3, [r6, #36]	; 0x24
    7d3c:	60e0      	str	r0, [r4, #12]
    7d3e:	68da      	ldr	r2, [r3, #12]
    7d40:	2a00      	cmp	r2, #0
    7d42:	d1e0      	bne.n	7d06 <_Balloc+0xe>
    7d44:	4613      	mov	r3, r2
    7d46:	e7e7      	b.n	7d18 <_Balloc+0x20>
    7d48:	2401      	movs	r4, #1
    7d4a:	4630      	mov	r0, r6
    7d4c:	4621      	mov	r1, r4
    7d4e:	40ac      	lsls	r4, r5
    7d50:	1d62      	adds	r2, r4, #5
    7d52:	0092      	lsls	r2, r2, #2
    7d54:	f000 fe18 	bl	8988 <_calloc_r>
    7d58:	4603      	mov	r3, r0
    7d5a:	2800      	cmp	r0, #0
    7d5c:	d0dc      	beq.n	7d18 <_Balloc+0x20>
    7d5e:	6045      	str	r5, [r0, #4]
    7d60:	6084      	str	r4, [r0, #8]
    7d62:	e7d6      	b.n	7d12 <_Balloc+0x1a>

00007d64 <__d2b>:
    7d64:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7d68:	b083      	sub	sp, #12
    7d6a:	2101      	movs	r1, #1
    7d6c:	461d      	mov	r5, r3
    7d6e:	4614      	mov	r4, r2
    7d70:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7d72:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    7d74:	f7ff ffc0 	bl	7cf8 <_Balloc>
    7d78:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    7d7c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    7d80:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7d84:	4615      	mov	r5, r2
    7d86:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    7d8a:	9300      	str	r3, [sp, #0]
    7d8c:	bf1c      	itt	ne
    7d8e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    7d92:	9300      	strne	r3, [sp, #0]
    7d94:	4680      	mov	r8, r0
    7d96:	2c00      	cmp	r4, #0
    7d98:	d023      	beq.n	7de2 <__d2b+0x7e>
    7d9a:	a802      	add	r0, sp, #8
    7d9c:	f840 4d04 	str.w	r4, [r0, #-4]!
    7da0:	f7ff fe22 	bl	79e8 <__lo0bits>
    7da4:	4603      	mov	r3, r0
    7da6:	2800      	cmp	r0, #0
    7da8:	d137      	bne.n	7e1a <__d2b+0xb6>
    7daa:	9901      	ldr	r1, [sp, #4]
    7dac:	9a00      	ldr	r2, [sp, #0]
    7dae:	f8c8 1014 	str.w	r1, [r8, #20]
    7db2:	2a00      	cmp	r2, #0
    7db4:	bf14      	ite	ne
    7db6:	2402      	movne	r4, #2
    7db8:	2401      	moveq	r4, #1
    7dba:	f8c8 2018 	str.w	r2, [r8, #24]
    7dbe:	f8c8 4010 	str.w	r4, [r8, #16]
    7dc2:	f1ba 0f00 	cmp.w	sl, #0
    7dc6:	d01b      	beq.n	7e00 <__d2b+0x9c>
    7dc8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    7dcc:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    7dd0:	f1aa 0a03 	sub.w	sl, sl, #3
    7dd4:	4453      	add	r3, sl
    7dd6:	603b      	str	r3, [r7, #0]
    7dd8:	6032      	str	r2, [r6, #0]
    7dda:	4640      	mov	r0, r8
    7ddc:	b003      	add	sp, #12
    7dde:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    7de2:	4668      	mov	r0, sp
    7de4:	f7ff fe00 	bl	79e8 <__lo0bits>
    7de8:	2301      	movs	r3, #1
    7dea:	461c      	mov	r4, r3
    7dec:	f8c8 3010 	str.w	r3, [r8, #16]
    7df0:	9b00      	ldr	r3, [sp, #0]
    7df2:	f8c8 3014 	str.w	r3, [r8, #20]
    7df6:	f100 0320 	add.w	r3, r0, #32
    7dfa:	f1ba 0f00 	cmp.w	sl, #0
    7dfe:	d1e3      	bne.n	7dc8 <__d2b+0x64>
    7e00:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    7e04:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    7e08:	3b02      	subs	r3, #2
    7e0a:	603b      	str	r3, [r7, #0]
    7e0c:	6910      	ldr	r0, [r2, #16]
    7e0e:	f7ff fdcb 	bl	79a8 <__hi0bits>
    7e12:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    7e16:	6030      	str	r0, [r6, #0]
    7e18:	e7df      	b.n	7dda <__d2b+0x76>
    7e1a:	9a00      	ldr	r2, [sp, #0]
    7e1c:	f1c0 0120 	rsb	r1, r0, #32
    7e20:	fa12 f101 	lsls.w	r1, r2, r1
    7e24:	40c2      	lsrs	r2, r0
    7e26:	9801      	ldr	r0, [sp, #4]
    7e28:	4301      	orrs	r1, r0
    7e2a:	f8c8 1014 	str.w	r1, [r8, #20]
    7e2e:	9200      	str	r2, [sp, #0]
    7e30:	e7bf      	b.n	7db2 <__d2b+0x4e>
    7e32:	bf00      	nop

00007e34 <__mdiff>:
    7e34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7e38:	6913      	ldr	r3, [r2, #16]
    7e3a:	690f      	ldr	r7, [r1, #16]
    7e3c:	460c      	mov	r4, r1
    7e3e:	4615      	mov	r5, r2
    7e40:	1aff      	subs	r7, r7, r3
    7e42:	2f00      	cmp	r7, #0
    7e44:	d04f      	beq.n	7ee6 <__mdiff+0xb2>
    7e46:	db6a      	blt.n	7f1e <__mdiff+0xea>
    7e48:	2700      	movs	r7, #0
    7e4a:	f101 0614 	add.w	r6, r1, #20
    7e4e:	6861      	ldr	r1, [r4, #4]
    7e50:	f7ff ff52 	bl	7cf8 <_Balloc>
    7e54:	f8d5 8010 	ldr.w	r8, [r5, #16]
    7e58:	f8d4 c010 	ldr.w	ip, [r4, #16]
    7e5c:	f105 0114 	add.w	r1, r5, #20
    7e60:	2200      	movs	r2, #0
    7e62:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    7e66:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    7e6a:	f105 0814 	add.w	r8, r5, #20
    7e6e:	3414      	adds	r4, #20
    7e70:	f100 0314 	add.w	r3, r0, #20
    7e74:	60c7      	str	r7, [r0, #12]
    7e76:	f851 7b04 	ldr.w	r7, [r1], #4
    7e7a:	f856 5b04 	ldr.w	r5, [r6], #4
    7e7e:	46bb      	mov	fp, r7
    7e80:	fa1f fa87 	uxth.w	sl, r7
    7e84:	0c3f      	lsrs	r7, r7, #16
    7e86:	fa1f f985 	uxth.w	r9, r5
    7e8a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    7e8e:	ebca 0a09 	rsb	sl, sl, r9
    7e92:	4452      	add	r2, sl
    7e94:	eb07 4722 	add.w	r7, r7, r2, asr #16
    7e98:	b292      	uxth	r2, r2
    7e9a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    7e9e:	f843 2b04 	str.w	r2, [r3], #4
    7ea2:	143a      	asrs	r2, r7, #16
    7ea4:	4588      	cmp	r8, r1
    7ea6:	d8e6      	bhi.n	7e76 <__mdiff+0x42>
    7ea8:	42a6      	cmp	r6, r4
    7eaa:	d20e      	bcs.n	7eca <__mdiff+0x96>
    7eac:	f856 1b04 	ldr.w	r1, [r6], #4
    7eb0:	b28d      	uxth	r5, r1
    7eb2:	0c09      	lsrs	r1, r1, #16
    7eb4:	1952      	adds	r2, r2, r5
    7eb6:	eb01 4122 	add.w	r1, r1, r2, asr #16
    7eba:	b292      	uxth	r2, r2
    7ebc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    7ec0:	f843 2b04 	str.w	r2, [r3], #4
    7ec4:	140a      	asrs	r2, r1, #16
    7ec6:	42b4      	cmp	r4, r6
    7ec8:	d8f0      	bhi.n	7eac <__mdiff+0x78>
    7eca:	f853 2c04 	ldr.w	r2, [r3, #-4]
    7ece:	b932      	cbnz	r2, 7ede <__mdiff+0xaa>
    7ed0:	f853 2c08 	ldr.w	r2, [r3, #-8]
    7ed4:	f10c 3cff 	add.w	ip, ip, #4294967295
    7ed8:	3b04      	subs	r3, #4
    7eda:	2a00      	cmp	r2, #0
    7edc:	d0f8      	beq.n	7ed0 <__mdiff+0x9c>
    7ede:	f8c0 c010 	str.w	ip, [r0, #16]
    7ee2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7ee6:	3304      	adds	r3, #4
    7ee8:	f101 0614 	add.w	r6, r1, #20
    7eec:	009b      	lsls	r3, r3, #2
    7eee:	18d2      	adds	r2, r2, r3
    7ef0:	18cb      	adds	r3, r1, r3
    7ef2:	3304      	adds	r3, #4
    7ef4:	3204      	adds	r2, #4
    7ef6:	f853 cc04 	ldr.w	ip, [r3, #-4]
    7efa:	3b04      	subs	r3, #4
    7efc:	f852 1c04 	ldr.w	r1, [r2, #-4]
    7f00:	3a04      	subs	r2, #4
    7f02:	458c      	cmp	ip, r1
    7f04:	d10a      	bne.n	7f1c <__mdiff+0xe8>
    7f06:	429e      	cmp	r6, r3
    7f08:	d3f5      	bcc.n	7ef6 <__mdiff+0xc2>
    7f0a:	2100      	movs	r1, #0
    7f0c:	f7ff fef4 	bl	7cf8 <_Balloc>
    7f10:	2301      	movs	r3, #1
    7f12:	6103      	str	r3, [r0, #16]
    7f14:	2300      	movs	r3, #0
    7f16:	6143      	str	r3, [r0, #20]
    7f18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7f1c:	d297      	bcs.n	7e4e <__mdiff+0x1a>
    7f1e:	4623      	mov	r3, r4
    7f20:	462c      	mov	r4, r5
    7f22:	2701      	movs	r7, #1
    7f24:	461d      	mov	r5, r3
    7f26:	f104 0614 	add.w	r6, r4, #20
    7f2a:	e790      	b.n	7e4e <__mdiff+0x1a>

00007f2c <__lshift>:
    7f2c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7f30:	690d      	ldr	r5, [r1, #16]
    7f32:	688b      	ldr	r3, [r1, #8]
    7f34:	1156      	asrs	r6, r2, #5
    7f36:	3501      	adds	r5, #1
    7f38:	460c      	mov	r4, r1
    7f3a:	19ad      	adds	r5, r5, r6
    7f3c:	4690      	mov	r8, r2
    7f3e:	429d      	cmp	r5, r3
    7f40:	4682      	mov	sl, r0
    7f42:	6849      	ldr	r1, [r1, #4]
    7f44:	dd03      	ble.n	7f4e <__lshift+0x22>
    7f46:	005b      	lsls	r3, r3, #1
    7f48:	3101      	adds	r1, #1
    7f4a:	429d      	cmp	r5, r3
    7f4c:	dcfb      	bgt.n	7f46 <__lshift+0x1a>
    7f4e:	4650      	mov	r0, sl
    7f50:	f7ff fed2 	bl	7cf8 <_Balloc>
    7f54:	2e00      	cmp	r6, #0
    7f56:	4607      	mov	r7, r0
    7f58:	f100 0214 	add.w	r2, r0, #20
    7f5c:	dd0a      	ble.n	7f74 <__lshift+0x48>
    7f5e:	2300      	movs	r3, #0
    7f60:	4619      	mov	r1, r3
    7f62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    7f66:	3301      	adds	r3, #1
    7f68:	42b3      	cmp	r3, r6
    7f6a:	d1fa      	bne.n	7f62 <__lshift+0x36>
    7f6c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    7f70:	f103 0214 	add.w	r2, r3, #20
    7f74:	6920      	ldr	r0, [r4, #16]
    7f76:	f104 0314 	add.w	r3, r4, #20
    7f7a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    7f7e:	3014      	adds	r0, #20
    7f80:	f018 081f 	ands.w	r8, r8, #31
    7f84:	d01b      	beq.n	7fbe <__lshift+0x92>
    7f86:	f1c8 0e20 	rsb	lr, r8, #32
    7f8a:	2100      	movs	r1, #0
    7f8c:	681e      	ldr	r6, [r3, #0]
    7f8e:	fa06 fc08 	lsl.w	ip, r6, r8
    7f92:	ea41 010c 	orr.w	r1, r1, ip
    7f96:	f842 1b04 	str.w	r1, [r2], #4
    7f9a:	f853 1b04 	ldr.w	r1, [r3], #4
    7f9e:	4298      	cmp	r0, r3
    7fa0:	fa21 f10e 	lsr.w	r1, r1, lr
    7fa4:	d8f2      	bhi.n	7f8c <__lshift+0x60>
    7fa6:	6011      	str	r1, [r2, #0]
    7fa8:	b101      	cbz	r1, 7fac <__lshift+0x80>
    7faa:	3501      	adds	r5, #1
    7fac:	4650      	mov	r0, sl
    7fae:	3d01      	subs	r5, #1
    7fb0:	4621      	mov	r1, r4
    7fb2:	613d      	str	r5, [r7, #16]
    7fb4:	f7ff fe84 	bl	7cc0 <_Bfree>
    7fb8:	4638      	mov	r0, r7
    7fba:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    7fbe:	f853 1008 	ldr.w	r1, [r3, r8]
    7fc2:	f842 1008 	str.w	r1, [r2, r8]
    7fc6:	f108 0804 	add.w	r8, r8, #4
    7fca:	eb08 0103 	add.w	r1, r8, r3
    7fce:	4288      	cmp	r0, r1
    7fd0:	d9ec      	bls.n	7fac <__lshift+0x80>
    7fd2:	f853 1008 	ldr.w	r1, [r3, r8]
    7fd6:	f842 1008 	str.w	r1, [r2, r8]
    7fda:	f108 0804 	add.w	r8, r8, #4
    7fde:	eb08 0103 	add.w	r1, r8, r3
    7fe2:	4288      	cmp	r0, r1
    7fe4:	d8eb      	bhi.n	7fbe <__lshift+0x92>
    7fe6:	e7e1      	b.n	7fac <__lshift+0x80>

00007fe8 <__multiply>:
    7fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7fec:	f8d1 8010 	ldr.w	r8, [r1, #16]
    7ff0:	6917      	ldr	r7, [r2, #16]
    7ff2:	460d      	mov	r5, r1
    7ff4:	4616      	mov	r6, r2
    7ff6:	b087      	sub	sp, #28
    7ff8:	45b8      	cmp	r8, r7
    7ffa:	bfb5      	itete	lt
    7ffc:	4615      	movlt	r5, r2
    7ffe:	463b      	movge	r3, r7
    8000:	460b      	movlt	r3, r1
    8002:	4647      	movge	r7, r8
    8004:	bfb4      	ite	lt
    8006:	461e      	movlt	r6, r3
    8008:	4698      	movge	r8, r3
    800a:	68ab      	ldr	r3, [r5, #8]
    800c:	eb08 0407 	add.w	r4, r8, r7
    8010:	6869      	ldr	r1, [r5, #4]
    8012:	429c      	cmp	r4, r3
    8014:	bfc8      	it	gt
    8016:	3101      	addgt	r1, #1
    8018:	f7ff fe6e 	bl	7cf8 <_Balloc>
    801c:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    8020:	f100 0b14 	add.w	fp, r0, #20
    8024:	3314      	adds	r3, #20
    8026:	9003      	str	r0, [sp, #12]
    8028:	459b      	cmp	fp, r3
    802a:	9304      	str	r3, [sp, #16]
    802c:	d206      	bcs.n	803c <__multiply+0x54>
    802e:	9904      	ldr	r1, [sp, #16]
    8030:	465b      	mov	r3, fp
    8032:	2200      	movs	r2, #0
    8034:	f843 2b04 	str.w	r2, [r3], #4
    8038:	4299      	cmp	r1, r3
    803a:	d8fb      	bhi.n	8034 <__multiply+0x4c>
    803c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    8040:	f106 0914 	add.w	r9, r6, #20
    8044:	f108 0814 	add.w	r8, r8, #20
    8048:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    804c:	3514      	adds	r5, #20
    804e:	45c1      	cmp	r9, r8
    8050:	f8cd 8004 	str.w	r8, [sp, #4]
    8054:	f10c 0c14 	add.w	ip, ip, #20
    8058:	9502      	str	r5, [sp, #8]
    805a:	d24b      	bcs.n	80f4 <__multiply+0x10c>
    805c:	f04f 0a00 	mov.w	sl, #0
    8060:	9405      	str	r4, [sp, #20]
    8062:	f859 400a 	ldr.w	r4, [r9, sl]
    8066:	eb0a 080b 	add.w	r8, sl, fp
    806a:	b2a0      	uxth	r0, r4
    806c:	b1d8      	cbz	r0, 80a6 <__multiply+0xbe>
    806e:	9a02      	ldr	r2, [sp, #8]
    8070:	4643      	mov	r3, r8
    8072:	2400      	movs	r4, #0
    8074:	f852 5b04 	ldr.w	r5, [r2], #4
    8078:	6819      	ldr	r1, [r3, #0]
    807a:	b2af      	uxth	r7, r5
    807c:	0c2d      	lsrs	r5, r5, #16
    807e:	b28e      	uxth	r6, r1
    8080:	0c09      	lsrs	r1, r1, #16
    8082:	fb00 6607 	mla	r6, r0, r7, r6
    8086:	fb00 1105 	mla	r1, r0, r5, r1
    808a:	1936      	adds	r6, r6, r4
    808c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    8090:	b2b6      	uxth	r6, r6
    8092:	0c0c      	lsrs	r4, r1, #16
    8094:	4594      	cmp	ip, r2
    8096:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    809a:	f843 6b04 	str.w	r6, [r3], #4
    809e:	d8e9      	bhi.n	8074 <__multiply+0x8c>
    80a0:	601c      	str	r4, [r3, #0]
    80a2:	f859 400a 	ldr.w	r4, [r9, sl]
    80a6:	0c24      	lsrs	r4, r4, #16
    80a8:	d01c      	beq.n	80e4 <__multiply+0xfc>
    80aa:	f85b 200a 	ldr.w	r2, [fp, sl]
    80ae:	4641      	mov	r1, r8
    80b0:	9b02      	ldr	r3, [sp, #8]
    80b2:	2500      	movs	r5, #0
    80b4:	4610      	mov	r0, r2
    80b6:	881e      	ldrh	r6, [r3, #0]
    80b8:	b297      	uxth	r7, r2
    80ba:	fb06 5504 	mla	r5, r6, r4, r5
    80be:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    80c2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    80c6:	600f      	str	r7, [r1, #0]
    80c8:	f851 0f04 	ldr.w	r0, [r1, #4]!
    80cc:	f853 2b04 	ldr.w	r2, [r3], #4
    80d0:	b286      	uxth	r6, r0
    80d2:	0c12      	lsrs	r2, r2, #16
    80d4:	fb02 6204 	mla	r2, r2, r4, r6
    80d8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    80dc:	0c15      	lsrs	r5, r2, #16
    80de:	459c      	cmp	ip, r3
    80e0:	d8e9      	bhi.n	80b6 <__multiply+0xce>
    80e2:	600a      	str	r2, [r1, #0]
    80e4:	f10a 0a04 	add.w	sl, sl, #4
    80e8:	9a01      	ldr	r2, [sp, #4]
    80ea:	eb0a 0309 	add.w	r3, sl, r9
    80ee:	429a      	cmp	r2, r3
    80f0:	d8b7      	bhi.n	8062 <__multiply+0x7a>
    80f2:	9c05      	ldr	r4, [sp, #20]
    80f4:	2c00      	cmp	r4, #0
    80f6:	dd0b      	ble.n	8110 <__multiply+0x128>
    80f8:	9a04      	ldr	r2, [sp, #16]
    80fa:	f852 3c04 	ldr.w	r3, [r2, #-4]
    80fe:	b93b      	cbnz	r3, 8110 <__multiply+0x128>
    8100:	4613      	mov	r3, r2
    8102:	e003      	b.n	810c <__multiply+0x124>
    8104:	f853 2c08 	ldr.w	r2, [r3, #-8]
    8108:	3b04      	subs	r3, #4
    810a:	b90a      	cbnz	r2, 8110 <__multiply+0x128>
    810c:	3c01      	subs	r4, #1
    810e:	d1f9      	bne.n	8104 <__multiply+0x11c>
    8110:	9b03      	ldr	r3, [sp, #12]
    8112:	4618      	mov	r0, r3
    8114:	611c      	str	r4, [r3, #16]
    8116:	b007      	add	sp, #28
    8118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000811c <__i2b>:
    811c:	b510      	push	{r4, lr}
    811e:	460c      	mov	r4, r1
    8120:	2101      	movs	r1, #1
    8122:	f7ff fde9 	bl	7cf8 <_Balloc>
    8126:	2201      	movs	r2, #1
    8128:	6144      	str	r4, [r0, #20]
    812a:	6102      	str	r2, [r0, #16]
    812c:	bd10      	pop	{r4, pc}
    812e:	bf00      	nop

00008130 <__multadd>:
    8130:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    8134:	460d      	mov	r5, r1
    8136:	2100      	movs	r1, #0
    8138:	4606      	mov	r6, r0
    813a:	692c      	ldr	r4, [r5, #16]
    813c:	b083      	sub	sp, #12
    813e:	f105 0814 	add.w	r8, r5, #20
    8142:	4608      	mov	r0, r1
    8144:	f858 7001 	ldr.w	r7, [r8, r1]
    8148:	3001      	adds	r0, #1
    814a:	fa1f fa87 	uxth.w	sl, r7
    814e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    8152:	fb0a 3302 	mla	r3, sl, r2, r3
    8156:	fb0c fc02 	mul.w	ip, ip, r2
    815a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    815e:	b29b      	uxth	r3, r3
    8160:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    8164:	f848 3001 	str.w	r3, [r8, r1]
    8168:	3104      	adds	r1, #4
    816a:	4284      	cmp	r4, r0
    816c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    8170:	dce8      	bgt.n	8144 <__multadd+0x14>
    8172:	b13b      	cbz	r3, 8184 <__multadd+0x54>
    8174:	68aa      	ldr	r2, [r5, #8]
    8176:	4294      	cmp	r4, r2
    8178:	da08      	bge.n	818c <__multadd+0x5c>
    817a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    817e:	3401      	adds	r4, #1
    8180:	612c      	str	r4, [r5, #16]
    8182:	6153      	str	r3, [r2, #20]
    8184:	4628      	mov	r0, r5
    8186:	b003      	add	sp, #12
    8188:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    818c:	6869      	ldr	r1, [r5, #4]
    818e:	4630      	mov	r0, r6
    8190:	9301      	str	r3, [sp, #4]
    8192:	3101      	adds	r1, #1
    8194:	f7ff fdb0 	bl	7cf8 <_Balloc>
    8198:	692a      	ldr	r2, [r5, #16]
    819a:	f105 010c 	add.w	r1, r5, #12
    819e:	3202      	adds	r2, #2
    81a0:	0092      	lsls	r2, r2, #2
    81a2:	4607      	mov	r7, r0
    81a4:	300c      	adds	r0, #12
    81a6:	f7fa f927 	bl	23f8 <memcpy>
    81aa:	4629      	mov	r1, r5
    81ac:	4630      	mov	r0, r6
    81ae:	463d      	mov	r5, r7
    81b0:	f7ff fd86 	bl	7cc0 <_Bfree>
    81b4:	9b01      	ldr	r3, [sp, #4]
    81b6:	e7e0      	b.n	817a <__multadd+0x4a>

000081b8 <__pow5mult>:
    81b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    81bc:	4615      	mov	r5, r2
    81be:	f012 0203 	ands.w	r2, r2, #3
    81c2:	4604      	mov	r4, r0
    81c4:	4688      	mov	r8, r1
    81c6:	d12c      	bne.n	8222 <__pow5mult+0x6a>
    81c8:	10ad      	asrs	r5, r5, #2
    81ca:	d01e      	beq.n	820a <__pow5mult+0x52>
    81cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
    81ce:	2e00      	cmp	r6, #0
    81d0:	d034      	beq.n	823c <__pow5mult+0x84>
    81d2:	68b7      	ldr	r7, [r6, #8]
    81d4:	2f00      	cmp	r7, #0
    81d6:	d03b      	beq.n	8250 <__pow5mult+0x98>
    81d8:	f015 0f01 	tst.w	r5, #1
    81dc:	d108      	bne.n	81f0 <__pow5mult+0x38>
    81de:	106d      	asrs	r5, r5, #1
    81e0:	d013      	beq.n	820a <__pow5mult+0x52>
    81e2:	683e      	ldr	r6, [r7, #0]
    81e4:	b1a6      	cbz	r6, 8210 <__pow5mult+0x58>
    81e6:	4630      	mov	r0, r6
    81e8:	4607      	mov	r7, r0
    81ea:	f015 0f01 	tst.w	r5, #1
    81ee:	d0f6      	beq.n	81de <__pow5mult+0x26>
    81f0:	4641      	mov	r1, r8
    81f2:	463a      	mov	r2, r7
    81f4:	4620      	mov	r0, r4
    81f6:	f7ff fef7 	bl	7fe8 <__multiply>
    81fa:	4641      	mov	r1, r8
    81fc:	4606      	mov	r6, r0
    81fe:	4620      	mov	r0, r4
    8200:	f7ff fd5e 	bl	7cc0 <_Bfree>
    8204:	106d      	asrs	r5, r5, #1
    8206:	46b0      	mov	r8, r6
    8208:	d1eb      	bne.n	81e2 <__pow5mult+0x2a>
    820a:	4640      	mov	r0, r8
    820c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8210:	4639      	mov	r1, r7
    8212:	463a      	mov	r2, r7
    8214:	4620      	mov	r0, r4
    8216:	f7ff fee7 	bl	7fe8 <__multiply>
    821a:	6038      	str	r0, [r7, #0]
    821c:	4607      	mov	r7, r0
    821e:	6006      	str	r6, [r0, #0]
    8220:	e7e3      	b.n	81ea <__pow5mult+0x32>
    8222:	f24a 2c50 	movw	ip, #41552	; 0xa250
    8226:	2300      	movs	r3, #0
    8228:	f2c0 0c00 	movt	ip, #0
    822c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    8230:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    8234:	f7ff ff7c 	bl	8130 <__multadd>
    8238:	4680      	mov	r8, r0
    823a:	e7c5      	b.n	81c8 <__pow5mult+0x10>
    823c:	2010      	movs	r0, #16
    823e:	f7fe ffd5 	bl	71ec <malloc>
    8242:	2300      	movs	r3, #0
    8244:	4606      	mov	r6, r0
    8246:	6260      	str	r0, [r4, #36]	; 0x24
    8248:	60c3      	str	r3, [r0, #12]
    824a:	6043      	str	r3, [r0, #4]
    824c:	6083      	str	r3, [r0, #8]
    824e:	6003      	str	r3, [r0, #0]
    8250:	4620      	mov	r0, r4
    8252:	f240 2171 	movw	r1, #625	; 0x271
    8256:	f7ff ff61 	bl	811c <__i2b>
    825a:	2300      	movs	r3, #0
    825c:	60b0      	str	r0, [r6, #8]
    825e:	4607      	mov	r7, r0
    8260:	6003      	str	r3, [r0, #0]
    8262:	e7b9      	b.n	81d8 <__pow5mult+0x20>

00008264 <__s2b>:
    8264:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8268:	461e      	mov	r6, r3
    826a:	f648 6339 	movw	r3, #36409	; 0x8e39
    826e:	f106 0c08 	add.w	ip, r6, #8
    8272:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    8276:	4688      	mov	r8, r1
    8278:	4605      	mov	r5, r0
    827a:	4617      	mov	r7, r2
    827c:	fb83 130c 	smull	r1, r3, r3, ip
    8280:	ea4f 7cec 	mov.w	ip, ip, asr #31
    8284:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    8288:	f1bc 0f01 	cmp.w	ip, #1
    828c:	dd35      	ble.n	82fa <__s2b+0x96>
    828e:	2100      	movs	r1, #0
    8290:	2201      	movs	r2, #1
    8292:	0052      	lsls	r2, r2, #1
    8294:	3101      	adds	r1, #1
    8296:	4594      	cmp	ip, r2
    8298:	dcfb      	bgt.n	8292 <__s2b+0x2e>
    829a:	4628      	mov	r0, r5
    829c:	f7ff fd2c 	bl	7cf8 <_Balloc>
    82a0:	9b08      	ldr	r3, [sp, #32]
    82a2:	6143      	str	r3, [r0, #20]
    82a4:	2301      	movs	r3, #1
    82a6:	2f09      	cmp	r7, #9
    82a8:	6103      	str	r3, [r0, #16]
    82aa:	dd22      	ble.n	82f2 <__s2b+0x8e>
    82ac:	f108 0a09 	add.w	sl, r8, #9
    82b0:	2409      	movs	r4, #9
    82b2:	f818 3004 	ldrb.w	r3, [r8, r4]
    82b6:	4601      	mov	r1, r0
    82b8:	220a      	movs	r2, #10
    82ba:	3401      	adds	r4, #1
    82bc:	3b30      	subs	r3, #48	; 0x30
    82be:	4628      	mov	r0, r5
    82c0:	f7ff ff36 	bl	8130 <__multadd>
    82c4:	42a7      	cmp	r7, r4
    82c6:	dcf4      	bgt.n	82b2 <__s2b+0x4e>
    82c8:	eb0a 0807 	add.w	r8, sl, r7
    82cc:	f1a8 0808 	sub.w	r8, r8, #8
    82d0:	42be      	cmp	r6, r7
    82d2:	dd0c      	ble.n	82ee <__s2b+0x8a>
    82d4:	2400      	movs	r4, #0
    82d6:	f818 3004 	ldrb.w	r3, [r8, r4]
    82da:	4601      	mov	r1, r0
    82dc:	3401      	adds	r4, #1
    82de:	220a      	movs	r2, #10
    82e0:	3b30      	subs	r3, #48	; 0x30
    82e2:	4628      	mov	r0, r5
    82e4:	f7ff ff24 	bl	8130 <__multadd>
    82e8:	19e3      	adds	r3, r4, r7
    82ea:	429e      	cmp	r6, r3
    82ec:	dcf3      	bgt.n	82d6 <__s2b+0x72>
    82ee:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    82f2:	f108 080a 	add.w	r8, r8, #10
    82f6:	2709      	movs	r7, #9
    82f8:	e7ea      	b.n	82d0 <__s2b+0x6c>
    82fa:	2100      	movs	r1, #0
    82fc:	e7cd      	b.n	829a <__s2b+0x36>
    82fe:	bf00      	nop

00008300 <_realloc_r>:
    8300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8304:	4691      	mov	r9, r2
    8306:	b083      	sub	sp, #12
    8308:	4607      	mov	r7, r0
    830a:	460e      	mov	r6, r1
    830c:	2900      	cmp	r1, #0
    830e:	f000 813a 	beq.w	8586 <_realloc_r+0x286>
    8312:	f1a1 0808 	sub.w	r8, r1, #8
    8316:	f109 040b 	add.w	r4, r9, #11
    831a:	f7ff fb41 	bl	79a0 <__malloc_lock>
    831e:	2c16      	cmp	r4, #22
    8320:	f8d8 1004 	ldr.w	r1, [r8, #4]
    8324:	460b      	mov	r3, r1
    8326:	f200 80a0 	bhi.w	846a <_realloc_r+0x16a>
    832a:	2210      	movs	r2, #16
    832c:	2500      	movs	r5, #0
    832e:	4614      	mov	r4, r2
    8330:	454c      	cmp	r4, r9
    8332:	bf38      	it	cc
    8334:	f045 0501 	orrcc.w	r5, r5, #1
    8338:	2d00      	cmp	r5, #0
    833a:	f040 812a 	bne.w	8592 <_realloc_r+0x292>
    833e:	f021 0a03 	bic.w	sl, r1, #3
    8342:	4592      	cmp	sl, r2
    8344:	bfa2      	ittt	ge
    8346:	4640      	movge	r0, r8
    8348:	4655      	movge	r5, sl
    834a:	f108 0808 	addge.w	r8, r8, #8
    834e:	da75      	bge.n	843c <_realloc_r+0x13c>
    8350:	f240 1330 	movw	r3, #304	; 0x130
    8354:	eb08 000a 	add.w	r0, r8, sl
    8358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    835c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    8360:	4586      	cmp	lr, r0
    8362:	f000 811a 	beq.w	859a <_realloc_r+0x29a>
    8366:	f8d0 c004 	ldr.w	ip, [r0, #4]
    836a:	f02c 0b01 	bic.w	fp, ip, #1
    836e:	4483      	add	fp, r0
    8370:	f8db b004 	ldr.w	fp, [fp, #4]
    8374:	f01b 0f01 	tst.w	fp, #1
    8378:	d07c      	beq.n	8474 <_realloc_r+0x174>
    837a:	46ac      	mov	ip, r5
    837c:	4628      	mov	r0, r5
    837e:	f011 0f01 	tst.w	r1, #1
    8382:	f040 809b 	bne.w	84bc <_realloc_r+0x1bc>
    8386:	f856 1c08 	ldr.w	r1, [r6, #-8]
    838a:	ebc1 0b08 	rsb	fp, r1, r8
    838e:	f8db 5004 	ldr.w	r5, [fp, #4]
    8392:	f025 0503 	bic.w	r5, r5, #3
    8396:	2800      	cmp	r0, #0
    8398:	f000 80dd 	beq.w	8556 <_realloc_r+0x256>
    839c:	4570      	cmp	r0, lr
    839e:	f000 811f 	beq.w	85e0 <_realloc_r+0x2e0>
    83a2:	eb05 030a 	add.w	r3, r5, sl
    83a6:	eb0c 0503 	add.w	r5, ip, r3
    83aa:	4295      	cmp	r5, r2
    83ac:	bfb8      	it	lt
    83ae:	461d      	movlt	r5, r3
    83b0:	f2c0 80d2 	blt.w	8558 <_realloc_r+0x258>
    83b4:	6881      	ldr	r1, [r0, #8]
    83b6:	465b      	mov	r3, fp
    83b8:	68c0      	ldr	r0, [r0, #12]
    83ba:	f1aa 0204 	sub.w	r2, sl, #4
    83be:	2a24      	cmp	r2, #36	; 0x24
    83c0:	6081      	str	r1, [r0, #8]
    83c2:	60c8      	str	r0, [r1, #12]
    83c4:	f853 1f08 	ldr.w	r1, [r3, #8]!
    83c8:	f8db 000c 	ldr.w	r0, [fp, #12]
    83cc:	6081      	str	r1, [r0, #8]
    83ce:	60c8      	str	r0, [r1, #12]
    83d0:	f200 80d0 	bhi.w	8574 <_realloc_r+0x274>
    83d4:	2a13      	cmp	r2, #19
    83d6:	469c      	mov	ip, r3
    83d8:	d921      	bls.n	841e <_realloc_r+0x11e>
    83da:	4631      	mov	r1, r6
    83dc:	f10b 0c10 	add.w	ip, fp, #16
    83e0:	f851 0b04 	ldr.w	r0, [r1], #4
    83e4:	f8cb 0008 	str.w	r0, [fp, #8]
    83e8:	6870      	ldr	r0, [r6, #4]
    83ea:	1d0e      	adds	r6, r1, #4
    83ec:	2a1b      	cmp	r2, #27
    83ee:	f8cb 000c 	str.w	r0, [fp, #12]
    83f2:	d914      	bls.n	841e <_realloc_r+0x11e>
    83f4:	6848      	ldr	r0, [r1, #4]
    83f6:	1d31      	adds	r1, r6, #4
    83f8:	f10b 0c18 	add.w	ip, fp, #24
    83fc:	f8cb 0010 	str.w	r0, [fp, #16]
    8400:	6870      	ldr	r0, [r6, #4]
    8402:	1d0e      	adds	r6, r1, #4
    8404:	2a24      	cmp	r2, #36	; 0x24
    8406:	f8cb 0014 	str.w	r0, [fp, #20]
    840a:	d108      	bne.n	841e <_realloc_r+0x11e>
    840c:	684a      	ldr	r2, [r1, #4]
    840e:	f10b 0c20 	add.w	ip, fp, #32
    8412:	f8cb 2018 	str.w	r2, [fp, #24]
    8416:	6872      	ldr	r2, [r6, #4]
    8418:	3608      	adds	r6, #8
    841a:	f8cb 201c 	str.w	r2, [fp, #28]
    841e:	4631      	mov	r1, r6
    8420:	4698      	mov	r8, r3
    8422:	4662      	mov	r2, ip
    8424:	4658      	mov	r0, fp
    8426:	f851 3b04 	ldr.w	r3, [r1], #4
    842a:	f842 3b04 	str.w	r3, [r2], #4
    842e:	6873      	ldr	r3, [r6, #4]
    8430:	f8cc 3004 	str.w	r3, [ip, #4]
    8434:	684b      	ldr	r3, [r1, #4]
    8436:	6053      	str	r3, [r2, #4]
    8438:	f8db 3004 	ldr.w	r3, [fp, #4]
    843c:	ebc4 0c05 	rsb	ip, r4, r5
    8440:	f1bc 0f0f 	cmp.w	ip, #15
    8444:	d826      	bhi.n	8494 <_realloc_r+0x194>
    8446:	1942      	adds	r2, r0, r5
    8448:	f003 0301 	and.w	r3, r3, #1
    844c:	ea43 0505 	orr.w	r5, r3, r5
    8450:	6045      	str	r5, [r0, #4]
    8452:	6853      	ldr	r3, [r2, #4]
    8454:	f043 0301 	orr.w	r3, r3, #1
    8458:	6053      	str	r3, [r2, #4]
    845a:	4638      	mov	r0, r7
    845c:	4645      	mov	r5, r8
    845e:	f7ff faa1 	bl	79a4 <__malloc_unlock>
    8462:	4628      	mov	r0, r5
    8464:	b003      	add	sp, #12
    8466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    846a:	f024 0407 	bic.w	r4, r4, #7
    846e:	4622      	mov	r2, r4
    8470:	0fe5      	lsrs	r5, r4, #31
    8472:	e75d      	b.n	8330 <_realloc_r+0x30>
    8474:	f02c 0c03 	bic.w	ip, ip, #3
    8478:	eb0c 050a 	add.w	r5, ip, sl
    847c:	4295      	cmp	r5, r2
    847e:	f6ff af7e 	blt.w	837e <_realloc_r+0x7e>
    8482:	6882      	ldr	r2, [r0, #8]
    8484:	460b      	mov	r3, r1
    8486:	68c1      	ldr	r1, [r0, #12]
    8488:	4640      	mov	r0, r8
    848a:	f108 0808 	add.w	r8, r8, #8
    848e:	608a      	str	r2, [r1, #8]
    8490:	60d1      	str	r1, [r2, #12]
    8492:	e7d3      	b.n	843c <_realloc_r+0x13c>
    8494:	1901      	adds	r1, r0, r4
    8496:	f003 0301 	and.w	r3, r3, #1
    849a:	eb01 020c 	add.w	r2, r1, ip
    849e:	ea43 0404 	orr.w	r4, r3, r4
    84a2:	f04c 0301 	orr.w	r3, ip, #1
    84a6:	6044      	str	r4, [r0, #4]
    84a8:	604b      	str	r3, [r1, #4]
    84aa:	4638      	mov	r0, r7
    84ac:	6853      	ldr	r3, [r2, #4]
    84ae:	3108      	adds	r1, #8
    84b0:	f043 0301 	orr.w	r3, r3, #1
    84b4:	6053      	str	r3, [r2, #4]
    84b6:	f7fe fb1f 	bl	6af8 <_free_r>
    84ba:	e7ce      	b.n	845a <_realloc_r+0x15a>
    84bc:	4649      	mov	r1, r9
    84be:	4638      	mov	r0, r7
    84c0:	f7fe fe9c 	bl	71fc <_malloc_r>
    84c4:	4605      	mov	r5, r0
    84c6:	2800      	cmp	r0, #0
    84c8:	d041      	beq.n	854e <_realloc_r+0x24e>
    84ca:	f8d8 3004 	ldr.w	r3, [r8, #4]
    84ce:	f1a0 0208 	sub.w	r2, r0, #8
    84d2:	f023 0101 	bic.w	r1, r3, #1
    84d6:	4441      	add	r1, r8
    84d8:	428a      	cmp	r2, r1
    84da:	f000 80d7 	beq.w	868c <_realloc_r+0x38c>
    84de:	f1aa 0204 	sub.w	r2, sl, #4
    84e2:	4631      	mov	r1, r6
    84e4:	2a24      	cmp	r2, #36	; 0x24
    84e6:	d878      	bhi.n	85da <_realloc_r+0x2da>
    84e8:	2a13      	cmp	r2, #19
    84ea:	4603      	mov	r3, r0
    84ec:	d921      	bls.n	8532 <_realloc_r+0x232>
    84ee:	4634      	mov	r4, r6
    84f0:	f854 3b04 	ldr.w	r3, [r4], #4
    84f4:	1d21      	adds	r1, r4, #4
    84f6:	f840 3b04 	str.w	r3, [r0], #4
    84fa:	1d03      	adds	r3, r0, #4
    84fc:	f8d6 c004 	ldr.w	ip, [r6, #4]
    8500:	2a1b      	cmp	r2, #27
    8502:	f8c5 c004 	str.w	ip, [r5, #4]
    8506:	d914      	bls.n	8532 <_realloc_r+0x232>
    8508:	f8d4 e004 	ldr.w	lr, [r4, #4]
    850c:	1d1c      	adds	r4, r3, #4
    850e:	f101 0c04 	add.w	ip, r1, #4
    8512:	f8c0 e004 	str.w	lr, [r0, #4]
    8516:	6848      	ldr	r0, [r1, #4]
    8518:	f10c 0104 	add.w	r1, ip, #4
    851c:	6058      	str	r0, [r3, #4]
    851e:	1d23      	adds	r3, r4, #4
    8520:	2a24      	cmp	r2, #36	; 0x24
    8522:	d106      	bne.n	8532 <_realloc_r+0x232>
    8524:	f8dc 2004 	ldr.w	r2, [ip, #4]
    8528:	6062      	str	r2, [r4, #4]
    852a:	684a      	ldr	r2, [r1, #4]
    852c:	3108      	adds	r1, #8
    852e:	605a      	str	r2, [r3, #4]
    8530:	3308      	adds	r3, #8
    8532:	4608      	mov	r0, r1
    8534:	461a      	mov	r2, r3
    8536:	f850 4b04 	ldr.w	r4, [r0], #4
    853a:	f842 4b04 	str.w	r4, [r2], #4
    853e:	6849      	ldr	r1, [r1, #4]
    8540:	6059      	str	r1, [r3, #4]
    8542:	6843      	ldr	r3, [r0, #4]
    8544:	6053      	str	r3, [r2, #4]
    8546:	4631      	mov	r1, r6
    8548:	4638      	mov	r0, r7
    854a:	f7fe fad5 	bl	6af8 <_free_r>
    854e:	4638      	mov	r0, r7
    8550:	f7ff fa28 	bl	79a4 <__malloc_unlock>
    8554:	e785      	b.n	8462 <_realloc_r+0x162>
    8556:	4455      	add	r5, sl
    8558:	4295      	cmp	r5, r2
    855a:	dbaf      	blt.n	84bc <_realloc_r+0x1bc>
    855c:	465b      	mov	r3, fp
    855e:	f8db 000c 	ldr.w	r0, [fp, #12]
    8562:	f1aa 0204 	sub.w	r2, sl, #4
    8566:	f853 1f08 	ldr.w	r1, [r3, #8]!
    856a:	2a24      	cmp	r2, #36	; 0x24
    856c:	6081      	str	r1, [r0, #8]
    856e:	60c8      	str	r0, [r1, #12]
    8570:	f67f af30 	bls.w	83d4 <_realloc_r+0xd4>
    8574:	4618      	mov	r0, r3
    8576:	4631      	mov	r1, r6
    8578:	4698      	mov	r8, r3
    857a:	f7ff f94b 	bl	7814 <memmove>
    857e:	4658      	mov	r0, fp
    8580:	f8db 3004 	ldr.w	r3, [fp, #4]
    8584:	e75a      	b.n	843c <_realloc_r+0x13c>
    8586:	4611      	mov	r1, r2
    8588:	b003      	add	sp, #12
    858a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    858e:	f7fe be35 	b.w	71fc <_malloc_r>
    8592:	230c      	movs	r3, #12
    8594:	2500      	movs	r5, #0
    8596:	603b      	str	r3, [r7, #0]
    8598:	e763      	b.n	8462 <_realloc_r+0x162>
    859a:	f8de 5004 	ldr.w	r5, [lr, #4]
    859e:	f104 0b10 	add.w	fp, r4, #16
    85a2:	f025 0c03 	bic.w	ip, r5, #3
    85a6:	eb0c 000a 	add.w	r0, ip, sl
    85aa:	4558      	cmp	r0, fp
    85ac:	bfb8      	it	lt
    85ae:	4670      	movlt	r0, lr
    85b0:	f6ff aee5 	blt.w	837e <_realloc_r+0x7e>
    85b4:	eb08 0204 	add.w	r2, r8, r4
    85b8:	1b01      	subs	r1, r0, r4
    85ba:	f041 0101 	orr.w	r1, r1, #1
    85be:	609a      	str	r2, [r3, #8]
    85c0:	6051      	str	r1, [r2, #4]
    85c2:	4638      	mov	r0, r7
    85c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
    85c8:	4635      	mov	r5, r6
    85ca:	f001 0301 	and.w	r3, r1, #1
    85ce:	431c      	orrs	r4, r3
    85d0:	f8c8 4004 	str.w	r4, [r8, #4]
    85d4:	f7ff f9e6 	bl	79a4 <__malloc_unlock>
    85d8:	e743      	b.n	8462 <_realloc_r+0x162>
    85da:	f7ff f91b 	bl	7814 <memmove>
    85de:	e7b2      	b.n	8546 <_realloc_r+0x246>
    85e0:	4455      	add	r5, sl
    85e2:	f104 0110 	add.w	r1, r4, #16
    85e6:	44ac      	add	ip, r5
    85e8:	458c      	cmp	ip, r1
    85ea:	dbb5      	blt.n	8558 <_realloc_r+0x258>
    85ec:	465d      	mov	r5, fp
    85ee:	f8db 000c 	ldr.w	r0, [fp, #12]
    85f2:	f1aa 0204 	sub.w	r2, sl, #4
    85f6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    85fa:	2a24      	cmp	r2, #36	; 0x24
    85fc:	6081      	str	r1, [r0, #8]
    85fe:	60c8      	str	r0, [r1, #12]
    8600:	d84c      	bhi.n	869c <_realloc_r+0x39c>
    8602:	2a13      	cmp	r2, #19
    8604:	4628      	mov	r0, r5
    8606:	d924      	bls.n	8652 <_realloc_r+0x352>
    8608:	4631      	mov	r1, r6
    860a:	f10b 0010 	add.w	r0, fp, #16
    860e:	f851 eb04 	ldr.w	lr, [r1], #4
    8612:	f8cb e008 	str.w	lr, [fp, #8]
    8616:	f8d6 e004 	ldr.w	lr, [r6, #4]
    861a:	1d0e      	adds	r6, r1, #4
    861c:	2a1b      	cmp	r2, #27
    861e:	f8cb e00c 	str.w	lr, [fp, #12]
    8622:	d916      	bls.n	8652 <_realloc_r+0x352>
    8624:	f8d1 e004 	ldr.w	lr, [r1, #4]
    8628:	1d31      	adds	r1, r6, #4
    862a:	f10b 0018 	add.w	r0, fp, #24
    862e:	f8cb e010 	str.w	lr, [fp, #16]
    8632:	f8d6 e004 	ldr.w	lr, [r6, #4]
    8636:	1d0e      	adds	r6, r1, #4
    8638:	2a24      	cmp	r2, #36	; 0x24
    863a:	f8cb e014 	str.w	lr, [fp, #20]
    863e:	d108      	bne.n	8652 <_realloc_r+0x352>
    8640:	684a      	ldr	r2, [r1, #4]
    8642:	f10b 0020 	add.w	r0, fp, #32
    8646:	f8cb 2018 	str.w	r2, [fp, #24]
    864a:	6872      	ldr	r2, [r6, #4]
    864c:	3608      	adds	r6, #8
    864e:	f8cb 201c 	str.w	r2, [fp, #28]
    8652:	4631      	mov	r1, r6
    8654:	4602      	mov	r2, r0
    8656:	f851 eb04 	ldr.w	lr, [r1], #4
    865a:	f842 eb04 	str.w	lr, [r2], #4
    865e:	6876      	ldr	r6, [r6, #4]
    8660:	6046      	str	r6, [r0, #4]
    8662:	6849      	ldr	r1, [r1, #4]
    8664:	6051      	str	r1, [r2, #4]
    8666:	eb0b 0204 	add.w	r2, fp, r4
    866a:	ebc4 010c 	rsb	r1, r4, ip
    866e:	f041 0101 	orr.w	r1, r1, #1
    8672:	609a      	str	r2, [r3, #8]
    8674:	6051      	str	r1, [r2, #4]
    8676:	4638      	mov	r0, r7
    8678:	f8db 1004 	ldr.w	r1, [fp, #4]
    867c:	f001 0301 	and.w	r3, r1, #1
    8680:	431c      	orrs	r4, r3
    8682:	f8cb 4004 	str.w	r4, [fp, #4]
    8686:	f7ff f98d 	bl	79a4 <__malloc_unlock>
    868a:	e6ea      	b.n	8462 <_realloc_r+0x162>
    868c:	6855      	ldr	r5, [r2, #4]
    868e:	4640      	mov	r0, r8
    8690:	f108 0808 	add.w	r8, r8, #8
    8694:	f025 0503 	bic.w	r5, r5, #3
    8698:	4455      	add	r5, sl
    869a:	e6cf      	b.n	843c <_realloc_r+0x13c>
    869c:	4631      	mov	r1, r6
    869e:	4628      	mov	r0, r5
    86a0:	9300      	str	r3, [sp, #0]
    86a2:	f8cd c004 	str.w	ip, [sp, #4]
    86a6:	f7ff f8b5 	bl	7814 <memmove>
    86aa:	f8dd c004 	ldr.w	ip, [sp, #4]
    86ae:	9b00      	ldr	r3, [sp, #0]
    86b0:	e7d9      	b.n	8666 <_realloc_r+0x366>
    86b2:	bf00      	nop

000086b4 <__isinfd>:
    86b4:	4602      	mov	r2, r0
    86b6:	4240      	negs	r0, r0
    86b8:	ea40 0302 	orr.w	r3, r0, r2
    86bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    86c0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    86c4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    86c8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    86cc:	4258      	negs	r0, r3
    86ce:	ea40 0303 	orr.w	r3, r0, r3
    86d2:	17d8      	asrs	r0, r3, #31
    86d4:	3001      	adds	r0, #1
    86d6:	4770      	bx	lr

000086d8 <__isnand>:
    86d8:	4602      	mov	r2, r0
    86da:	4240      	negs	r0, r0
    86dc:	4310      	orrs	r0, r2
    86de:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    86e2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    86e6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    86ea:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    86ee:	0fc0      	lsrs	r0, r0, #31
    86f0:	4770      	bx	lr
    86f2:	bf00      	nop

000086f4 <_sbrk_r>:
    86f4:	b538      	push	{r3, r4, r5, lr}
    86f6:	f240 54e8 	movw	r4, #1512	; 0x5e8
    86fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
    86fe:	4605      	mov	r5, r0
    8700:	4608      	mov	r0, r1
    8702:	2300      	movs	r3, #0
    8704:	6023      	str	r3, [r4, #0]
    8706:	f7f9 fe17 	bl	2338 <_sbrk>
    870a:	f1b0 3fff 	cmp.w	r0, #4294967295
    870e:	d000      	beq.n	8712 <_sbrk_r+0x1e>
    8710:	bd38      	pop	{r3, r4, r5, pc}
    8712:	6823      	ldr	r3, [r4, #0]
    8714:	2b00      	cmp	r3, #0
    8716:	d0fb      	beq.n	8710 <_sbrk_r+0x1c>
    8718:	602b      	str	r3, [r5, #0]
    871a:	bd38      	pop	{r3, r4, r5, pc}

0000871c <__sclose>:
    871c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8720:	f000 b960 	b.w	89e4 <_close_r>

00008724 <__sseek>:
    8724:	b510      	push	{r4, lr}
    8726:	460c      	mov	r4, r1
    8728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    872c:	f000 f9fe 	bl	8b2c <_lseek_r>
    8730:	89a3      	ldrh	r3, [r4, #12]
    8732:	f1b0 3fff 	cmp.w	r0, #4294967295
    8736:	bf15      	itete	ne
    8738:	6560      	strne	r0, [r4, #84]	; 0x54
    873a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    873e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    8742:	81a3      	strheq	r3, [r4, #12]
    8744:	bf18      	it	ne
    8746:	81a3      	strhne	r3, [r4, #12]
    8748:	bd10      	pop	{r4, pc}
    874a:	bf00      	nop

0000874c <__swrite>:
    874c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8750:	461d      	mov	r5, r3
    8752:	898b      	ldrh	r3, [r1, #12]
    8754:	460c      	mov	r4, r1
    8756:	4616      	mov	r6, r2
    8758:	4607      	mov	r7, r0
    875a:	f413 7f80 	tst.w	r3, #256	; 0x100
    875e:	d006      	beq.n	876e <__swrite+0x22>
    8760:	2302      	movs	r3, #2
    8762:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8766:	2200      	movs	r2, #0
    8768:	f000 f9e0 	bl	8b2c <_lseek_r>
    876c:	89a3      	ldrh	r3, [r4, #12]
    876e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    8772:	4638      	mov	r0, r7
    8774:	81a3      	strh	r3, [r4, #12]
    8776:	4632      	mov	r2, r6
    8778:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    877c:	462b      	mov	r3, r5
    877e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8782:	f7f9 bdb5 	b.w	22f0 <_write_r>
    8786:	bf00      	nop

00008788 <__sread>:
    8788:	b510      	push	{r4, lr}
    878a:	460c      	mov	r4, r1
    878c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8790:	f000 f9e2 	bl	8b58 <_read_r>
    8794:	2800      	cmp	r0, #0
    8796:	db03      	blt.n	87a0 <__sread+0x18>
    8798:	6d63      	ldr	r3, [r4, #84]	; 0x54
    879a:	181b      	adds	r3, r3, r0
    879c:	6563      	str	r3, [r4, #84]	; 0x54
    879e:	bd10      	pop	{r4, pc}
    87a0:	89a3      	ldrh	r3, [r4, #12]
    87a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    87a6:	81a3      	strh	r3, [r4, #12]
    87a8:	bd10      	pop	{r4, pc}
    87aa:	bf00      	nop

000087ac <strcmp>:
    87ac:	ea80 0201 	eor.w	r2, r0, r1
    87b0:	f012 0f03 	tst.w	r2, #3
    87b4:	d13a      	bne.n	882c <strcmp_unaligned>
    87b6:	f010 0203 	ands.w	r2, r0, #3
    87ba:	f020 0003 	bic.w	r0, r0, #3
    87be:	f021 0103 	bic.w	r1, r1, #3
    87c2:	f850 cb04 	ldr.w	ip, [r0], #4
    87c6:	bf08      	it	eq
    87c8:	f851 3b04 	ldreq.w	r3, [r1], #4
    87cc:	d00d      	beq.n	87ea <strcmp+0x3e>
    87ce:	f082 0203 	eor.w	r2, r2, #3
    87d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    87d6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    87da:	fa23 f202 	lsr.w	r2, r3, r2
    87de:	f851 3b04 	ldr.w	r3, [r1], #4
    87e2:	ea4c 0c02 	orr.w	ip, ip, r2
    87e6:	ea43 0302 	orr.w	r3, r3, r2
    87ea:	bf00      	nop
    87ec:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    87f0:	459c      	cmp	ip, r3
    87f2:	bf01      	itttt	eq
    87f4:	ea22 020c 	biceq.w	r2, r2, ip
    87f8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    87fc:	f850 cb04 	ldreq.w	ip, [r0], #4
    8800:	f851 3b04 	ldreq.w	r3, [r1], #4
    8804:	d0f2      	beq.n	87ec <strcmp+0x40>
    8806:	ea4f 600c 	mov.w	r0, ip, lsl #24
    880a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    880e:	2801      	cmp	r0, #1
    8810:	bf28      	it	cs
    8812:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    8816:	bf08      	it	eq
    8818:	0a1b      	lsreq	r3, r3, #8
    881a:	d0f4      	beq.n	8806 <strcmp+0x5a>
    881c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    8820:	ea4f 6010 	mov.w	r0, r0, lsr #24
    8824:	eba0 0003 	sub.w	r0, r0, r3
    8828:	4770      	bx	lr
    882a:	bf00      	nop

0000882c <strcmp_unaligned>:
    882c:	f010 0f03 	tst.w	r0, #3
    8830:	d00a      	beq.n	8848 <strcmp_unaligned+0x1c>
    8832:	f810 2b01 	ldrb.w	r2, [r0], #1
    8836:	f811 3b01 	ldrb.w	r3, [r1], #1
    883a:	2a01      	cmp	r2, #1
    883c:	bf28      	it	cs
    883e:	429a      	cmpcs	r2, r3
    8840:	d0f4      	beq.n	882c <strcmp_unaligned>
    8842:	eba2 0003 	sub.w	r0, r2, r3
    8846:	4770      	bx	lr
    8848:	f84d 5d04 	str.w	r5, [sp, #-4]!
    884c:	f84d 4d04 	str.w	r4, [sp, #-4]!
    8850:	f04f 0201 	mov.w	r2, #1
    8854:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    8858:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    885c:	f001 0c03 	and.w	ip, r1, #3
    8860:	f021 0103 	bic.w	r1, r1, #3
    8864:	f850 4b04 	ldr.w	r4, [r0], #4
    8868:	f851 5b04 	ldr.w	r5, [r1], #4
    886c:	f1bc 0f02 	cmp.w	ip, #2
    8870:	d026      	beq.n	88c0 <strcmp_unaligned+0x94>
    8872:	d84b      	bhi.n	890c <strcmp_unaligned+0xe0>
    8874:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    8878:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    887c:	eba4 0302 	sub.w	r3, r4, r2
    8880:	ea23 0304 	bic.w	r3, r3, r4
    8884:	d10d      	bne.n	88a2 <strcmp_unaligned+0x76>
    8886:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    888a:	bf08      	it	eq
    888c:	f851 5b04 	ldreq.w	r5, [r1], #4
    8890:	d10a      	bne.n	88a8 <strcmp_unaligned+0x7c>
    8892:	ea8c 0c04 	eor.w	ip, ip, r4
    8896:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    889a:	d10c      	bne.n	88b6 <strcmp_unaligned+0x8a>
    889c:	f850 4b04 	ldr.w	r4, [r0], #4
    88a0:	e7e8      	b.n	8874 <strcmp_unaligned+0x48>
    88a2:	ea4f 2515 	mov.w	r5, r5, lsr #8
    88a6:	e05c      	b.n	8962 <strcmp_unaligned+0x136>
    88a8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    88ac:	d152      	bne.n	8954 <strcmp_unaligned+0x128>
    88ae:	780d      	ldrb	r5, [r1, #0]
    88b0:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    88b4:	e055      	b.n	8962 <strcmp_unaligned+0x136>
    88b6:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    88ba:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    88be:	e050      	b.n	8962 <strcmp_unaligned+0x136>
    88c0:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    88c4:	eba4 0302 	sub.w	r3, r4, r2
    88c8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    88cc:	ea23 0304 	bic.w	r3, r3, r4
    88d0:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    88d4:	d117      	bne.n	8906 <strcmp_unaligned+0xda>
    88d6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    88da:	bf08      	it	eq
    88dc:	f851 5b04 	ldreq.w	r5, [r1], #4
    88e0:	d107      	bne.n	88f2 <strcmp_unaligned+0xc6>
    88e2:	ea8c 0c04 	eor.w	ip, ip, r4
    88e6:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    88ea:	d108      	bne.n	88fe <strcmp_unaligned+0xd2>
    88ec:	f850 4b04 	ldr.w	r4, [r0], #4
    88f0:	e7e6      	b.n	88c0 <strcmp_unaligned+0x94>
    88f2:	041b      	lsls	r3, r3, #16
    88f4:	d12e      	bne.n	8954 <strcmp_unaligned+0x128>
    88f6:	880d      	ldrh	r5, [r1, #0]
    88f8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    88fc:	e031      	b.n	8962 <strcmp_unaligned+0x136>
    88fe:	ea4f 4505 	mov.w	r5, r5, lsl #16
    8902:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    8906:	ea4f 4515 	mov.w	r5, r5, lsr #16
    890a:	e02a      	b.n	8962 <strcmp_unaligned+0x136>
    890c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    8910:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    8914:	eba4 0302 	sub.w	r3, r4, r2
    8918:	ea23 0304 	bic.w	r3, r3, r4
    891c:	d10d      	bne.n	893a <strcmp_unaligned+0x10e>
    891e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    8922:	bf08      	it	eq
    8924:	f851 5b04 	ldreq.w	r5, [r1], #4
    8928:	d10a      	bne.n	8940 <strcmp_unaligned+0x114>
    892a:	ea8c 0c04 	eor.w	ip, ip, r4
    892e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    8932:	d10a      	bne.n	894a <strcmp_unaligned+0x11e>
    8934:	f850 4b04 	ldr.w	r4, [r0], #4
    8938:	e7e8      	b.n	890c <strcmp_unaligned+0xe0>
    893a:	ea4f 6515 	mov.w	r5, r5, lsr #24
    893e:	e010      	b.n	8962 <strcmp_unaligned+0x136>
    8940:	f014 0fff 	tst.w	r4, #255	; 0xff
    8944:	d006      	beq.n	8954 <strcmp_unaligned+0x128>
    8946:	f851 5b04 	ldr.w	r5, [r1], #4
    894a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    894e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    8952:	e006      	b.n	8962 <strcmp_unaligned+0x136>
    8954:	f04f 0000 	mov.w	r0, #0
    8958:	f85d 4b04 	ldr.w	r4, [sp], #4
    895c:	f85d 5b04 	ldr.w	r5, [sp], #4
    8960:	4770      	bx	lr
    8962:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    8966:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    896a:	2801      	cmp	r0, #1
    896c:	bf28      	it	cs
    896e:	4290      	cmpcs	r0, r2
    8970:	bf04      	itt	eq
    8972:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    8976:	0a2d      	lsreq	r5, r5, #8
    8978:	d0f3      	beq.n	8962 <strcmp_unaligned+0x136>
    897a:	eba2 0000 	sub.w	r0, r2, r0
    897e:	f85d 4b04 	ldr.w	r4, [sp], #4
    8982:	f85d 5b04 	ldr.w	r5, [sp], #4
    8986:	4770      	bx	lr

00008988 <_calloc_r>:
    8988:	b538      	push	{r3, r4, r5, lr}
    898a:	fb01 f102 	mul.w	r1, r1, r2
    898e:	f7fe fc35 	bl	71fc <_malloc_r>
    8992:	4604      	mov	r4, r0
    8994:	b1f8      	cbz	r0, 89d6 <_calloc_r+0x4e>
    8996:	f850 2c04 	ldr.w	r2, [r0, #-4]
    899a:	f022 0203 	bic.w	r2, r2, #3
    899e:	3a04      	subs	r2, #4
    89a0:	2a24      	cmp	r2, #36	; 0x24
    89a2:	d81a      	bhi.n	89da <_calloc_r+0x52>
    89a4:	2a13      	cmp	r2, #19
    89a6:	4603      	mov	r3, r0
    89a8:	d90f      	bls.n	89ca <_calloc_r+0x42>
    89aa:	2100      	movs	r1, #0
    89ac:	f840 1b04 	str.w	r1, [r0], #4
    89b0:	1d03      	adds	r3, r0, #4
    89b2:	2a1b      	cmp	r2, #27
    89b4:	6061      	str	r1, [r4, #4]
    89b6:	d908      	bls.n	89ca <_calloc_r+0x42>
    89b8:	1d1d      	adds	r5, r3, #4
    89ba:	6041      	str	r1, [r0, #4]
    89bc:	6059      	str	r1, [r3, #4]
    89be:	1d2b      	adds	r3, r5, #4
    89c0:	2a24      	cmp	r2, #36	; 0x24
    89c2:	bf02      	ittt	eq
    89c4:	6069      	streq	r1, [r5, #4]
    89c6:	6059      	streq	r1, [r3, #4]
    89c8:	3308      	addeq	r3, #8
    89ca:	461a      	mov	r2, r3
    89cc:	2100      	movs	r1, #0
    89ce:	f842 1b04 	str.w	r1, [r2], #4
    89d2:	6059      	str	r1, [r3, #4]
    89d4:	6051      	str	r1, [r2, #4]
    89d6:	4620      	mov	r0, r4
    89d8:	bd38      	pop	{r3, r4, r5, pc}
    89da:	2100      	movs	r1, #0
    89dc:	f7fe ff76 	bl	78cc <memset>
    89e0:	4620      	mov	r0, r4
    89e2:	bd38      	pop	{r3, r4, r5, pc}

000089e4 <_close_r>:
    89e4:	b538      	push	{r3, r4, r5, lr}
    89e6:	f240 54e8 	movw	r4, #1512	; 0x5e8
    89ea:	f2c2 0400 	movt	r4, #8192	; 0x2000
    89ee:	4605      	mov	r5, r0
    89f0:	4608      	mov	r0, r1
    89f2:	2300      	movs	r3, #0
    89f4:	6023      	str	r3, [r4, #0]
    89f6:	f7f9 fc15 	bl	2224 <_close>
    89fa:	f1b0 3fff 	cmp.w	r0, #4294967295
    89fe:	d000      	beq.n	8a02 <_close_r+0x1e>
    8a00:	bd38      	pop	{r3, r4, r5, pc}
    8a02:	6823      	ldr	r3, [r4, #0]
    8a04:	2b00      	cmp	r3, #0
    8a06:	d0fb      	beq.n	8a00 <_close_r+0x1c>
    8a08:	602b      	str	r3, [r5, #0]
    8a0a:	bd38      	pop	{r3, r4, r5, pc}

00008a0c <_fclose_r>:
    8a0c:	b570      	push	{r4, r5, r6, lr}
    8a0e:	4605      	mov	r5, r0
    8a10:	460c      	mov	r4, r1
    8a12:	2900      	cmp	r1, #0
    8a14:	d04b      	beq.n	8aae <_fclose_r+0xa2>
    8a16:	f7fd ff37 	bl	6888 <__sfp_lock_acquire>
    8a1a:	b115      	cbz	r5, 8a22 <_fclose_r+0x16>
    8a1c:	69ab      	ldr	r3, [r5, #24]
    8a1e:	2b00      	cmp	r3, #0
    8a20:	d048      	beq.n	8ab4 <_fclose_r+0xa8>
    8a22:	f24a 13ac 	movw	r3, #41388	; 0xa1ac
    8a26:	f2c0 0300 	movt	r3, #0
    8a2a:	429c      	cmp	r4, r3
    8a2c:	bf08      	it	eq
    8a2e:	686c      	ldreq	r4, [r5, #4]
    8a30:	d00e      	beq.n	8a50 <_fclose_r+0x44>
    8a32:	f24a 13cc 	movw	r3, #41420	; 0xa1cc
    8a36:	f2c0 0300 	movt	r3, #0
    8a3a:	429c      	cmp	r4, r3
    8a3c:	bf08      	it	eq
    8a3e:	68ac      	ldreq	r4, [r5, #8]
    8a40:	d006      	beq.n	8a50 <_fclose_r+0x44>
    8a42:	f24a 13ec 	movw	r3, #41452	; 0xa1ec
    8a46:	f2c0 0300 	movt	r3, #0
    8a4a:	429c      	cmp	r4, r3
    8a4c:	bf08      	it	eq
    8a4e:	68ec      	ldreq	r4, [r5, #12]
    8a50:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    8a54:	b33e      	cbz	r6, 8aa6 <_fclose_r+0x9a>
    8a56:	4628      	mov	r0, r5
    8a58:	4621      	mov	r1, r4
    8a5a:	f7fd fe59 	bl	6710 <_fflush_r>
    8a5e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8a60:	4606      	mov	r6, r0
    8a62:	b13b      	cbz	r3, 8a74 <_fclose_r+0x68>
    8a64:	4628      	mov	r0, r5
    8a66:	6a21      	ldr	r1, [r4, #32]
    8a68:	4798      	blx	r3
    8a6a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    8a6e:	bf28      	it	cs
    8a70:	f04f 36ff 	movcs.w	r6, #4294967295
    8a74:	89a3      	ldrh	r3, [r4, #12]
    8a76:	f013 0f80 	tst.w	r3, #128	; 0x80
    8a7a:	d11f      	bne.n	8abc <_fclose_r+0xb0>
    8a7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8a7e:	b141      	cbz	r1, 8a92 <_fclose_r+0x86>
    8a80:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8a84:	4299      	cmp	r1, r3
    8a86:	d002      	beq.n	8a8e <_fclose_r+0x82>
    8a88:	4628      	mov	r0, r5
    8a8a:	f7fe f835 	bl	6af8 <_free_r>
    8a8e:	2300      	movs	r3, #0
    8a90:	6363      	str	r3, [r4, #52]	; 0x34
    8a92:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    8a94:	b121      	cbz	r1, 8aa0 <_fclose_r+0x94>
    8a96:	4628      	mov	r0, r5
    8a98:	f7fe f82e 	bl	6af8 <_free_r>
    8a9c:	2300      	movs	r3, #0
    8a9e:	64a3      	str	r3, [r4, #72]	; 0x48
    8aa0:	f04f 0300 	mov.w	r3, #0
    8aa4:	81a3      	strh	r3, [r4, #12]
    8aa6:	f7fd fef1 	bl	688c <__sfp_lock_release>
    8aaa:	4630      	mov	r0, r6
    8aac:	bd70      	pop	{r4, r5, r6, pc}
    8aae:	460e      	mov	r6, r1
    8ab0:	4630      	mov	r0, r6
    8ab2:	bd70      	pop	{r4, r5, r6, pc}
    8ab4:	4628      	mov	r0, r5
    8ab6:	f7fd ff9b 	bl	69f0 <__sinit>
    8aba:	e7b2      	b.n	8a22 <_fclose_r+0x16>
    8abc:	4628      	mov	r0, r5
    8abe:	6921      	ldr	r1, [r4, #16]
    8ac0:	f7fe f81a 	bl	6af8 <_free_r>
    8ac4:	e7da      	b.n	8a7c <_fclose_r+0x70>
    8ac6:	bf00      	nop

00008ac8 <fclose>:
    8ac8:	f240 032c 	movw	r3, #44	; 0x2c
    8acc:	4601      	mov	r1, r0
    8ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8ad2:	6818      	ldr	r0, [r3, #0]
    8ad4:	e79a      	b.n	8a0c <_fclose_r>
    8ad6:	bf00      	nop

00008ad8 <_fstat_r>:
    8ad8:	b538      	push	{r3, r4, r5, lr}
    8ada:	f240 54e8 	movw	r4, #1512	; 0x5e8
    8ade:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8ae2:	4605      	mov	r5, r0
    8ae4:	4608      	mov	r0, r1
    8ae6:	4611      	mov	r1, r2
    8ae8:	2300      	movs	r3, #0
    8aea:	6023      	str	r3, [r4, #0]
    8aec:	f7f9 fba0 	bl	2230 <_fstat>
    8af0:	f1b0 3fff 	cmp.w	r0, #4294967295
    8af4:	d000      	beq.n	8af8 <_fstat_r+0x20>
    8af6:	bd38      	pop	{r3, r4, r5, pc}
    8af8:	6823      	ldr	r3, [r4, #0]
    8afa:	2b00      	cmp	r3, #0
    8afc:	d0fb      	beq.n	8af6 <_fstat_r+0x1e>
    8afe:	602b      	str	r3, [r5, #0]
    8b00:	bd38      	pop	{r3, r4, r5, pc}
    8b02:	bf00      	nop

00008b04 <_isatty_r>:
    8b04:	b538      	push	{r3, r4, r5, lr}
    8b06:	f240 54e8 	movw	r4, #1512	; 0x5e8
    8b0a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8b0e:	4605      	mov	r5, r0
    8b10:	4608      	mov	r0, r1
    8b12:	2300      	movs	r3, #0
    8b14:	6023      	str	r3, [r4, #0]
    8b16:	f7f9 fb95 	bl	2244 <_isatty>
    8b1a:	f1b0 3fff 	cmp.w	r0, #4294967295
    8b1e:	d000      	beq.n	8b22 <_isatty_r+0x1e>
    8b20:	bd38      	pop	{r3, r4, r5, pc}
    8b22:	6823      	ldr	r3, [r4, #0]
    8b24:	2b00      	cmp	r3, #0
    8b26:	d0fb      	beq.n	8b20 <_isatty_r+0x1c>
    8b28:	602b      	str	r3, [r5, #0]
    8b2a:	bd38      	pop	{r3, r4, r5, pc}

00008b2c <_lseek_r>:
    8b2c:	b538      	push	{r3, r4, r5, lr}
    8b2e:	f240 54e8 	movw	r4, #1512	; 0x5e8
    8b32:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8b36:	4605      	mov	r5, r0
    8b38:	4608      	mov	r0, r1
    8b3a:	4611      	mov	r1, r2
    8b3c:	461a      	mov	r2, r3
    8b3e:	2300      	movs	r3, #0
    8b40:	6023      	str	r3, [r4, #0]
    8b42:	f7f9 fb83 	bl	224c <_lseek>
    8b46:	f1b0 3fff 	cmp.w	r0, #4294967295
    8b4a:	d000      	beq.n	8b4e <_lseek_r+0x22>
    8b4c:	bd38      	pop	{r3, r4, r5, pc}
    8b4e:	6823      	ldr	r3, [r4, #0]
    8b50:	2b00      	cmp	r3, #0
    8b52:	d0fb      	beq.n	8b4c <_lseek_r+0x20>
    8b54:	602b      	str	r3, [r5, #0]
    8b56:	bd38      	pop	{r3, r4, r5, pc}

00008b58 <_read_r>:
    8b58:	b538      	push	{r3, r4, r5, lr}
    8b5a:	f240 54e8 	movw	r4, #1512	; 0x5e8
    8b5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8b62:	4605      	mov	r5, r0
    8b64:	4608      	mov	r0, r1
    8b66:	4611      	mov	r1, r2
    8b68:	461a      	mov	r2, r3
    8b6a:	2300      	movs	r3, #0
    8b6c:	6023      	str	r3, [r4, #0]
    8b6e:	f7f9 fb75 	bl	225c <_read>
    8b72:	f1b0 3fff 	cmp.w	r0, #4294967295
    8b76:	d000      	beq.n	8b7a <_read_r+0x22>
    8b78:	bd38      	pop	{r3, r4, r5, pc}
    8b7a:	6823      	ldr	r3, [r4, #0]
    8b7c:	2b00      	cmp	r3, #0
    8b7e:	d0fb      	beq.n	8b78 <_read_r+0x20>
    8b80:	602b      	str	r3, [r5, #0]
    8b82:	bd38      	pop	{r3, r4, r5, pc}

00008b84 <_wrapup_reent>:
    8b84:	b570      	push	{r4, r5, r6, lr}
    8b86:	4604      	mov	r4, r0
    8b88:	b188      	cbz	r0, 8bae <_wrapup_reent+0x2a>
    8b8a:	f104 0248 	add.w	r2, r4, #72	; 0x48
    8b8e:	6853      	ldr	r3, [r2, #4]
    8b90:	1e5d      	subs	r5, r3, #1
    8b92:	d407      	bmi.n	8ba4 <_wrapup_reent+0x20>
    8b94:	3302      	adds	r3, #2
    8b96:	eb02 0683 	add.w	r6, r2, r3, lsl #2
    8b9a:	f856 3d04 	ldr.w	r3, [r6, #-4]!
    8b9e:	4798      	blx	r3
    8ba0:	3d01      	subs	r5, #1
    8ba2:	d5fa      	bpl.n	8b9a <_wrapup_reent+0x16>
    8ba4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    8ba6:	b10b      	cbz	r3, 8bac <_wrapup_reent+0x28>
    8ba8:	4620      	mov	r0, r4
    8baa:	4798      	blx	r3
    8bac:	bd70      	pop	{r4, r5, r6, pc}
    8bae:	f240 032c 	movw	r3, #44	; 0x2c
    8bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8bb6:	681c      	ldr	r4, [r3, #0]
    8bb8:	e7e7      	b.n	8b8a <_wrapup_reent+0x6>
    8bba:	bf00      	nop

00008bbc <cleanup_glue>:
    8bbc:	b570      	push	{r4, r5, r6, lr}
    8bbe:	460c      	mov	r4, r1
    8bc0:	6809      	ldr	r1, [r1, #0]
    8bc2:	4605      	mov	r5, r0
    8bc4:	b109      	cbz	r1, 8bca <cleanup_glue+0xe>
    8bc6:	f7ff fff9 	bl	8bbc <cleanup_glue>
    8bca:	4628      	mov	r0, r5
    8bcc:	4621      	mov	r1, r4
    8bce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8bd2:	f7fd bf91 	b.w	6af8 <_free_r>
    8bd6:	bf00      	nop

00008bd8 <_reclaim_reent>:
    8bd8:	f240 032c 	movw	r3, #44	; 0x2c
    8bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8be0:	b570      	push	{r4, r5, r6, lr}
    8be2:	681b      	ldr	r3, [r3, #0]
    8be4:	4605      	mov	r5, r0
    8be6:	4298      	cmp	r0, r3
    8be8:	d046      	beq.n	8c78 <_reclaim_reent+0xa0>
    8bea:	6a43      	ldr	r3, [r0, #36]	; 0x24
    8bec:	4619      	mov	r1, r3
    8bee:	b1bb      	cbz	r3, 8c20 <_reclaim_reent+0x48>
    8bf0:	68da      	ldr	r2, [r3, #12]
    8bf2:	b1aa      	cbz	r2, 8c20 <_reclaim_reent+0x48>
    8bf4:	2600      	movs	r6, #0
    8bf6:	5991      	ldr	r1, [r2, r6]
    8bf8:	b141      	cbz	r1, 8c0c <_reclaim_reent+0x34>
    8bfa:	680c      	ldr	r4, [r1, #0]
    8bfc:	4628      	mov	r0, r5
    8bfe:	f7fd ff7b 	bl	6af8 <_free_r>
    8c02:	4621      	mov	r1, r4
    8c04:	2c00      	cmp	r4, #0
    8c06:	d1f8      	bne.n	8bfa <_reclaim_reent+0x22>
    8c08:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    8c0a:	68da      	ldr	r2, [r3, #12]
    8c0c:	3604      	adds	r6, #4
    8c0e:	2e3c      	cmp	r6, #60	; 0x3c
    8c10:	d001      	beq.n	8c16 <_reclaim_reent+0x3e>
    8c12:	68da      	ldr	r2, [r3, #12]
    8c14:	e7ef      	b.n	8bf6 <_reclaim_reent+0x1e>
    8c16:	4611      	mov	r1, r2
    8c18:	4628      	mov	r0, r5
    8c1a:	f7fd ff6d 	bl	6af8 <_free_r>
    8c1e:	6a69      	ldr	r1, [r5, #36]	; 0x24
    8c20:	6809      	ldr	r1, [r1, #0]
    8c22:	b111      	cbz	r1, 8c2a <_reclaim_reent+0x52>
    8c24:	4628      	mov	r0, r5
    8c26:	f7fd ff67 	bl	6af8 <_free_r>
    8c2a:	6969      	ldr	r1, [r5, #20]
    8c2c:	b111      	cbz	r1, 8c34 <_reclaim_reent+0x5c>
    8c2e:	4628      	mov	r0, r5
    8c30:	f7fd ff62 	bl	6af8 <_free_r>
    8c34:	6a69      	ldr	r1, [r5, #36]	; 0x24
    8c36:	b111      	cbz	r1, 8c3e <_reclaim_reent+0x66>
    8c38:	4628      	mov	r0, r5
    8c3a:	f7fd ff5d 	bl	6af8 <_free_r>
    8c3e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
    8c40:	b111      	cbz	r1, 8c48 <_reclaim_reent+0x70>
    8c42:	4628      	mov	r0, r5
    8c44:	f7fd ff58 	bl	6af8 <_free_r>
    8c48:	6be9      	ldr	r1, [r5, #60]	; 0x3c
    8c4a:	b111      	cbz	r1, 8c52 <_reclaim_reent+0x7a>
    8c4c:	4628      	mov	r0, r5
    8c4e:	f7fd ff53 	bl	6af8 <_free_r>
    8c52:	6c29      	ldr	r1, [r5, #64]	; 0x40
    8c54:	b111      	cbz	r1, 8c5c <_reclaim_reent+0x84>
    8c56:	4628      	mov	r0, r5
    8c58:	f7fd ff4e 	bl	6af8 <_free_r>
    8c5c:	6cab      	ldr	r3, [r5, #72]	; 0x48
    8c5e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
    8c62:	b111      	cbz	r1, 8c6a <_reclaim_reent+0x92>
    8c64:	4628      	mov	r0, r5
    8c66:	f7fd ff47 	bl	6af8 <_free_r>
    8c6a:	6b69      	ldr	r1, [r5, #52]	; 0x34
    8c6c:	b111      	cbz	r1, 8c74 <_reclaim_reent+0x9c>
    8c6e:	4628      	mov	r0, r5
    8c70:	f7fd ff42 	bl	6af8 <_free_r>
    8c74:	69ab      	ldr	r3, [r5, #24]
    8c76:	b903      	cbnz	r3, 8c7a <_reclaim_reent+0xa2>
    8c78:	bd70      	pop	{r4, r5, r6, pc}
    8c7a:	6aab      	ldr	r3, [r5, #40]	; 0x28
    8c7c:	4628      	mov	r0, r5
    8c7e:	4798      	blx	r3
    8c80:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
    8c84:	2900      	cmp	r1, #0
    8c86:	d0f7      	beq.n	8c78 <_reclaim_reent+0xa0>
    8c88:	4628      	mov	r0, r5
    8c8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8c8e:	e795      	b.n	8bbc <cleanup_glue>

00008c90 <__aeabi_uidiv>:
    8c90:	1e4a      	subs	r2, r1, #1
    8c92:	bf08      	it	eq
    8c94:	4770      	bxeq	lr
    8c96:	f0c0 8124 	bcc.w	8ee2 <__aeabi_uidiv+0x252>
    8c9a:	4288      	cmp	r0, r1
    8c9c:	f240 8116 	bls.w	8ecc <__aeabi_uidiv+0x23c>
    8ca0:	4211      	tst	r1, r2
    8ca2:	f000 8117 	beq.w	8ed4 <__aeabi_uidiv+0x244>
    8ca6:	fab0 f380 	clz	r3, r0
    8caa:	fab1 f281 	clz	r2, r1
    8cae:	eba2 0303 	sub.w	r3, r2, r3
    8cb2:	f1c3 031f 	rsb	r3, r3, #31
    8cb6:	a204      	add	r2, pc, #16	; (adr r2, 8cc8 <__aeabi_uidiv+0x38>)
    8cb8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    8cbc:	f04f 0200 	mov.w	r2, #0
    8cc0:	469f      	mov	pc, r3
    8cc2:	bf00      	nop
    8cc4:	f3af 8000 	nop.w
    8cc8:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    8ccc:	bf00      	nop
    8cce:	eb42 0202 	adc.w	r2, r2, r2
    8cd2:	bf28      	it	cs
    8cd4:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    8cd8:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    8cdc:	bf00      	nop
    8cde:	eb42 0202 	adc.w	r2, r2, r2
    8ce2:	bf28      	it	cs
    8ce4:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    8ce8:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    8cec:	bf00      	nop
    8cee:	eb42 0202 	adc.w	r2, r2, r2
    8cf2:	bf28      	it	cs
    8cf4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    8cf8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    8cfc:	bf00      	nop
    8cfe:	eb42 0202 	adc.w	r2, r2, r2
    8d02:	bf28      	it	cs
    8d04:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    8d08:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    8d0c:	bf00      	nop
    8d0e:	eb42 0202 	adc.w	r2, r2, r2
    8d12:	bf28      	it	cs
    8d14:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    8d18:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    8d1c:	bf00      	nop
    8d1e:	eb42 0202 	adc.w	r2, r2, r2
    8d22:	bf28      	it	cs
    8d24:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    8d28:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    8d2c:	bf00      	nop
    8d2e:	eb42 0202 	adc.w	r2, r2, r2
    8d32:	bf28      	it	cs
    8d34:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    8d38:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    8d3c:	bf00      	nop
    8d3e:	eb42 0202 	adc.w	r2, r2, r2
    8d42:	bf28      	it	cs
    8d44:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    8d48:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    8d4c:	bf00      	nop
    8d4e:	eb42 0202 	adc.w	r2, r2, r2
    8d52:	bf28      	it	cs
    8d54:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    8d58:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    8d5c:	bf00      	nop
    8d5e:	eb42 0202 	adc.w	r2, r2, r2
    8d62:	bf28      	it	cs
    8d64:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    8d68:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    8d6c:	bf00      	nop
    8d6e:	eb42 0202 	adc.w	r2, r2, r2
    8d72:	bf28      	it	cs
    8d74:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    8d78:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    8d7c:	bf00      	nop
    8d7e:	eb42 0202 	adc.w	r2, r2, r2
    8d82:	bf28      	it	cs
    8d84:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    8d88:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    8d8c:	bf00      	nop
    8d8e:	eb42 0202 	adc.w	r2, r2, r2
    8d92:	bf28      	it	cs
    8d94:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    8d98:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    8d9c:	bf00      	nop
    8d9e:	eb42 0202 	adc.w	r2, r2, r2
    8da2:	bf28      	it	cs
    8da4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    8da8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    8dac:	bf00      	nop
    8dae:	eb42 0202 	adc.w	r2, r2, r2
    8db2:	bf28      	it	cs
    8db4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    8db8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    8dbc:	bf00      	nop
    8dbe:	eb42 0202 	adc.w	r2, r2, r2
    8dc2:	bf28      	it	cs
    8dc4:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    8dc8:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    8dcc:	bf00      	nop
    8dce:	eb42 0202 	adc.w	r2, r2, r2
    8dd2:	bf28      	it	cs
    8dd4:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    8dd8:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    8ddc:	bf00      	nop
    8dde:	eb42 0202 	adc.w	r2, r2, r2
    8de2:	bf28      	it	cs
    8de4:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    8de8:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    8dec:	bf00      	nop
    8dee:	eb42 0202 	adc.w	r2, r2, r2
    8df2:	bf28      	it	cs
    8df4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    8df8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    8dfc:	bf00      	nop
    8dfe:	eb42 0202 	adc.w	r2, r2, r2
    8e02:	bf28      	it	cs
    8e04:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    8e08:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    8e0c:	bf00      	nop
    8e0e:	eb42 0202 	adc.w	r2, r2, r2
    8e12:	bf28      	it	cs
    8e14:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    8e18:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    8e1c:	bf00      	nop
    8e1e:	eb42 0202 	adc.w	r2, r2, r2
    8e22:	bf28      	it	cs
    8e24:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    8e28:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    8e2c:	bf00      	nop
    8e2e:	eb42 0202 	adc.w	r2, r2, r2
    8e32:	bf28      	it	cs
    8e34:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    8e38:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    8e3c:	bf00      	nop
    8e3e:	eb42 0202 	adc.w	r2, r2, r2
    8e42:	bf28      	it	cs
    8e44:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    8e48:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    8e4c:	bf00      	nop
    8e4e:	eb42 0202 	adc.w	r2, r2, r2
    8e52:	bf28      	it	cs
    8e54:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    8e58:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    8e5c:	bf00      	nop
    8e5e:	eb42 0202 	adc.w	r2, r2, r2
    8e62:	bf28      	it	cs
    8e64:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    8e68:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    8e6c:	bf00      	nop
    8e6e:	eb42 0202 	adc.w	r2, r2, r2
    8e72:	bf28      	it	cs
    8e74:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    8e78:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    8e7c:	bf00      	nop
    8e7e:	eb42 0202 	adc.w	r2, r2, r2
    8e82:	bf28      	it	cs
    8e84:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    8e88:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    8e8c:	bf00      	nop
    8e8e:	eb42 0202 	adc.w	r2, r2, r2
    8e92:	bf28      	it	cs
    8e94:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    8e98:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    8e9c:	bf00      	nop
    8e9e:	eb42 0202 	adc.w	r2, r2, r2
    8ea2:	bf28      	it	cs
    8ea4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    8ea8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    8eac:	bf00      	nop
    8eae:	eb42 0202 	adc.w	r2, r2, r2
    8eb2:	bf28      	it	cs
    8eb4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    8eb8:	ebb0 0f01 	cmp.w	r0, r1
    8ebc:	bf00      	nop
    8ebe:	eb42 0202 	adc.w	r2, r2, r2
    8ec2:	bf28      	it	cs
    8ec4:	eba0 0001 	subcs.w	r0, r0, r1
    8ec8:	4610      	mov	r0, r2
    8eca:	4770      	bx	lr
    8ecc:	bf0c      	ite	eq
    8ece:	2001      	moveq	r0, #1
    8ed0:	2000      	movne	r0, #0
    8ed2:	4770      	bx	lr
    8ed4:	fab1 f281 	clz	r2, r1
    8ed8:	f1c2 021f 	rsb	r2, r2, #31
    8edc:	fa20 f002 	lsr.w	r0, r0, r2
    8ee0:	4770      	bx	lr
    8ee2:	b108      	cbz	r0, 8ee8 <__aeabi_uidiv+0x258>
    8ee4:	f04f 30ff 	mov.w	r0, #4294967295
    8ee8:	f000 b80e 	b.w	8f08 <__aeabi_idiv0>

00008eec <__aeabi_uidivmod>:
    8eec:	2900      	cmp	r1, #0
    8eee:	d0f8      	beq.n	8ee2 <__aeabi_uidiv+0x252>
    8ef0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    8ef4:	f7ff fecc 	bl	8c90 <__aeabi_uidiv>
    8ef8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    8efc:	fb02 f300 	mul.w	r3, r2, r0
    8f00:	eba1 0103 	sub.w	r1, r1, r3
    8f04:	4770      	bx	lr
    8f06:	bf00      	nop

00008f08 <__aeabi_idiv0>:
    8f08:	4770      	bx	lr
    8f0a:	bf00      	nop

00008f0c <__aeabi_drsub>:
    8f0c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    8f10:	e002      	b.n	8f18 <__adddf3>
    8f12:	bf00      	nop

00008f14 <__aeabi_dsub>:
    8f14:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00008f18 <__adddf3>:
    8f18:	b530      	push	{r4, r5, lr}
    8f1a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    8f1e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    8f22:	ea94 0f05 	teq	r4, r5
    8f26:	bf08      	it	eq
    8f28:	ea90 0f02 	teqeq	r0, r2
    8f2c:	bf1f      	itttt	ne
    8f2e:	ea54 0c00 	orrsne.w	ip, r4, r0
    8f32:	ea55 0c02 	orrsne.w	ip, r5, r2
    8f36:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    8f3a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    8f3e:	f000 80e2 	beq.w	9106 <__adddf3+0x1ee>
    8f42:	ea4f 5454 	mov.w	r4, r4, lsr #21
    8f46:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    8f4a:	bfb8      	it	lt
    8f4c:	426d      	neglt	r5, r5
    8f4e:	dd0c      	ble.n	8f6a <__adddf3+0x52>
    8f50:	442c      	add	r4, r5
    8f52:	ea80 0202 	eor.w	r2, r0, r2
    8f56:	ea81 0303 	eor.w	r3, r1, r3
    8f5a:	ea82 0000 	eor.w	r0, r2, r0
    8f5e:	ea83 0101 	eor.w	r1, r3, r1
    8f62:	ea80 0202 	eor.w	r2, r0, r2
    8f66:	ea81 0303 	eor.w	r3, r1, r3
    8f6a:	2d36      	cmp	r5, #54	; 0x36
    8f6c:	bf88      	it	hi
    8f6e:	bd30      	pophi	{r4, r5, pc}
    8f70:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    8f74:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8f78:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    8f7c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    8f80:	d002      	beq.n	8f88 <__adddf3+0x70>
    8f82:	4240      	negs	r0, r0
    8f84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    8f88:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    8f8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    8f90:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    8f94:	d002      	beq.n	8f9c <__adddf3+0x84>
    8f96:	4252      	negs	r2, r2
    8f98:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8f9c:	ea94 0f05 	teq	r4, r5
    8fa0:	f000 80a7 	beq.w	90f2 <__adddf3+0x1da>
    8fa4:	f1a4 0401 	sub.w	r4, r4, #1
    8fa8:	f1d5 0e20 	rsbs	lr, r5, #32
    8fac:	db0d      	blt.n	8fca <__adddf3+0xb2>
    8fae:	fa02 fc0e 	lsl.w	ip, r2, lr
    8fb2:	fa22 f205 	lsr.w	r2, r2, r5
    8fb6:	1880      	adds	r0, r0, r2
    8fb8:	f141 0100 	adc.w	r1, r1, #0
    8fbc:	fa03 f20e 	lsl.w	r2, r3, lr
    8fc0:	1880      	adds	r0, r0, r2
    8fc2:	fa43 f305 	asr.w	r3, r3, r5
    8fc6:	4159      	adcs	r1, r3
    8fc8:	e00e      	b.n	8fe8 <__adddf3+0xd0>
    8fca:	f1a5 0520 	sub.w	r5, r5, #32
    8fce:	f10e 0e20 	add.w	lr, lr, #32
    8fd2:	2a01      	cmp	r2, #1
    8fd4:	fa03 fc0e 	lsl.w	ip, r3, lr
    8fd8:	bf28      	it	cs
    8fda:	f04c 0c02 	orrcs.w	ip, ip, #2
    8fde:	fa43 f305 	asr.w	r3, r3, r5
    8fe2:	18c0      	adds	r0, r0, r3
    8fe4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    8fe8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    8fec:	d507      	bpl.n	8ffe <__adddf3+0xe6>
    8fee:	f04f 0e00 	mov.w	lr, #0
    8ff2:	f1dc 0c00 	rsbs	ip, ip, #0
    8ff6:	eb7e 0000 	sbcs.w	r0, lr, r0
    8ffa:	eb6e 0101 	sbc.w	r1, lr, r1
    8ffe:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    9002:	d31b      	bcc.n	903c <__adddf3+0x124>
    9004:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    9008:	d30c      	bcc.n	9024 <__adddf3+0x10c>
    900a:	0849      	lsrs	r1, r1, #1
    900c:	ea5f 0030 	movs.w	r0, r0, rrx
    9010:	ea4f 0c3c 	mov.w	ip, ip, rrx
    9014:	f104 0401 	add.w	r4, r4, #1
    9018:	ea4f 5244 	mov.w	r2, r4, lsl #21
    901c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    9020:	f080 809a 	bcs.w	9158 <__adddf3+0x240>
    9024:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    9028:	bf08      	it	eq
    902a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    902e:	f150 0000 	adcs.w	r0, r0, #0
    9032:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    9036:	ea41 0105 	orr.w	r1, r1, r5
    903a:	bd30      	pop	{r4, r5, pc}
    903c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    9040:	4140      	adcs	r0, r0
    9042:	eb41 0101 	adc.w	r1, r1, r1
    9046:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    904a:	f1a4 0401 	sub.w	r4, r4, #1
    904e:	d1e9      	bne.n	9024 <__adddf3+0x10c>
    9050:	f091 0f00 	teq	r1, #0
    9054:	bf04      	itt	eq
    9056:	4601      	moveq	r1, r0
    9058:	2000      	moveq	r0, #0
    905a:	fab1 f381 	clz	r3, r1
    905e:	bf08      	it	eq
    9060:	3320      	addeq	r3, #32
    9062:	f1a3 030b 	sub.w	r3, r3, #11
    9066:	f1b3 0220 	subs.w	r2, r3, #32
    906a:	da0c      	bge.n	9086 <__adddf3+0x16e>
    906c:	320c      	adds	r2, #12
    906e:	dd08      	ble.n	9082 <__adddf3+0x16a>
    9070:	f102 0c14 	add.w	ip, r2, #20
    9074:	f1c2 020c 	rsb	r2, r2, #12
    9078:	fa01 f00c 	lsl.w	r0, r1, ip
    907c:	fa21 f102 	lsr.w	r1, r1, r2
    9080:	e00c      	b.n	909c <__adddf3+0x184>
    9082:	f102 0214 	add.w	r2, r2, #20
    9086:	bfd8      	it	le
    9088:	f1c2 0c20 	rsble	ip, r2, #32
    908c:	fa01 f102 	lsl.w	r1, r1, r2
    9090:	fa20 fc0c 	lsr.w	ip, r0, ip
    9094:	bfdc      	itt	le
    9096:	ea41 010c 	orrle.w	r1, r1, ip
    909a:	4090      	lslle	r0, r2
    909c:	1ae4      	subs	r4, r4, r3
    909e:	bfa2      	ittt	ge
    90a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    90a4:	4329      	orrge	r1, r5
    90a6:	bd30      	popge	{r4, r5, pc}
    90a8:	ea6f 0404 	mvn.w	r4, r4
    90ac:	3c1f      	subs	r4, #31
    90ae:	da1c      	bge.n	90ea <__adddf3+0x1d2>
    90b0:	340c      	adds	r4, #12
    90b2:	dc0e      	bgt.n	90d2 <__adddf3+0x1ba>
    90b4:	f104 0414 	add.w	r4, r4, #20
    90b8:	f1c4 0220 	rsb	r2, r4, #32
    90bc:	fa20 f004 	lsr.w	r0, r0, r4
    90c0:	fa01 f302 	lsl.w	r3, r1, r2
    90c4:	ea40 0003 	orr.w	r0, r0, r3
    90c8:	fa21 f304 	lsr.w	r3, r1, r4
    90cc:	ea45 0103 	orr.w	r1, r5, r3
    90d0:	bd30      	pop	{r4, r5, pc}
    90d2:	f1c4 040c 	rsb	r4, r4, #12
    90d6:	f1c4 0220 	rsb	r2, r4, #32
    90da:	fa20 f002 	lsr.w	r0, r0, r2
    90de:	fa01 f304 	lsl.w	r3, r1, r4
    90e2:	ea40 0003 	orr.w	r0, r0, r3
    90e6:	4629      	mov	r1, r5
    90e8:	bd30      	pop	{r4, r5, pc}
    90ea:	fa21 f004 	lsr.w	r0, r1, r4
    90ee:	4629      	mov	r1, r5
    90f0:	bd30      	pop	{r4, r5, pc}
    90f2:	f094 0f00 	teq	r4, #0
    90f6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    90fa:	bf06      	itte	eq
    90fc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    9100:	3401      	addeq	r4, #1
    9102:	3d01      	subne	r5, #1
    9104:	e74e      	b.n	8fa4 <__adddf3+0x8c>
    9106:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    910a:	bf18      	it	ne
    910c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    9110:	d029      	beq.n	9166 <__adddf3+0x24e>
    9112:	ea94 0f05 	teq	r4, r5
    9116:	bf08      	it	eq
    9118:	ea90 0f02 	teqeq	r0, r2
    911c:	d005      	beq.n	912a <__adddf3+0x212>
    911e:	ea54 0c00 	orrs.w	ip, r4, r0
    9122:	bf04      	itt	eq
    9124:	4619      	moveq	r1, r3
    9126:	4610      	moveq	r0, r2
    9128:	bd30      	pop	{r4, r5, pc}
    912a:	ea91 0f03 	teq	r1, r3
    912e:	bf1e      	ittt	ne
    9130:	2100      	movne	r1, #0
    9132:	2000      	movne	r0, #0
    9134:	bd30      	popne	{r4, r5, pc}
    9136:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    913a:	d105      	bne.n	9148 <__adddf3+0x230>
    913c:	0040      	lsls	r0, r0, #1
    913e:	4149      	adcs	r1, r1
    9140:	bf28      	it	cs
    9142:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    9146:	bd30      	pop	{r4, r5, pc}
    9148:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    914c:	bf3c      	itt	cc
    914e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    9152:	bd30      	popcc	{r4, r5, pc}
    9154:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    9158:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    915c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    9160:	f04f 0000 	mov.w	r0, #0
    9164:	bd30      	pop	{r4, r5, pc}
    9166:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    916a:	bf1a      	itte	ne
    916c:	4619      	movne	r1, r3
    916e:	4610      	movne	r0, r2
    9170:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    9174:	bf1c      	itt	ne
    9176:	460b      	movne	r3, r1
    9178:	4602      	movne	r2, r0
    917a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    917e:	bf06      	itte	eq
    9180:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    9184:	ea91 0f03 	teqeq	r1, r3
    9188:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    918c:	bd30      	pop	{r4, r5, pc}
    918e:	bf00      	nop

00009190 <__aeabi_ui2d>:
    9190:	f090 0f00 	teq	r0, #0
    9194:	bf04      	itt	eq
    9196:	2100      	moveq	r1, #0
    9198:	4770      	bxeq	lr
    919a:	b530      	push	{r4, r5, lr}
    919c:	f44f 6480 	mov.w	r4, #1024	; 0x400
    91a0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    91a4:	f04f 0500 	mov.w	r5, #0
    91a8:	f04f 0100 	mov.w	r1, #0
    91ac:	e750      	b.n	9050 <__adddf3+0x138>
    91ae:	bf00      	nop

000091b0 <__aeabi_i2d>:
    91b0:	f090 0f00 	teq	r0, #0
    91b4:	bf04      	itt	eq
    91b6:	2100      	moveq	r1, #0
    91b8:	4770      	bxeq	lr
    91ba:	b530      	push	{r4, r5, lr}
    91bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    91c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    91c4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    91c8:	bf48      	it	mi
    91ca:	4240      	negmi	r0, r0
    91cc:	f04f 0100 	mov.w	r1, #0
    91d0:	e73e      	b.n	9050 <__adddf3+0x138>
    91d2:	bf00      	nop

000091d4 <__aeabi_f2d>:
    91d4:	0042      	lsls	r2, r0, #1
    91d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
    91da:	ea4f 0131 	mov.w	r1, r1, rrx
    91de:	ea4f 7002 	mov.w	r0, r2, lsl #28
    91e2:	bf1f      	itttt	ne
    91e4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    91e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    91ec:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    91f0:	4770      	bxne	lr
    91f2:	f092 0f00 	teq	r2, #0
    91f6:	bf14      	ite	ne
    91f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    91fc:	4770      	bxeq	lr
    91fe:	b530      	push	{r4, r5, lr}
    9200:	f44f 7460 	mov.w	r4, #896	; 0x380
    9204:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    9208:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    920c:	e720      	b.n	9050 <__adddf3+0x138>
    920e:	bf00      	nop

00009210 <__aeabi_ul2d>:
    9210:	ea50 0201 	orrs.w	r2, r0, r1
    9214:	bf08      	it	eq
    9216:	4770      	bxeq	lr
    9218:	b530      	push	{r4, r5, lr}
    921a:	f04f 0500 	mov.w	r5, #0
    921e:	e00a      	b.n	9236 <__aeabi_l2d+0x16>

00009220 <__aeabi_l2d>:
    9220:	ea50 0201 	orrs.w	r2, r0, r1
    9224:	bf08      	it	eq
    9226:	4770      	bxeq	lr
    9228:	b530      	push	{r4, r5, lr}
    922a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    922e:	d502      	bpl.n	9236 <__aeabi_l2d+0x16>
    9230:	4240      	negs	r0, r0
    9232:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    9236:	f44f 6480 	mov.w	r4, #1024	; 0x400
    923a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    923e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    9242:	f43f aedc 	beq.w	8ffe <__adddf3+0xe6>
    9246:	f04f 0203 	mov.w	r2, #3
    924a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    924e:	bf18      	it	ne
    9250:	3203      	addne	r2, #3
    9252:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    9256:	bf18      	it	ne
    9258:	3203      	addne	r2, #3
    925a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    925e:	f1c2 0320 	rsb	r3, r2, #32
    9262:	fa00 fc03 	lsl.w	ip, r0, r3
    9266:	fa20 f002 	lsr.w	r0, r0, r2
    926a:	fa01 fe03 	lsl.w	lr, r1, r3
    926e:	ea40 000e 	orr.w	r0, r0, lr
    9272:	fa21 f102 	lsr.w	r1, r1, r2
    9276:	4414      	add	r4, r2
    9278:	e6c1      	b.n	8ffe <__adddf3+0xe6>
    927a:	bf00      	nop

0000927c <__aeabi_dmul>:
    927c:	b570      	push	{r4, r5, r6, lr}
    927e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    9282:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    9286:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    928a:	bf1d      	ittte	ne
    928c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    9290:	ea94 0f0c 	teqne	r4, ip
    9294:	ea95 0f0c 	teqne	r5, ip
    9298:	f000 f8de 	bleq	9458 <__aeabi_dmul+0x1dc>
    929c:	442c      	add	r4, r5
    929e:	ea81 0603 	eor.w	r6, r1, r3
    92a2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    92a6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    92aa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    92ae:	bf18      	it	ne
    92b0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    92b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    92b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    92bc:	d038      	beq.n	9330 <__aeabi_dmul+0xb4>
    92be:	fba0 ce02 	umull	ip, lr, r0, r2
    92c2:	f04f 0500 	mov.w	r5, #0
    92c6:	fbe1 e502 	umlal	lr, r5, r1, r2
    92ca:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    92ce:	fbe0 e503 	umlal	lr, r5, r0, r3
    92d2:	f04f 0600 	mov.w	r6, #0
    92d6:	fbe1 5603 	umlal	r5, r6, r1, r3
    92da:	f09c 0f00 	teq	ip, #0
    92de:	bf18      	it	ne
    92e0:	f04e 0e01 	orrne.w	lr, lr, #1
    92e4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    92e8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    92ec:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    92f0:	d204      	bcs.n	92fc <__aeabi_dmul+0x80>
    92f2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    92f6:	416d      	adcs	r5, r5
    92f8:	eb46 0606 	adc.w	r6, r6, r6
    92fc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    9300:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    9304:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    9308:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    930c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    9310:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    9314:	bf88      	it	hi
    9316:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    931a:	d81e      	bhi.n	935a <__aeabi_dmul+0xde>
    931c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    9320:	bf08      	it	eq
    9322:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    9326:	f150 0000 	adcs.w	r0, r0, #0
    932a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    932e:	bd70      	pop	{r4, r5, r6, pc}
    9330:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    9334:	ea46 0101 	orr.w	r1, r6, r1
    9338:	ea40 0002 	orr.w	r0, r0, r2
    933c:	ea81 0103 	eor.w	r1, r1, r3
    9340:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    9344:	bfc2      	ittt	gt
    9346:	ebd4 050c 	rsbsgt	r5, r4, ip
    934a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    934e:	bd70      	popgt	{r4, r5, r6, pc}
    9350:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    9354:	f04f 0e00 	mov.w	lr, #0
    9358:	3c01      	subs	r4, #1
    935a:	f300 80ab 	bgt.w	94b4 <__aeabi_dmul+0x238>
    935e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    9362:	bfde      	ittt	le
    9364:	2000      	movle	r0, #0
    9366:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    936a:	bd70      	pople	{r4, r5, r6, pc}
    936c:	f1c4 0400 	rsb	r4, r4, #0
    9370:	3c20      	subs	r4, #32
    9372:	da35      	bge.n	93e0 <__aeabi_dmul+0x164>
    9374:	340c      	adds	r4, #12
    9376:	dc1b      	bgt.n	93b0 <__aeabi_dmul+0x134>
    9378:	f104 0414 	add.w	r4, r4, #20
    937c:	f1c4 0520 	rsb	r5, r4, #32
    9380:	fa00 f305 	lsl.w	r3, r0, r5
    9384:	fa20 f004 	lsr.w	r0, r0, r4
    9388:	fa01 f205 	lsl.w	r2, r1, r5
    938c:	ea40 0002 	orr.w	r0, r0, r2
    9390:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    9394:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9398:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    939c:	fa21 f604 	lsr.w	r6, r1, r4
    93a0:	eb42 0106 	adc.w	r1, r2, r6
    93a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    93a8:	bf08      	it	eq
    93aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    93ae:	bd70      	pop	{r4, r5, r6, pc}
    93b0:	f1c4 040c 	rsb	r4, r4, #12
    93b4:	f1c4 0520 	rsb	r5, r4, #32
    93b8:	fa00 f304 	lsl.w	r3, r0, r4
    93bc:	fa20 f005 	lsr.w	r0, r0, r5
    93c0:	fa01 f204 	lsl.w	r2, r1, r4
    93c4:	ea40 0002 	orr.w	r0, r0, r2
    93c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    93cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    93d0:	f141 0100 	adc.w	r1, r1, #0
    93d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    93d8:	bf08      	it	eq
    93da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    93de:	bd70      	pop	{r4, r5, r6, pc}
    93e0:	f1c4 0520 	rsb	r5, r4, #32
    93e4:	fa00 f205 	lsl.w	r2, r0, r5
    93e8:	ea4e 0e02 	orr.w	lr, lr, r2
    93ec:	fa20 f304 	lsr.w	r3, r0, r4
    93f0:	fa01 f205 	lsl.w	r2, r1, r5
    93f4:	ea43 0302 	orr.w	r3, r3, r2
    93f8:	fa21 f004 	lsr.w	r0, r1, r4
    93fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    9400:	fa21 f204 	lsr.w	r2, r1, r4
    9404:	ea20 0002 	bic.w	r0, r0, r2
    9408:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    940c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    9410:	bf08      	it	eq
    9412:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    9416:	bd70      	pop	{r4, r5, r6, pc}
    9418:	f094 0f00 	teq	r4, #0
    941c:	d10f      	bne.n	943e <__aeabi_dmul+0x1c2>
    941e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    9422:	0040      	lsls	r0, r0, #1
    9424:	eb41 0101 	adc.w	r1, r1, r1
    9428:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    942c:	bf08      	it	eq
    942e:	3c01      	subeq	r4, #1
    9430:	d0f7      	beq.n	9422 <__aeabi_dmul+0x1a6>
    9432:	ea41 0106 	orr.w	r1, r1, r6
    9436:	f095 0f00 	teq	r5, #0
    943a:	bf18      	it	ne
    943c:	4770      	bxne	lr
    943e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    9442:	0052      	lsls	r2, r2, #1
    9444:	eb43 0303 	adc.w	r3, r3, r3
    9448:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    944c:	bf08      	it	eq
    944e:	3d01      	subeq	r5, #1
    9450:	d0f7      	beq.n	9442 <__aeabi_dmul+0x1c6>
    9452:	ea43 0306 	orr.w	r3, r3, r6
    9456:	4770      	bx	lr
    9458:	ea94 0f0c 	teq	r4, ip
    945c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    9460:	bf18      	it	ne
    9462:	ea95 0f0c 	teqne	r5, ip
    9466:	d00c      	beq.n	9482 <__aeabi_dmul+0x206>
    9468:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    946c:	bf18      	it	ne
    946e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    9472:	d1d1      	bne.n	9418 <__aeabi_dmul+0x19c>
    9474:	ea81 0103 	eor.w	r1, r1, r3
    9478:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    947c:	f04f 0000 	mov.w	r0, #0
    9480:	bd70      	pop	{r4, r5, r6, pc}
    9482:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    9486:	bf06      	itte	eq
    9488:	4610      	moveq	r0, r2
    948a:	4619      	moveq	r1, r3
    948c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    9490:	d019      	beq.n	94c6 <__aeabi_dmul+0x24a>
    9492:	ea94 0f0c 	teq	r4, ip
    9496:	d102      	bne.n	949e <__aeabi_dmul+0x222>
    9498:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    949c:	d113      	bne.n	94c6 <__aeabi_dmul+0x24a>
    949e:	ea95 0f0c 	teq	r5, ip
    94a2:	d105      	bne.n	94b0 <__aeabi_dmul+0x234>
    94a4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    94a8:	bf1c      	itt	ne
    94aa:	4610      	movne	r0, r2
    94ac:	4619      	movne	r1, r3
    94ae:	d10a      	bne.n	94c6 <__aeabi_dmul+0x24a>
    94b0:	ea81 0103 	eor.w	r1, r1, r3
    94b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    94b8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    94bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    94c0:	f04f 0000 	mov.w	r0, #0
    94c4:	bd70      	pop	{r4, r5, r6, pc}
    94c6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    94ca:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    94ce:	bd70      	pop	{r4, r5, r6, pc}

000094d0 <__aeabi_ddiv>:
    94d0:	b570      	push	{r4, r5, r6, lr}
    94d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    94d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    94da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    94de:	bf1d      	ittte	ne
    94e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    94e4:	ea94 0f0c 	teqne	r4, ip
    94e8:	ea95 0f0c 	teqne	r5, ip
    94ec:	f000 f8a7 	bleq	963e <__aeabi_ddiv+0x16e>
    94f0:	eba4 0405 	sub.w	r4, r4, r5
    94f4:	ea81 0e03 	eor.w	lr, r1, r3
    94f8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    94fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    9500:	f000 8088 	beq.w	9614 <__aeabi_ddiv+0x144>
    9504:	ea4f 3303 	mov.w	r3, r3, lsl #12
    9508:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    950c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    9510:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    9514:	ea4f 2202 	mov.w	r2, r2, lsl #8
    9518:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    951c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    9520:	ea4f 2600 	mov.w	r6, r0, lsl #8
    9524:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    9528:	429d      	cmp	r5, r3
    952a:	bf08      	it	eq
    952c:	4296      	cmpeq	r6, r2
    952e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    9532:	f504 7440 	add.w	r4, r4, #768	; 0x300
    9536:	d202      	bcs.n	953e <__aeabi_ddiv+0x6e>
    9538:	085b      	lsrs	r3, r3, #1
    953a:	ea4f 0232 	mov.w	r2, r2, rrx
    953e:	1ab6      	subs	r6, r6, r2
    9540:	eb65 0503 	sbc.w	r5, r5, r3
    9544:	085b      	lsrs	r3, r3, #1
    9546:	ea4f 0232 	mov.w	r2, r2, rrx
    954a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    954e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    9552:	ebb6 0e02 	subs.w	lr, r6, r2
    9556:	eb75 0e03 	sbcs.w	lr, r5, r3
    955a:	bf22      	ittt	cs
    955c:	1ab6      	subcs	r6, r6, r2
    955e:	4675      	movcs	r5, lr
    9560:	ea40 000c 	orrcs.w	r0, r0, ip
    9564:	085b      	lsrs	r3, r3, #1
    9566:	ea4f 0232 	mov.w	r2, r2, rrx
    956a:	ebb6 0e02 	subs.w	lr, r6, r2
    956e:	eb75 0e03 	sbcs.w	lr, r5, r3
    9572:	bf22      	ittt	cs
    9574:	1ab6      	subcs	r6, r6, r2
    9576:	4675      	movcs	r5, lr
    9578:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    957c:	085b      	lsrs	r3, r3, #1
    957e:	ea4f 0232 	mov.w	r2, r2, rrx
    9582:	ebb6 0e02 	subs.w	lr, r6, r2
    9586:	eb75 0e03 	sbcs.w	lr, r5, r3
    958a:	bf22      	ittt	cs
    958c:	1ab6      	subcs	r6, r6, r2
    958e:	4675      	movcs	r5, lr
    9590:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    9594:	085b      	lsrs	r3, r3, #1
    9596:	ea4f 0232 	mov.w	r2, r2, rrx
    959a:	ebb6 0e02 	subs.w	lr, r6, r2
    959e:	eb75 0e03 	sbcs.w	lr, r5, r3
    95a2:	bf22      	ittt	cs
    95a4:	1ab6      	subcs	r6, r6, r2
    95a6:	4675      	movcs	r5, lr
    95a8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    95ac:	ea55 0e06 	orrs.w	lr, r5, r6
    95b0:	d018      	beq.n	95e4 <__aeabi_ddiv+0x114>
    95b2:	ea4f 1505 	mov.w	r5, r5, lsl #4
    95b6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    95ba:	ea4f 1606 	mov.w	r6, r6, lsl #4
    95be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    95c2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    95c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    95ca:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    95ce:	d1c0      	bne.n	9552 <__aeabi_ddiv+0x82>
    95d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    95d4:	d10b      	bne.n	95ee <__aeabi_ddiv+0x11e>
    95d6:	ea41 0100 	orr.w	r1, r1, r0
    95da:	f04f 0000 	mov.w	r0, #0
    95de:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    95e2:	e7b6      	b.n	9552 <__aeabi_ddiv+0x82>
    95e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    95e8:	bf04      	itt	eq
    95ea:	4301      	orreq	r1, r0
    95ec:	2000      	moveq	r0, #0
    95ee:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    95f2:	bf88      	it	hi
    95f4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    95f8:	f63f aeaf 	bhi.w	935a <__aeabi_dmul+0xde>
    95fc:	ebb5 0c03 	subs.w	ip, r5, r3
    9600:	bf04      	itt	eq
    9602:	ebb6 0c02 	subseq.w	ip, r6, r2
    9606:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    960a:	f150 0000 	adcs.w	r0, r0, #0
    960e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    9612:	bd70      	pop	{r4, r5, r6, pc}
    9614:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    9618:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    961c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    9620:	bfc2      	ittt	gt
    9622:	ebd4 050c 	rsbsgt	r5, r4, ip
    9626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    962a:	bd70      	popgt	{r4, r5, r6, pc}
    962c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    9630:	f04f 0e00 	mov.w	lr, #0
    9634:	3c01      	subs	r4, #1
    9636:	e690      	b.n	935a <__aeabi_dmul+0xde>
    9638:	ea45 0e06 	orr.w	lr, r5, r6
    963c:	e68d      	b.n	935a <__aeabi_dmul+0xde>
    963e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    9642:	ea94 0f0c 	teq	r4, ip
    9646:	bf08      	it	eq
    9648:	ea95 0f0c 	teqeq	r5, ip
    964c:	f43f af3b 	beq.w	94c6 <__aeabi_dmul+0x24a>
    9650:	ea94 0f0c 	teq	r4, ip
    9654:	d10a      	bne.n	966c <__aeabi_ddiv+0x19c>
    9656:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    965a:	f47f af34 	bne.w	94c6 <__aeabi_dmul+0x24a>
    965e:	ea95 0f0c 	teq	r5, ip
    9662:	f47f af25 	bne.w	94b0 <__aeabi_dmul+0x234>
    9666:	4610      	mov	r0, r2
    9668:	4619      	mov	r1, r3
    966a:	e72c      	b.n	94c6 <__aeabi_dmul+0x24a>
    966c:	ea95 0f0c 	teq	r5, ip
    9670:	d106      	bne.n	9680 <__aeabi_ddiv+0x1b0>
    9672:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    9676:	f43f aefd 	beq.w	9474 <__aeabi_dmul+0x1f8>
    967a:	4610      	mov	r0, r2
    967c:	4619      	mov	r1, r3
    967e:	e722      	b.n	94c6 <__aeabi_dmul+0x24a>
    9680:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    9684:	bf18      	it	ne
    9686:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    968a:	f47f aec5 	bne.w	9418 <__aeabi_dmul+0x19c>
    968e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    9692:	f47f af0d 	bne.w	94b0 <__aeabi_dmul+0x234>
    9696:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    969a:	f47f aeeb 	bne.w	9474 <__aeabi_dmul+0x1f8>
    969e:	e712      	b.n	94c6 <__aeabi_dmul+0x24a>

000096a0 <__gedf2>:
    96a0:	f04f 3cff 	mov.w	ip, #4294967295
    96a4:	e006      	b.n	96b4 <__cmpdf2+0x4>
    96a6:	bf00      	nop

000096a8 <__ledf2>:
    96a8:	f04f 0c01 	mov.w	ip, #1
    96ac:	e002      	b.n	96b4 <__cmpdf2+0x4>
    96ae:	bf00      	nop

000096b0 <__cmpdf2>:
    96b0:	f04f 0c01 	mov.w	ip, #1
    96b4:	f84d cd04 	str.w	ip, [sp, #-4]!
    96b8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    96bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    96c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    96c4:	bf18      	it	ne
    96c6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    96ca:	d01b      	beq.n	9704 <__cmpdf2+0x54>
    96cc:	b001      	add	sp, #4
    96ce:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    96d2:	bf0c      	ite	eq
    96d4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    96d8:	ea91 0f03 	teqne	r1, r3
    96dc:	bf02      	ittt	eq
    96de:	ea90 0f02 	teqeq	r0, r2
    96e2:	2000      	moveq	r0, #0
    96e4:	4770      	bxeq	lr
    96e6:	f110 0f00 	cmn.w	r0, #0
    96ea:	ea91 0f03 	teq	r1, r3
    96ee:	bf58      	it	pl
    96f0:	4299      	cmppl	r1, r3
    96f2:	bf08      	it	eq
    96f4:	4290      	cmpeq	r0, r2
    96f6:	bf2c      	ite	cs
    96f8:	17d8      	asrcs	r0, r3, #31
    96fa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    96fe:	f040 0001 	orr.w	r0, r0, #1
    9702:	4770      	bx	lr
    9704:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    9708:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    970c:	d102      	bne.n	9714 <__cmpdf2+0x64>
    970e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    9712:	d107      	bne.n	9724 <__cmpdf2+0x74>
    9714:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    9718:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    971c:	d1d6      	bne.n	96cc <__cmpdf2+0x1c>
    971e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    9722:	d0d3      	beq.n	96cc <__cmpdf2+0x1c>
    9724:	f85d 0b04 	ldr.w	r0, [sp], #4
    9728:	4770      	bx	lr
    972a:	bf00      	nop

0000972c <__aeabi_cdrcmple>:
    972c:	4684      	mov	ip, r0
    972e:	4610      	mov	r0, r2
    9730:	4662      	mov	r2, ip
    9732:	468c      	mov	ip, r1
    9734:	4619      	mov	r1, r3
    9736:	4663      	mov	r3, ip
    9738:	e000      	b.n	973c <__aeabi_cdcmpeq>
    973a:	bf00      	nop

0000973c <__aeabi_cdcmpeq>:
    973c:	b501      	push	{r0, lr}
    973e:	f7ff ffb7 	bl	96b0 <__cmpdf2>
    9742:	2800      	cmp	r0, #0
    9744:	bf48      	it	mi
    9746:	f110 0f00 	cmnmi.w	r0, #0
    974a:	bd01      	pop	{r0, pc}

0000974c <__aeabi_dcmpeq>:
    974c:	f84d ed08 	str.w	lr, [sp, #-8]!
    9750:	f7ff fff4 	bl	973c <__aeabi_cdcmpeq>
    9754:	bf0c      	ite	eq
    9756:	2001      	moveq	r0, #1
    9758:	2000      	movne	r0, #0
    975a:	f85d fb08 	ldr.w	pc, [sp], #8
    975e:	bf00      	nop

00009760 <__aeabi_dcmplt>:
    9760:	f84d ed08 	str.w	lr, [sp, #-8]!
    9764:	f7ff ffea 	bl	973c <__aeabi_cdcmpeq>
    9768:	bf34      	ite	cc
    976a:	2001      	movcc	r0, #1
    976c:	2000      	movcs	r0, #0
    976e:	f85d fb08 	ldr.w	pc, [sp], #8
    9772:	bf00      	nop

00009774 <__aeabi_dcmple>:
    9774:	f84d ed08 	str.w	lr, [sp, #-8]!
    9778:	f7ff ffe0 	bl	973c <__aeabi_cdcmpeq>
    977c:	bf94      	ite	ls
    977e:	2001      	movls	r0, #1
    9780:	2000      	movhi	r0, #0
    9782:	f85d fb08 	ldr.w	pc, [sp], #8
    9786:	bf00      	nop

00009788 <__aeabi_dcmpge>:
    9788:	f84d ed08 	str.w	lr, [sp, #-8]!
    978c:	f7ff ffce 	bl	972c <__aeabi_cdrcmple>
    9790:	bf94      	ite	ls
    9792:	2001      	movls	r0, #1
    9794:	2000      	movhi	r0, #0
    9796:	f85d fb08 	ldr.w	pc, [sp], #8
    979a:	bf00      	nop

0000979c <__aeabi_dcmpgt>:
    979c:	f84d ed08 	str.w	lr, [sp, #-8]!
    97a0:	f7ff ffc4 	bl	972c <__aeabi_cdrcmple>
    97a4:	bf34      	ite	cc
    97a6:	2001      	movcc	r0, #1
    97a8:	2000      	movcs	r0, #0
    97aa:	f85d fb08 	ldr.w	pc, [sp], #8
    97ae:	bf00      	nop

000097b0 <__aeabi_d2iz>:
    97b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
    97b4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    97b8:	d215      	bcs.n	97e6 <__aeabi_d2iz+0x36>
    97ba:	d511      	bpl.n	97e0 <__aeabi_d2iz+0x30>
    97bc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    97c0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    97c4:	d912      	bls.n	97ec <__aeabi_d2iz+0x3c>
    97c6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    97ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    97ce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    97d2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    97d6:	fa23 f002 	lsr.w	r0, r3, r2
    97da:	bf18      	it	ne
    97dc:	4240      	negne	r0, r0
    97de:	4770      	bx	lr
    97e0:	f04f 0000 	mov.w	r0, #0
    97e4:	4770      	bx	lr
    97e6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    97ea:	d105      	bne.n	97f8 <__aeabi_d2iz+0x48>
    97ec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    97f0:	bf08      	it	eq
    97f2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    97f6:	4770      	bx	lr
    97f8:	f04f 0000 	mov.w	r0, #0
    97fc:	4770      	bx	lr
    97fe:	bf00      	nop

00009800 <__aeabi_uldivmod>:
    9800:	b94b      	cbnz	r3, 9816 <__aeabi_uldivmod+0x16>
    9802:	b942      	cbnz	r2, 9816 <__aeabi_uldivmod+0x16>
    9804:	2900      	cmp	r1, #0
    9806:	bf08      	it	eq
    9808:	2800      	cmpeq	r0, #0
    980a:	d002      	beq.n	9812 <__aeabi_uldivmod+0x12>
    980c:	f04f 31ff 	mov.w	r1, #4294967295
    9810:	4608      	mov	r0, r1
    9812:	f7ff bb79 	b.w	8f08 <__aeabi_idiv0>
    9816:	b082      	sub	sp, #8
    9818:	46ec      	mov	ip, sp
    981a:	e92d 5000 	stmdb	sp!, {ip, lr}
    981e:	f000 f805 	bl	982c <__gnu_uldivmod_helper>
    9822:	f8dd e004 	ldr.w	lr, [sp, #4]
    9826:	b002      	add	sp, #8
    9828:	bc0c      	pop	{r2, r3}
    982a:	4770      	bx	lr

0000982c <__gnu_uldivmod_helper>:
    982c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    982e:	4614      	mov	r4, r2
    9830:	461d      	mov	r5, r3
    9832:	4606      	mov	r6, r0
    9834:	460f      	mov	r7, r1
    9836:	f000 f9d7 	bl	9be8 <__udivdi3>
    983a:	fb00 f505 	mul.w	r5, r0, r5
    983e:	fba0 2304 	umull	r2, r3, r0, r4
    9842:	fb04 5401 	mla	r4, r4, r1, r5
    9846:	18e3      	adds	r3, r4, r3
    9848:	1ab6      	subs	r6, r6, r2
    984a:	eb67 0703 	sbc.w	r7, r7, r3
    984e:	9b06      	ldr	r3, [sp, #24]
    9850:	e9c3 6700 	strd	r6, r7, [r3]
    9854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9856:	bf00      	nop

00009858 <__gnu_ldivmod_helper>:
    9858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    985a:	4614      	mov	r4, r2
    985c:	461d      	mov	r5, r3
    985e:	4606      	mov	r6, r0
    9860:	460f      	mov	r7, r1
    9862:	f000 f80f 	bl	9884 <__divdi3>
    9866:	fb00 f505 	mul.w	r5, r0, r5
    986a:	fba0 2304 	umull	r2, r3, r0, r4
    986e:	fb04 5401 	mla	r4, r4, r1, r5
    9872:	18e3      	adds	r3, r4, r3
    9874:	1ab6      	subs	r6, r6, r2
    9876:	eb67 0703 	sbc.w	r7, r7, r3
    987a:	9b06      	ldr	r3, [sp, #24]
    987c:	e9c3 6700 	strd	r6, r7, [r3]
    9880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9882:	bf00      	nop

00009884 <__divdi3>:
    9884:	2900      	cmp	r1, #0
    9886:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    988a:	b085      	sub	sp, #20
    988c:	f2c0 80c8 	blt.w	9a20 <__divdi3+0x19c>
    9890:	2600      	movs	r6, #0
    9892:	2b00      	cmp	r3, #0
    9894:	f2c0 80bf 	blt.w	9a16 <__divdi3+0x192>
    9898:	4689      	mov	r9, r1
    989a:	4614      	mov	r4, r2
    989c:	4605      	mov	r5, r0
    989e:	469b      	mov	fp, r3
    98a0:	2b00      	cmp	r3, #0
    98a2:	d14a      	bne.n	993a <__divdi3+0xb6>
    98a4:	428a      	cmp	r2, r1
    98a6:	d957      	bls.n	9958 <__divdi3+0xd4>
    98a8:	fab2 f382 	clz	r3, r2
    98ac:	b153      	cbz	r3, 98c4 <__divdi3+0x40>
    98ae:	f1c3 0020 	rsb	r0, r3, #32
    98b2:	fa01 f903 	lsl.w	r9, r1, r3
    98b6:	fa25 f800 	lsr.w	r8, r5, r0
    98ba:	fa12 f403 	lsls.w	r4, r2, r3
    98be:	409d      	lsls	r5, r3
    98c0:	ea48 0909 	orr.w	r9, r8, r9
    98c4:	0c27      	lsrs	r7, r4, #16
    98c6:	4648      	mov	r0, r9
    98c8:	4639      	mov	r1, r7
    98ca:	fa1f fb84 	uxth.w	fp, r4
    98ce:	f7ff f9df 	bl	8c90 <__aeabi_uidiv>
    98d2:	4639      	mov	r1, r7
    98d4:	4682      	mov	sl, r0
    98d6:	4648      	mov	r0, r9
    98d8:	f7ff fb08 	bl	8eec <__aeabi_uidivmod>
    98dc:	0c2a      	lsrs	r2, r5, #16
    98de:	fb0b f30a 	mul.w	r3, fp, sl
    98e2:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    98e6:	454b      	cmp	r3, r9
    98e8:	d909      	bls.n	98fe <__divdi3+0x7a>
    98ea:	eb19 0904 	adds.w	r9, r9, r4
    98ee:	f10a 3aff 	add.w	sl, sl, #4294967295
    98f2:	d204      	bcs.n	98fe <__divdi3+0x7a>
    98f4:	454b      	cmp	r3, r9
    98f6:	bf84      	itt	hi
    98f8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    98fc:	44a1      	addhi	r9, r4
    98fe:	ebc3 0909 	rsb	r9, r3, r9
    9902:	4639      	mov	r1, r7
    9904:	4648      	mov	r0, r9
    9906:	b2ad      	uxth	r5, r5
    9908:	f7ff f9c2 	bl	8c90 <__aeabi_uidiv>
    990c:	4639      	mov	r1, r7
    990e:	4680      	mov	r8, r0
    9910:	4648      	mov	r0, r9
    9912:	f7ff faeb 	bl	8eec <__aeabi_uidivmod>
    9916:	fb0b fb08 	mul.w	fp, fp, r8
    991a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    991e:	45ab      	cmp	fp, r5
    9920:	d907      	bls.n	9932 <__divdi3+0xae>
    9922:	192d      	adds	r5, r5, r4
    9924:	f108 38ff 	add.w	r8, r8, #4294967295
    9928:	d203      	bcs.n	9932 <__divdi3+0xae>
    992a:	45ab      	cmp	fp, r5
    992c:	bf88      	it	hi
    992e:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9932:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    9936:	2700      	movs	r7, #0
    9938:	e003      	b.n	9942 <__divdi3+0xbe>
    993a:	428b      	cmp	r3, r1
    993c:	d957      	bls.n	99ee <__divdi3+0x16a>
    993e:	2700      	movs	r7, #0
    9940:	46b8      	mov	r8, r7
    9942:	4642      	mov	r2, r8
    9944:	463b      	mov	r3, r7
    9946:	b116      	cbz	r6, 994e <__divdi3+0xca>
    9948:	4252      	negs	r2, r2
    994a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    994e:	4619      	mov	r1, r3
    9950:	4610      	mov	r0, r2
    9952:	b005      	add	sp, #20
    9954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9958:	b922      	cbnz	r2, 9964 <__divdi3+0xe0>
    995a:	4611      	mov	r1, r2
    995c:	2001      	movs	r0, #1
    995e:	f7ff f997 	bl	8c90 <__aeabi_uidiv>
    9962:	4604      	mov	r4, r0
    9964:	fab4 f884 	clz	r8, r4
    9968:	f1b8 0f00 	cmp.w	r8, #0
    996c:	d15e      	bne.n	9a2c <__divdi3+0x1a8>
    996e:	ebc4 0809 	rsb	r8, r4, r9
    9972:	0c27      	lsrs	r7, r4, #16
    9974:	fa1f f984 	uxth.w	r9, r4
    9978:	2101      	movs	r1, #1
    997a:	9102      	str	r1, [sp, #8]
    997c:	4639      	mov	r1, r7
    997e:	4640      	mov	r0, r8
    9980:	f7ff f986 	bl	8c90 <__aeabi_uidiv>
    9984:	4639      	mov	r1, r7
    9986:	4682      	mov	sl, r0
    9988:	4640      	mov	r0, r8
    998a:	f7ff faaf 	bl	8eec <__aeabi_uidivmod>
    998e:	ea4f 4815 	mov.w	r8, r5, lsr #16
    9992:	fb09 f30a 	mul.w	r3, r9, sl
    9996:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    999a:	455b      	cmp	r3, fp
    999c:	d909      	bls.n	99b2 <__divdi3+0x12e>
    999e:	eb1b 0b04 	adds.w	fp, fp, r4
    99a2:	f10a 3aff 	add.w	sl, sl, #4294967295
    99a6:	d204      	bcs.n	99b2 <__divdi3+0x12e>
    99a8:	455b      	cmp	r3, fp
    99aa:	bf84      	itt	hi
    99ac:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    99b0:	44a3      	addhi	fp, r4
    99b2:	ebc3 0b0b 	rsb	fp, r3, fp
    99b6:	4639      	mov	r1, r7
    99b8:	4658      	mov	r0, fp
    99ba:	b2ad      	uxth	r5, r5
    99bc:	f7ff f968 	bl	8c90 <__aeabi_uidiv>
    99c0:	4639      	mov	r1, r7
    99c2:	4680      	mov	r8, r0
    99c4:	4658      	mov	r0, fp
    99c6:	f7ff fa91 	bl	8eec <__aeabi_uidivmod>
    99ca:	fb09 f908 	mul.w	r9, r9, r8
    99ce:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    99d2:	45a9      	cmp	r9, r5
    99d4:	d907      	bls.n	99e6 <__divdi3+0x162>
    99d6:	192d      	adds	r5, r5, r4
    99d8:	f108 38ff 	add.w	r8, r8, #4294967295
    99dc:	d203      	bcs.n	99e6 <__divdi3+0x162>
    99de:	45a9      	cmp	r9, r5
    99e0:	bf88      	it	hi
    99e2:	f108 38ff 	addhi.w	r8, r8, #4294967295
    99e6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    99ea:	9f02      	ldr	r7, [sp, #8]
    99ec:	e7a9      	b.n	9942 <__divdi3+0xbe>
    99ee:	fab3 f783 	clz	r7, r3
    99f2:	2f00      	cmp	r7, #0
    99f4:	d168      	bne.n	9ac8 <__divdi3+0x244>
    99f6:	428b      	cmp	r3, r1
    99f8:	bf2c      	ite	cs
    99fa:	f04f 0900 	movcs.w	r9, #0
    99fe:	f04f 0901 	movcc.w	r9, #1
    9a02:	4282      	cmp	r2, r0
    9a04:	bf8c      	ite	hi
    9a06:	464c      	movhi	r4, r9
    9a08:	f049 0401 	orrls.w	r4, r9, #1
    9a0c:	2c00      	cmp	r4, #0
    9a0e:	d096      	beq.n	993e <__divdi3+0xba>
    9a10:	f04f 0801 	mov.w	r8, #1
    9a14:	e795      	b.n	9942 <__divdi3+0xbe>
    9a16:	4252      	negs	r2, r2
    9a18:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    9a1c:	43f6      	mvns	r6, r6
    9a1e:	e73b      	b.n	9898 <__divdi3+0x14>
    9a20:	4240      	negs	r0, r0
    9a22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    9a26:	f04f 36ff 	mov.w	r6, #4294967295
    9a2a:	e732      	b.n	9892 <__divdi3+0xe>
    9a2c:	fa04 f408 	lsl.w	r4, r4, r8
    9a30:	f1c8 0720 	rsb	r7, r8, #32
    9a34:	fa35 f307 	lsrs.w	r3, r5, r7
    9a38:	fa29 fa07 	lsr.w	sl, r9, r7
    9a3c:	0c27      	lsrs	r7, r4, #16
    9a3e:	fa09 fb08 	lsl.w	fp, r9, r8
    9a42:	4639      	mov	r1, r7
    9a44:	4650      	mov	r0, sl
    9a46:	ea43 020b 	orr.w	r2, r3, fp
    9a4a:	9202      	str	r2, [sp, #8]
    9a4c:	f7ff f920 	bl	8c90 <__aeabi_uidiv>
    9a50:	4639      	mov	r1, r7
    9a52:	fa1f f984 	uxth.w	r9, r4
    9a56:	4683      	mov	fp, r0
    9a58:	4650      	mov	r0, sl
    9a5a:	f7ff fa47 	bl	8eec <__aeabi_uidivmod>
    9a5e:	9802      	ldr	r0, [sp, #8]
    9a60:	fb09 f20b 	mul.w	r2, r9, fp
    9a64:	0c03      	lsrs	r3, r0, #16
    9a66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    9a6a:	429a      	cmp	r2, r3
    9a6c:	d904      	bls.n	9a78 <__divdi3+0x1f4>
    9a6e:	191b      	adds	r3, r3, r4
    9a70:	f10b 3bff 	add.w	fp, fp, #4294967295
    9a74:	f0c0 80b1 	bcc.w	9bda <__divdi3+0x356>
    9a78:	1a9b      	subs	r3, r3, r2
    9a7a:	4639      	mov	r1, r7
    9a7c:	4618      	mov	r0, r3
    9a7e:	9301      	str	r3, [sp, #4]
    9a80:	f7ff f906 	bl	8c90 <__aeabi_uidiv>
    9a84:	9901      	ldr	r1, [sp, #4]
    9a86:	4682      	mov	sl, r0
    9a88:	4608      	mov	r0, r1
    9a8a:	4639      	mov	r1, r7
    9a8c:	f7ff fa2e 	bl	8eec <__aeabi_uidivmod>
    9a90:	f8dd c008 	ldr.w	ip, [sp, #8]
    9a94:	fb09 f30a 	mul.w	r3, r9, sl
    9a98:	fa1f f08c 	uxth.w	r0, ip
    9a9c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    9aa0:	4293      	cmp	r3, r2
    9aa2:	d908      	bls.n	9ab6 <__divdi3+0x232>
    9aa4:	1912      	adds	r2, r2, r4
    9aa6:	f10a 3aff 	add.w	sl, sl, #4294967295
    9aaa:	d204      	bcs.n	9ab6 <__divdi3+0x232>
    9aac:	4293      	cmp	r3, r2
    9aae:	bf84      	itt	hi
    9ab0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    9ab4:	1912      	addhi	r2, r2, r4
    9ab6:	fa05 f508 	lsl.w	r5, r5, r8
    9aba:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    9abe:	ebc3 0802 	rsb	r8, r3, r2
    9ac2:	f8cd e008 	str.w	lr, [sp, #8]
    9ac6:	e759      	b.n	997c <__divdi3+0xf8>
    9ac8:	f1c7 0020 	rsb	r0, r7, #32
    9acc:	fa03 fa07 	lsl.w	sl, r3, r7
    9ad0:	40c2      	lsrs	r2, r0
    9ad2:	fa35 f300 	lsrs.w	r3, r5, r0
    9ad6:	ea42 0b0a 	orr.w	fp, r2, sl
    9ada:	fa21 f800 	lsr.w	r8, r1, r0
    9ade:	fa01 f907 	lsl.w	r9, r1, r7
    9ae2:	4640      	mov	r0, r8
    9ae4:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    9ae8:	ea43 0109 	orr.w	r1, r3, r9
    9aec:	9102      	str	r1, [sp, #8]
    9aee:	4651      	mov	r1, sl
    9af0:	fa1f f28b 	uxth.w	r2, fp
    9af4:	9203      	str	r2, [sp, #12]
    9af6:	f7ff f8cb 	bl	8c90 <__aeabi_uidiv>
    9afa:	4651      	mov	r1, sl
    9afc:	4681      	mov	r9, r0
    9afe:	4640      	mov	r0, r8
    9b00:	f7ff f9f4 	bl	8eec <__aeabi_uidivmod>
    9b04:	9b03      	ldr	r3, [sp, #12]
    9b06:	f8dd c008 	ldr.w	ip, [sp, #8]
    9b0a:	fb03 f209 	mul.w	r2, r3, r9
    9b0e:	ea4f 401c 	mov.w	r0, ip, lsr #16
    9b12:	fa14 f307 	lsls.w	r3, r4, r7
    9b16:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    9b1a:	42a2      	cmp	r2, r4
    9b1c:	d904      	bls.n	9b28 <__divdi3+0x2a4>
    9b1e:	eb14 040b 	adds.w	r4, r4, fp
    9b22:	f109 39ff 	add.w	r9, r9, #4294967295
    9b26:	d352      	bcc.n	9bce <__divdi3+0x34a>
    9b28:	1aa4      	subs	r4, r4, r2
    9b2a:	4651      	mov	r1, sl
    9b2c:	4620      	mov	r0, r4
    9b2e:	9301      	str	r3, [sp, #4]
    9b30:	f7ff f8ae 	bl	8c90 <__aeabi_uidiv>
    9b34:	4651      	mov	r1, sl
    9b36:	4680      	mov	r8, r0
    9b38:	4620      	mov	r0, r4
    9b3a:	f7ff f9d7 	bl	8eec <__aeabi_uidivmod>
    9b3e:	9803      	ldr	r0, [sp, #12]
    9b40:	f8dd c008 	ldr.w	ip, [sp, #8]
    9b44:	fb00 f208 	mul.w	r2, r0, r8
    9b48:	fa1f f38c 	uxth.w	r3, ip
    9b4c:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    9b50:	9b01      	ldr	r3, [sp, #4]
    9b52:	4282      	cmp	r2, r0
    9b54:	d904      	bls.n	9b60 <__divdi3+0x2dc>
    9b56:	eb10 000b 	adds.w	r0, r0, fp
    9b5a:	f108 38ff 	add.w	r8, r8, #4294967295
    9b5e:	d330      	bcc.n	9bc2 <__divdi3+0x33e>
    9b60:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    9b64:	fa1f fc83 	uxth.w	ip, r3
    9b68:	0c1b      	lsrs	r3, r3, #16
    9b6a:	1a80      	subs	r0, r0, r2
    9b6c:	fa1f fe88 	uxth.w	lr, r8
    9b70:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    9b74:	fb0c f90e 	mul.w	r9, ip, lr
    9b78:	fb0c fc0a 	mul.w	ip, ip, sl
    9b7c:	fb03 c10e 	mla	r1, r3, lr, ip
    9b80:	fb03 f20a 	mul.w	r2, r3, sl
    9b84:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    9b88:	458c      	cmp	ip, r1
    9b8a:	bf88      	it	hi
    9b8c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    9b90:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    9b94:	4570      	cmp	r0, lr
    9b96:	d310      	bcc.n	9bba <__divdi3+0x336>
    9b98:	fa1f f989 	uxth.w	r9, r9
    9b9c:	fa05 f707 	lsl.w	r7, r5, r7
    9ba0:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    9ba4:	bf14      	ite	ne
    9ba6:	2200      	movne	r2, #0
    9ba8:	2201      	moveq	r2, #1
    9baa:	4287      	cmp	r7, r0
    9bac:	bf2c      	ite	cs
    9bae:	2700      	movcs	r7, #0
    9bb0:	f002 0701 	andcc.w	r7, r2, #1
    9bb4:	2f00      	cmp	r7, #0
    9bb6:	f43f aec4 	beq.w	9942 <__divdi3+0xbe>
    9bba:	f108 38ff 	add.w	r8, r8, #4294967295
    9bbe:	2700      	movs	r7, #0
    9bc0:	e6bf      	b.n	9942 <__divdi3+0xbe>
    9bc2:	4282      	cmp	r2, r0
    9bc4:	bf84      	itt	hi
    9bc6:	4458      	addhi	r0, fp
    9bc8:	f108 38ff 	addhi.w	r8, r8, #4294967295
    9bcc:	e7c8      	b.n	9b60 <__divdi3+0x2dc>
    9bce:	42a2      	cmp	r2, r4
    9bd0:	bf84      	itt	hi
    9bd2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9bd6:	445c      	addhi	r4, fp
    9bd8:	e7a6      	b.n	9b28 <__divdi3+0x2a4>
    9bda:	429a      	cmp	r2, r3
    9bdc:	bf84      	itt	hi
    9bde:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9be2:	191b      	addhi	r3, r3, r4
    9be4:	e748      	b.n	9a78 <__divdi3+0x1f4>
    9be6:	bf00      	nop

00009be8 <__udivdi3>:
    9be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9bec:	460c      	mov	r4, r1
    9bee:	b083      	sub	sp, #12
    9bf0:	4680      	mov	r8, r0
    9bf2:	4616      	mov	r6, r2
    9bf4:	4689      	mov	r9, r1
    9bf6:	461f      	mov	r7, r3
    9bf8:	4615      	mov	r5, r2
    9bfa:	468a      	mov	sl, r1
    9bfc:	2b00      	cmp	r3, #0
    9bfe:	d14b      	bne.n	9c98 <__udivdi3+0xb0>
    9c00:	428a      	cmp	r2, r1
    9c02:	d95c      	bls.n	9cbe <__udivdi3+0xd6>
    9c04:	fab2 f382 	clz	r3, r2
    9c08:	b15b      	cbz	r3, 9c22 <__udivdi3+0x3a>
    9c0a:	f1c3 0020 	rsb	r0, r3, #32
    9c0e:	fa01 fa03 	lsl.w	sl, r1, r3
    9c12:	fa28 f200 	lsr.w	r2, r8, r0
    9c16:	fa16 f503 	lsls.w	r5, r6, r3
    9c1a:	fa08 f803 	lsl.w	r8, r8, r3
    9c1e:	ea42 0a0a 	orr.w	sl, r2, sl
    9c22:	0c2e      	lsrs	r6, r5, #16
    9c24:	4650      	mov	r0, sl
    9c26:	4631      	mov	r1, r6
    9c28:	b2af      	uxth	r7, r5
    9c2a:	f7ff f831 	bl	8c90 <__aeabi_uidiv>
    9c2e:	4631      	mov	r1, r6
    9c30:	ea4f 4418 	mov.w	r4, r8, lsr #16
    9c34:	4681      	mov	r9, r0
    9c36:	4650      	mov	r0, sl
    9c38:	f7ff f958 	bl	8eec <__aeabi_uidivmod>
    9c3c:	fb07 f309 	mul.w	r3, r7, r9
    9c40:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    9c44:	4553      	cmp	r3, sl
    9c46:	d909      	bls.n	9c5c <__udivdi3+0x74>
    9c48:	eb1a 0a05 	adds.w	sl, sl, r5
    9c4c:	f109 39ff 	add.w	r9, r9, #4294967295
    9c50:	d204      	bcs.n	9c5c <__udivdi3+0x74>
    9c52:	4553      	cmp	r3, sl
    9c54:	bf84      	itt	hi
    9c56:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9c5a:	44aa      	addhi	sl, r5
    9c5c:	ebc3 0a0a 	rsb	sl, r3, sl
    9c60:	4631      	mov	r1, r6
    9c62:	4650      	mov	r0, sl
    9c64:	fa1f f888 	uxth.w	r8, r8
    9c68:	f7ff f812 	bl	8c90 <__aeabi_uidiv>
    9c6c:	4631      	mov	r1, r6
    9c6e:	4604      	mov	r4, r0
    9c70:	4650      	mov	r0, sl
    9c72:	f7ff f93b 	bl	8eec <__aeabi_uidivmod>
    9c76:	fb07 f704 	mul.w	r7, r7, r4
    9c7a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9c7e:	4547      	cmp	r7, r8
    9c80:	d906      	bls.n	9c90 <__udivdi3+0xa8>
    9c82:	3c01      	subs	r4, #1
    9c84:	eb18 0805 	adds.w	r8, r8, r5
    9c88:	d202      	bcs.n	9c90 <__udivdi3+0xa8>
    9c8a:	4547      	cmp	r7, r8
    9c8c:	bf88      	it	hi
    9c8e:	3c01      	subhi	r4, #1
    9c90:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9c94:	2600      	movs	r6, #0
    9c96:	e05c      	b.n	9d52 <__udivdi3+0x16a>
    9c98:	428b      	cmp	r3, r1
    9c9a:	d858      	bhi.n	9d4e <__udivdi3+0x166>
    9c9c:	fab3 f683 	clz	r6, r3
    9ca0:	2e00      	cmp	r6, #0
    9ca2:	d15b      	bne.n	9d5c <__udivdi3+0x174>
    9ca4:	428b      	cmp	r3, r1
    9ca6:	bf2c      	ite	cs
    9ca8:	2200      	movcs	r2, #0
    9caa:	2201      	movcc	r2, #1
    9cac:	4285      	cmp	r5, r0
    9cae:	bf8c      	ite	hi
    9cb0:	4615      	movhi	r5, r2
    9cb2:	f042 0501 	orrls.w	r5, r2, #1
    9cb6:	2d00      	cmp	r5, #0
    9cb8:	d049      	beq.n	9d4e <__udivdi3+0x166>
    9cba:	2401      	movs	r4, #1
    9cbc:	e049      	b.n	9d52 <__udivdi3+0x16a>
    9cbe:	b922      	cbnz	r2, 9cca <__udivdi3+0xe2>
    9cc0:	4611      	mov	r1, r2
    9cc2:	2001      	movs	r0, #1
    9cc4:	f7fe ffe4 	bl	8c90 <__aeabi_uidiv>
    9cc8:	4605      	mov	r5, r0
    9cca:	fab5 f685 	clz	r6, r5
    9cce:	2e00      	cmp	r6, #0
    9cd0:	f040 80ba 	bne.w	9e48 <__udivdi3+0x260>
    9cd4:	1b64      	subs	r4, r4, r5
    9cd6:	0c2f      	lsrs	r7, r5, #16
    9cd8:	fa1f fa85 	uxth.w	sl, r5
    9cdc:	2601      	movs	r6, #1
    9cde:	4639      	mov	r1, r7
    9ce0:	4620      	mov	r0, r4
    9ce2:	f7fe ffd5 	bl	8c90 <__aeabi_uidiv>
    9ce6:	4639      	mov	r1, r7
    9ce8:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    9cec:	4681      	mov	r9, r0
    9cee:	4620      	mov	r0, r4
    9cf0:	f7ff f8fc 	bl	8eec <__aeabi_uidivmod>
    9cf4:	fb0a f309 	mul.w	r3, sl, r9
    9cf8:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    9cfc:	455b      	cmp	r3, fp
    9cfe:	d909      	bls.n	9d14 <__udivdi3+0x12c>
    9d00:	eb1b 0b05 	adds.w	fp, fp, r5
    9d04:	f109 39ff 	add.w	r9, r9, #4294967295
    9d08:	d204      	bcs.n	9d14 <__udivdi3+0x12c>
    9d0a:	455b      	cmp	r3, fp
    9d0c:	bf84      	itt	hi
    9d0e:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9d12:	44ab      	addhi	fp, r5
    9d14:	ebc3 0b0b 	rsb	fp, r3, fp
    9d18:	4639      	mov	r1, r7
    9d1a:	4658      	mov	r0, fp
    9d1c:	fa1f f888 	uxth.w	r8, r8
    9d20:	f7fe ffb6 	bl	8c90 <__aeabi_uidiv>
    9d24:	4639      	mov	r1, r7
    9d26:	4604      	mov	r4, r0
    9d28:	4658      	mov	r0, fp
    9d2a:	f7ff f8df 	bl	8eec <__aeabi_uidivmod>
    9d2e:	fb0a fa04 	mul.w	sl, sl, r4
    9d32:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    9d36:	45c2      	cmp	sl, r8
    9d38:	d906      	bls.n	9d48 <__udivdi3+0x160>
    9d3a:	3c01      	subs	r4, #1
    9d3c:	eb18 0805 	adds.w	r8, r8, r5
    9d40:	d202      	bcs.n	9d48 <__udivdi3+0x160>
    9d42:	45c2      	cmp	sl, r8
    9d44:	bf88      	it	hi
    9d46:	3c01      	subhi	r4, #1
    9d48:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9d4c:	e001      	b.n	9d52 <__udivdi3+0x16a>
    9d4e:	2600      	movs	r6, #0
    9d50:	4634      	mov	r4, r6
    9d52:	4631      	mov	r1, r6
    9d54:	4620      	mov	r0, r4
    9d56:	b003      	add	sp, #12
    9d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9d5c:	f1c6 0020 	rsb	r0, r6, #32
    9d60:	40b3      	lsls	r3, r6
    9d62:	fa32 f700 	lsrs.w	r7, r2, r0
    9d66:	fa21 fb00 	lsr.w	fp, r1, r0
    9d6a:	431f      	orrs	r7, r3
    9d6c:	fa14 f206 	lsls.w	r2, r4, r6
    9d70:	fa28 f100 	lsr.w	r1, r8, r0
    9d74:	4658      	mov	r0, fp
    9d76:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    9d7a:	4311      	orrs	r1, r2
    9d7c:	9100      	str	r1, [sp, #0]
    9d7e:	4651      	mov	r1, sl
    9d80:	b2bb      	uxth	r3, r7
    9d82:	9301      	str	r3, [sp, #4]
    9d84:	f7fe ff84 	bl	8c90 <__aeabi_uidiv>
    9d88:	4651      	mov	r1, sl
    9d8a:	40b5      	lsls	r5, r6
    9d8c:	4681      	mov	r9, r0
    9d8e:	4658      	mov	r0, fp
    9d90:	f7ff f8ac 	bl	8eec <__aeabi_uidivmod>
    9d94:	9c01      	ldr	r4, [sp, #4]
    9d96:	9800      	ldr	r0, [sp, #0]
    9d98:	fb04 f309 	mul.w	r3, r4, r9
    9d9c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    9da0:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    9da4:	455b      	cmp	r3, fp
    9da6:	d905      	bls.n	9db4 <__udivdi3+0x1cc>
    9da8:	eb1b 0b07 	adds.w	fp, fp, r7
    9dac:	f109 39ff 	add.w	r9, r9, #4294967295
    9db0:	f0c0 808e 	bcc.w	9ed0 <__udivdi3+0x2e8>
    9db4:	ebc3 0b0b 	rsb	fp, r3, fp
    9db8:	4651      	mov	r1, sl
    9dba:	4658      	mov	r0, fp
    9dbc:	f7fe ff68 	bl	8c90 <__aeabi_uidiv>
    9dc0:	4651      	mov	r1, sl
    9dc2:	4604      	mov	r4, r0
    9dc4:	4658      	mov	r0, fp
    9dc6:	f7ff f891 	bl	8eec <__aeabi_uidivmod>
    9dca:	9801      	ldr	r0, [sp, #4]
    9dcc:	9a00      	ldr	r2, [sp, #0]
    9dce:	fb00 f304 	mul.w	r3, r0, r4
    9dd2:	fa1f fc82 	uxth.w	ip, r2
    9dd6:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    9dda:	4293      	cmp	r3, r2
    9ddc:	d906      	bls.n	9dec <__udivdi3+0x204>
    9dde:	3c01      	subs	r4, #1
    9de0:	19d2      	adds	r2, r2, r7
    9de2:	d203      	bcs.n	9dec <__udivdi3+0x204>
    9de4:	4293      	cmp	r3, r2
    9de6:	d901      	bls.n	9dec <__udivdi3+0x204>
    9de8:	19d2      	adds	r2, r2, r7
    9dea:	3c01      	subs	r4, #1
    9dec:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    9df0:	b2a8      	uxth	r0, r5
    9df2:	1ad2      	subs	r2, r2, r3
    9df4:	0c2d      	lsrs	r5, r5, #16
    9df6:	fa1f fc84 	uxth.w	ip, r4
    9dfa:	0c23      	lsrs	r3, r4, #16
    9dfc:	fb00 f70c 	mul.w	r7, r0, ip
    9e00:	fb00 fe03 	mul.w	lr, r0, r3
    9e04:	fb05 e10c 	mla	r1, r5, ip, lr
    9e08:	fb05 f503 	mul.w	r5, r5, r3
    9e0c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    9e10:	458e      	cmp	lr, r1
    9e12:	bf88      	it	hi
    9e14:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    9e18:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    9e1c:	42aa      	cmp	r2, r5
    9e1e:	d310      	bcc.n	9e42 <__udivdi3+0x25a>
    9e20:	b2bf      	uxth	r7, r7
    9e22:	fa08 f606 	lsl.w	r6, r8, r6
    9e26:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    9e2a:	bf14      	ite	ne
    9e2c:	f04f 0e00 	movne.w	lr, #0
    9e30:	f04f 0e01 	moveq.w	lr, #1
    9e34:	4296      	cmp	r6, r2
    9e36:	bf2c      	ite	cs
    9e38:	2600      	movcs	r6, #0
    9e3a:	f00e 0601 	andcc.w	r6, lr, #1
    9e3e:	2e00      	cmp	r6, #0
    9e40:	d087      	beq.n	9d52 <__udivdi3+0x16a>
    9e42:	3c01      	subs	r4, #1
    9e44:	2600      	movs	r6, #0
    9e46:	e784      	b.n	9d52 <__udivdi3+0x16a>
    9e48:	40b5      	lsls	r5, r6
    9e4a:	f1c6 0120 	rsb	r1, r6, #32
    9e4e:	fa24 f901 	lsr.w	r9, r4, r1
    9e52:	fa28 f201 	lsr.w	r2, r8, r1
    9e56:	0c2f      	lsrs	r7, r5, #16
    9e58:	40b4      	lsls	r4, r6
    9e5a:	4639      	mov	r1, r7
    9e5c:	4648      	mov	r0, r9
    9e5e:	4322      	orrs	r2, r4
    9e60:	9200      	str	r2, [sp, #0]
    9e62:	f7fe ff15 	bl	8c90 <__aeabi_uidiv>
    9e66:	4639      	mov	r1, r7
    9e68:	fa1f fa85 	uxth.w	sl, r5
    9e6c:	4683      	mov	fp, r0
    9e6e:	4648      	mov	r0, r9
    9e70:	f7ff f83c 	bl	8eec <__aeabi_uidivmod>
    9e74:	9b00      	ldr	r3, [sp, #0]
    9e76:	0c1a      	lsrs	r2, r3, #16
    9e78:	fb0a f30b 	mul.w	r3, sl, fp
    9e7c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    9e80:	42a3      	cmp	r3, r4
    9e82:	d903      	bls.n	9e8c <__udivdi3+0x2a4>
    9e84:	1964      	adds	r4, r4, r5
    9e86:	f10b 3bff 	add.w	fp, fp, #4294967295
    9e8a:	d327      	bcc.n	9edc <__udivdi3+0x2f4>
    9e8c:	1ae4      	subs	r4, r4, r3
    9e8e:	4639      	mov	r1, r7
    9e90:	4620      	mov	r0, r4
    9e92:	f7fe fefd 	bl	8c90 <__aeabi_uidiv>
    9e96:	4639      	mov	r1, r7
    9e98:	4681      	mov	r9, r0
    9e9a:	4620      	mov	r0, r4
    9e9c:	f7ff f826 	bl	8eec <__aeabi_uidivmod>
    9ea0:	9800      	ldr	r0, [sp, #0]
    9ea2:	fb0a f309 	mul.w	r3, sl, r9
    9ea6:	fa1f fc80 	uxth.w	ip, r0
    9eaa:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    9eae:	42a3      	cmp	r3, r4
    9eb0:	d908      	bls.n	9ec4 <__udivdi3+0x2dc>
    9eb2:	1964      	adds	r4, r4, r5
    9eb4:	f109 39ff 	add.w	r9, r9, #4294967295
    9eb8:	d204      	bcs.n	9ec4 <__udivdi3+0x2dc>
    9eba:	42a3      	cmp	r3, r4
    9ebc:	bf84      	itt	hi
    9ebe:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9ec2:	1964      	addhi	r4, r4, r5
    9ec4:	fa08 f806 	lsl.w	r8, r8, r6
    9ec8:	1ae4      	subs	r4, r4, r3
    9eca:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    9ece:	e706      	b.n	9cde <__udivdi3+0xf6>
    9ed0:	455b      	cmp	r3, fp
    9ed2:	bf84      	itt	hi
    9ed4:	f109 39ff 	addhi.w	r9, r9, #4294967295
    9ed8:	44bb      	addhi	fp, r7
    9eda:	e76b      	b.n	9db4 <__udivdi3+0x1cc>
    9edc:	42a3      	cmp	r3, r4
    9ede:	bf84      	itt	hi
    9ee0:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    9ee4:	1964      	addhi	r4, r4, r5
    9ee6:	e7d1      	b.n	9e8c <__udivdi3+0x2a4>
    9ee8:	35307800 	.word	0x35307800
	...
    9ef4:	0000007c 	.word	0x0000007c

00009ef8 <COMMAND_c>:
    9ef8:	00009ff4                                ....

00009efc <REVERSE_c>:
    9efc:	00009ff8                                ....

00009f00 <CLEAR_c>:
    9f00:	00009ef0                                ....

00009f04 <X_COORD_c>:
    9f04:	00009f30                                0...

00009f08 <Y_COORD_c>:
    9f08:	00009f38                                8...

00009f0c <BOX_c>:
    9f0c:	00009f20                                 ...

00009f10 <ERASE_c>:
    9f10:	00009ee8 63256325 63256325 00000000     ....%c%c%c%c....
    9f20:	0000000f 63256325 63256325 00000001     ....%c%c%c%c....
    9f30:	00000018 00006325 00000019 58796f4a     ....%c......JoyX
    9f40:	3425203a 00000064 59796f4a 3425203a     : %4d...JoyY: %4
    9f50:	00000064 203a5843 34252020 00000064     d...CX:   %4d...
    9f60:	203a5943 34252020 00000064 65726946     CY:   %4d...Fire
    9f70:	3425203a 00000064 72617453 34253a74     : %4d...Start:%4
    9f80:	00000064 0000127c 746e6553 73656d20     d...|...Sent mes
    9f90:	65676173 25582520 6f742058 72637320     sage %X%X to scr
    9fa0:	0a6e6565 0000000d 30303130 30303030     een.....01000000
    9fb0:	30303030 31313030 30303030 31313030     0000001100000011
    9fc0:	00000031 72617453 6e6f2074 776f6420     1...Start on dow
    9fd0:	0000216e 30303030 30303030 00000031     n!..000000001...
    9fe0:	25206925 69252069 20692520 25206925     %i %i %i %i %i %
    9ff0:	00000069 0000007c 00000012              i...|.......

00009ffc <g_gpio_irqn_lut>:
    9ffc:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    a00c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    a01c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    a02c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000a03c <g_config_reg_lut>:
    a03c:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    a04c:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    a05c:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    a06c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    a07c:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    a08c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    a09c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    a0ac:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@
    a0bc:	642f2e2e 65766972 432f7372 5565726f     ../drivers/CoreU
    a0cc:	61545241 632f6270 5f65726f 74726175     ARTapb/core_uart
    a0dc:	6270615f 0000632e                       _apb.c..

0000a0e4 <C.16.2565>:
    a0e4:	00000001 00000002 00000004 00000001     ................
    a0f4:	70616548 646e6120 61747320 63206b63     Heap and stack c
    a104:	696c6c6f 6e6f6973 0000000a              ollision....

0000a110 <_global_impure_ptr>:
    a110:	20000030 00000043                       0.. C...

0000a118 <blanks.3595>:
    a118:	20202020 20202020 20202020 20202020                     

0000a128 <zeroes.3596>:
    a128:	30303030 30303030 30303030 30303030     0000000000000000
    a138:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    a148:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    a158:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    a168:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    a178:	00000030                                0...

0000a17c <blanks.3577>:
    a17c:	20202020 20202020 20202020 20202020                     

0000a18c <zeroes.3578>:
    a18c:	30303030 30303030 30303030 30303030     0000000000000000
    a19c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000a1ac <__sf_fake_stdin>:
	...

0000a1cc <__sf_fake_stdout>:
	...

0000a1ec <__sf_fake_stderr>:
	...

0000a20c <charset>:
    a20c:	0000a244                                D...

0000a210 <lconv>:
    a210:	0000a240 0000a148 0000a148 0000a148     @...H...H...H...
    a220:	0000a148 0000a148 0000a148 0000a148     H...H...H...H...
    a230:	0000a148 0000a148 ffffffff ffffffff     H...H...........
    a240:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000a250 <__mprec_tens>:
    a250:	00000000 3ff00000 00000000 40240000     .......?......$@
    a260:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a270:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a280:	00000000 412e8480 00000000 416312d0     .......A......cA
    a290:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a2a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a2b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a2c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a2d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    a2e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    a2f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    a300:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    a310:	79d99db4 44ea7843                       ...yCx.D

0000a318 <p05.2463>:
    a318:	00000005 00000019 0000007d 00000000     ........}.......

0000a328 <__mprec_bigtens>:
    a328:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    a338:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    a348:	7f73bf3c 75154fdd                       <.s..O.u

0000a350 <__mprec_tinytens>:
    a350:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    a360:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    a370:	64ac6f43 0ac80628                       Co.d(...

0000a378 <_init>:
    a378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a37a:	bf00      	nop
    a37c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a37e:	bc08      	pop	{r3}
    a380:	469e      	mov	lr, r3
    a382:	4770      	bx	lr

0000a384 <_fini>:
    a384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a386:	bf00      	nop
    a388:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a38a:	bc08      	pop	{r3}
    a38c:	469e      	mov	lr, r3
    a38e:	4770      	bx	lr

0000a390 <__frame_dummy_init_array_entry>:
    a390:	0485 0000                                   ....

0000a394 <__do_global_dtors_aux_fini_array_entry>:
    a394:	0471 0000                                   q...
