# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/374_CPU_Project {C:/Users/20dds5/Desktop/374_CPU_Project/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:37 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/374_CPU_Project" C:/Users/20dds5/Desktop/374_CPU_Project/bus.v 
# -- Compiling module Bus
# 
# Top level modules:
# 	Bus
# End time: 13:08:37 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/374_CPU_Project {C:/Users/20dds5/Desktop/374_CPU_Project/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:37 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/374_CPU_Project" C:/Users/20dds5/Desktop/374_CPU_Project/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:08:37 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/374_CPU_Project {C:/Users/20dds5/Desktop/374_CPU_Project/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:37 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/374_CPU_Project" C:/Users/20dds5/Desktop/374_CPU_Project/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 13:08:37 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/374_CPU_Project {C:/Users/20dds5/Desktop/374_CPU_Project/adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:37 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/374_CPU_Project" C:/Users/20dds5/Desktop/374_CPU_Project/adder.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:08:37 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20dds5/Desktop/374_CPU_Project {C:/Users/20dds5/Desktop/374_CPU_Project/datapath_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:37 on Jan 29,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20dds5/Desktop/374_CPU_Project" C:/Users/20dds5/Desktop/374_CPU_Project/datapath_tb.v 
# -- Compiling module datapath_tb
# 
# Top level modules:
# 	datapath_tb
# End time: 13:08:37 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" datapath_tb 
# Start time: 13:08:38 on Jan 29,2024
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.register
# Loading work.adder
# Loading work.Bus
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# End time: 13:44:12 on Jan 29,2024, Elapsed time: 0:35:34
# Errors: 0, Warnings: 0
