# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv failed with 1 errors.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv failed with 8 errors.
# Compile of lab1_spart.v was successful.
# Compile of driver.sv was successful.
# 8 compiles, 2 failed with 9 errors.
# Compile of UART_tx.sv was successful.
# Compile of UART_rx.sv was successful.
# Compile of UART.sv was successful.
# Compile of spart.sv was successful.
# Compile of minilab3.v was successful.
# Compile of lab1_spart_tb.sv was successful.
# Compile of lab1_spart.v was successful.
# Compile of driver.sv was successful.
# 8 compiles, 0 failed with no errors.
# Optimization canceled
# Optimization canceled
vsim -voptargs=+acc work.lab1_spart_tb
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 16:04:39 on Feb 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:\win\desktop\ECE554\ECE554SP25_Minilab3\lab1_spart_tb.sv(13): (vopt-8885) Illegal inout port connection for 'GPIO' (14th connection) to reg type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:04:42 on Feb 13,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 7
# Compile of lab1_spart_tb.sv was successful.
vsim -voptargs=+acc work.lab1_spart_tb
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 16:06:23 on Feb 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:\win\desktop\ECE554\ECE554SP25_Minilab3\lab1_spart_tb.sv(13): (vopt-8885) Illegal inout port connection for 'GPIO' (14th connection) to reg type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:06:26 on Feb 13,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 3
# Compile of lab1_spart.sv was successful.
vsim -voptargs=+acc work.lab1_spart_tb
# vsim -voptargs="+acc" work.lab1_spart_tb 
# Start time: 16:07:47 on Feb 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): I:\win\desktop\ECE554\ECE554SP25_Minilab3\lab1_spart_tb.sv(13): (vopt-8885) Illegal inout port connection for 'GPIO' (14th connection) to reg type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 16:07:50 on Feb 13,2025, Elapsed time: 0:00:03
# Errors: 1, Warnings: 5
