Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul 26 06:27:17 2021
| Host         : narendiran-X556UQK running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file BlkTest_wrapper_control_sets_placed.rpt
| Design       : BlkTest_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |              48 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |              94 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                             Enable Signal                             |                                   Set/Reset Signal                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                              |                                                                       | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/SEND_depthCount[2]_i_1_n_0            |                4 |              6 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/SEND_depthCount_0       | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/Q[3]                                  |                3 |              8 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/depthBRAM[16]           | rst_IBUF                                                                            |                2 |              8 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/depthBRAM[24]           | rst_IBUF                                                                            |                3 |              8 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/depthBRAM[8]            | rst_IBUF                                                                            |                3 |              8 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/depthBRAM[0]            | rst_IBUF                                                                            |                3 |              8 |
|  BlkTest_i/imageDisplay_0/inst/VGApixelClockGneratorIns/CLK |                                                                       | rst_IBUF                                                                            |                4 |             10 |
|  BlkTest_i/imageDisplay_0/inst/VGApixelClockGneratorIns/CLK | BlkTest_i/imageDisplay_0/inst/HCounterIns/E[0]                        | rst_IBUF                                                                            |                4 |             10 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/TransmitterIns/baudRate9600/count0 | BlkTest_i/UARTBRAMInterface_0/inst/TransmitterIns/baudRate9600/count[10]_i_1__0_n_0 |                4 |             11 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/ReceiverIns/baudRate9600/count0    | BlkTest_i/UARTBRAMInterface_0/inst/ReceiverIns/baudRate9600/count[10]_i_1_n_0       |                3 |             11 |
|  clk_IBUF_BUFG                                              |                                                                       |                                                                                     |                8 |             17 |
|  clk_IBUF_BUFG                                              | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/Q[2]                    | BlkTest_i/UARTBRAMInterface_0/inst/BRAMSysIns/SEND_depthCount[2]_i_1_n_0            |                8 |             32 |
|  clk_IBUF_BUFG                                              |                                                                       | rst_IBUF                                                                            |               13 |             42 |
+-------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------+----------------+


