// Seed: 1341753239
module module_0 (
    input tri id_0,
    input tri id_1
);
  logic id_3;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  assign id_0 = id_1 & -1;
  always_comb @(posedge id_1) begin : LABEL_0
    id_0 = (id_1);
    $clog2(60);
    ;
  end
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri1  id_0,
    input  uwire id_1
);
  logic id_3;
  ;
  assign module_3.type_9 = 0;
endmodule
module module_3 (
    output wand id_0,
    input wire id_1,
    input tri id_2,
    output wor id_3,
    output wand id_4,
    input supply0 id_5,
    output tri1 id_6,
    input wand id_7
);
  assign id_0 = id_2;
  module_2 modCall_1 (
      id_6,
      id_5
  );
endmodule
