[2025-09-18 03:56:59] START suite=qualcomm_srv trace=srv266_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv266_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2632360 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5077335 heartbeat IPC: 4.09 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5077335 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5077335 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13794520 heartbeat IPC: 1.147 cumulative IPC: 1.147 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22578420 heartbeat IPC: 1.138 cumulative IPC: 1.143 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 31179214 heartbeat IPC: 1.163 cumulative IPC: 1.149 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39942611 heartbeat IPC: 1.141 cumulative IPC: 1.147 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 48651226 heartbeat IPC: 1.148 cumulative IPC: 1.147 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 57575780 heartbeat IPC: 1.121 cumulative IPC: 1.143 (Simulation time: 00 hr 08 min 00 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv266_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000022 cycles: 66268660 heartbeat IPC: 1.15 cumulative IPC: 1.144 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 74941739 heartbeat IPC: 1.153 cumulative IPC: 1.145 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 83551142 heartbeat IPC: 1.162 cumulative IPC: 1.147 (Simulation time: 00 hr 11 min 37 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 87070901 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 87070901 cumulative IPC: 1.148 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv266_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.148 instructions: 100000000 cycles: 87070901
CPU 0 Branch Prediction Accuracy: 92.22% MPKI: 14.09 Average ROB Occupancy at Mispredict: 27.96
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1289
BRANCH_INDIRECT: 0.3459
BRANCH_CONDITIONAL: 12.23
BRANCH_DIRECT_CALL: 0.4281
BRANCH_INDIRECT_CALL: 0.5022
BRANCH_RETURN: 0.45


====Backend Stall Breakdown====
ROB_STALL: 85682
LQ_STALL: 0
SQ_STALL: 417451


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 86.87719
REPLAY_LOAD: 32.59302
NON_REPLAY_LOAD: 9.753172

== Total ==
ADDR_TRANS: 9904
REPLAY_LOAD: 11212
NON_REPLAY_LOAD: 64566

== Counts ==
ADDR_TRANS: 114
REPLAY_LOAD: 344
NON_REPLAY_LOAD: 6620

cpu0->cpu0_STLB TOTAL        ACCESS:    2076422 HIT:    2063999 MISS:      12423 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2076422 HIT:    2063999 MISS:      12423 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 97.68 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10036794 HIT:    9070770 MISS:     966024 MSHR_MERGE:      62600
cpu0->cpu0_L2C LOAD         ACCESS:    7767338 HIT:    7012926 MISS:     754412 MSHR_MERGE:       4598
cpu0->cpu0_L2C RFO          ACCESS:     593337 HIT:     501240 MISS:      92097 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     504056 HIT:     404109 MISS:      99947 MSHR_MERGE:      58002
cpu0->cpu0_L2C WRITE        ACCESS:    1151241 HIT:    1143313 MISS:       7928 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      20822 HIT:       9182 MISS:      11640 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     705542 ISSUED:     290406 USEFUL:       4070 USELESS:      13273
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15292229 HIT:    7765479 MISS:    7526750 MSHR_MERGE:    1805608
cpu0->cpu0_L1I LOAD         ACCESS:   15292229 HIT:    7765479 MISS:    7526750 MSHR_MERGE:    1805608
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.85 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30480813 HIT:   25669476 MISS:    4811337 MSHR_MERGE:    1862036
cpu0->cpu0_L1D LOAD         ACCESS:   16628957 HIT:   14055431 MISS:    2573526 MSHR_MERGE:     527325
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     681893 HIT:     242274 MISS:     439619 MSHR_MERGE:     150678
cpu0->cpu0_L1D WRITE        ACCESS:   13144809 HIT:   11367528 MISS:    1777281 MSHR_MERGE:    1183944
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25154 HIT:       4243 MISS:      20911 MSHR_MERGE:         89
cpu0->cpu0_L1D PREFETCH REQUESTED:     853031 ISSUED:     681891 USEFUL:      85088 USELESS:      38960
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12567753 HIT:   10462804 MISS:    2104949 MSHR_MERGE:    1051509
cpu0->cpu0_ITLB LOAD         ACCESS:   12567753 HIT:   10462804 MISS:    2104949 MSHR_MERGE:    1051509
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.343 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28375384 HIT:   27000398 MISS:    1374986 MSHR_MERGE:     352004
cpu0->cpu0_DTLB LOAD         ACCESS:   28375384 HIT:   27000398 MISS:    1374986 MSHR_MERGE:     352004
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.818 cycles
cpu0->LLC TOTAL        ACCESS:    1046111 HIT:    1012195 MISS:      33916 MSHR_MERGE:       1801
cpu0->LLC LOAD         ACCESS:     749814 HIT:     732255 MISS:      17559 MSHR_MERGE:        146
cpu0->LLC RFO          ACCESS:      92097 HIT:      87689 MISS:       4408 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41945 HIT:      33172 MISS:       8773 MSHR_MERGE:       1655
cpu0->LLC WRITE        ACCESS:     150615 HIT:     150430 MISS:        185 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11640 HIT:       8649 MISS:       2991 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        677
  ROW_BUFFER_MISS:      31248
  AVG DBUS CONGESTED CYCLE: 3.28
Channel 0 WQ ROW_BUFFER_HIT:        179
  ROW_BUFFER_MISS:       2509
  FULL:          0
Channel 0 REFRESHES ISSUED:       7256

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       521389       568781        78885         2103
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           39         1504         1382          232
  STLB miss resolved @ L2C                0         1645         1974         1519          120
  STLB miss resolved @ LLC                0          569         1188         3105          708
  STLB miss resolved @ MEM                0            1          608         2119         1344

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             175571        57320      1436790       114835          271
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1212          370           42
  STLB miss resolved @ L2C                0          809         5341         1234            4
  STLB miss resolved @ LLC                0          534         3254         1570           36
  STLB miss resolved @ MEM                0            1           79          177          116
[2025-09-18 04:09:40] END   suite=qualcomm_srv trace=srv266_ap (rc=0)
