// Seed: 407194388
module module_0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output tri id_2,
    output supply0 id_3,
    input supply1 id_4
);
  logic [1 : -1] id_6;
  ;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2;
  module_3 modCall_1 ();
  wire  id_3;
  logic id_4;
  logic id_5;
endmodule
module module_3 ();
  id_1 :
  assert property (@(posedge 1 or posedge 1'b0) 1)
  else;
  localparam id_2 = 1;
  assign id_1 = 1;
  always_ff begin : LABEL_0
    id_1 <= "";
  end
  assign id_1 = id_2;
  wire id_3 = id_3;
  assign id_1 = id_2;
  wire id_4;
endmodule
