-- -------------------------------------------------------------
--
--  Entity Declaration for ent_a
--
-- Generated
--  by:  wig
--  on:  Tue Sep 27 05:17:18 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../highlow.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_a-e.vhd,v 1.3 2005/10/25 13:31:24 wig Exp $
-- $Date: 2005/10/25 13:31:24 $
-- $Log: ent_a-e.vhd,v $
-- Revision 1.3  2005/10/25 13:31:24  wig
-- Testcase result update
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.58 2005/09/14 14:40:06 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.37 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity ent_a
--
entity ent_a is

        -- Generics:
		-- No Generated Generics for Entity ent_a


    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity ent_a
			p_mix_partzero2_10_9_gi	: in	std_ulogic_vector(1 downto 0);
			p_mix_partzero2_11_11_go	: out	std_ulogic;
			p_mix_partzero2_15_12_gi	: in	std_ulogic_vector(3 downto 0);
			p_mix_partzero2_5_0_go	: out	std_ulogic_vector(5 downto 0);
			p_mix_partzero2_6_6_gi	: in	std_ulogic;
			p_mix_partzero2_8_7_go	: out	std_ulogic_vector(1 downto 0)
		-- End of Generated Port for Entity ent_a
		);
end ent_a;
--
-- End of Generated Entity ent_a
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
