Module Resource Usage Distribution Estimates
Generated at: Sep 27, 2021 19:17:54

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        ADDs	        LUTs	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	    1223(0)	      25(0)	    1227(0)	    15(0)	     0(0)	
+la0:edb_la_top(NUM_PROBES=18,UUID=128'b10111100000110001000101001011010001101001011001101000101100000101001001100001001010100110000011011011000010011001010110111111010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)	  1137(648)	     25(25)	  1193(552)	    15(0)	     0(0)	
 +axi_crc_i:edb_adbg_crc32                                  	     32(32)	       0(0)	     55(55)	     0(0)	     0(0)	
 +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
 +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01001,PIPE=1)	     21(21)	       0(0)	     29(29)	     0(0)	     0(0)	
 +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       7(7)	     0(0)	     0(0)	
 +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       7(7)	     0(0)	     0(0)	
 +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	     10(10)	     0(0)	     0(0)	
 +GEN_PROBE[5].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       7(7)	     0(0)	     0(0)	
 +GEN_PROBE[6].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       7(7)	     0(0)	     0(0)	
 +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       7(7)	     0(0)	     0(0)	
 +GEN_PROBE[8].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
 +GEN_PROBE[9].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
 +GEN_PROBE[10].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       9(9)	     0(0)	     0(0)	
 +GEN_PROBE[11].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       8(8)	     0(0)	     0(0)	
 +GEN_PROBE[12].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       6(6)	       0(0)	       8(8)	     0(0)	     0(0)	
 +GEN_PROBE[13].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
 +GEN_PROBE[14].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b0111,PIPE=1)	     17(17)	       0(0)	     25(25)	     0(0)	     0(0)	
 +GEN_PROBE[15].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
 +GEN_PROBE[16].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
 +GEN_PROBE[17].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       8(8)	     0(0)	     0(0)	
 +trigger_tu:trigger_unit(WIDTH=32'b010010,PIPE=1)          	       1(1)	       0(0)	       5(5)	     0(0)	     0(0)	
 +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01001010)            	    243(94)	       0(0)	   290(147)	    15(0)	     0(0)	
  +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01001011)	   149(129)	       0(0)	   143(113)	    15(0)	     0(0)	
   +transcode_write_addr:fifo_address_trancode_unit         	     10(10)	       0(0)	     10(10)	     0(0)	     0(0)	
   +transcode_read_addr:fifo_address_trancode_unit          	     10(10)	       0(0)	     20(20)	     0(0)	     0(0)	
   +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	   15(15)	     0(0)	
+debug_hub_inst:debug_hub                                   	     86(86)	       0(0)	     34(34)	     0(0)	     0(0)	
