Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Xilinx/comparator/decoder_tb_isim_beh.exe -prj D:/Xilinx/comparator/decoder_tb_beh.prj work.decoder_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx/comparator/decoder.vhd" into library work
Parsing VHDL file "D:/Xilinx/comparator/decoder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 161452 KB
Fuse CPU Usage: 202 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity decoder [decoder_default]
Compiling architecture behavior of entity decoder_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/Xilinx/comparator/decoder_tb_isim_beh.exe
Fuse Memory Usage: 170256 KB
Fuse CPU Usage: 265 ms
