--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml lab5uta.twx lab5uta.ncd -o lab5uta.twr lab5uta.pcf

Design file:              lab5uta.ncd
Physical constraint file: lab5uta.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock instruction<26>
---------------+------------+------------+--------------------------+--------+
               |Max Setup to|Max Hold to |                          | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)         | Phase  |
---------------+------------+------------+--------------------------+--------+
instruction<4> |    1.726(R)|    1.981(R)|data_ins_type_not0001     |   0.000|
instruction<5> |    1.037(R)|    0.831(R)|data_ins_type_not0001     |   0.000|
instruction<6> |    1.107(R)|    0.775(R)|data_ins_type_not0001     |   0.000|
instruction<7> |    1.535(R)|    1.866(R)|data_ins_type_not0001     |   0.000|
instruction<24>|    1.618(R)|    0.367(R)|data_ins_type_not0001     |   0.000|
               |    0.212(F)|    1.930(F)|branch_ins_type_cmp_eq0000|   0.000|
instruction<25>|    3.290(R)|    0.765(R)|data_ins_type_not0001     |   0.000|
               |    1.953(F)|    0.505(F)|branch_ins_type_cmp_eq0000|   0.000|
               |   -0.456(F)|    2.105(F)|mem_ins_type_cmp_eq0000   |   0.000|
---------------+------------+------------+--------------------------+--------+

Setup/Hold to clock instruction<27>
---------------+------------+------------+--------------------------+--------+
               |Max Setup to|Max Hold to |                          | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)         | Phase  |
---------------+------------+------------+--------------------------+--------+
instruction<4> |    2.131(R)|    1.475(R)|data_ins_type_not0001     |   0.000|
instruction<5> |    1.442(R)|    0.325(R)|data_ins_type_not0001     |   0.000|
instruction<6> |    1.512(R)|    0.269(R)|data_ins_type_not0001     |   0.000|
instruction<7> |    1.940(R)|    1.360(R)|data_ins_type_not0001     |   0.000|
instruction<24>|    2.023(R)|   -0.139(R)|data_ins_type_not0001     |   0.000|
               |    1.281(F)|    0.595(F)|branch_ins_type_cmp_eq0000|   0.000|
instruction<25>|    3.695(R)|    0.259(R)|data_ins_type_not0001     |   0.000|
               |    3.022(F)|   -0.830(F)|branch_ins_type_cmp_eq0000|   0.000|
               |   -0.072(F)|    1.626(F)|mem_ins_type_cmp_eq0000   |   0.000|
---------------+------------+------------+--------------------------+--------+

Clock instruction<26> to Pad
------------------+------------+--------------------------+--------+
                  | clk (edge) |                          | Clock  |
Destination       |   to PAD   |Internal Clock(s)         | Phase  |
------------------+------------+--------------------------+--------+
branch_ins_type<0>|    8.028(F)|branch_ins_type_cmp_eq0000|   0.000|
branch_ins_type<1>|    8.028(F)|branch_ins_type_cmp_eq0000|   0.000|
data_ins_type<0>  |    7.067(R)|data_ins_type_not0001     |   0.000|
data_ins_type<1>  |    7.885(R)|data_ins_type_not0001     |   0.000|
data_ins_type<2>  |    7.067(R)|data_ins_type_not0001     |   0.000|
mem_ins_type<0>   |    7.291(F)|mem_ins_type_cmp_eq0000   |   0.000|
------------------+------------+--------------------------+--------+

Clock instruction<27> to Pad
------------------+------------+--------------------------+--------+
                  | clk (edge) |                          | Clock  |
Destination       |   to PAD   |Internal Clock(s)         | Phase  |
------------------+------------+--------------------------+--------+
branch_ins_type<0>|    6.693(F)|branch_ins_type_cmp_eq0000|   0.000|
branch_ins_type<1>|    6.693(F)|branch_ins_type_cmp_eq0000|   0.000|
data_ins_type<0>  |    6.561(R)|data_ins_type_not0001     |   0.000|
data_ins_type<1>  |    7.379(R)|data_ins_type_not0001     |   0.000|
data_ins_type<2>  |    6.561(R)|data_ins_type_not0001     |   0.000|
mem_ins_type<0>   |    6.812(F)|mem_ins_type_cmp_eq0000   |   0.000|
------------------+------------+--------------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
instruction<26>|ins_type<0>    |    5.916|
instruction<26>|ins_type<1>    |    7.730|
instruction<27>|ins_type<1>    |    6.453|
---------------+---------------+---------+


Analysis completed Tue Dec 22 00:46:20 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4484 MB



