# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_project.srcs/sources_1/new/uartInput.v" \
"../../../../final_project.srcs/sources_1/new/uartOutput.v" \
"../../../../final_project.srcs/sim_1/new/test_uart.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
