Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Fri Feb 13 20:26:24 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file Z_system_wrapper_control_sets_placed.rpt
| Design       : Z_system_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  2059 |
| Minimum Number of register sites lost to control set restrictions |  5910 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5578 |         1749 |
| No           | No                    | Yes                    |             607 |          136 |
| No           | Yes                   | No                     |            7183 |         2213 |
| Yes          | No                    | No                     |            5134 |         1588 |
| Yes          | No                    | Yes                    |              66 |           19 |
| Yes          | Yes                   | No                     |           21794 |         6577 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                             Clock Signal                                            |                                                                                                                               Enable Signal                                                                                                                               |                                                                                                                     Set/Reset Signal                                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                             | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                 |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4_reg                                                                                                     |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_sync_tx_reset_i/async_rst4_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                    | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/cntrl_fifo_rden                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_man_reset.sync_mgmt_reset_host_i/async_rst4_reg                                                                                                                                     |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                             | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_man_reset.sync_mgmt_reset_host_i/async_rst4_reg                                                                                                                                     |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_sync_tx_reset_i/async_rst4_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4_reg                                                                                                     |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                        | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/async_rst4                                                                                                                                                                              |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CAPTURE5_out                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                1 |              1 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/async_rst4                                                                                                                                                      |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/cntrl_fifo_rden                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/async_rst4                                                                                                                                                                              |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_sync_tx_reset_i/async_rst4_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4_reg                                                                                                     |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                    | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/async_rst4_reg                                                                             |                1 |              1 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_sync_tx_reset_i/async_rst4_reg                                                                                                                              |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/async_rst4                                                                                                                                                                              |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CAPTURE5_out                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/cntrl_fifo_rden                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                1 |              1 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_man_reset.sync_mgmt_reset_host_i/async_rst4_reg                                                                                                                                     |                1 |              1 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                    | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                1 |              1 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/async_rst4                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_sync_rx_reset_i/async_rst4_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/async_rst4                                                                                                                                              |                1 |              1 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/async_rst4                                                                                                                                              |                1 |              1 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_sync_rx_reset_i/async_rst4_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_sync_rx_reset_i/async_rst4_reg                                                                                                                              |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg                                                                                                                              |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_man_reset.sync_mgmt_reset_host_i/async_rst4_reg                                                                                                             |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK1                                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                    | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                1 |              1 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/cntrl_fifo_rden                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                1 |              1 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/async_rst4                                                                                                                                              |                1 |              1 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_sync_rx_reset_i/async_rst4_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg                                                                                                                                                      |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CAPTURE5_out                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                        | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CAPTURE5_out                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                1 |              1 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              1 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__8                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__6                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__7                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__9                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__9                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__16                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__1                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__0                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__10                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__11                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__12                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__13                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__14                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__15                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__8                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__17                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                 |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__19                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__2                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__3                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__4                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__5                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__6                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__7                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__8                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__14                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__15                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__16                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__17                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__18                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__19                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__2                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__3                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__4                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__5                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__6                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__7                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__13                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__9                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                            |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__19                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__0                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__10                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__11                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__12                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__13                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__14                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__15                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__16                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__17                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__18                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__1                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__2                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__3                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__4                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1__5                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1__18                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__1                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__0                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__10                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__11                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1__12                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__10                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__11                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__12                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__13                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__14                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__15                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__16                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__17                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_sync_rst1_i_1                                                                                                                                                                                             |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__18                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_sync_rst1_i_1                                                                                                                                                                                             |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__19                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__2                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__3                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__4                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1                                                                                                                                                                                             |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__5                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_sync_rst1_i_1                                                                                                                                                                                             |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__6                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__7                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__8                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__9                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                        |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                                          |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                     |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1              |                2 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1              |                1 |              2 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4                                                                                                                                                    |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1 |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                    |                                                                                                                                                                                                                                                         |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__1                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_sync_rst1_i_1__0                                                                                                                                                                                          |                1 |              2 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst4                                                                                                                                               |                1 |              2 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__2                                                                                                                | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[5].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__4                                                                                                                | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                2 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__3                                                                                                                | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[6].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                2 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                         |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__6                                                                                                               | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[11].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                  |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__5                                                                                                                | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[9].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                2 |              3 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                         |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                         | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                   |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/O27[0]                                                                                                                                                                                       | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                   |                2 |              3 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__0                                                                                                                | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                1 |              3 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                         |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1__1                                                                                                                | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                1 |              3 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/n_0_FSM_onehot_state[4]_i_1                                                                                                                   | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                2 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                         |                1 |              3 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |              4 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int                                                                                                                                             | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_address_match_i_1                                                                                                                                                                   |                1 |              4 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_2                                                                                                                                                      | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_1                                                                                                                                    |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_data2wsc_tag[1]_i_2                                                                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_data2wsc_tag[1]_i_1                                                                                                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_new_cmd                                                                                                        | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_pushed_commands[3]_i_1__0                                                                                                    |                2 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_FSM_onehot_legacy_state[4]_i_1                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_token_cntr[3]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_dqual_reg_full_i_1                                                                                                                                                                                             |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3                                                                                                               |                1 |              4 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                                                |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12                                                                                                                                |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK1                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                                       |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_bus2ip_cs_int[3]_i_1                                                                                                                                        |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_FSM_onehot_legacy_state[4]_i_1                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15                                                                                                                                | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1                                                                                                               |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_current_state0                                                                                                                                                   |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_dqual_reg_full_i_1                                                                                                                                                                                             |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en                                                                                                                                                                  | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_bus2ip_cs_int[3]_i_1                                                                                                                                                                |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_token_cntr[3]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/n_0_GNE_SYNC_RESET.scndry_resetn_i_1                                                                                                                                                                                   |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                         | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.s_axi_bid_i[3]_i_1                                                                                                                                            | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                2 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int                                                                                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_address_match_i_1                                                                                                                                           |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/n_0_s2mm_error_i_1                                                                                                                                                  |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1                                                                                                       |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_0_63_0_2_i_4                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_dqual_reg_full_i_1                                                                                                                                                                                             |                1 |              4 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                                              |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                         | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                2 |              4 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int                                                                                                                                             | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_address_match_i_1                                                                                                                                                                   |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                      |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                            | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_2                                                                                                                                                      | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_1                                                                                                                                    |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_2                                                                                                                              | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_1                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/n_0_GNE_SYNC_RESET.scndry_resetn_i_1                                                                                                                                                                                   |                3 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en                                                                                                                                                                  | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                        | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/O1                                                                                                                    | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/n_0_s2mm_error_i_1                                                                                                                                                  |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en                                                                                                                                                                  | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_token_cntr[3]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_64_127_0_2_i_1                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                                         | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                                                |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                                              |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_DATA_REG[1][6]_i_1                                                                                                                                                                  |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_data2wsc_tag[1]_i_2                                                                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_data2wsc_tag[1]_i_1                                                                                                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/n_0_GNE_SYNC_RESET.scndry_resetn_i_1                                                                                                                                                                                   |                2 |              4 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/flow/rx/bad_pfc_opcode_int                                                                                                                                                              |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1                                                                                                       |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_DATA_REG[1][6]_i_1                                                                                                                                                                  |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/n_0_m_payload_i[5]_i_1__0                                                                                                                                            |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_0_63_0_2_i_4                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/n_0_s2mm_error_i_1                                                                                                                                                  |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                        | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/n_0_s2mm_error_i_1                                                                                                                                                  |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/p_1_out                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1                                                                                                       |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_64_127_0_2_i_1                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_DATA_REG[1][6]_i_1                                                                                                                                          |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_0_63_0_2_i_4                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_64_127_0_2_i_1                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_current_state0                                                                                                                                                   |                2 |              4 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/broadcastaddressmatch_int                                                                                                                                             | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_address_match_i_1                                                                                                                                                                   |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_data2wsc_tag[1]_i_2                                                                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_data2wsc_tag[1]_i_1                                                                                                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_addr_reg0                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/n_0_GNE_SYNC_RESET.scndry_resetn_i_1                                                                                                                                                                                   |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_token_cntr[3]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                        | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_dqual_reg_full_i_1                                                                                                                                                                                             |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_data2wsc_tag[1]_i_2                                                                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_data2wsc_tag[1]_i_1                                                                                                                                                                                            |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_tx_ifg_del_en                                                                                                                                          | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                   |                                                                                                                                                                                                                                                         |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_FSM_onehot_legacy_state[4]_i_1                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_current_state0                                                                                                                                                   |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/n_0_QUEUE_COUNT.cmnds_queued_shift[3]_i_1                                                                                                       |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_current_state0                                                                                                                                                   |                2 |              4 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_2                                                                                                                                                      | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_address_filters[0].configurable_match_cap[0]_i_1                                                                                                                                    |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                        | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                               | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                2 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_0_63_0_2_i_4                                                                                                                                               |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_FSM_onehot_legacy_state[4]_i_1                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/n_0_RAM_reg_64_127_0_2_i_1                                                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_bus2ip_cs_int[3]_i_1                                                                                                                                                                |                2 |              4 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                                                |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                                   |                                                                                                                                                                                                                                                         |                3 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_DATA_REG[1][6]_i_1                                                                                                                                                                  |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_new_cmd                                                                                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/n_0_pushed_commands[3]_i_1                                                                                                                 |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_bus2ip_cs_int[3]_i_1                                                                                                                                                                |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                         |                1 |              4 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                        |                1 |              4 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/n_0_mm2s_error_i_1                                                                                                                                                  |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_coelsc_tag_reg[0]_i_1                                                                                                                                                                                          |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/n_0_mm2s_error_i_1                                                                                                                                                  |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_coelsc_tag_reg[0]_i_1                                                                                                                                                                                          |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                        | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                             |                3 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_async_rst0_i_1__2                                                                                                                                                                   |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              5 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CE_REG1_OUT7_out                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                                                       |                2 |              5 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_rx_rst_asynch                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_async_rst0_i_1__2                                                                                                                                                                   |                1 |              5 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/REG5_OUT                                                                                                                                                                          |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                        | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                5 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/O1                                                                                                                                                                   |                                                                                                                                                                                                                                                         |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/n_0_mm2s_error_i_1                                                                                                                                                  |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/n_0_mm2s_error_i_1                                                                                                                                                  |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK1                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_idelayctrl_reset_gen_i_1                                                                                                                                         |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              5 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_async_rst0_i_1__2                                                                                                                                           |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_async_rst0_i_1__2                                                                                                                                                                   |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_rd_sts_decerr_reg_i_1__0                                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/REG5_OUT                                                                                                                                                                          |                1 |              5 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_rx_rst_asynch                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CE_REG1_OUT7_out                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_rst                                                                                                                                                         |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/tx_init_in_prog                                                                                                                                                                                               |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_tx_rst_asynch                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/tx_init_in_prog                                                                                                                                                                                               |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                |                                                                                                                                                                                                                                                         |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/tx_init_in_prog                                                                                                                                                                                               |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_coelsc_tag_reg[0]_i_1                                                                                                                                                                                          |                2 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_tx_rst_asynch                                                                                                                                               |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_tx_rst_asynch                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                       |                                                                                                                                                                                                                                                         |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_init_in_prog                                                                                                                                                                                               |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_rst                                                                                                                                                                                 |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_tx_rst_asynch                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/REG5_OUT                                                                                                                                                                          |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/REG5_OUT                                                                                                                                                  |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CE_REG1_OUT7_out                                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                               |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CE_REG1_OUT8_out                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_rd_sts_decerr_reg_i_1__0                                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CE_REG1_OUT8_out                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_coelsc_tag_reg[0]_i_1                                                                                                                                                                                          |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/REG5_OUT                                                                                                                                                  |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                        | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/REG5_OUT                                                                                                                                                                          |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_rst                                                                                                                                                                                 |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CE_REG1_OUT8_out                                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                               |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/REG5_OUT                                                                                                                                                                          |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CE_REG1_OUT8_out                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CE_REG5_OUT                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1__0                                                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                             |                                                                                                                                                                                                                                                         |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_rd_sts_decerr_reg_i_1__0                                                                                                                                                                                       |                2 |              5 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CE_REG1_OUT7_out                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CE_REG5_OUT                                                                                                                                                                       |                2 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_rst                                                                                                                                                                                 |                1 |              5 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_rx_rst_asynch                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              5 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                        | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                2 |              5 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_gtx_mmcm_reset_gen_i_1                                                                                                                                           |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_rx_rst_asynch                                                                                                                                               |                1 |              5 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/REG5_OUT                                                                                                                                                                          |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_rd_sts_decerr_reg_i_1__0                                                                                                                                                                                       |                1 |              5 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0                                                                                                                                                                     |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_capture_address[5]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_capture_address[5]_i_1                                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_capture_address[5]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                          | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_state_count[5]_i_1                                                                                                                                                                  |                2 |              6 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                                           |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/n_0_nxtdesc_int[5]_i_1                                                                                                                                                                                                 |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1                                                                          |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_mdio_enabled.count_int[5]_i_1                                                                                                                                                       |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                          | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_state_count[5]_i_1                                                                                                                                                                  |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_counter[5]_i_2                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_counter[5]_i_1                                                                                                                                              |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_rd_sts_tag_reg[0]_i_1                                                                                                                                                                                          |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                               |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/n_0_nxtdesc_int[5]_i_1                                                                                                                                                                                                 |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0                                                                                                                                                                    |                1 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_out                                                                                                                                                      |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/s2mm_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0                                                                                                                                                                                 |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1                                                                          |                1 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_next_count_read[6]_i_1                                                                                                                                                              |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_mdio_enabled.count_int[5]_i_1                                                                                                                                                       |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_mdio_enabled.count_int[5]_i_1                                                                                                                               |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                         | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1                                                                          |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/s2mm_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0                                                                                                                                                                                 |                2 |              6 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2RX_CLIENT                                                                                                                                                                                               |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/mm2s_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1                                                                                                                                                                                    |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/mm2s_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1                                                                                                                                                                                    |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0                                                                                                                                                                     |                3 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2RX_CLIENT                                                                                                                                                                                               |                3 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/n_0_counter[5]_i_1                                                                                                                                                                               |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_out                                                                                                                                                                              |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                               |                3 |              6 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_rd_sts_tag_reg[0]_i_1                                                                                                                                                                                          |                3 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_next_count_read[6]_i_1                                                                                                                                      |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_out                                                                                                                                                                              |                3 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/n_0_counter[5]_i_1                                                                                                                                                                               |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_rd_sts_tag_reg[0]_i_1                                                                                                                                                                                          |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_out                                                                                                                                                                              |                3 |              6 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_next_count_read[6]_i_1                                                                                                                                                              |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1                                                                                                                                                       |                1 |              6 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_counter[5]_i_2                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_counter[5]_i_1                                                                                                                                                                      |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0                                                                                                                                                                    |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/n_0_counter[5]_i_1                                                                                                                                                                               |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0                                                                                                                                                                    |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_capture_address[5]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                               |                4 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_state_count[5]_i_1                                                                                                                                          |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                          | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0                                                                                                                                                                     |                2 |              6 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                                           |                1 |              6 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_counter[5]_i_2                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_counter[5]_i_1                                                                                                                                                                      |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/mm2s_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1                                                                                                                                                                                    |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0                                                                                                                                                                     |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                4 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/n_0_nxtdesc_int[5]_i_1                                                                                                                                                                                                 |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/s2mm_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0                                                                                                                                                                                 |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                             | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                1 |              6 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_counter[5]_i_2                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_counter[5]_i_1                                                                                                                                                                      |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                               |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_rd_sts_tag_reg[0]_i_1                                                                                                                                                                                          |                2 |              6 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                                           |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/sts_shftenbl2_out                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_zero_reg5[33]_i_1                                                                          |                1 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_next_count_read[6]_i_1                                                                                                                                                              |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | Z_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                       |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                                                                                          | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_state_count[5]_i_1                                                                                                                                                                  |                2 |              6 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2RX_CLIENT                                                                                                                                                                                               |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_mdio_enabled.count_int[5]_i_1                                                                                                                                                       |                2 |              6 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx/data_count                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                   |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/mm2s_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1                                                                                                                                                                                    |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/s2mm_all_idle                                                                                                                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/n_0_GNE_SYNC_RESET.sft_rst_dly2_i_1__0                                                                                                                                                                                 |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/cntr_en                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |              6 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2RX_CLIENT                                                                                                                                                                                               |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0                                                                                                                                                                    |                3 |              6 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                4 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                  | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/n_0_m_payload_i[5]_i_1                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/n_0_nxtdesc_int[5]_i_1                                                                                                                                                                                                 |                1 |              6 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_dmacr_i[23]_i_1__0                                                                                                                                                                                                 |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/n_0_icount_out[6]_i_1                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                     |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O6[0]                                                                                                                 | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                                                                       |                1 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/n_0_tx_pause_frame_i_1                                                                                                                                                             |                                                                                                                                                                                                                                                         |                6 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/clear                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                 | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_dmacr_i[23]_i_1__0                                                                                                                                                                                                 |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_2_dma/U0/n_0_dmacr_i[23]_i_1                                                                                                                                                                                                    |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/n_0_m_payload_i[70]_i_1__0                                                                                                                                           |                                                                                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                6 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/int_ma_miim_enable13_out                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_3_dma/U0/n_0_dmacr_i[23]_i_1                                                                                                                                                                                                    |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                5 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O6[0]                                                                                                                 | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_AXI_LITE_IPIF/clear                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                                                                       |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O6[0]                                                                                                                 | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_AXI_LITE_IPIF/clear                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                4 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_load_count[2]_i_1                                                                                                                                           |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                 | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/int_ma_miim_enable13_out                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                                                                       |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_ma_miim_enable13_out                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/n_0_icount_out[6]_i_1                                                                                                                            | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_quanta_count[5]_i_1                                                                                                                                         |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/int_ma_miim_enable13_out                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/n_0_icount_out[6]_i_1                                                                                                                            | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |                3 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/n_0_tx_pause_frame_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/n_0_tx_pause_frame_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/clear                                                                                                                                                                                         |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_0_dma/U0/n_0_dmacr_i[23]_i_1                                                                                                                                                                                                    |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_dmacr_i[23]_i_1__0                                                                                                                                                                                                 |                1 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_quanta_count[5]_i_1                                                                                                                                                                 |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                 | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O6[0]                                                                                                                 | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             |                                                                                                                                                                                                                                                         |                3 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/n_0_tx_pause_frame_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/n_0_icount_out[6]_i_1                                                                                                                            | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |                3 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                3 |              7 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_load_count[2]_i_1                                                                                                                                                                   |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             |                                                                                                                                                                                                                                                         |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_quanta_count[5]_i_1                                                                                                                                                                 |                2 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_quanta_count[5]_i_1                                                                                                                                                                 |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_20_in                                                                                                                | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                1 |              7 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[2]_i_1                                                                                                                                                                                         | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                                                                       |                1 |              7 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_load_count[2]_i_1                                                                                                                                                                   |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_dmacr_i[23]_i_1__0                                                                                                                                                                                                 |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                3 |              7 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_load_count[2]_i_1                                                                                                                                                                   |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_1_dma/U0/n_0_dmacr_i[23]_i_1                                                                                                                                                                                                    |                1 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O13                                                                                                                 | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/cntr_en | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              7 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O5[0]                                                                                                               | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I9[0]                                                                                                               | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[2]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_uncom_wrcnt[7]_i_1                                                                                                                                                                                                               | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I10[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I13[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0                                                                                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_1                                                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I10[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O26[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/sig_push_len_fifo                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       |                                                                                                                                                                                                                                                         |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O14[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0                                                                                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O26[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I13[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O5[0]                                                                                                               | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__1                                                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_1                                                                                                                                                                                    |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O21[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_uncom_wrcnt[7]_i_1                                                                                                                                                                                                               | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O20[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2                                                                                                                                                                                      | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O5[0]                                                                                                               | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O26[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O17[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[2]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/sig_push_len_fifo                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[11]_i_1__0                                                                                                                                                       | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.grant_hot[10]_i_1                                                                                                                                          |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.last_rr_hot[11]_i_1                                                                                                                                                          | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.grant_hot[11]_i_1                                                                                                                                          |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                       | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I10[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O14[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I9[0]                                                                                                               | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2                                                                                                                                                                                      | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[2]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_1                                                                                                                                                                                    |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1                                                                                                                                                    |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I13[0]                                                                                                              | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                      | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i                                     |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                            |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__1                                                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__1                                                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_uncom_wrcnt[7]_i_1                                                                                                                                                                                                               | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I13[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/sig_push_len_fifo                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__1                                                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_dbeat_cntr[7]_i_1__0                                                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_uncom_wrcnt[7]_i_1                                                                                                                                                                                                               | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I10[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I9[0]                                                                                                               | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_update_bram_cnt[7]_i_1                                                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O17[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O5[0]                                                                                                               | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O26[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg                                                                                    | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                5 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2                                                                                                                                                                                      | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O20[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O14[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_2                                                                                                                                                                                      | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0                                                                                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/sig_push_len_fifo                                                                                                                                     |                                                                                                                                                                                                                                                         |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0                                                                                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1                                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                       | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O14[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O21[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O21[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I31[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O20[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O20[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I27[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O17[0]                                                                                                              | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I22[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O17[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I25[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O16[0]                                                                                                              | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O18[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O19[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[2]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O21[0]                                                                                                              | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                      | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I9[0]                                                                                                               | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                       | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I28[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                       | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/I30[0]                                                                                                              | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/O10                                                                                               |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                      | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                      | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_opcode_early[7]_i_2                                                                                                                                                                             | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                                           |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                3 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txd[7]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_axis_mac_tready                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                5 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[0]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[1]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                       | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1                                                                                                                                                                                  |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_ClkBAxiEthBClkCrsBusOut[7]_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_value[15]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1                                                                                                                                                   |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_source_shift[47]_i_1                                                                                                                                                          |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_DATA_REG[3][7]_i_1                                                                                                                                                                  |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_DATA_REG[2][7]_i_1                                                                                                                                                                  |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1                                                                                                                                       |                2 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_value[7]_i_1                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out                                                                                                                                                  |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_tx_data[7]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                5 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out                                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axis_mac_tready                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txd[7]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_IFG_COUNT[7]_i_1                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_2                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                                                  |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_value_sample[7]_i_1                                                                                                                                                           |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_X36_1I263_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg                                                                                                      |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[0]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[1]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_opcode_early[7]_i_2                                                                                                                                                                             | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                                           |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_X36_1I263_i_1                                                                                                                                                                 |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[1]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[0]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_X36_1I263_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_value[7]_i_1                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_ClkBAxiEthBClkCrsBusOut[7]_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                1 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_value[15]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                1 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                       | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1                                                                                                                                                   |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out                                                                                                                                                  |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out                                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_IFG_COUNT[7]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                                         |                5 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_tx_data[7]_i_1                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_source_shift[47]_i_1                                                                                                                                                          |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                     |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1                                                                                                                                       |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_X36_1I263_i_1__0                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[0]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/set_byte_en_pipe[1]                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_X36_1I263_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_IFG_COUNT[7]_i_1                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_tx_data[7]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_2                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_DATA_REG[2][7]_i_1                                                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_2                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                                                  |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_DATA_REG[3][7]_i_1                                                                                                                                                                  |                4 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_opcode_early[7]_i_2                                                                                                                                                                             | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                                           |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_value[15]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_axis_mac_tready                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_value[7]_i_1                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_X36_1I263_i_1__0                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                 |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_source_shift[47]_i_1                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_DATA_REG[3][7]_i_1                                                                                                                                          |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_IFG_COUNT[7]_i_1                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[7]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                     |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[31]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_DATA_REG[2][7]_i_1                                                                                                                                          |                1 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_1                                                                                                                                                                               |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1                                                                                                               |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_1                                                                                                                                                                               |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                 |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_ClkBAxiEthBClkCrsBusOut[7]_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                 |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txd[7]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_axis_mac_tdata_d1[7]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1                                                                                                                                                   |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out                                                                                                                                                  |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out                                                                                                                                                  |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_byte_en                                                                                                                                                                                       | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_ClkBAxiEthBClkCrsBusOut[7]_i_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |                3 |              8 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1                                                                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txd[7]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                     |                3 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_1                                                                                                                                                                               |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_packed_word[7]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[31]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_source_shift[47]_i_1                                                                                                                                                          |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_DATA_REG[3][7]_i_1                                                                                                                                                                  |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1                                                                                                                                       |                1 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_3_out                                                                                                                                                  |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out                                                                                                                                                  |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/n_0_gen_axi.read_cnt[7]_i_1                                                                                                                                               | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_DATA_REG[2][7]_i_1                                                                                                                                                                  |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_value_sample[7]_i_1                                                                                                                                   |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                                          |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[16]_i_1                                                                                                                                                   |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg                                                                              |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_axis_mac_tdata_d1[7]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_1                                                                                                                                                                               |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_axis_mac_tready                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                5 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_1                                                                                                                                                                               |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                2 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_packed_word[31]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                1 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_packed_word[7]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg                                                                                                      |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/SR[0]                                                                                                                                              |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_packed_word[23]_i_1                                                                                                                                                                               |                1 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.s_ready_i[10]_i_1                                                                                                                                          |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.s_ready_i[11]_i_1                                                                                                                                          |                5 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_1                                                                                                                                                                               |                3 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_axis_mac_tdata_d1[7]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_packed_word[31]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_opcode_early[7]_i_2                                                                                                                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_opcode_early[7]_i_1                                                                                                                                   |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_value[15]_i_1                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                1 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1                                                                                                                                                                                  |                4 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                                          |                4 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_tx_data[7]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_value[7]_i_1                                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Addr_int[9]_i_1                                                                                                                     |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_2                                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                          |                1 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[7]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                3 |              8 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                                                                  |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_X36_1I263_i_1__0                                                                                                                                                              |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_value_sample[7]_i_1                                                                                                                                                           |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg                                                                                                      |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1            |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                                                         |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_axis_mac_tdata_d1[7]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                2 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_value_sample[7]_i_1                                                                                                                                                           |                1 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1                                                                                                                                                                                  |                3 |              8 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_2                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_1                                                                                                                                                                               |                3 |              8 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_X36_1I263_i_1__0                                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                2 |              8 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                                                                                                                    |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                         |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                         |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                                             | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                      | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld9_out                                                                                     |                                                                                                                                                                                                                                                         |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                            | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1                                                                                                                                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O2                                                                                                                    | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                                             | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld9_out                                                                                     |                                                                                                                                                                                                                                                         |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O2                                                                                                                    | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_1_reg[8]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                            | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                                                                                                                    |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[5]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                2 |              9 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                         |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld9_out                                                                                     |                                                                                                                                                                                                                                                         |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                            | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld9_out                                                                                     |                                                                                                                                                                                                                                                         |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_true_reg[8]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                                                                                                                    |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                      | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O2                                                                                                                    | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[5]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                2 |              9 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[5]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                                             | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O2                                                                                                                    | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                                                                                                                    |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray0                                                                                                                                                      | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                                                                                                                    |                4 |              9 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                                                                                                                    |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                                                                                                                    |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[5]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_addr4_n                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_true_reg[8]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                6 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_1_reg[8]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                         |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_1_reg[8]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_true_reg[8]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_1_reg[8]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_262_in                                                                                                            | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                4 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                6 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_toconvertto_gray_clean[8]_i_1                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_last_read_out_ptr_true_reg[8]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                5 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                                             | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1                                                                                                                                                                    |                3 |              9 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |              9 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                3 |             10 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                         |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txc_rd_addr2_pntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                        |                5 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                       |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                   |                5 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                         |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                       |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                                                                                                                                   |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                                                                                                                                   |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_10                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_update_bram_cnt[9]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                6 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txc_wr_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |             10 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                       |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxd_mem_last_read_out_ptr_reg[9]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                       |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                                                                                                                                   |                4 |             10 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                         |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                       |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                   |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/REG0_OUT2                                                                                                                                                                         |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                        |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                                                                                                                      |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1__0                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                                                                                                                      |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                                                                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxd_mem_next_available4write_ptr_1_reg[9]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txd_rd_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                                                                                                                      |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                            | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                5 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                                                                                                                                   |                2 |             10 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/rx_stats_valid                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                                                                                                                                   |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                  | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                5 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                                                                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                                                                            | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                       |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                       |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                            | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                                                                                                                                   |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0                                                                                                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                                                                                                                                   |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                   |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                   |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                4 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                        |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1__0                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_Axi_Str_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                          |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxd_mem_next_available4write_ptr_1_reg[9]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxd_mem_last_read_out_ptr_reg[9]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                       |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txd_rd_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                       |                5 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txc_rd_addr2_pntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                        |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                                                                                                                      |                5 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                                                                                                                      |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_10                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_wr_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_update_bram_cnt[9]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_10                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_stats_valid                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                        |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                               | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                      |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                     |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxd_mem_next_available4write_ptr_1_reg[9]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxd_mem_last_read_out_ptr_reg[9]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1__0                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_stats_valid                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_rd_addr2_pntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                3 |             10 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                         |                4 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                 |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txd_rd_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                        |                2 |             10 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/rx_stats_valid                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]                                      | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                 |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                        |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_Tx_Client_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                        |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                                                                            | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                  | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                   |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxd_mem_next_available4write_ptr_1_reg[9]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_Axi_Str_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                          |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr_10                                                                                                                                            | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_10                                                                                                                                                  | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                                                                                                                            | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                   |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0                                                                                                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0                                                                                                                                                                   |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/REG0_OUT2                                                                                                                                                 |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_update_bram_cnt[9]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                2 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txc_wr_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                   |                5 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr_10                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_21_out                                                                                   |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0                                                                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_18_out                                                                                   |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_51_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_24_out                                                                                   |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_54_out                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_28_out                                                                                   |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_Axi_Str_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                          |                4 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txc_wr_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_Axi_Str_TxC_2_Mem_Din_int[9]_i_1                                                                                                                                                                          |                3 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_update_bram_cnt[9]_i_2                                                                                                                                                                                                      | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/update_bram_cnt0                                                                                                                                                                |                3 |             10 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rxgen/REG0_OUT2                                                                                                                                                                         |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txc_rd_addr2_pntr[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                4 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                       |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                       |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_10_out                                                                                                                       |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txd_rd_pntr[9]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_8_out                                                                                                                        |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1                                                                                                                                                                      |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1                                                                                                                                                                      |                2 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1                                                                                                                                                                      |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxd_mem_addr_cntr[9]_i_1__0                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                3 |             10 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxd_mem_last_read_out_ptr_reg[9]_i_1                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |             10 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_DATA_COUNTER[10]_i_1                                                                                                                                                          | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                        |                2 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                5 |             11 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |                5 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                6 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                6 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d10                                                                                                                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                5 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                4 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d10                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                6 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                6 |             11 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_DATA_COUNTER[10]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                                                |                2 |             11 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_DATA_COUNTER[10]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                                                |                2 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                6 |             11 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_DATA_COUNTER[10]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_FIELD_CONTROL[5]_i_1                                                                                                                                                                |                2 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                8 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                4 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d10                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                4 |             11 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d10                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                6 |             11 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_phy_reset_count[0]_i_1                                                                                                                                                                                                      | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                4 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/txc_rd_end_dly1                                                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_next_calc_error_reg_i_1__0                                                                                                                                                                                     |                3 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_phy_reset_count[0]_i_1                                                                                                                                                                                                      | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_counter[12]_i_2                                                                                                                                                                                                                      | Z_system_i/axi_ethernet_3_dma/U0/n_0_I_SG_FETCH_QUEUE/counter[12]_i_1                                                                                                                                                                                   |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_next_calc_error_reg_i_1__0                                                                                                                                                                                     |                3 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_int_ma_mdio_op[1]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                4 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/txc_rd_end_dly1                                                                                                                                                                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                2 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txd_rd_addr[0]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_counter[12]_i_2                                                                                                                                                                                                                      | Z_system_i/axi_ethernet_1_dma/U0/n_0_I_SG_FETCH_QUEUE/counter[12]_i_1                                                                                                                                                                                   |                3 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/txc_rd_end_dly1                                                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txd_rd_addr[0]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                4 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txd_rd_addr[0]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_int_ma_mdio_op[1]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                4 |             12 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_phy_reset_count[0]_i_1                                                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                4 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/txc_rd_end_dly1                                                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                2 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O16                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txd_rd_addr[0]_i_1                                                                                                                                                                                                          | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_next_calc_error_reg_i_1__0                                                                                                                                                                                     |                3 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_phy_reset_count[0]_i_1                                                                                                                                                                                                      | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                                         |                6 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_counter[12]_i_2                                                                                                                                                                                                                      | Z_system_i/axi_ethernet_2_dma/U0/n_0_I_SG_FETCH_QUEUE/counter[12]_i_1                                                                                                                                                                                   |                2 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14[0]                                                                                                                             |                                                                                                                                                                                                                                                         |                5 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/p_0_in__0                                                                                                                                                                                                              |                3 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_counter[12]_i_2                                                                                                                                                                                                                      | Z_system_i/axi_ethernet_0_dma/U0/n_0_I_SG_FETCH_QUEUE/counter[12]_i_1                                                                                                                                                                                   |                3 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                                         |                5 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                7 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/p_0_in__0                                                                                                                                                                                                              |                5 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                5 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_int_ma_mdio_op[1]_i_1                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                3 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16                                                                                                                                |                                                                                                                                                                                                                                                         |                3 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_int_ma_mdio_op[1]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_next_calc_error_reg_i_1__0                                                                                                                                                                                     |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                6 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                        |                8 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/p_0_in__0                                                                                                                                                                                                              |                4 |             12 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/p_0_in__0                                                                                                                                                                                                              |                4 |             12 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                5 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[0]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                5 |             13 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_next_tag_reg[0]_i_1                                                                                                                                                                                            |                2 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             13 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                         |                                                                                                                                                                                                                                                         |                4 |             13 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[0]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                7 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_next_tag_reg[0]_i_1                                                                                                                                                                                            |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[0]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[0]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                3 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_next_tag_reg[0]_i_1                                                                                                                                                                                            |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[0]                                                                                                                                                                                                          | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_next_tag_reg[0]_i_1                                                                                                                                                                                            |                4 |             13 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                3 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_TX_SM1/BYTE_COUNT[1][13]_i_1                                                                                                                                                                          | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                3 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_1                                                                                                                                                                 |                4 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                3 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             14 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                      | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                6 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_TX_SM1/BYTE_COUNT[1][13]_i_1                                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                            |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/n_0_gen_arbiter.last_rr_hot[11]_i_1                                                                                                                                                          | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                      | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                   | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |             14 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                   | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                      | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                         |                2 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_TX_SM1/BYTE_COUNT[1][13]_i_1                                                                                                                                                                          | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                4 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_1                                                                                                                                                                 |                4 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_1                                                                                                                                         |                4 |             14 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                                             |                                                                                                                                                                                                                                                         |                5 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                      | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_TX_SM1/BYTE_COUNT[1][13]_i_1                                                                                                                                                                          | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                                                                                                                                |                                                                                                                                                                                                                                                         |                2 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                   | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                2 |             14 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_2                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_FRAME_COUNT[14]_i_1                                                                                                                                                                 |                4 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_4_out                                   | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |             14 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_int_rx_frame_length[14]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             15 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_BYTE_COUNT[0][14]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                2 |             15 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                                             | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                                                  |                5 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_int_tx_frame_length[14]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_int_tx_frame_length[14]_i_1                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                2 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_int_rx_frame_length[14]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                5 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                         | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxd_word_cnt[0]_i_1                                                                                                                                                                                       |                5 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_int_tx_frame_length[14]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                4 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_int_rx_frame_length[14]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                5 |             15 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_BYTE_COUNT[0][14]_i_1                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                            |                4 |             15 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                          |                5 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_int_rx_frame_length[14]_i_1                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                4 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_int_tx_frame_length[14]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                         | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxd_word_cnt[0]_i_1                                                                                                                                                                                       |                5 |             15 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_BYTE_COUNT[0][14]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                3 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/n_0_gen_arbiter.last_rr_hot[11]_i_1__0                                                                                                                                                       | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |                6 |             15 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                                             | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                                                  |                5 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxd_word_cnt[0]_i_1                                                                                                                                                                                       |                5 |             15 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATISTICS_LENGTH[13]_i_1                                                                                                                                                                             | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_LENGTH_TYPE[7]_i_1                                                                                                                                                                  |                5 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoWrEn                                                                                                                                                                                         | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxd_word_cnt[0]_i_1                                                                                                                                                                                       |                5 |             15 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_BYTE_COUNT[0][14]_i_1                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                4 |             15 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_btt_cntr[15]_i_1                                                                                                                                                                                               |                4 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_value[15]_i_1__0                                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[9]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_LEN[15]_i_1                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                3 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                              |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/p_0_out                                                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from[15]_i_1                                                                                                                                                         |                5 |             16 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                6 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_ClkBSignalOut_i_1__6                                                                                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/p_0_out                                                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from[15]_i_1                                                                                                                                                         |                4 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_bus2ip_addr_i[17]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_clk_a2b_bus[15]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                2 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                                                                      | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_btt_cntr[15]_i_1                                                                                                                                                                                               |                7 |             16 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_value_to_tx[15]_i_1                                                                                                                                                                             | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                4 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_ClkBSignalOut_i_1__6                                                                                                                                                                                                        | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                                                                      | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_count[0]_i_1                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/int_ma_rx_data0                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_bus2ip_addr_i[17]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_clk_a2b_bus[15]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[1]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[9]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                6 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/p_0_out                                                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from[15]_i_1                                                                                                                                                         |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                6 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_bus2ip_addr_i[17]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                         |                2 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_clk_a2b_bus[15]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_btt_cntr[15]_i_1                                                                                                                                                                                               |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                7 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/int_ma_rx_data0                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                7 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_addr_filter_top/address_filter_inst/addr_reg_cpu_field_wr.ram_field_wr_uc_reg                                                                                                 |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                                                                      | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[1]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                8 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_2                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_1                                                                                                                                                                                 |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[9]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                6 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_value_to_tx[15]_i_1                                                                                                                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_int_ma_tx_data[15]_i_1                                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_int_rx_pause_ad[47]_i_1                                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |                7 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                7 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_ClkBSignalOut_i_1__6                                                                                                                                                                                                        | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/int_ma_rx_data0                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_addr_filter_top/address_filter_inst/addr_reg_cpu_field_wr.ram_field_wr_uc_reg                                                                                                                         |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_int_rx_pause_ad[47]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                7 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_int_ma_tx_data[15]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[1]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.rxlength[15]_i_1                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                4 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_count[0]_i_1                                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_pause_value[15]_i_1__0                                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |                2 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.rxlength[15]_i_1                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                2 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                6 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_LEN[15]_i_1                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                            |                2 |             16 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_value_to_tx[15]_i_1                                                                                                                                                                             | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_ClkBSignalOut_i_1__6                                                                                                                                                                                                        | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/ClkBRst                                                                                                                                                                                                       |                3 |             16 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_2                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_1                                                                                                                                                                                 |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_int_rx_pause_ad[47]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                7 |             16 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_2                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_1                                                                                                                                                                                 |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_int_ma_tx_data[15]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_addr_filter_top/address_filter_inst/addr_reg_cpu_field_wr.ram_field_wr_uc_reg                                                                                                                         |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1__0                                                                                                                                                                                                      | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.rxlength[15]_i_1                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/p_0_out                                                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from[15]_i_1                                                                                                                                                         |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_LEN[15]_i_1                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                4 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_LEN[15]_i_1                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                6 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_addr_filter_top/address_filter_inst/addr_reg_cpu_field_wr.ram_field_wr_uc_reg                                                                                                                         |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[1]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                4 |             16 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_pause_value_to_tx[15]_i_1                                                                                                                                                                             | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                3 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_count[0]_i_1                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_count[0]_i_1                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                5 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_pause_value[15]_i_1__0                                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_pause_value[15]_i_1__0                                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                3 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_clk_a2b_bus[15]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                2 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_bus2ip_addr_i[17]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_int_rx_pause_ad[47]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                7 |             16 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/wepa                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.rxlength[15]_i_1                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[0]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[2]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_2                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_frame_length_bytes[0]_i_1                                                                                                                                                                                 |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[1]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[2]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[3]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_addr_cntr_im0_msh[0]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[9]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                5 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/int_ma_rx_data0                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_int_ma_tx_data[15]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                3 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[1]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_field_wr[0]                                                                                                                                                       |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr02_out                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_btt_cntr[15]_i_1                                                                                                                                                                                               |                6 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/ram_compare_wr[3]                                                                                                                                                     |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                                                                               |                                                                                                                                                                                                                                                         |                4 |             16 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                4 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/BUS2IP_CS                                                                                                                                                                                                                       | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                4 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/BUS2IP_CS                                                                                                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                4 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                3 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/BUS2IP_CS                                                                                                                                                                                                                       | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                3 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                4 |             17 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/BUS2IP_CS                                                                                                                                                                                                                       | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/Shim2IP_CS1                                                                                                                                                                                       |                5 |             17 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                4 |             19 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                6 |             19 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                3 |             19 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_0_in                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                5 |             19 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst11_in                                                                                                                                                                                   |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst8_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txd_rd_pntr_hold_plus3[9]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                7 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst11_in                                                                                                                                                                                   |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst5_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txd_rd_pntr_hold_plus3[9]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                7 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst11_in                                                                                                                                                                                   |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst5_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txd_rd_pntr_hold_plus3[9]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                6 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkARst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txd_rd_pntr_hold_plus3[9]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/reset2axi_str_txd                                                                                                                                                                                             |                6 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst8_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst5_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst11_in                                                                                                                                                                                   |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst                                                                                                                                                                                        |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst8_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                                                                                                                                 |                                                                                                                                                                                                                                                         |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst5_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/ClkBRst8_in                                                                                                                                                                                    |                4 |             20 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                         |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                         |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_gc1.count_d1[6]_i_1__0                                                                                                                                                                                                               | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                6 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                         |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_gc1.count_d1[6]_i_1__0                                                                                                                                                                                                               | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                6 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                   |                                                                                                                                                                                                                                                         |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                5 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_gc1.count_d1[6]_i_1__0                                                                                                                                                                                                               | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                5 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                                  | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                4 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_gc1.count_d1[6]_i_1__0                                                                                                                                                                                                               | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                3 |             21 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                    | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                3 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               12 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               10 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               10 |             22 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_LT_CHECK_HELD_i_1                                                                                                                                                             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                9 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                    | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                5 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                    | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                4 |             22 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_LT_CHECK_HELD_i_1                                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                9 |             22 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_LT_CHECK_HELD_i_1                                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                7 |             22 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_LT_CHECK_HELD_i_1                                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                9 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_14_out                    | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit                                                                                                    |                4 |             22 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_wr                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_wr                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_wr                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cmnd_wr                                                                                                                                                      |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_dout_valid                                                                                                                                                       |                                                                                                                                                                                                                                                         |                3 |             23 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                6 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             24 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/sync_rst1                                                                                                                                               |                4 |             24 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/sync_rst1                                                                                                                                               |                4 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                6 |             24 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/sync_rst1                                                                                                                       |                5 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                5 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                6 |             24 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/sync_rst1                                                                                                                                               |                6 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             24 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_frame_length_words[14]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                7 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                7 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_frame_length_words[14]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                6 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_frame_length_words[14]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                9 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                6 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                9 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_frame_length_words[14]_i_1                                                                                                                                                                                                  | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                9 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/n_0_arready_i_i_1                                                                                                                                                                                                      |                7 |             25 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_cmnd_wr                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_ftch_error_addr[31]_i_1                                                                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |               10 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                8 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/p_2_in                                                                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             26 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               10 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/p_2_in                                                                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                9 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |               14 |             26 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_statistics_vector[25]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                6 |             26 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_statistics_vector[25]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd0                                                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                9 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                7 |             26 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_statistics_valid                                                                                                                                                               | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_statistics_vector_i[26]_i_1                                                                                                                                                                            |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[16]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd0                                                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                8 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                9 |             26 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_cmnd_wr                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             26 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_statistics_vector[25]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_cmnd_wr                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[16]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             26 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_statistics_valid                                                                                                                                                                                       | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_statistics_vector_i[26]_i_1                                                                                                                                                                            |                8 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd0                                                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                9 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               12 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_updt_desc_reg0[31]_i_2                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               11 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                    | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               11 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/current_bd0                                                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/sinit0                                                                                                   |                8 |             26 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                    | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             26 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_statistics_valid                                                                                                                                                                                       | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_statistics_vector_i[26]_i_1                                                                                                                                                                            |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |               14 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/updt_cmnd_wr                                                                                                                                                                  | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                     |               15 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/updt_cmnd_wr                                                                                                                                                                  | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/updt_cmnd_wr                                                                                                                                                                  | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/ftch_cmnd_wr                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_ftch_error_addr[31]_i_1                                                                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[16]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/p_2_out[16]                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             26 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_statistics_vector[25]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/updt_cmnd_wr                                                                                                                                                                  | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                    | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_ftch_error_addr[31]_i_1                                                                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1                                                                                                                                                                                  | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             26 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_statistics_valid                                                                                                                                                                                       | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_statistics_vector_i[26]_i_1                                                                                                                                                                            |                6 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_ftch_error_addr[31]_i_1                                                                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                4 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/p_2_in                                                                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |                9 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/p_2_in                                                                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                    | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             26 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2                                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/txc_mem_rd_addr_1[9]                                                                                                                                                                              |                7 |             26 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               10 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[32]_i_1                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                4 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0                                                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[32]_i_1                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                5 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                7 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0                                                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               11 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               10 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/p_14_out                                                                                                                                                                                                       | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               13 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |               11 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[32]_i_1                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                4 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |               10 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               14 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               11 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |               10 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/n_0_updt_desc_reg2[32]_i_1                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/xb_fifo_reset                                                                                                                                |                5 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0                                                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               10 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/p_14_out                                                                                                                                                                                                       | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/p_14_out                                                                                                                                                                                                       | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/n_0_GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts[32]_i_1                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/xb_fifo_reset                                                                                                                                |                9 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0                                                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               11 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/p_14_out                                                                                                                                                                                                       | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             27 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             27 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               17 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                9 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               19 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                7 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |               10 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |               11 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1                                                                                                                                                                                             |                9 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0                                                                                                                                                                              | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |               12 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               10 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1                                                                                                                                                                                             |                6 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_count_read[6]_i_1                                                                                                                                                                   |                7 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_count_read[6]_i_1                                                                                                                                                                   |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_ip2bus_data[30]_i_1__2                                                                                                                                      |                5 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_ip2bus_data[30]_i_1__2                                                                                                                                                              |                5 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                            |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_count_read[6]_i_1                                                                                                                                           |               11 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_ip2bus_data[30]_i_1__2                                                                                                                                                              |                4 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1                                                                                                                                                                                             |                6 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1                                                                                                                                                                                             |                7 |             28 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                9 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/txgen/TX_SM1/INT_CRC_MODE                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                8 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |               14 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_count_read[6]_i_1                                                                                                                                                                   |               10 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                7 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[30]_i_1__2                                                                                                                                                              |                5 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               18 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                           |                                                                                                                                                                                                                                                         |                8 |             28 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/O5[0]                                                                                                                  | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/O5[0]                                                                                                                  | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                              | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_mdio_data[29]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                6 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                              | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/O5[0]                                                                                                                  | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1__0                                                                                                                                                                                          |                7 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                7 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                              | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_mdio_data[29]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               10 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1                                                                                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                              | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_mdio_data[29]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_mdio_data[29]_i_1                                                                                                                                                             |                                                                                                                                                                                                                                                         |                4 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1__0                                                                                                                                                                                          |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/O5[0]                                                                                                                  | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1__0                                                                                                                                                                                          |               10 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                8 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                            | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |                9 |             29 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_cmd_tag_reg[0]_i_1__0                                                                                                                                                                                          |               10 |             29 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable                                                                                                                                                                                                      | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                9 |             30 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_txc_mem_wr_addr_0[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                6 |             30 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable                                                                                                                                                                                                      | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               12 |             30 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_txc_mem_wr_addr_0[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                8 |             30 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable                                                                                                                                                                              | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |               10 |             30 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_txc_mem_wr_addr_0[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                6 |             30 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable                                                                                                                                                                                                      | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |                9 |             30 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_wr_addr_0[9]_i_1                                                                                                                                                                                                    | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_FSM_sequential_txc_wr_cs[3]_i_1                                                                                                                                                                           |                8 |             30 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |                8 |             31 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                9 |             31 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                7 |             31 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |                9 |             31 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_stream_rst                                                                                                                        |               12 |             31 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |               11 |             31 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                                                    |               11 |             31 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_STATUS_VALID_i_1                                                                                                                                            |               10 |             31 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_bytes_14_and_15_d19[15]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                | Z_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |               17 |             32 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_CALC[31]_i_2                                                                                                                                                                                          | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_CALC[31]_i_1__0                                                                                                                                                                     |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                                                        | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                         |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                         |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[6]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_ip2bus_data[31]_i_2                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_ip2bus_data[31]_i_1                                                                                                                                         |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_51_in                                                                                                                                                         |                                                                                                                                                                                                                                                         |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                         |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_addr_cntr_lsh_kh[31]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_next_addr_reg[31]_i_1__2                                                                                                                                                                                       |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_next_addr_reg[31]_i_1__1                                                                                                                                                                                       |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_status_word_6[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               16 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/rvalid                                                                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                             |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_status_word_5[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               16 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_status_word_4[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_status_word_3[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_status_word_2[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[10]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_cpu_data_shift[31]_i_1                                                                                                                                                        | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_next_addr_reg[31]_i_1__2                                                                                                                                                                                       |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_next_addr_reg[31]_i_1__1                                                                                                                                                                                       |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__3                                                                                                                                                              |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__3                                                                                                                                                              |                5 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__0                                                                                                                                                              |               14 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__3                                                                                                                                                              |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_AXI_DMA_REG_MODULE/rvalid                                                                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                             |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__0                                                                                                                                                              |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_int_rx_pause_ad[31]_i_1                                                                                                                                                       | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[11]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[10]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[11]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[8]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Shim2IP_WrCE[7]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_int_rx_pause_ad[31]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               14 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_cpu_data_shift[31]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                    | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                    | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_status_word_5[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                    | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                    | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                                                        | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_addr_cntr_lsh_kh[31]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                    | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_status_word_6[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                         |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_51_in                                                                                                                                                         |                                                                                                                                                                                                                                                         |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                         |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_status_word_4[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_status_word_3[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_status_word_2[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_next_addr_reg[31]_i_1__2                                                                                                                                                                                       |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_next_addr_reg[31]_i_1__1                                                                                                                                                                                       |                5 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/rvalid                                                                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                             |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_51_in                                                                                                                                                         |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_int_rx_pause_ad[31]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_ip2bus_data[31]_i_2                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_ip2bus_data[31]_i_1                                                                                                                                                                 |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_cpu_data_shift[31]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[8]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[7]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Shim2IP_WrCE[6]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[6]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[7]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[8]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_ip2bus_data[31]_i_2                                                                                                                                                                                   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_ip2bus_data[31]_i_1                                                                                                                                                                 |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[11]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Shim2IP_WrCE[10]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_status_word_2[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               14 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_status_word_3[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_status_word_4[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_status_word_5[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               16 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rxs_status_word_6[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               17 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[8]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               15 |             32 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_txgen/TX_SM1/PREAMBLE_PIPE_reg[2]                                                                                                                                                   |               12 |             32 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_txgen/TX_SM1/PREAMBLE_PIPE_reg[2]                                                                                                                                                   |               12 |             32 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_CALC[31]_i_2                                                                                                                                                                                          | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_CALC[31]_i_1__0                                                                                                                                                                     |               12 |             32 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_bytes_14_and_15_d19[15]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_int_rx_pause_ad[31]_i_1                                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_cpu_data_shift[31]_i_1                                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[6]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[7]                                                                                                                                                                                                                 | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               14 |             32 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_txgen/TX_SM1/PREAMBLE_PIPE_reg[2]                                                                                                                                                   |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[11]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Shim2IP_WrCE[10]                                                                                                                                                                                                                | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               15 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_status_word_2[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_status_word_3[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_status_word_4[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_status_word_5[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rxs_status_word_6[31]_i_1                                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[31]_i_2                                                                                                                                                                                   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[31]_i_1                                                                                                                                                                 |               11 |             32 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_txgen/TX_SM1/PREAMBLE_PIPE_reg[2]                                                                                                                           |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_next_addr_reg[31]_i_1__2                                                                                                                                                                                       |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_AXI_DMA_REG_MODULE/rvalid                                                                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                             |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                         |                8 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                      | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_next_addr_reg[31]_i_1__1                                                                                                                                                                                       |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                         |                9 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_CALC[31]_i_2                                                                                                                                                                  | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_CALC[31]_i_1__0                                                                                                                                             |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_addr_cntr_lsh_kh[31]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                                                        | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |               10 |             32 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_bytes_14_and_15_d19[15]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                    | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               15 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_s_axi_rdata_i[31]_i_1                                                                                                                                                                                                       | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                        |               13 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                         |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__0                                                                                                                                                              |               12 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__0                                                                                                                                      |               11 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                         |                6 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                         |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_addr_cntr_lsh_kh[31]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |                5 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1__0                                                                                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                      |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_addr_cntr_lsh_im0[15]_i_1                                                                                                                                                                                                        | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_input_tag_reg[0]_i_2                                                                                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                     |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[6]                                                                                                                                                                                    | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               17 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter[2]                                                                                                                                                                                    | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               10 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_ip2bus_data[31]_i_1__3                                                                                                                                      |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/p_51_in                                                                                                                                                         |                                                                                                                                                                                                                                                         |               11 |             32 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_CALC[31]_i_2                                                                                                                                                                                          | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_CALC[31]_i_1__0                                                                                                                                                                     |               12 |             32 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_bytes_14_and_15_d19[15]_i_1                                                                                                                                                                                                 | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                7 |             32 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_wren3_out                                                                                                                                                     |                                                                                                                                                                                                                                                         |                5 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                        |                                                                                                                                                                                                                                                         |                9 |             33 |
|  Z_system_i/util_ds_buf_0/IBUF_OUT[0]                                                               |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |               10 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_reg[31]_i_1                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                     |               14 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_reg[31]_i_1                                                                                                                                                    | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |               12 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                9 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/n_0_GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1                                                                                                                                                                                              | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                5 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                9 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/p_8_out[0]                                                                                                                                                                |                                                                                                                                                                                                                                                         |                9 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                7 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                8 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/n_0_GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1                                                                                                                                                                                              | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                5 |             33 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg                                                                                                                                             |                6 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_new_cmd                                                                                                        | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                9 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_reg[31]_i_1                                                                                                                                                    | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |               11 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_wren3_out                                                                                                                                                     |                                                                                                                                                                                                                                                         |                5 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_wren3_out                                                                                                                                                     |                                                                                                                                                                                                                                                         |                5 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1                                                                                                                                                                                              | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                5 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_wren3_out                                                                                                                                                     |                                                                                                                                                                                                                                                         |                5 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/n_0_GEN_SYNC_FIFO.stsstrm_fifo_dout[32]_i_1                                                                                                                                                                                              | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/fifo_sinit                                                                                                                                       |                5 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_new_cmd                                                                                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |                8 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_reg[31]_i_1                                                                                                                                                    | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/O6                                                                                                                             |               13 |             33 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               13 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                             |                                                                                                                                                                                                                                                         |                9 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                        | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                             |                                                                                                                                                                                                                                                         |                9 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                            |                                                                                                                                                                                                                                                         |                9 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                             |                                                                                                                                                                                                                                                         |               11 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               10 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1__0                                                                                                             |                                                                                                                                                                                                                                                         |               15 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                        | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                        | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               11 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                8 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                        | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren                                                                                                                                  |                                                                                                                                                                                                                                                         |                5 |             34 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               12 |             35 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               12 |             35 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               11 |             35 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               11 |             35 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                         |                9 |             35 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               14 |             35 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                                                                                                                            | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |               11 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_gpr1.dout_i[35]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                6 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_gpr1.dout_i[35]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                6 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_gpr1.dout_i[35]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                6 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_gpr1.dout_i[35]_i_1                                                                                                                                                                                                         | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                6 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |               12 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                                                                                                                            | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                8 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/p_15_out                                                                                                                            | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXD                                                                                                                                                                                             |                7 |             36 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                 |               11 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                            | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               15 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               13 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                            | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               11 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                6 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               13 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                            | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               14 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               10 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                 |               12 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                            | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                            |               13 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               11 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                9 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                 |               13 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                 |               12 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                9 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |                6 |             37 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               13 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               11 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s11_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               18 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               11 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               11 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                                                                       |               12 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_1_dma/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                                          |               11 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                                          |                8 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               14 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               14 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/n_0_m_payload_i[31]_i_1                                                                                                                |                                                                                                                                                                                                                                                         |               13 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_2_dma/U0/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                                                                       |               14 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                                                                       |               12 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_next_addr_reg[31]_i_1__0                                                                                                                                                                                       |               13 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_0_dma/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                                          |                9 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                   | Z_system_i/axi_ethernet_3_dma/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                                          |               10 |             40 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                       | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |               21 |             46 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                       | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |               19 |             46 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                                                                                                                                |                                                                                                                                                                                                                                                         |               13 |             47 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                         |               13 |             47 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             48 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             48 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_multicast_addr_upper_d10[15]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |               10 |             48 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_multicast_addr_upper_d10[15]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               11 |             48 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_multicast_addr_upper_d10[15]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               14 |             48 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             48 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_multicast_addr_upper_d10[15]_i_1                                                                                                                                                                                            | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |                8 |             48 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_gcc0.gc0.count_d1[4]_i_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                         |                6 |             48 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[63]_i_1                                                                                                  | Z_system_i/axi_ethernet_0_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |               13 |             49 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[63]_i_1                                                                                                  | Z_system_i/axi_ethernet_1_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |               13 |             49 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[63]_i_1                                                                                                  | Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |               12 |             49 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data[63]_i_1                                                                                                  | Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/n_0_GEN_SM_FOR_LENGTH.desc_fetch_req_i_1                                                                                                        |               12 |             49 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_reset                                                                                                                                                     |               18 |             51 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               16 |             51 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_reset                                                                                                                                                                             |               18 |             51 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               13 |             51 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_reset                                                                                                                                                                             |               13 |             51 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               12 |             51 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               16 |             51 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_reset                                                                                                                                                                             |               14 |             51 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                                                                                                                               |                                                                                                                                                                                                                                                         |               16 |             52 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                                                                                                                               |                                                                                                                                                                                                                                                         |               12 |             52 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]                                                                                                                             |                                                                                                                                                                                                                                                         |               13 |             52 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O17[0]                                                                                                                             |                                                                                                                                                                                                                                                         |               17 |             52 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               14 |             54 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               16 |             54 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               15 |             54 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                             | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               19 |             54 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               23 |             63 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               31 |             63 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_reset_out                                                                                                                                                                            |               35 |             63 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_reset_out                                                                                                                                                    |               27 |             63 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_valid_array[1][0]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               16 |             65 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_valid_array[1][0]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               15 |             65 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_rx_data_valid_array[1][0]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               13 |             65 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rx_data_valid_array[1][0]_i_1                                                                                                                                                                                               | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |               11 |             65 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                                | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |               20 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                                | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |               18 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I12[0]                                                                                                                | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               17 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I12[0]                                                                                                                | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               17 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I12[0]                                                                                                                | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               19 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/I12[0]                                                                                                                | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/O1                                                                                                 |               18 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                                | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |               19 |             66 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_11_in                                                                                                                | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/SR[0]                                                                                                |               24 |             66 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               23 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O7[0]                                                                                                                 |                                                                                                                                                                                                                                                         |               16 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s09_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               15 |             67 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |               21 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               19 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               18 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               21 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               18 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  |                                                                                                                                                                                                                                                         |               20 |             67 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               24 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               20 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  |                                                                                                                                                                                                                                                         |               18 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  |                                                                                                                                                                                                                                                         |               18 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                  |                                                                                                                                                                                                                                                         |               18 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O7[0]                                                                                                                 |                                                                                                                                                                                                                                                         |               17 |             67 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               22 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O7[0]                                                                                                                 |                                                                                                                                                                                                                                                         |               17 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               20 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/O1                                                                                                      |                                                                                                                                                                                                                                                         |               16 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/O7[0]                                                                                                                 |                                                                                                                                                                                                                                                         |               18 |             67 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               27 |             69 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               30 |             69 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               22 |             69 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2AXI_STR_RXS                                                                                                                                                                                             |               28 |             69 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/O1                                                                                                                                                                   |                                                                                                                                                                                                                                                         |               22 |             71 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/n_0_m_payload_i[70]_i_1                                                                                                                                              |                                                                                                                                                                                                                                                         |               24 |             71 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               15 |             72 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               17 |             72 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               17 |             72 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/enb                                                                                                                                               |                                                                                                                                                                                                                                                         |               20 |             72 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               20 |             73 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               25 |             74 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               23 |             74 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               21 |             74 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                                     |               24 |             74 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |               32 |             85 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_ce_sample                                                                                                                                                                      |                                                                                                                                                                                                                                                         |               30 |             85 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |               30 |             85 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_ce_sample                                                                                                                                                                                              |                                                                                                                                                                                                                                                         |               31 |             85 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               31 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               37 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                        | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               38 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                        | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               32 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                         | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               35 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                                                                                         | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               31 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                        | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               29 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               30 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                        | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               33 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new                                                                                                                                                        | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               28 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                                                                                         | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               29 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new                                                                                                                                                        | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               32 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               26 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new                                                                                                                                                         | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit                                                                                                                                          |               25 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new                                                                                                                                                        | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               28 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new                                                                                                                                                        | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2                                                                                                                                         |               31 |             91 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/O4                                                                                                                                                           | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               31 |             92 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/O1                                                                                                                                                 | Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                       |               31 |             92 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk90_out |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               26 |             96 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                               |                                                                                                                                                                                                                                                         |               40 |             96 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                               |                                                                                                                                                                                                                                                         |               40 |             96 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                       |                                                                                                                                                                                                                                                         |               40 |             96 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/p_0_in45_in                                                                                                                                                               |                                                                                                                                                                                                                                                         |               40 |             96 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               33 |            100 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                             |                                                                                                                                                                                                                                                         |               38 |            100 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               30 |            100 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                         |               33 |            100 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rx_enable                                                                                                                                                                                             | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |               42 |            123 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               47 |            123 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               49 |            123 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable                                                                                                                                                                                                                     | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               43 |            123 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/wea                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               32 |            128 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/wea                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               32 |            128 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/wea                                                                                                                                               |                                                                                                                                                                                                                                                         |               32 |            128 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/wea                                                                                                                                                                       |                                                                                                                                                                                                                                                         |               32 |            128 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                      |               58 |            135 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               45 |            150 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               46 |            150 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               48 |            150 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit                                                                                                                          |               48 |            150 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                             |               43 |            159 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               38 |            159 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               41 |            159 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/int_mgmt_host_reset                                                                                                                                                                     |               51 |            159 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               35 |            161 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               31 |            161 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               38 |            161 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RESET2PCSPMA                                                                                                                                                                                                  |               31 |            161 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               53 |            170 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               56 |            170 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               56 |            170 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |               55 |            170 |
|  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               75 |            370 |
|  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               72 |            370 |
|  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/O1                                     |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_reset_out                                                                                                                                                                            |               77 |            370 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/O1             |                                                                                                                                                                                                                                                                           | Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_reset_out                                                                                                                                                    |               77 |            370 |
|  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/tx_mac_aclk   |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |              583 |           2328 |
|  Z_system_i/processing_system7_0/inst/FCLK_CLK0                                                     |                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                         |              947 |           2563 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


