<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release Libero SoC v11.8 SP1 (Version 11.8.1.12)</text>
<text>Date: Fri Sep 08 12:07:08 2017
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S060T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>325 FCSBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>m2s010_som</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\synthesis\m2s010_som.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\constraint\io\m2s010_som.io.pdc</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\gcallsen\Documents\GitHub\FPGA_v1.5_w_Libero_v11.8\constraint\fp\m2s010_som.fp.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>1400</cell>
 <cell>56520</cell>
 <cell>2.48</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1228</cell>
 <cell>56520</cell>
 <cell>2.17</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>594</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>123</cell>
 <cell>198</cell>
 <cell>62.12</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>121</cell>
 <cell>198</cell>
 <cell>61.11</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>1</cell>
 <cell>99</cell>
 <cell>1.01</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>6</cell>
 <cell>69</cell>
 <cell>8.70</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>16</cell>
 <cell>16</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>2</cell>
 <cell>6</cell>
 <cell>33.33</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1184</cell>
 <cell>1012</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>216</cell>
 <cell>216</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>1400</cell>
 <cell>1228</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>14</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>2</cell>
</row>
<row>
 <cell>8</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>5</cell>
</row>
<row>
 <cell>12</cell>
 <cell>4</cell>
</row>
<row>
 <cell>13</cell>
 <cell>6</cell>
</row>
<row>
 <cell>14</cell>
 <cell>4</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>3</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>44</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>25</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>53</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>43</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 24</cell>
 <cell> 26</cell>
 <cell> 23</cell>
</row>
<row>
 <cell>LVCMOS18</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 27</cell>
 <cell> 20</cell>
</row>
<row>
 <cell>LPDDRI (Output)</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 2</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 123</cell>
 <cell>100.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>332</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0_CCC_71MHz</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>314</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_CCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>258</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/BIT_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/BIT_CLK_inferred_clock_RNIT9E2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>228</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/N_480</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNISH6E/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>183</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/FIFOS_INST/irx_fifo_rst_RNIS228/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>158</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/FIFOS_INST/itx_fifo_rst_RNIUMSA/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>103</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/long_reset</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/long_reset_RNIUA27/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>77</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORECONFIGP_0_APB_S_PRESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST_RNI1CJ7/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORECONFIGP_0_APB_S_PCLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/m2s010_som_sb_MSS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIPG5/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/N_106_mux_i_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/control_reg_RNIS9SH1_0[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>19</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNIEFM9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNIKFSA/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/rx_crc_reset_RNI34TD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/N_9_0_i_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/INTERRUPT_INST/RESET_i_a2_RNIC0QJ_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_CCC_0_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_CCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/byte_clk_en</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/byte_clk_en</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_236_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/N_283_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORECONFIGP_0/state_d[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/fifo_MEMRE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell>24</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/fifo_MEMWE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwe</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>64</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>58</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/byte_clk_en</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/byte_clk_en</cell>
</row>
<row>
 <cell>54</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreAPB3_0_APBmslave0_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/m2s010_som_sb_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>45</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/N_236_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/MANCHESTER_DECODER_INST/ReadFIFO_Write_SM_PROC/SM_advance_i_RNIAH4K</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/N_283_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/iRX_FIFO_rd_en_RNI4O78_0</cell>
</row>
<row>
 <cell>31</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORECONFIGP_0/state_d[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CORECONFIGP_0/state_s0_0_a2</cell>
</row>
<row>
 <cell>27</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/fifo_MEMRE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/PROCESSOR_INTERFACE_INST/m1</cell>
</row>
<row>
 <cell>25</cell>
 <cell>INT_NET</cell>
 <cell>Net   : m2s010_som_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: m2s010_som_sb_0/CORECONFIGP_0/state[1]</cell>
</row>
<row>
 <cell>24</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/fifo_MEMWE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CommsFPGA_top_0/FIFOS_INST/TRANSMIT_FIFO/FIFO_2Kx8_0/L31.U_corefifo_async/memwe</cell>
</row>
</table>
</doc>
