{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680488512012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680488512023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 03 09:21:51 2023 " "Processing started: Mon Apr 03 09:21:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680488512023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488512023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTFIFO -c UARTFIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTFIFO -c UARTFIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488512023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680488512706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680488512706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/uartfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/uartfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTFIFO-rtl " "Found design unit 1: UARTFIFO-rtl" {  } { { "../hdl/UARTFIFO.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524631 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTFIFO " "Found entity 1: UARTFIFO" {  } { { "../hdl/UARTFIFO.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488524631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/rxserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/rxserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxSerial-rtl " "Found design unit 1: RxSerial-rtl" {  } { { "../hdl/RxSerial.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/RxSerial.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524641 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxSerial " "Found entity 1: RxSerial" {  } { { "../hdl/RxSerial.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/RxSerial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488524641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/txserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/hdl/txserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxSerial-rtl " "Found design unit 1: TxSerial-rtl" {  } { { "../hdl/TxSerial.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/TxSerial.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524641 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxSerial " "Found entity 1: TxSerial" {  } { { "../hdl/TxSerial.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/TxSerial.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488524641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/quartusip/pll50.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/quartusip/pll50.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50 " "Found entity 1: PLL50" {  } { { "../quartusip/PLL50.v" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488524651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/quartusip/fifo4kx8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/optics lab 2/documents/cheer/fpga/ddcamp/day5_uartfifo/day5_uartfifo/quartusip/fifo4kx8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo4kx8-SYN " "Found design unit 1: fifo4kx8-SYN" {  } { { "../quartusip/FIFO4kx8.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524651 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO4kx8 " "Found entity 1: FIFO4kx8" {  } { { "../quartusip/FIFO4kx8.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488524651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UARTFIFO " "Elaborating entity \"UARTFIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680488524741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50 PLL50:u_PLL50 " "Elaborating entity \"PLL50\" for hierarchy \"PLL50:u_PLL50\"" {  } { { "../hdl/UARTFIFO.vhd" "u_PLL50" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488524751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL50:u_PLL50\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL50:u_PLL50\|altpll:altpll_component\"" {  } { { "../quartusip/PLL50.v" "altpll_component" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488524811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL50:u_PLL50\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL50:u_PLL50\|altpll:altpll_component\"" {  } { { "../quartusip/PLL50.v" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488524811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL50:u_PLL50\|altpll:altpll_component " "Instantiated megafunction \"PLL50:u_PLL50\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488524811 ""}  } { { "../quartusip/PLL50.v" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/PLL50.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680488524811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL50_altpll " "Found entity 1: PLL50_altpll" {  } { { "db/pll50_altpll.v" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/pll50_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488524891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488524891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL50_altpll PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated " "Elaborating entity \"PLL50_altpll\" for hierarchy \"PLL50:u_PLL50\|altpll:altpll_component\|PLL50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488524891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxSerial RxSerial:u_RxSerial " "Elaborating entity \"RxSerial\" for hierarchy \"RxSerial:u_RxSerial\"" {  } { { "../hdl/UARTFIFO.vhd" "u_RxSerial" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488524901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO4kx8 FIFO4kx8:u_fifo4kx8 " "Elaborating entity \"FIFO4kx8\" for hierarchy \"FIFO4kx8:u_fifo4kx8\"" {  } { { "../hdl/UARTFIFO.vhd" "u_fifo4kx8" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488524931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\"" {  } { { "../quartusip/FIFO4kx8.vhd" "scfifo_component" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\"" {  } { { "../quartusip/FIFO4kx8.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680488525206 ""}  } { { "../quartusip/FIFO4kx8.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartusip/FIFO4kx8.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680488525206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ss21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ss21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ss21 " "Found entity 1: scfifo_ss21" {  } { { "db/scfifo_ss21.tdf" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488525271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488525271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ss21 FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated " "Elaborating entity \"scfifo_ss21\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3331 " "Found entity 1: a_dpfifo_3331" {  } { { "db/a_dpfifo_3331.tdf" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488525301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488525301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3331 FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo " "Elaborating entity \"a_dpfifo_3331\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\"" {  } { { "db/scfifo_ss21.tdf" "dpfifo" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/scfifo_ss21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488525321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488525321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_3331.tdf" "fifo_state" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g47 " "Found entity 1: cntr_g47" {  } { { "db/cntr_g47.tdf" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_g47.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488525391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488525391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g47 FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_g47:count_usedw " "Elaborating entity \"cntr_g47\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_g47:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5m1 " "Found entity 1: altsyncram_k5m1" {  } { { "db/altsyncram_k5m1.tdf" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/altsyncram_k5m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488525461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488525461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k5m1 FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|altsyncram_k5m1:FIFOram " "Elaborating entity \"altsyncram_k5m1\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|altsyncram_k5m1:FIFOram\"" {  } { { "db/a_dpfifo_3331.tdf" "FIFOram" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_44b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_44b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_44b " "Found entity 1: cntr_44b" {  } { { "db/cntr_44b.tdf" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/cntr_44b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680488525531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488525531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_44b FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|cntr_44b:rd_ptr_count " "Elaborating entity \"cntr_44b\" for hierarchy \"FIFO4kx8:u_fifo4kx8\|scfifo:scfifo_component\|scfifo_ss21:auto_generated\|a_dpfifo_3331:dpfifo\|cntr_44b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3331.tdf" "rd_ptr_count" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/quartus/db/a_dpfifo_3331.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxSerial TxSerial:u_TxSerial " "Elaborating entity \"TxSerial\" for hierarchy \"TxSerial:u_TxSerial\"" {  } { { "../hdl/UARTFIFO.vhd" "u_TxSerial" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488525551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680488526321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680488526922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680488526922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button " "No output dependent on input pin \"Button\"" {  } { { "../hdl/UARTFIFO.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488526992 "|UARTFIFO|Button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESERVED\[0\] " "No output dependent on input pin \"RESERVED\[0\]\"" {  } { { "../hdl/UARTFIFO.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488526992 "|UARTFIFO|RESERVED[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESERVED\[1\] " "No output dependent on input pin \"RESERVED\[1\]\"" {  } { { "../hdl/UARTFIFO.vhd" "" { Text "C:/Users/Optics Lab 2/Documents/Cheer/FPGA/DDCamp/Day5_UARTFIFO/Day5_UARTFIFO/hdl/UARTFIFO.vhd" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680488526992 "|UARTFIFO|RESERVED[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680488526992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680488526992 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680488526992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680488526992 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680488526992 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1680488526992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680488526992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680488527022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 03 09:22:07 2023 " "Processing ended: Mon Apr 03 09:22:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680488527022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680488527022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680488527022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680488527022 ""}
