* Z:\mnt\design.r\spice\examples\6202.asc
V1 +V 0 5
V2 -V 0 -5
R1 OUT N001 1K
R2 N001 0 1K
V3 N002 0 SINE(0 1 1Meg)
? Missing component
.tran 10u
.lib LTC2.LIB
.backanno
.end
