============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:48 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                                 Leakage  
  Gate   Instances     Area    Power (nW)        Library       
---------------------------------------------------------------
pad_in           7   91476.000     10.560    padlib_tsmc180_tt 
pad_out         44  574992.000    223.516    padlib_tsmc180_tt 
---------------------------------------------------------------
total           51  666468.000    234.077                      


                                             Leakage  Leakage 
     Type      Instances    Area    Area % Power (nW) Power % 
--------------------------------------------------------------
timing_model          51 666468.000  100.0    234.077    92.1 
sequential            72      0.000    0.0     10.541     4.1 
inverter               7      0.000    0.0      0.126     0.0 
logic                383      0.000    0.0      9.373     3.7 
physical_cells         0      0.000    0.0      0.000     0.0 
--------------------------------------------------------------
total                513 666468.000  100.0    254.117   100.0 

