var g_data = {"22":{"st":"inst","pa":0,"n":"/top/intf0","l":"SystemVerilog","sn":9,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"intf0","s":22,"z":1}],"loc":{"cp":99.09,"data":{"s":[15,15,1],"b":[8,8,1],"t":[74,72,1]}}},"23":{"st":"inst","pa":0,"n":"/top/intf1","l":"SystemVerilog","sn":9,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"intf1","s":23,"z":1}],"loc":{"cp":99.09,"data":{"s":[15,15,1],"b":[8,8,1],"t":[74,72,1]}}},"25":{"st":"inst","pa":0,"n":"/top/dut/BANK_ROUTER_A","l":"Verilog","sn":13,"du":{"n":"work.MUX_4x1","s":7,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"BANK_ROUTER_A","s":25,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"26":{"st":"inst","pa":0,"n":"/top/dut/BANK_ROUTER_B","l":"Verilog","sn":13,"du":{"n":"work.MUX_4x1","s":7,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"BANK_ROUTER_B","s":26,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"29":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_1/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_1","s":28,"b":1},{"n":"LATENCY_MODULE","s":29,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"30":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_1/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_1","s":28,"b":1},{"n":"DP_RAM","s":30,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"28":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_1","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_1","s":28,"z":1}],"children":[{"n":"DP_RAM","id":30,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":29,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"32":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_2/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_2","s":31,"b":1},{"n":"LATENCY_MODULE","s":32,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"33":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_2/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_2","s":31,"b":1},{"n":"DP_RAM","s":33,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"31":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_2","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_2","s":31,"z":1}],"children":[{"n":"DP_RAM","id":33,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":32,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"35":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_3/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_3","s":34,"b":1},{"n":"LATENCY_MODULE","s":35,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"36":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_3/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_3","s":34,"b":1},{"n":"DP_RAM","s":36,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"34":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_3","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_3","s":34,"z":1}],"children":[{"n":"DP_RAM","id":36,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":35,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"38":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_4/LATENCY_MODULE","l":"Verilog","sn":16,"du":{"n":"work.latency","s":10,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_4","s":37,"b":1},{"n":"LATENCY_MODULE","s":38,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"39":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_4/DP_RAM","l":"Verilog","sn":16,"du":{"n":"work.modified_dual_mem","s":11,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_4","s":37,"b":1},{"n":"DP_RAM","s":39,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"37":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANK_4","l":"Verilog","sn":15,"du":{"n":"work.latency_top","s":9,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANK_4","s":37,"z":1}],"children":[{"n":"DP_RAM","id":39,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":38,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"41":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_1","l":"Verilog","sn":19,"du":{"n":"work.Demultiplexer1_address","s":13,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"b":1},{"n":"ADDRESS_DECODER_1","s":41,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[34,34,1]}}},"42":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/ADDRESS_DECODER_2","l":"Verilog","sn":19,"du":{"n":"work.Demultiplexer1_address","s":13,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"b":1},{"n":"ADDRESS_DECODER_2","s":42,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[34,34,1]}}},"43":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/DATA_ROUTING_A","l":"Verilog","sn":19,"du":{"n":"work.demultiplexer_data","s":14,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"b":1},{"n":"DATA_ROUTING_A","s":43,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"44":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/DATA_ROUTING_B","l":"Verilog","sn":19,"du":{"n":"work.demultiplexer_data","s":14,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"b":1},{"n":"DATA_ROUTING_B","s":44,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"45":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/BANK_SELECTOR_A","l":"Verilog","sn":19,"du":{"n":"work.Decoder_enable_lines","s":15,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"b":1},{"n":"BANK_SELECTOR_A","s":45,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"46":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE/BANK_SELECTOR_B","l":"Verilog","sn":19,"du":{"n":"work.Decoder_enable_lines","s":15,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"b":1},{"n":"BANK_SELECTOR_B","s":46,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"40":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT/BANKING_CONTROL_INTERFACE","l":"Verilog","sn":15,"du":{"n":"work.controller_interface","s":12,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"b":1},{"n":"BANKING_CONTROL_INTERFACE","s":40,"z":1}],"children":[{"n":"BANK_SELECTOR_B","id":46,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_SELECTOR_A","id":45,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DATA_ROUTING_B","id":44,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"DATA_ROUTING_A","id":43,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ADDRESS_DECODER_2","id":42,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ADDRESS_DECODER_1","id":41,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[30,30],"b":[24,24],"fc":[18,18],"t":[492,492]}},"loc":{"cp":100.00,"data":{"t":[300,300,1]}}},"27":{"st":"inst","pa":0,"n":"/top/dut/MEMORY_BANKS_UNIT","l":"Verilog","sn":13,"du":{"n":"work.Memory_Control_Unit","s":8,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"MEMORY_BANKS_UNIT","s":27,"z":1}],"children":[{"n":"BANKING_CONTROL_INTERFACE","id":40,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_4","id":37,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_3","id":34,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_2","id":31,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_1","id":28,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[254,254],"b":[56,56],"fc":[50,50],"t":[1428,1428]}},"loc":{"cp":100.00,"data":{"t":[384,384,1]}}},"47":{"st":"inst","pa":0,"n":"/top/dut/ROUTER_SELECT_LINES","l":"Verilog","sn":13,"du":{"n":"work.sel_latency","s":16,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"ROUTER_SELECT_LINES","s":47,"z":1}],"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[28,28,1]}}},"49":{"st":"inst","pa":0,"n":"/top/dut/ERROR_CORRECTION/HAM_ENCODER","l":"Verilog","sn":24,"du":{"n":"work.ham_enc","s":18,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"ERROR_CORRECTION","s":48,"b":1},{"n":"HAM_ENCODER","s":49,"z":1}],"loc":{"cp":100.00,"data":{"s":[34,34,1],"b":[12,12,1],"fc":[6,6,1],"t":[52,52,1]}}},"50":{"st":"inst","pa":0,"n":"/top/dut/ERROR_CORRECTION/ERROR_INJECTOR","l":"Verilog","sn":24,"du":{"n":"work.err_inj","s":19,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"ERROR_CORRECTION","s":48,"b":1},{"n":"ERROR_INJECTOR","s":50,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"t":[96,96,1]}}},"48":{"st":"inst","pa":0,"n":"/top/dut/ERROR_CORRECTION","l":"Verilog","sn":13,"du":{"n":"work.hamming_encoder_top","s":17,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"ERROR_CORRECTION","s":48,"z":1}],"children":[{"n":"ERROR_INJECTOR","id":50,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"HAM_ENCODER","id":49,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[37,37],"b":[12,12],"fc":[6,6],"t":[228,228]}},"loc":{"cp":100.00,"data":{"t":[112,112,1]}}},"51":{"st":"inst","pa":0,"n":"/top/dut/HAM_DECODER","l":"Verilog","sn":13,"du":{"n":"work.ham_dec","s":20,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"b":1},{"n":"HAM_DECODER","s":51,"z":1}],"loc":{"cp":100.00,"data":{"s":[58,58,1],"b":[28,28,1],"fc":[16,16,1],"t":[120,120,1]}}},"24":{"st":"inst","pa":0,"n":"/top/dut","l":"Verilog","sn":9,"du":{"n":"work.MEMORY_TOP","s":6,"b":1},"bc":[{"n":"top","s":21,"b":1},{"n":"dut","s":24,"z":1}],"children":[{"n":"HAM_DECODER","id":51,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ERROR_CORRECTION","id":48,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"ROUTER_SELECT_LINES","id":47,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"MEMORY_BANKS_UNIT","id":27,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_ROUTER_B","id":26,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"BANK_ROUTER_A","id":25,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":99.94,"data":{"s":[382,382],"b":[110,110],"fc":[82,82],"t":[1968,1964]}},"loc":{"cp":99.71,"data":{"s":[9,9,1],"b":[6,6,1],"fc":[4,4,1],"t":[352,348,1]}}},"21":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":9,"du":{"n":"work.top","s":5,"b":1},"bc":[{"n":"top","s":21,"z":1}],"children":[{"n":"dut","id":24,"zf":1,"tc":99.94,"s":100.00,"b":100.00,"fc":100.00,"t":99.79},{"n":"intf1","id":23,"zf":1,"tc":99.09,"s":100.00,"b":100.00,"t":97.29},{"n":"intf0","id":22,"zf":1,"tc":99.09,"s":100.00,"b":100.00,"t":97.29}],"rec":{"cp":99.78,"data":{"s":[434,430],"b":[130,130],"fc":[86,86],"t":[2116,2108],"d":[2,2],"a":[2,2]}},"loc":{"cp":96.36,"data":{"s":[22,18,1],"b":[4,4,1],"fc":[4,4,1],"d":[2,2,1],"a":[2,2,1]}}},"53":{"st":"inst","pa":0,"n":"/ram_pkg","l":"SystemVerilog","sn":3,"du":{"n":"work.ram_pkg","s":3,"b":1},"bc":[{"n":"ram_pkg","s":53,"z":1}],"loc":{"cp":71.29,"data":{"s":[99,83,1],"b":[31,24,1],"fc":[19,10,1]}}},"54":{"st":"inst","pa":0,"n":"/top_sv_unit","l":"SystemVerilog","sn":9,"du":{"n":"work.top_sv_unit","s":4,"b":1},"bc":[{"n":"top_sv_unit","s":54,"z":1}],"loc":{"cp":91.05,"data":{"s":[65,58,1],"b":[4,3,1],"fc":[1,1,1],"gb":[726,726,1],"cvpc":[8,1],"g":[2,100.00,1]}}},"15":{"st":"du","pa":0,"n":"work.Decoder_enable_lines","l":"Verilog","sn":22,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[12,12,1]}}},"13":{"st":"du","pa":0,"n":"work.Demultiplexer1_address","l":"Verilog","sn":20,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[34,34,1]}}},"6":{"st":"du","pa":0,"n":"work.MEMORY_TOP","l":"Verilog","sn":13,"one_inst":24,"loc":{"cp":99.71,"data":{"s":[9,9,1],"b":[6,6,1],"fc":[4,4,1],"t":[352,348,1]}}},"7":{"st":"du","pa":0,"n":"work.MUX_4x1","l":"Verilog","sn":14,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"8":{"st":"du","pa":0,"n":"work.Memory_Control_Unit","l":"Verilog","sn":15,"one_inst":27,"loc":{"cp":100.00,"data":{"t":[384,384,1]}}},"12":{"st":"du","pa":0,"n":"work.controller_interface","l":"Verilog","sn":19,"one_inst":40,"loc":{"cp":100.00,"data":{"t":[300,300,1]}}},"14":{"st":"du","pa":0,"n":"work.demultiplexer_data","l":"Verilog","sn":21,"loc":{"cp":100.00,"data":{"s":[5,5,1],"b":[4,4,1],"fc":[3,3,1],"t":[84,84,1]}}},"19":{"st":"du","pa":0,"n":"work.err_inj","l":"Verilog","sn":26,"one_inst":50,"loc":{"cp":100.00,"data":{"s":[3,3,1],"t":[96,96,1]}}},"20":{"st":"du","pa":0,"n":"work.ham_dec","l":"Verilog","sn":27,"one_inst":51,"loc":{"cp":100.00,"data":{"s":[58,58,1],"b":[28,28,1],"fc":[16,16,1],"t":[120,120,1]}}},"18":{"st":"du","pa":0,"n":"work.ham_enc","l":"Verilog","sn":25,"one_inst":49,"loc":{"cp":100.00,"data":{"s":[34,34,1],"b":[12,12,1],"fc":[6,6,1],"t":[52,52,1]}}},"17":{"st":"du","pa":0,"n":"work.hamming_encoder_top","l":"Verilog","sn":24,"one_inst":48,"loc":{"cp":100.00,"data":{"t":[112,112,1]}}},"10":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":17,"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"9":{"st":"du","pa":0,"n":"work.latency_top","l":"Verilog","sn":16,"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"11":{"st":"du","pa":0,"n":"work.modified_dual_mem","l":"Verilog","sn":18,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"1":{"st":"du","pa":0,"n":"work.ram_if","l":"SystemVerilog","sn":1,"loc":{"cp":99.09,"data":{"s":[15,15,1],"b":[8,8,1],"t":[74,72,1]}}},"3":{"st":"du","pa":0,"n":"work.ram_pkg","l":"SystemVerilog","sn":3,"one_inst":53,"loc":{"cp":71.29,"data":{"s":[99,83,1],"b":[31,24,1],"fc":[19,10,1]}}},"16":{"st":"du","pa":0,"n":"work.sel_latency","l":"Verilog","sn":23,"one_inst":47,"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[28,28,1]}}},"5":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":9,"one_inst":21,"loc":{"cp":96.36,"data":{"s":[22,18,1],"b":[4,4,1],"fc":[4,4,1],"d":[2,2,1],"a":[2,2,1]}}},"4":{"st":"du","pa":0,"n":"work.top_sv_unit","l":"SystemVerilog","sn":9,"one_inst":54,"loc":{"cp":91.05,"data":{"s":[65,58,1],"b":[4,3,1],"fc":[1,1,1],"gb":[726,726,1],"cvpc":[8,1],"g":[2,100.00,1]}}}};
processSummaryData(g_data);