FIRRTL version 1.2.0
circuit CSR :
  module CSR :
    input clock : Clock
    input reset : UInt<1>
    input io_reg_read_address_id : UInt<12> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_reg_write_enable_ex : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_reg_write_address_ex : UInt<12> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_reg_write_data_ex : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_debug_reg_read_address : UInt<12> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_id_reg_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_debug_reg_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_clint_access_bundle_mstatus : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_clint_access_bundle_mepc : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_clint_access_bundle_mcause : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_clint_access_bundle_mtvec : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    output io_clint_access_bundle_mie : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_clint_access_bundle_mstatus_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_clint_access_bundle_mepc_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_clint_access_bundle_mcause_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_clint_access_bundle_direct_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_instruction_retired : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_branch_misprediction : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_hazard_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_memory_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_control_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_btb_miss_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_branch_resolved : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]
    input io_btb_predicted : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 133:14]

    reg mstatus : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 157:25]
    reg mie : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 158:25]
    reg mtvec : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 159:25]
    reg mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[4-soc/src/main/scala/riscv/core/CSR.scala 160:25]
    reg mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 161:25]
    reg mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 162:25]
    reg mcountinhibit : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcountinhibit) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:30]
    reg mcycle : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mcycle) @[4-soc/src/main/scala/riscv/core/CSR.scala 170:29]
    reg minstret : UInt<64>, clock with :
      reset => (UInt<1>("h0"), minstret) @[4-soc/src/main/scala/riscv/core/CSR.scala 171:29]
    reg mhpmcounter3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter3) @[4-soc/src/main/scala/riscv/core/CSR.scala 172:29]
    reg mhpmcounter4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter4) @[4-soc/src/main/scala/riscv/core/CSR.scala 173:29]
    reg mhpmcounter5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter5) @[4-soc/src/main/scala/riscv/core/CSR.scala 174:29]
    reg mhpmcounter6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter6) @[4-soc/src/main/scala/riscv/core/CSR.scala 175:29]
    reg mhpmcounter7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter7) @[4-soc/src/main/scala/riscv/core/CSR.scala 176:29]
    reg mhpmcounter8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter8) @[4-soc/src/main/scala/riscv/core/CSR.scala 177:29]
    reg mhpmcounter9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter9) @[4-soc/src/main/scala/riscv/core/CSR.scala 178:29]
    reg mcycle_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcycle_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 184:36]
    reg minstret_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), minstret_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 185:36]
    reg mhpmcounter3_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter3_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 186:36]
    reg mhpmcounter4_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter4_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 187:36]
    reg mhpmcounter5_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter5_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 188:36]
    reg mhpmcounter6_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter6_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 189:36]
    reg mhpmcounter7_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter7_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 190:36]
    reg mhpmcounter8_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter8_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 191:36]
    reg mhpmcounter9_shadow : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mhpmcounter9_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 192:36]
    node _reading_cycle_low_T = eq(io_reg_read_address_id, UInt<12>("hc00")) @[4-soc/src/main/scala/riscv/core/CSR.scala 196:28]
    node _reading_cycle_low_T_1 = eq(io_reg_read_address_id, UInt<12>("hb00")) @[4-soc/src/main/scala/riscv/core/CSR.scala 196:77]
    node reading_cycle_low = or(_reading_cycle_low_T, _reading_cycle_low_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 196:51]
    node _reading_instret_low_T = eq(io_reg_read_address_id, UInt<12>("hc02")) @[4-soc/src/main/scala/riscv/core/CSR.scala 198:28]
    node _reading_instret_low_T_1 = eq(io_reg_read_address_id, UInt<12>("hb02")) @[4-soc/src/main/scala/riscv/core/CSR.scala 198:79]
    node reading_instret_low = or(_reading_instret_low_T, _reading_instret_low_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 198:53]
    node reading_hpm3_low = eq(io_reg_read_address_id, UInt<12>("hb03")) @[4-soc/src/main/scala/riscv/core/CSR.scala 199:49]
    node reading_hpm4_low = eq(io_reg_read_address_id, UInt<12>("hb04")) @[4-soc/src/main/scala/riscv/core/CSR.scala 200:49]
    node reading_hpm5_low = eq(io_reg_read_address_id, UInt<12>("hb05")) @[4-soc/src/main/scala/riscv/core/CSR.scala 201:49]
    node reading_hpm6_low = eq(io_reg_read_address_id, UInt<12>("hb06")) @[4-soc/src/main/scala/riscv/core/CSR.scala 202:49]
    node reading_hpm7_low = eq(io_reg_read_address_id, UInt<12>("hb07")) @[4-soc/src/main/scala/riscv/core/CSR.scala 203:49]
    node reading_hpm8_low = eq(io_reg_read_address_id, UInt<12>("hb08")) @[4-soc/src/main/scala/riscv/core/CSR.scala 204:49]
    node reading_hpm9_low = eq(io_reg_read_address_id, UInt<12>("hb09")) @[4-soc/src/main/scala/riscv/core/CSR.scala 205:49]
    node _mcycle_shadow_T = bits(mcycle, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 208:28]
    node _GEN_0 = mux(reading_cycle_low, _mcycle_shadow_T, mcycle_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 207:27 208:19 184:36]
    node _minstret_shadow_T = bits(minstret, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 211:32]
    node _GEN_1 = mux(reading_instret_low, _minstret_shadow_T, minstret_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 210:29 211:21 185:36]
    node _mhpmcounter3_shadow_T = bits(mhpmcounter3, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 214:40]
    node _GEN_2 = mux(reading_hpm3_low, _mhpmcounter3_shadow_T, mhpmcounter3_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 213:26 214:25 186:36]
    node _mhpmcounter4_shadow_T = bits(mhpmcounter4, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 217:40]
    node _GEN_3 = mux(reading_hpm4_low, _mhpmcounter4_shadow_T, mhpmcounter4_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 216:26 217:25 187:36]
    node _mhpmcounter5_shadow_T = bits(mhpmcounter5, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 220:40]
    node _GEN_4 = mux(reading_hpm5_low, _mhpmcounter5_shadow_T, mhpmcounter5_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 219:26 220:25 188:36]
    node _mhpmcounter6_shadow_T = bits(mhpmcounter6, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 223:40]
    node _GEN_5 = mux(reading_hpm6_low, _mhpmcounter6_shadow_T, mhpmcounter6_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 222:26 223:25 189:36]
    node _mhpmcounter7_shadow_T = bits(mhpmcounter7, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 226:40]
    node _GEN_6 = mux(reading_hpm7_low, _mhpmcounter7_shadow_T, mhpmcounter7_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 225:26 226:25 190:36]
    node _mhpmcounter8_shadow_T = bits(mhpmcounter8, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 229:40]
    node _GEN_7 = mux(reading_hpm8_low, _mhpmcounter8_shadow_T, mhpmcounter8_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 228:26 229:25 191:36]
    node _mhpmcounter9_shadow_T = bits(mhpmcounter9, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 232:40]
    node _GEN_8 = mux(reading_hpm9_low, _mhpmcounter9_shadow_T, mhpmcounter9_shadow) @[4-soc/src/main/scala/riscv/core/CSR.scala 231:26 232:25 192:36]
    node inhibit_cy = bits(mcountinhibit, 0, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 236:35]
    node inhibit_ir = bits(mcountinhibit, 2, 2) @[4-soc/src/main/scala/riscv/core/CSR.scala 237:35]
    node inhibit_hpm3 = bits(mcountinhibit, 3, 3) @[4-soc/src/main/scala/riscv/core/CSR.scala 238:35]
    node inhibit_hpm4 = bits(mcountinhibit, 4, 4) @[4-soc/src/main/scala/riscv/core/CSR.scala 239:35]
    node inhibit_hpm5 = bits(mcountinhibit, 5, 5) @[4-soc/src/main/scala/riscv/core/CSR.scala 240:35]
    node inhibit_hpm6 = bits(mcountinhibit, 6, 6) @[4-soc/src/main/scala/riscv/core/CSR.scala 241:35]
    node inhibit_hpm7 = bits(mcountinhibit, 7, 7) @[4-soc/src/main/scala/riscv/core/CSR.scala 242:35]
    node inhibit_hpm8 = bits(mcountinhibit, 8, 8) @[4-soc/src/main/scala/riscv/core/CSR.scala 243:35]
    node inhibit_hpm9 = bits(mcountinhibit, 9, 9) @[4-soc/src/main/scala/riscv/core/CSR.scala 244:35]
    node _T = eq(inhibit_cy, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 248:8]
    node _mcycle_T = add(mcycle, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 249:22]
    node _mcycle_T_1 = tail(_mcycle_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 249:22]
    node _GEN_9 = mux(_T, _mcycle_T_1, mcycle) @[4-soc/src/main/scala/riscv/core/CSR.scala 248:21 249:12 170:29]
    node _T_1 = eq(inhibit_ir, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 251:34]
    node _T_2 = and(io_instruction_retired, _T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 251:31]
    node _minstret_T = add(minstret, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 252:26]
    node _minstret_T_1 = tail(_minstret_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 252:26]
    node _GEN_10 = mux(_T_2, _minstret_T_1, minstret) @[4-soc/src/main/scala/riscv/core/CSR.scala 251:47 252:14 171:29]
    node _T_3 = eq(inhibit_hpm3, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 254:35]
    node _T_4 = and(io_branch_misprediction, _T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 254:32]
    node _mhpmcounter3_T = add(mhpmcounter3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 255:34]
    node _mhpmcounter3_T_1 = tail(_mhpmcounter3_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 255:34]
    node _GEN_11 = mux(_T_4, _mhpmcounter3_T_1, mhpmcounter3) @[4-soc/src/main/scala/riscv/core/CSR.scala 254:50 255:18 172:29]
    node _T_5 = eq(inhibit_hpm4, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 257:27]
    node _T_6 = and(io_hazard_stall, _T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 257:24]
    node _mhpmcounter4_T = add(mhpmcounter4, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 258:34]
    node _mhpmcounter4_T_1 = tail(_mhpmcounter4_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 258:34]
    node _GEN_12 = mux(_T_6, _mhpmcounter4_T_1, mhpmcounter4) @[4-soc/src/main/scala/riscv/core/CSR.scala 257:42 258:18 173:29]
    node _T_7 = eq(inhibit_hpm5, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 260:27]
    node _T_8 = and(io_memory_stall, _T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 260:24]
    node _mhpmcounter5_T = add(mhpmcounter5, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 261:34]
    node _mhpmcounter5_T_1 = tail(_mhpmcounter5_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 261:34]
    node _GEN_13 = mux(_T_8, _mhpmcounter5_T_1, mhpmcounter5) @[4-soc/src/main/scala/riscv/core/CSR.scala 260:42 261:18 174:29]
    node _T_9 = eq(inhibit_hpm6, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 263:28]
    node _T_10 = and(io_control_stall, _T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 263:25]
    node _mhpmcounter6_T = add(mhpmcounter6, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 264:34]
    node _mhpmcounter6_T_1 = tail(_mhpmcounter6_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 264:34]
    node _GEN_14 = mux(_T_10, _mhpmcounter6_T_1, mhpmcounter6) @[4-soc/src/main/scala/riscv/core/CSR.scala 263:43 264:18 175:29]
    node _T_11 = eq(inhibit_hpm7, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 266:29]
    node _T_12 = and(io_btb_miss_taken, _T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 266:26]
    node _mhpmcounter7_T = add(mhpmcounter7, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 267:34]
    node _mhpmcounter7_T_1 = tail(_mhpmcounter7_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 267:34]
    node _GEN_15 = mux(_T_12, _mhpmcounter7_T_1, mhpmcounter7) @[4-soc/src/main/scala/riscv/core/CSR.scala 266:44 267:18 176:29]
    node _T_13 = eq(inhibit_hpm8, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 269:30]
    node _T_14 = and(io_branch_resolved, _T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 269:27]
    node _mhpmcounter8_T = add(mhpmcounter8, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 270:34]
    node _mhpmcounter8_T_1 = tail(_mhpmcounter8_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 270:34]
    node _GEN_16 = mux(_T_14, _mhpmcounter8_T_1, mhpmcounter8) @[4-soc/src/main/scala/riscv/core/CSR.scala 269:45 270:18 177:29]
    node _T_15 = eq(inhibit_hpm9, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 272:28]
    node _T_16 = and(io_btb_predicted, _T_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 272:25]
    node _mhpmcounter9_T = add(mhpmcounter9, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 273:34]
    node _mhpmcounter9_T_1 = tail(_mhpmcounter9_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 273:34]
    node _GEN_17 = mux(_T_16, _mhpmcounter9_T_1, mhpmcounter9) @[4-soc/src/main/scala/riscv/core/CSR.scala 272:43 273:18 178:29]
    node _T_17 = bits(mcycle, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 291:37]
    node _T_18 = bits(minstret, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 293:39]
    node _T_19 = bits(mcycle, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 296:38]
    node _T_20 = bits(minstret, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 298:40]
    node _T_21 = bits(mhpmcounter3, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 301:48]
    node _T_22 = bits(mhpmcounter4, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 303:48]
    node _T_23 = bits(mhpmcounter5, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 305:48]
    node _T_24 = bits(mhpmcounter6, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 307:48]
    node _T_25 = bits(mhpmcounter7, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 309:48]
    node _T_26 = bits(mhpmcounter8, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 311:48]
    node _T_27 = bits(mhpmcounter9, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 313:48]
    node _io_id_reg_read_data_T = eq(UInt<12>("h300"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_1 = mux(_io_id_reg_read_data_T, mstatus, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_2 = eq(UInt<12>("h304"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_3 = mux(_io_id_reg_read_data_T_2, mie, _io_id_reg_read_data_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_4 = eq(UInt<12>("h305"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_5 = mux(_io_id_reg_read_data_T_4, mtvec, _io_id_reg_read_data_T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_6 = eq(UInt<12>("h340"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_7 = mux(_io_id_reg_read_data_T_6, mscratch, _io_id_reg_read_data_T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_8 = eq(UInt<12>("h341"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_9 = mux(_io_id_reg_read_data_T_8, mepc, _io_id_reg_read_data_T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_10 = eq(UInt<12>("h342"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_11 = mux(_io_id_reg_read_data_T_10, mcause, _io_id_reg_read_data_T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_12 = eq(UInt<12>("h320"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_13 = mux(_io_id_reg_read_data_T_12, mcountinhibit, _io_id_reg_read_data_T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_14 = eq(UInt<12>("hc00"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_15 = mux(_io_id_reg_read_data_T_14, _T_17, _io_id_reg_read_data_T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_16 = eq(UInt<12>("hc80"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_17 = mux(_io_id_reg_read_data_T_16, mcycle_shadow, _io_id_reg_read_data_T_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_18 = eq(UInt<12>("hc02"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_19 = mux(_io_id_reg_read_data_T_18, _T_18, _io_id_reg_read_data_T_17) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_20 = eq(UInt<12>("hc82"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_21 = mux(_io_id_reg_read_data_T_20, minstret_shadow, _io_id_reg_read_data_T_19) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_22 = eq(UInt<12>("hb00"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_23 = mux(_io_id_reg_read_data_T_22, _T_19, _io_id_reg_read_data_T_21) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_24 = eq(UInt<12>("hb80"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_25 = mux(_io_id_reg_read_data_T_24, mcycle_shadow, _io_id_reg_read_data_T_23) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_26 = eq(UInt<12>("hb02"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_27 = mux(_io_id_reg_read_data_T_26, _T_20, _io_id_reg_read_data_T_25) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_28 = eq(UInt<12>("hb82"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_29 = mux(_io_id_reg_read_data_T_28, minstret_shadow, _io_id_reg_read_data_T_27) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_30 = eq(UInt<12>("hb03"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_31 = mux(_io_id_reg_read_data_T_30, _T_21, _io_id_reg_read_data_T_29) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_32 = eq(UInt<12>("hb83"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_33 = mux(_io_id_reg_read_data_T_32, mhpmcounter3_shadow, _io_id_reg_read_data_T_31) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_34 = eq(UInt<12>("hb04"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_35 = mux(_io_id_reg_read_data_T_34, _T_22, _io_id_reg_read_data_T_33) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_36 = eq(UInt<12>("hb84"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_37 = mux(_io_id_reg_read_data_T_36, mhpmcounter4_shadow, _io_id_reg_read_data_T_35) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_38 = eq(UInt<12>("hb05"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_39 = mux(_io_id_reg_read_data_T_38, _T_23, _io_id_reg_read_data_T_37) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_40 = eq(UInt<12>("hb85"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_41 = mux(_io_id_reg_read_data_T_40, mhpmcounter5_shadow, _io_id_reg_read_data_T_39) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_42 = eq(UInt<12>("hb06"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_43 = mux(_io_id_reg_read_data_T_42, _T_24, _io_id_reg_read_data_T_41) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_44 = eq(UInt<12>("hb86"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_45 = mux(_io_id_reg_read_data_T_44, mhpmcounter6_shadow, _io_id_reg_read_data_T_43) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_46 = eq(UInt<12>("hb07"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_47 = mux(_io_id_reg_read_data_T_46, _T_25, _io_id_reg_read_data_T_45) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_48 = eq(UInt<12>("hb87"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_49 = mux(_io_id_reg_read_data_T_48, mhpmcounter7_shadow, _io_id_reg_read_data_T_47) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_50 = eq(UInt<12>("hb08"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_51 = mux(_io_id_reg_read_data_T_50, _T_26, _io_id_reg_read_data_T_49) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_52 = eq(UInt<12>("hb88"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_53 = mux(_io_id_reg_read_data_T_52, mhpmcounter8_shadow, _io_id_reg_read_data_T_51) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_54 = eq(UInt<12>("hb09"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_55 = mux(_io_id_reg_read_data_T_54, _T_27, _io_id_reg_read_data_T_53) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_56 = eq(UInt<12>("hb89"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_id_reg_read_data_T_57 = mux(_io_id_reg_read_data_T_56, mhpmcounter9_shadow, _io_id_reg_read_data_T_55) @[4-soc/src/main/scala/riscv/core/CSR.scala 319:67]
    node _io_debug_reg_read_data_T = eq(UInt<12>("h300"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_1 = mux(_io_debug_reg_read_data_T, mstatus, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_2 = eq(UInt<12>("h304"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_3 = mux(_io_debug_reg_read_data_T_2, mie, _io_debug_reg_read_data_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_4 = eq(UInt<12>("h305"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_5 = mux(_io_debug_reg_read_data_T_4, mtvec, _io_debug_reg_read_data_T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_6 = eq(UInt<12>("h340"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_7 = mux(_io_debug_reg_read_data_T_6, mscratch, _io_debug_reg_read_data_T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_8 = eq(UInt<12>("h341"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_9 = mux(_io_debug_reg_read_data_T_8, mepc, _io_debug_reg_read_data_T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_10 = eq(UInt<12>("h342"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_11 = mux(_io_debug_reg_read_data_T_10, mcause, _io_debug_reg_read_data_T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_12 = eq(UInt<12>("h320"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_13 = mux(_io_debug_reg_read_data_T_12, mcountinhibit, _io_debug_reg_read_data_T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_14 = eq(UInt<12>("hc00"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_15 = mux(_io_debug_reg_read_data_T_14, _T_17, _io_debug_reg_read_data_T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_16 = eq(UInt<12>("hc80"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_17 = mux(_io_debug_reg_read_data_T_16, mcycle_shadow, _io_debug_reg_read_data_T_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_18 = eq(UInt<12>("hc02"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_19 = mux(_io_debug_reg_read_data_T_18, _T_18, _io_debug_reg_read_data_T_17) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_20 = eq(UInt<12>("hc82"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_21 = mux(_io_debug_reg_read_data_T_20, minstret_shadow, _io_debug_reg_read_data_T_19) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_22 = eq(UInt<12>("hb00"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_23 = mux(_io_debug_reg_read_data_T_22, _T_19, _io_debug_reg_read_data_T_21) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_24 = eq(UInt<12>("hb80"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_25 = mux(_io_debug_reg_read_data_T_24, mcycle_shadow, _io_debug_reg_read_data_T_23) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_26 = eq(UInt<12>("hb02"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_27 = mux(_io_debug_reg_read_data_T_26, _T_20, _io_debug_reg_read_data_T_25) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_28 = eq(UInt<12>("hb82"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_29 = mux(_io_debug_reg_read_data_T_28, minstret_shadow, _io_debug_reg_read_data_T_27) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_30 = eq(UInt<12>("hb03"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_31 = mux(_io_debug_reg_read_data_T_30, _T_21, _io_debug_reg_read_data_T_29) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_32 = eq(UInt<12>("hb83"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_33 = mux(_io_debug_reg_read_data_T_32, mhpmcounter3_shadow, _io_debug_reg_read_data_T_31) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_34 = eq(UInt<12>("hb04"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_35 = mux(_io_debug_reg_read_data_T_34, _T_22, _io_debug_reg_read_data_T_33) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_36 = eq(UInt<12>("hb84"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_37 = mux(_io_debug_reg_read_data_T_36, mhpmcounter4_shadow, _io_debug_reg_read_data_T_35) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_38 = eq(UInt<12>("hb05"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_39 = mux(_io_debug_reg_read_data_T_38, _T_23, _io_debug_reg_read_data_T_37) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_40 = eq(UInt<12>("hb85"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_41 = mux(_io_debug_reg_read_data_T_40, mhpmcounter5_shadow, _io_debug_reg_read_data_T_39) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_42 = eq(UInt<12>("hb06"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_43 = mux(_io_debug_reg_read_data_T_42, _T_24, _io_debug_reg_read_data_T_41) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_44 = eq(UInt<12>("hb86"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_45 = mux(_io_debug_reg_read_data_T_44, mhpmcounter6_shadow, _io_debug_reg_read_data_T_43) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_46 = eq(UInt<12>("hb07"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_47 = mux(_io_debug_reg_read_data_T_46, _T_25, _io_debug_reg_read_data_T_45) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_48 = eq(UInt<12>("hb87"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_49 = mux(_io_debug_reg_read_data_T_48, mhpmcounter7_shadow, _io_debug_reg_read_data_T_47) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_50 = eq(UInt<12>("hb08"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_51 = mux(_io_debug_reg_read_data_T_50, _T_26, _io_debug_reg_read_data_T_49) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_52 = eq(UInt<12>("hb88"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_53 = mux(_io_debug_reg_read_data_T_52, mhpmcounter8_shadow, _io_debug_reg_read_data_T_51) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_54 = eq(UInt<12>("hb09"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_55 = mux(_io_debug_reg_read_data_T_54, _T_27, _io_debug_reg_read_data_T_53) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_56 = eq(UInt<12>("hb89"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_debug_reg_read_data_T_57 = mux(_io_debug_reg_read_data_T_56, mhpmcounter9_shadow, _io_debug_reg_read_data_T_55) @[4-soc/src/main/scala/riscv/core/CSR.scala 320:70]
    node _io_clint_access_bundle_mstatus_T = eq(io_reg_write_address_ex, UInt<12>("h300")) @[4-soc/src/main/scala/riscv/core/CSR.scala 323:55]
    node _io_clint_access_bundle_mstatus_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mstatus_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 323:28]
    node _io_clint_access_bundle_mstatus_T_2 = mux(_io_clint_access_bundle_mstatus_T_1, io_reg_write_data_ex, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 322:40]
    node _io_clint_access_bundle_mtvec_T = eq(io_reg_write_address_ex, UInt<12>("h305")) @[4-soc/src/main/scala/riscv/core/CSR.scala 328:55]
    node _io_clint_access_bundle_mtvec_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mtvec_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 328:28]
    node _io_clint_access_bundle_mtvec_T_2 = mux(_io_clint_access_bundle_mtvec_T_1, io_reg_write_data_ex, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 327:38]
    node _io_clint_access_bundle_mcause_T = eq(io_reg_write_address_ex, UInt<12>("h342")) @[4-soc/src/main/scala/riscv/core/CSR.scala 333:55]
    node _io_clint_access_bundle_mcause_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mcause_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 333:28]
    node _io_clint_access_bundle_mcause_T_2 = mux(_io_clint_access_bundle_mcause_T_1, io_reg_write_data_ex, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 332:39]
    node _io_clint_access_bundle_mepc_T = eq(io_reg_write_address_ex, UInt<12>("h341")) @[4-soc/src/main/scala/riscv/core/CSR.scala 338:55]
    node _io_clint_access_bundle_mepc_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mepc_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 338:28]
    node _io_clint_access_bundle_mepc_T_2 = mux(_io_clint_access_bundle_mepc_T_1, io_reg_write_data_ex, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 337:37]
    node _io_clint_access_bundle_mie_T = eq(io_reg_write_address_ex, UInt<12>("h304")) @[4-soc/src/main/scala/riscv/core/CSR.scala 343:55]
    node _io_clint_access_bundle_mie_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mie_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 343:28]
    node _io_clint_access_bundle_mie_T_2 = mux(_io_clint_access_bundle_mie_T_1, io_reg_write_data_ex, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 342:36]
    node _T_28 = eq(io_reg_write_address_ex, UInt<12>("h300")) @[4-soc/src/main/scala/riscv/core/CSR.scala 353:34]
    node _T_29 = eq(io_reg_write_address_ex, UInt<12>("h341")) @[4-soc/src/main/scala/riscv/core/CSR.scala 355:40]
    node _T_30 = eq(io_reg_write_address_ex, UInt<12>("h342")) @[4-soc/src/main/scala/riscv/core/CSR.scala 357:40]
    node _GEN_18 = mux(_T_30, io_reg_write_data_ex, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 357:64 358:14 162:25]
    node _GEN_19 = mux(_T_29, io_reg_write_data_ex, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 355:62 356:12 161:25]
    node _GEN_20 = mux(_T_29, mcause, _GEN_18) @[4-soc/src/main/scala/riscv/core/CSR.scala 162:25 355:62]
    node _GEN_21 = mux(_T_28, io_reg_write_data_ex, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 353:59 354:15 157:25]
    node _GEN_22 = mux(_T_28, mepc, _GEN_19) @[4-soc/src/main/scala/riscv/core/CSR.scala 161:25 353:59]
    node _GEN_23 = mux(_T_28, mcause, _GEN_20) @[4-soc/src/main/scala/riscv/core/CSR.scala 162:25 353:59]
    node _GEN_24 = mux(io_reg_write_enable_ex, _GEN_21, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 157:25 352:38]
    node _GEN_25 = mux(io_reg_write_enable_ex, _GEN_22, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 161:25 352:38]
    node _GEN_26 = mux(io_reg_write_enable_ex, _GEN_23, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 162:25 352:38]
    node _GEN_27 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mstatus_write_data, _GEN_24) @[4-soc/src/main/scala/riscv/core/CSR.scala 348:52 349:13]
    node _GEN_28 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mepc_write_data, _GEN_25) @[4-soc/src/main/scala/riscv/core/CSR.scala 348:52 350:13]
    node _GEN_29 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mcause_write_data, _GEN_26) @[4-soc/src/main/scala/riscv/core/CSR.scala 348:52 351:13]
    node _T_31 = eq(io_reg_write_address_ex, UInt<12>("h304")) @[4-soc/src/main/scala/riscv/core/CSR.scala 363:34]
    node _T_32 = eq(io_reg_write_address_ex, UInt<12>("h305")) @[4-soc/src/main/scala/riscv/core/CSR.scala 365:40]
    node _T_33 = eq(io_reg_write_address_ex, UInt<12>("h340")) @[4-soc/src/main/scala/riscv/core/CSR.scala 367:40]
    node _T_34 = eq(io_reg_write_address_ex, UInt<12>("h320")) @[4-soc/src/main/scala/riscv/core/CSR.scala 369:40]
    node _mcountinhibit_T = and(io_reg_write_data_ex, UInt<10>("h3fd")) @[4-soc/src/main/scala/riscv/core/CSR.scala 372:45]
    node _GEN_30 = mux(_T_34, _mcountinhibit_T, mcountinhibit) @[4-soc/src/main/scala/riscv/core/CSR.scala 369:71 372:21 167:30]
    node _GEN_31 = mux(_T_33, io_reg_write_data_ex, mscratch) @[4-soc/src/main/scala/riscv/core/CSR.scala 367:66 368:16 160:25]
    node _GEN_32 = mux(_T_33, mcountinhibit, _GEN_30) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:30 367:66]
    node _GEN_33 = mux(_T_32, io_reg_write_data_ex, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 365:63 366:13 159:25]
    node _GEN_34 = mux(_T_32, mscratch, _GEN_31) @[4-soc/src/main/scala/riscv/core/CSR.scala 160:25 365:63]
    node _GEN_35 = mux(_T_32, mcountinhibit, _GEN_32) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:30 365:63]
    node _GEN_36 = mux(_T_31, io_reg_write_data_ex, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 363:55 364:11 158:25]
    node _GEN_37 = mux(_T_31, mtvec, _GEN_33) @[4-soc/src/main/scala/riscv/core/CSR.scala 159:25 363:55]
    node _GEN_38 = mux(_T_31, mscratch, _GEN_34) @[4-soc/src/main/scala/riscv/core/CSR.scala 160:25 363:55]
    node _GEN_39 = mux(_T_31, mcountinhibit, _GEN_35) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:30 363:55]
    node _GEN_40 = mux(io_reg_write_enable_ex, _GEN_36, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 158:25 362:32]
    node _GEN_41 = mux(io_reg_write_enable_ex, _GEN_37, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 159:25 362:32]
    node _GEN_42 = mux(io_reg_write_enable_ex, _GEN_38, mscratch) @[4-soc/src/main/scala/riscv/core/CSR.scala 160:25 362:32]
    node _GEN_43 = mux(io_reg_write_enable_ex, _GEN_39, mcountinhibit) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:30 362:32]
    node _T_35 = eq(io_reg_write_address_ex, UInt<12>("hb00")) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:34]
    node _mcycle_T_2 = bits(mcycle, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 381:27]
    node _mcycle_T_3 = cat(_mcycle_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 381:20]
    node _T_36 = eq(io_reg_write_address_ex, UInt<12>("hb80")) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:40]
    node _mcycle_T_4 = bits(mcycle, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 383:49]
    node _mcycle_T_5 = cat(io_reg_write_data_ex, _mcycle_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 383:20]
    node _T_37 = eq(io_reg_write_address_ex, UInt<12>("hb02")) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:40]
    node _minstret_T_2 = bits(minstret, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 385:31]
    node _minstret_T_3 = cat(_minstret_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 385:22]
    node _T_38 = eq(io_reg_write_address_ex, UInt<12>("hb82")) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:40]
    node _minstret_T_4 = bits(minstret, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 387:53]
    node _minstret_T_5 = cat(io_reg_write_data_ex, _minstret_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 387:22]
    node _T_39 = eq(io_reg_write_address_ex, UInt<12>("hb03")) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:40]
    node _mhpmcounter3_T_2 = bits(mhpmcounter3, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 389:39]
    node _mhpmcounter3_T_3 = cat(_mhpmcounter3_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 389:26]
    node _T_40 = eq(io_reg_write_address_ex, UInt<12>("hb83")) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:40]
    node _mhpmcounter3_T_4 = bits(mhpmcounter3, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 391:61]
    node _mhpmcounter3_T_5 = cat(io_reg_write_data_ex, _mhpmcounter3_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 391:26]
    node _T_41 = eq(io_reg_write_address_ex, UInt<12>("hb04")) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:40]
    node _mhpmcounter4_T_2 = bits(mhpmcounter4, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 393:39]
    node _mhpmcounter4_T_3 = cat(_mhpmcounter4_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 393:26]
    node _T_42 = eq(io_reg_write_address_ex, UInt<12>("hb84")) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:40]
    node _mhpmcounter4_T_4 = bits(mhpmcounter4, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 395:61]
    node _mhpmcounter4_T_5 = cat(io_reg_write_data_ex, _mhpmcounter4_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 395:26]
    node _T_43 = eq(io_reg_write_address_ex, UInt<12>("hb05")) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:40]
    node _mhpmcounter5_T_2 = bits(mhpmcounter5, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 397:39]
    node _mhpmcounter5_T_3 = cat(_mhpmcounter5_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 397:26]
    node _T_44 = eq(io_reg_write_address_ex, UInt<12>("hb85")) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:40]
    node _mhpmcounter5_T_4 = bits(mhpmcounter5, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 399:61]
    node _mhpmcounter5_T_5 = cat(io_reg_write_data_ex, _mhpmcounter5_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 399:26]
    node _T_45 = eq(io_reg_write_address_ex, UInt<12>("hb06")) @[4-soc/src/main/scala/riscv/core/CSR.scala 400:40]
    node _mhpmcounter6_T_2 = bits(mhpmcounter6, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 401:39]
    node _mhpmcounter6_T_3 = cat(_mhpmcounter6_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 401:26]
    node _T_46 = eq(io_reg_write_address_ex, UInt<12>("hb86")) @[4-soc/src/main/scala/riscv/core/CSR.scala 402:40]
    node _mhpmcounter6_T_4 = bits(mhpmcounter6, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 403:61]
    node _mhpmcounter6_T_5 = cat(io_reg_write_data_ex, _mhpmcounter6_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 403:26]
    node _T_47 = eq(io_reg_write_address_ex, UInt<12>("hb07")) @[4-soc/src/main/scala/riscv/core/CSR.scala 404:40]
    node _mhpmcounter7_T_2 = bits(mhpmcounter7, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 405:39]
    node _mhpmcounter7_T_3 = cat(_mhpmcounter7_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 405:26]
    node _T_48 = eq(io_reg_write_address_ex, UInt<12>("hb87")) @[4-soc/src/main/scala/riscv/core/CSR.scala 406:40]
    node _mhpmcounter7_T_4 = bits(mhpmcounter7, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 407:61]
    node _mhpmcounter7_T_5 = cat(io_reg_write_data_ex, _mhpmcounter7_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 407:26]
    node _T_49 = eq(io_reg_write_address_ex, UInt<12>("hb08")) @[4-soc/src/main/scala/riscv/core/CSR.scala 408:40]
    node _mhpmcounter8_T_2 = bits(mhpmcounter8, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 409:39]
    node _mhpmcounter8_T_3 = cat(_mhpmcounter8_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 409:26]
    node _T_50 = eq(io_reg_write_address_ex, UInt<12>("hb88")) @[4-soc/src/main/scala/riscv/core/CSR.scala 410:40]
    node _mhpmcounter8_T_4 = bits(mhpmcounter8, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 411:61]
    node _mhpmcounter8_T_5 = cat(io_reg_write_data_ex, _mhpmcounter8_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 411:26]
    node _T_51 = eq(io_reg_write_address_ex, UInt<12>("hb09")) @[4-soc/src/main/scala/riscv/core/CSR.scala 412:40]
    node _mhpmcounter9_T_2 = bits(mhpmcounter9, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 413:39]
    node _mhpmcounter9_T_3 = cat(_mhpmcounter9_T_2, io_reg_write_data_ex) @[4-soc/src/main/scala/riscv/core/CSR.scala 413:26]
    node _T_52 = eq(io_reg_write_address_ex, UInt<12>("hb89")) @[4-soc/src/main/scala/riscv/core/CSR.scala 414:40]
    node _mhpmcounter9_T_4 = bits(mhpmcounter9, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 415:61]
    node _mhpmcounter9_T_5 = cat(io_reg_write_data_ex, _mhpmcounter9_T_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 415:26]
    node _GEN_44 = mux(_T_52, _mhpmcounter9_T_5, _GEN_17) @[4-soc/src/main/scala/riscv/core/CSR.scala 414:71 415:20]
    node _GEN_45 = mux(_T_51, _mhpmcounter9_T_3, _GEN_44) @[4-soc/src/main/scala/riscv/core/CSR.scala 412:71 413:20]
    node _GEN_46 = mux(_T_50, _mhpmcounter8_T_5, _GEN_16) @[4-soc/src/main/scala/riscv/core/CSR.scala 410:71 411:20]
    node _GEN_47 = mux(_T_50, _GEN_17, _GEN_45) @[4-soc/src/main/scala/riscv/core/CSR.scala 410:71]
    node _GEN_48 = mux(_T_49, _mhpmcounter8_T_3, _GEN_46) @[4-soc/src/main/scala/riscv/core/CSR.scala 408:71 409:20]
    node _GEN_49 = mux(_T_49, _GEN_17, _GEN_47) @[4-soc/src/main/scala/riscv/core/CSR.scala 408:71]
    node _GEN_50 = mux(_T_48, _mhpmcounter7_T_5, _GEN_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 406:71 407:20]
    node _GEN_51 = mux(_T_48, _GEN_16, _GEN_48) @[4-soc/src/main/scala/riscv/core/CSR.scala 406:71]
    node _GEN_52 = mux(_T_48, _GEN_17, _GEN_49) @[4-soc/src/main/scala/riscv/core/CSR.scala 406:71]
    node _GEN_53 = mux(_T_47, _mhpmcounter7_T_3, _GEN_50) @[4-soc/src/main/scala/riscv/core/CSR.scala 404:71 405:20]
    node _GEN_54 = mux(_T_47, _GEN_16, _GEN_51) @[4-soc/src/main/scala/riscv/core/CSR.scala 404:71]
    node _GEN_55 = mux(_T_47, _GEN_17, _GEN_52) @[4-soc/src/main/scala/riscv/core/CSR.scala 404:71]
    node _GEN_56 = mux(_T_46, _mhpmcounter6_T_5, _GEN_14) @[4-soc/src/main/scala/riscv/core/CSR.scala 402:71 403:20]
    node _GEN_57 = mux(_T_46, _GEN_15, _GEN_53) @[4-soc/src/main/scala/riscv/core/CSR.scala 402:71]
    node _GEN_58 = mux(_T_46, _GEN_16, _GEN_54) @[4-soc/src/main/scala/riscv/core/CSR.scala 402:71]
    node _GEN_59 = mux(_T_46, _GEN_17, _GEN_55) @[4-soc/src/main/scala/riscv/core/CSR.scala 402:71]
    node _GEN_60 = mux(_T_45, _mhpmcounter6_T_3, _GEN_56) @[4-soc/src/main/scala/riscv/core/CSR.scala 400:71 401:20]
    node _GEN_61 = mux(_T_45, _GEN_15, _GEN_57) @[4-soc/src/main/scala/riscv/core/CSR.scala 400:71]
    node _GEN_62 = mux(_T_45, _GEN_16, _GEN_58) @[4-soc/src/main/scala/riscv/core/CSR.scala 400:71]
    node _GEN_63 = mux(_T_45, _GEN_17, _GEN_59) @[4-soc/src/main/scala/riscv/core/CSR.scala 400:71]
    node _GEN_64 = mux(_T_44, _mhpmcounter5_T_5, _GEN_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:71 399:20]
    node _GEN_65 = mux(_T_44, _GEN_14, _GEN_60) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:71]
    node _GEN_66 = mux(_T_44, _GEN_15, _GEN_61) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:71]
    node _GEN_67 = mux(_T_44, _GEN_16, _GEN_62) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:71]
    node _GEN_68 = mux(_T_44, _GEN_17, _GEN_63) @[4-soc/src/main/scala/riscv/core/CSR.scala 398:71]
    node _GEN_69 = mux(_T_43, _mhpmcounter5_T_3, _GEN_64) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:71 397:20]
    node _GEN_70 = mux(_T_43, _GEN_14, _GEN_65) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:71]
    node _GEN_71 = mux(_T_43, _GEN_15, _GEN_66) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:71]
    node _GEN_72 = mux(_T_43, _GEN_16, _GEN_67) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:71]
    node _GEN_73 = mux(_T_43, _GEN_17, _GEN_68) @[4-soc/src/main/scala/riscv/core/CSR.scala 396:71]
    node _GEN_74 = mux(_T_42, _mhpmcounter4_T_5, _GEN_12) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71 395:20]
    node _GEN_75 = mux(_T_42, _GEN_13, _GEN_69) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71]
    node _GEN_76 = mux(_T_42, _GEN_14, _GEN_70) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71]
    node _GEN_77 = mux(_T_42, _GEN_15, _GEN_71) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71]
    node _GEN_78 = mux(_T_42, _GEN_16, _GEN_72) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71]
    node _GEN_79 = mux(_T_42, _GEN_17, _GEN_73) @[4-soc/src/main/scala/riscv/core/CSR.scala 394:71]
    node _GEN_80 = mux(_T_41, _mhpmcounter4_T_3, _GEN_74) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71 393:20]
    node _GEN_81 = mux(_T_41, _GEN_13, _GEN_75) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71]
    node _GEN_82 = mux(_T_41, _GEN_14, _GEN_76) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71]
    node _GEN_83 = mux(_T_41, _GEN_15, _GEN_77) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71]
    node _GEN_84 = mux(_T_41, _GEN_16, _GEN_78) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71]
    node _GEN_85 = mux(_T_41, _GEN_17, _GEN_79) @[4-soc/src/main/scala/riscv/core/CSR.scala 392:71]
    node _GEN_86 = mux(_T_40, _mhpmcounter3_T_5, _GEN_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71 391:20]
    node _GEN_87 = mux(_T_40, _GEN_12, _GEN_80) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
    node _GEN_88 = mux(_T_40, _GEN_13, _GEN_81) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
    node _GEN_89 = mux(_T_40, _GEN_14, _GEN_82) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
    node _GEN_90 = mux(_T_40, _GEN_15, _GEN_83) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
    node _GEN_91 = mux(_T_40, _GEN_16, _GEN_84) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
    node _GEN_92 = mux(_T_40, _GEN_17, _GEN_85) @[4-soc/src/main/scala/riscv/core/CSR.scala 390:71]
    node _GEN_93 = mux(_T_39, _mhpmcounter3_T_3, _GEN_86) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71 389:20]
    node _GEN_94 = mux(_T_39, _GEN_12, _GEN_87) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
    node _GEN_95 = mux(_T_39, _GEN_13, _GEN_88) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
    node _GEN_96 = mux(_T_39, _GEN_14, _GEN_89) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
    node _GEN_97 = mux(_T_39, _GEN_15, _GEN_90) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
    node _GEN_98 = mux(_T_39, _GEN_16, _GEN_91) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
    node _GEN_99 = mux(_T_39, _GEN_17, _GEN_92) @[4-soc/src/main/scala/riscv/core/CSR.scala 388:71]
    node _GEN_100 = mux(_T_38, _minstret_T_5, _GEN_10) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67 387:16]
    node _GEN_101 = mux(_T_38, _GEN_11, _GEN_93) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_102 = mux(_T_38, _GEN_12, _GEN_94) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_103 = mux(_T_38, _GEN_13, _GEN_95) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_104 = mux(_T_38, _GEN_14, _GEN_96) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_105 = mux(_T_38, _GEN_15, _GEN_97) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_106 = mux(_T_38, _GEN_16, _GEN_98) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_107 = mux(_T_38, _GEN_17, _GEN_99) @[4-soc/src/main/scala/riscv/core/CSR.scala 386:67]
    node _GEN_108 = mux(_T_37, _minstret_T_3, _GEN_100) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67 385:16]
    node _GEN_109 = mux(_T_37, _GEN_11, _GEN_101) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_110 = mux(_T_37, _GEN_12, _GEN_102) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_111 = mux(_T_37, _GEN_13, _GEN_103) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_112 = mux(_T_37, _GEN_14, _GEN_104) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_113 = mux(_T_37, _GEN_15, _GEN_105) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_114 = mux(_T_37, _GEN_16, _GEN_106) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_115 = mux(_T_37, _GEN_17, _GEN_107) @[4-soc/src/main/scala/riscv/core/CSR.scala 384:67]
    node _GEN_116 = mux(_T_36, _mcycle_T_5, _GEN_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65 383:14]
    node _GEN_117 = mux(_T_36, _GEN_10, _GEN_108) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_118 = mux(_T_36, _GEN_11, _GEN_109) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_119 = mux(_T_36, _GEN_12, _GEN_110) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_120 = mux(_T_36, _GEN_13, _GEN_111) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_121 = mux(_T_36, _GEN_14, _GEN_112) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_122 = mux(_T_36, _GEN_15, _GEN_113) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_123 = mux(_T_36, _GEN_16, _GEN_114) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_124 = mux(_T_36, _GEN_17, _GEN_115) @[4-soc/src/main/scala/riscv/core/CSR.scala 382:65]
    node _GEN_125 = mux(_T_35, _mcycle_T_3, _GEN_116) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59 381:14]
    node _GEN_126 = mux(_T_35, _GEN_10, _GEN_117) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_127 = mux(_T_35, _GEN_11, _GEN_118) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_128 = mux(_T_35, _GEN_12, _GEN_119) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_129 = mux(_T_35, _GEN_13, _GEN_120) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_130 = mux(_T_35, _GEN_14, _GEN_121) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_131 = mux(_T_35, _GEN_15, _GEN_122) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_132 = mux(_T_35, _GEN_16, _GEN_123) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_133 = mux(_T_35, _GEN_17, _GEN_124) @[4-soc/src/main/scala/riscv/core/CSR.scala 380:59]
    node _GEN_134 = mux(io_reg_write_enable_ex, _GEN_125, _GEN_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_135 = mux(io_reg_write_enable_ex, _GEN_126, _GEN_10) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_136 = mux(io_reg_write_enable_ex, _GEN_127, _GEN_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_137 = mux(io_reg_write_enable_ex, _GEN_128, _GEN_12) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_138 = mux(io_reg_write_enable_ex, _GEN_129, _GEN_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_139 = mux(io_reg_write_enable_ex, _GEN_130, _GEN_14) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_140 = mux(io_reg_write_enable_ex, _GEN_131, _GEN_15) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_141 = mux(io_reg_write_enable_ex, _GEN_132, _GEN_16) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    node _GEN_142 = mux(io_reg_write_enable_ex, _GEN_133, _GEN_17) @[4-soc/src/main/scala/riscv/core/CSR.scala 379:32]
    io_id_reg_read_data <= _io_id_reg_read_data_T_57 @[4-soc/src/main/scala/riscv/core/CSR.scala 319:26]
    io_debug_reg_read_data <= _io_debug_reg_read_data_T_57 @[4-soc/src/main/scala/riscv/core/CSR.scala 320:26]
    io_clint_access_bundle_mstatus <= _io_clint_access_bundle_mstatus_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 322:34]
    io_clint_access_bundle_mepc <= _io_clint_access_bundle_mepc_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 337:31]
    io_clint_access_bundle_mcause <= _io_clint_access_bundle_mcause_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 332:33]
    io_clint_access_bundle_mtvec <= _io_clint_access_bundle_mtvec_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 327:32]
    io_clint_access_bundle_mie <= _io_clint_access_bundle_mie_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 342:30]
    mstatus <= mux(reset, UInt<1>("h0"), _GEN_27) @[4-soc/src/main/scala/riscv/core/CSR.scala 157:{25,25}]
    mie <= mux(reset, UInt<1>("h0"), _GEN_40) @[4-soc/src/main/scala/riscv/core/CSR.scala 158:{25,25}]
    mtvec <= mux(reset, UInt<1>("h0"), _GEN_41) @[4-soc/src/main/scala/riscv/core/CSR.scala 159:{25,25}]
    mscratch <= mux(reset, UInt<1>("h0"), _GEN_42) @[4-soc/src/main/scala/riscv/core/CSR.scala 160:{25,25}]
    mepc <= mux(reset, UInt<1>("h0"), _GEN_28) @[4-soc/src/main/scala/riscv/core/CSR.scala 161:{25,25}]
    mcause <= mux(reset, UInt<1>("h0"), _GEN_29) @[4-soc/src/main/scala/riscv/core/CSR.scala 162:{25,25}]
    mcountinhibit <= mux(reset, UInt<32>("h0"), _GEN_43) @[4-soc/src/main/scala/riscv/core/CSR.scala 167:{30,30}]
    mcycle <= mux(reset, UInt<64>("h0"), _GEN_134) @[4-soc/src/main/scala/riscv/core/CSR.scala 170:{29,29}]
    minstret <= mux(reset, UInt<64>("h0"), _GEN_135) @[4-soc/src/main/scala/riscv/core/CSR.scala 171:{29,29}]
    mhpmcounter3 <= mux(reset, UInt<64>("h0"), _GEN_136) @[4-soc/src/main/scala/riscv/core/CSR.scala 172:{29,29}]
    mhpmcounter4 <= mux(reset, UInt<64>("h0"), _GEN_137) @[4-soc/src/main/scala/riscv/core/CSR.scala 173:{29,29}]
    mhpmcounter5 <= mux(reset, UInt<64>("h0"), _GEN_138) @[4-soc/src/main/scala/riscv/core/CSR.scala 174:{29,29}]
    mhpmcounter6 <= mux(reset, UInt<64>("h0"), _GEN_139) @[4-soc/src/main/scala/riscv/core/CSR.scala 175:{29,29}]
    mhpmcounter7 <= mux(reset, UInt<64>("h0"), _GEN_140) @[4-soc/src/main/scala/riscv/core/CSR.scala 176:{29,29}]
    mhpmcounter8 <= mux(reset, UInt<64>("h0"), _GEN_141) @[4-soc/src/main/scala/riscv/core/CSR.scala 177:{29,29}]
    mhpmcounter9 <= mux(reset, UInt<64>("h0"), _GEN_142) @[4-soc/src/main/scala/riscv/core/CSR.scala 178:{29,29}]
    mcycle_shadow <= mux(reset, UInt<32>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/CSR.scala 184:{36,36}]
    minstret_shadow <= mux(reset, UInt<32>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 185:{36,36}]
    mhpmcounter3_shadow <= mux(reset, UInt<32>("h0"), _GEN_2) @[4-soc/src/main/scala/riscv/core/CSR.scala 186:{36,36}]
    mhpmcounter4_shadow <= mux(reset, UInt<32>("h0"), _GEN_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 187:{36,36}]
    mhpmcounter5_shadow <= mux(reset, UInt<32>("h0"), _GEN_4) @[4-soc/src/main/scala/riscv/core/CSR.scala 188:{36,36}]
    mhpmcounter6_shadow <= mux(reset, UInt<32>("h0"), _GEN_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 189:{36,36}]
    mhpmcounter7_shadow <= mux(reset, UInt<32>("h0"), _GEN_6) @[4-soc/src/main/scala/riscv/core/CSR.scala 190:{36,36}]
    mhpmcounter8_shadow <= mux(reset, UInt<32>("h0"), _GEN_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 191:{36,36}]
    mhpmcounter9_shadow <= mux(reset, UInt<32>("h0"), _GEN_8) @[4-soc/src/main/scala/riscv/core/CSR.scala 192:{36,36}]
