--
-- Generated by VASY
--
ENTITY sum1best IS
PORT(
  a	: IN BIT;
  b	: IN BIT;
  ci	: IN BIT;
  so	: OUT BIT;
  co	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END sum1best;

ARCHITECTURE VBE OF sum1best IS

  SIGNAL rtl_internal_so	: BIT;
  SIGNAL x1	: BIT;
  SIGNAL x3	: BIT;
  SIGNAL x4	: BIT;
  SIGNAL xe	: BIT;

BEGIN

  so <= rtl_internal_so;
  xe <= rtl_internal_so;
  co <= (x3 OR x4);
  x4 <= (a AND b);
  x3 <= (x1 AND ci);
  rtl_internal_so <= (x1 XOR ci);
  x1 <= (a XOR b);
END VBE;
