{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658781448358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658781448358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 22:37:28 2022 " "Processing started: Mon Jul 25 22:37:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658781448358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658781448358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658781448358 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1658781448403 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1658781448403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658781448525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658781448525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_synt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_synt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_synt-LogicFunction " "Found design unit 1: VGA_synt-LogicFunction" {  } { { "VGA_synt.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/VGA_synt.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449890 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_synt " "Found entity 1: VGA_synt" {  } { { "VGA_synt.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/VGA_synt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658781449890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GraphicRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GraphicRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GraphicRAM-LogicFunction " "Found design unit 1: GraphicRAM-LogicFunction" {  } { { "GraphicRAM.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/GraphicRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449890 ""} { "Info" "ISGN_ENTITY_NAME" "1 GraphicRAM " "Found entity 1: GraphicRAM" {  } { { "GraphicRAM.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/GraphicRAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658781449890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prescaler-LogicFunction " "Found design unit 1: Prescaler-LogicFunction" {  } { { "Prescaler.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Prescaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prescaler " "Found entity 1: Prescaler" {  } { { "Prescaler.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Prescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658781449891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_Entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Top_Entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Entity-LogicFunction " "Found design unit 1: Top_Entity-LogicFunction" {  } { { "Top_Entity.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Entity " "Found entity 1: Top_Entity" {  } { { "Top_Entity.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658781449891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658781449891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Entity " "Elaborating entity \"Top_Entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658781449923 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR Top_Entity.vhd(17) " "VHDL Signal Declaration warning at Top_Entity.vhd(17): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658781450064 "|Top_Entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 Top_Entity.vhd(18) " "VHDL Signal Declaration warning at Top_Entity.vhd(18): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658781450064 "|Top_Entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Top_Entity.vhd(19) " "VHDL Signal Declaration warning at Top_Entity.vhd(19): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658781450064 "|Top_Entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 Top_Entity.vhd(20) " "VHDL Signal Declaration warning at Top_Entity.vhd(20): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top_Entity.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658781450064 "|Top_Entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Prescaler Prescaler:G1 " "Elaborating entity \"Prescaler\" for hierarchy \"Prescaler:G1\"" {  } { { "Top_Entity.vhd" "G1" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658781450597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_synt VGA_synt:G2 " "Elaborating entity \"VGA_synt\" for hierarchy \"VGA_synt:G2\"" {  } { { "Top_Entity.vhd" "G2" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658781450599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphicRAM GraphicRAM:G3 " "Elaborating entity \"GraphicRAM\" for hierarchy \"GraphicRAM:G3\"" {  } { { "Top_Entity.vhd" "G3" { Text "/home/vic/projects/VGAController/VHDL/Top_Entity.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658781450603 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram GraphicRAM.vhd(21) " "VHDL Signal Declaration warning at GraphicRAM.vhd(21): used implicit default value for signal \"ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GraphicRAM.vhd" "" { Text "/home/vic/projects/VGAController/VHDL/GraphicRAM.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658781450740 "|Top_Entity|GraphicRAM:G3"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "524288 307200 /home/vic/projects/VGAController/VHDL/mem.mif " "Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File \"/home/vic/projects/VGAController/VHDL/mem.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1658781451908 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "GraphicRAM:G3\|ram " "RAM logic \"GraphicRAM:G3\|ram\" is uninferred because MIF is not supported for the selected family" {  } { { "GraphicRAM.vhd" "ram" { Text "/home/vic/projects/VGAController/VHDL/GraphicRAM.vhd" 21 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1658781452833 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1658781452833 ""}
