
bop_it_display.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000088  00800100  000012ee  00001382  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000012ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000032  00800188  00800188  0000140a  2**0
                  ALLOC
  3 .stab         00001e60  00000000  00000000  0000140c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000097f  00000000  00000000  0000326c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000040  00000000  00000000  00003beb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000433  00000000  00000000  00003c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000c56  00000000  00000000  0000405e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000276  00000000  00000000  00004cb4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000ab0  00000000  00000000  00004f2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000200  00000000  00000000  000059dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000511  00000000  00000000  00005bdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubtypes 0000007a  00000000  00000000  000060ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 30 03 	jmp	0x660	; 0x660 <__vector_13>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ee ee       	ldi	r30, 0xEE	; 238
      a0:	f2 e1       	ldi	r31, 0x12	; 18
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 38       	cpi	r26, 0x88	; 136
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	11 e0       	ldi	r17, 0x01	; 1
      b4:	a8 e8       	ldi	r26, 0x88	; 136
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	aa 3b       	cpi	r26, 0xBA	; 186
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 29 05 	call	0xa52	; 0xa52 <main>
      c6:	0c 94 75 09 	jmp	0x12ea	; 0x12ea <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <initUSART>:
//Functionality - Initializes TX and RX on PORT D
//Parameter: usartNum specifies which USART is being initialized
//			 If usartNum != 1, default to USART0
//Returns: None
void initUSART(unsigned char usartNum)
{
      ce:	df 93       	push	r29
      d0:	cf 93       	push	r28
      d2:	0f 92       	push	r0
      d4:	cd b7       	in	r28, 0x3d	; 61
      d6:	de b7       	in	r29, 0x3e	; 62
      d8:	89 83       	std	Y+1, r24	; 0x01
	if (usartNum != 1) {
      da:	89 81       	ldd	r24, Y+1	; 0x01
      dc:	81 30       	cpi	r24, 0x01	; 1
      de:	e1 f0       	breq	.+56     	; 0x118 <initUSART+0x4a>
		// Turn on the reception circuitry of USART0
		// Turn on receiver and transmitter
		// Use 8-bit character sizes 
		UCSR0B |= (1 << RXEN0)  | (1 << TXEN0);
      e0:	81 ec       	ldi	r24, 0xC1	; 193
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	21 ec       	ldi	r18, 0xC1	; 193
      e6:	30 e0       	ldi	r19, 0x00	; 0
      e8:	f9 01       	movw	r30, r18
      ea:	20 81       	ld	r18, Z
      ec:	28 61       	ori	r18, 0x18	; 24
      ee:	fc 01       	movw	r30, r24
      f0:	20 83       	st	Z, r18
		UCSR0C |= (1 << UCSZ00) | (1 << UCSZ01);
      f2:	82 ec       	ldi	r24, 0xC2	; 194
      f4:	90 e0       	ldi	r25, 0x00	; 0
      f6:	22 ec       	ldi	r18, 0xC2	; 194
      f8:	30 e0       	ldi	r19, 0x00	; 0
      fa:	f9 01       	movw	r30, r18
      fc:	20 81       	ld	r18, Z
      fe:	26 60       	ori	r18, 0x06	; 6
     100:	fc 01       	movw	r30, r24
     102:	20 83       	st	Z, r18
		// Load lower 8-bits of the baud rate value into the low byte of the UBRR0 register
		UBRR0L = BAUD_PRESCALE;
     104:	84 ec       	ldi	r24, 0xC4	; 196
     106:	90 e0       	ldi	r25, 0x00	; 0
     108:	23 e3       	ldi	r18, 0x33	; 51
     10a:	fc 01       	movw	r30, r24
     10c:	20 83       	st	Z, r18
		// Load upper 8-bits of the baud rate value into the high byte of the UBRR0 register
		UBRR0H = (BAUD_PRESCALE >> 8);
     10e:	85 ec       	ldi	r24, 0xC5	; 197
     110:	90 e0       	ldi	r25, 0x00	; 0
     112:	fc 01       	movw	r30, r24
     114:	10 82       	st	Z, r1
     116:	1b c0       	rjmp	.+54     	; 0x14e <initUSART+0x80>
	}
	else {
		// Turn on the reception circuitry for USART1
		// Turn on receiver and transmitter
		// Use 8-bit character sizes
		UCSR1B |= (1 << RXEN1)  | (1 << TXEN1);
     118:	89 ec       	ldi	r24, 0xC9	; 201
     11a:	90 e0       	ldi	r25, 0x00	; 0
     11c:	29 ec       	ldi	r18, 0xC9	; 201
     11e:	30 e0       	ldi	r19, 0x00	; 0
     120:	f9 01       	movw	r30, r18
     122:	20 81       	ld	r18, Z
     124:	28 61       	ori	r18, 0x18	; 24
     126:	fc 01       	movw	r30, r24
     128:	20 83       	st	Z, r18
		UCSR1C |= (1 << UCSZ10) | (1 << UCSZ11);
     12a:	8a ec       	ldi	r24, 0xCA	; 202
     12c:	90 e0       	ldi	r25, 0x00	; 0
     12e:	2a ec       	ldi	r18, 0xCA	; 202
     130:	30 e0       	ldi	r19, 0x00	; 0
     132:	f9 01       	movw	r30, r18
     134:	20 81       	ld	r18, Z
     136:	26 60       	ori	r18, 0x06	; 6
     138:	fc 01       	movw	r30, r24
     13a:	20 83       	st	Z, r18
		// Load lower 8-bits of the baud rate value into the low byte of the UBRR1 register
		UBRR1L = BAUD_PRESCALE;
     13c:	8c ec       	ldi	r24, 0xCC	; 204
     13e:	90 e0       	ldi	r25, 0x00	; 0
     140:	23 e3       	ldi	r18, 0x33	; 51
     142:	fc 01       	movw	r30, r24
     144:	20 83       	st	Z, r18
		// Load upper 8-bits of the baud rate value into the high byte of the UBRR1 register
		UBRR1H = (BAUD_PRESCALE >> 8);
     146:	8d ec       	ldi	r24, 0xCD	; 205
     148:	90 e0       	ldi	r25, 0x00	; 0
     14a:	fc 01       	movw	r30, r24
     14c:	10 82       	st	Z, r1
	}
}
     14e:	0f 90       	pop	r0
     150:	cf 91       	pop	r28
     152:	df 91       	pop	r29
     154:	08 95       	ret

00000156 <USART_IsSendReady>:
////////////////////////////////////////////////////////////////////////////////
//Functionality - checks if USART is ready to send
//Parameter: usartNum specifies which USART is checked
//Returns: 1 if true else 0
unsigned char USART_IsSendReady(unsigned char usartNum)
{
     156:	df 93       	push	r29
     158:	cf 93       	push	r28
     15a:	0f 92       	push	r0
     15c:	cd b7       	in	r28, 0x3d	; 61
     15e:	de b7       	in	r29, 0x3e	; 62
     160:	89 83       	std	Y+1, r24	; 0x01
	return (usartNum != 1) ? (UCSR0A & (1 << UDRE0)) : (UCSR1A & (1 << UDRE1));
     162:	89 81       	ldd	r24, Y+1	; 0x01
     164:	81 30       	cpi	r24, 0x01	; 1
     166:	31 f0       	breq	.+12     	; 0x174 <USART_IsSendReady+0x1e>
     168:	80 ec       	ldi	r24, 0xC0	; 192
     16a:	90 e0       	ldi	r25, 0x00	; 0
     16c:	fc 01       	movw	r30, r24
     16e:	80 81       	ld	r24, Z
     170:	80 72       	andi	r24, 0x20	; 32
     172:	05 c0       	rjmp	.+10     	; 0x17e <USART_IsSendReady+0x28>
     174:	88 ec       	ldi	r24, 0xC8	; 200
     176:	90 e0       	ldi	r25, 0x00	; 0
     178:	fc 01       	movw	r30, r24
     17a:	80 81       	ld	r24, Z
     17c:	80 72       	andi	r24, 0x20	; 32
}
     17e:	0f 90       	pop	r0
     180:	cf 91       	pop	r28
     182:	df 91       	pop	r29
     184:	08 95       	ret

00000186 <USART_HasTransmitted>:
////////////////////////////////////////////////////////////////////////////////
//Functionality - checks if USART has successfully transmitted data
//Parameter: usartNum specifies which USART is being checked
//Returns: 1 if true else 0
unsigned char USART_HasTransmitted(unsigned char usartNum)
{
     186:	df 93       	push	r29
     188:	cf 93       	push	r28
     18a:	0f 92       	push	r0
     18c:	cd b7       	in	r28, 0x3d	; 61
     18e:	de b7       	in	r29, 0x3e	; 62
     190:	89 83       	std	Y+1, r24	; 0x01
	return (usartNum != 1) ? (UCSR0A & (1 << TXC0)) : (UCSR1A & (1 << TXC1));
     192:	89 81       	ldd	r24, Y+1	; 0x01
     194:	81 30       	cpi	r24, 0x01	; 1
     196:	31 f0       	breq	.+12     	; 0x1a4 <USART_HasTransmitted+0x1e>
     198:	80 ec       	ldi	r24, 0xC0	; 192
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	fc 01       	movw	r30, r24
     19e:	80 81       	ld	r24, Z
     1a0:	80 74       	andi	r24, 0x40	; 64
     1a2:	05 c0       	rjmp	.+10     	; 0x1ae <USART_HasTransmitted+0x28>
     1a4:	88 ec       	ldi	r24, 0xC8	; 200
     1a6:	90 e0       	ldi	r25, 0x00	; 0
     1a8:	fc 01       	movw	r30, r24
     1aa:	80 81       	ld	r24, Z
     1ac:	80 74       	andi	r24, 0x40	; 64
}
     1ae:	0f 90       	pop	r0
     1b0:	cf 91       	pop	r28
     1b2:	df 91       	pop	r29
     1b4:	08 95       	ret

000001b6 <USART_HasReceived>:
// **** WARNING: THIS FUNCTION BLOCKS MULTI-TASKING; USE WITH CAUTION!!! ****
//Functionality - checks if USART has recieved data
//Parameter: usartNum specifies which USART is checked
//Returns: 1 if true else 0
unsigned char USART_HasReceived(unsigned char usartNum)
{
     1b6:	df 93       	push	r29
     1b8:	cf 93       	push	r28
     1ba:	0f 92       	push	r0
     1bc:	cd b7       	in	r28, 0x3d	; 61
     1be:	de b7       	in	r29, 0x3e	; 62
     1c0:	89 83       	std	Y+1, r24	; 0x01
	return (usartNum != 1) ? (UCSR0A & (1 << RXC0)) : (UCSR1A & (1 << RXC1));
     1c2:	89 81       	ldd	r24, Y+1	; 0x01
     1c4:	81 30       	cpi	r24, 0x01	; 1
     1c6:	31 f0       	breq	.+12     	; 0x1d4 <USART_HasReceived+0x1e>
     1c8:	80 ec       	ldi	r24, 0xC0	; 192
     1ca:	90 e0       	ldi	r25, 0x00	; 0
     1cc:	fc 01       	movw	r30, r24
     1ce:	80 81       	ld	r24, Z
     1d0:	80 78       	andi	r24, 0x80	; 128
     1d2:	05 c0       	rjmp	.+10     	; 0x1de <USART_HasReceived+0x28>
     1d4:	88 ec       	ldi	r24, 0xC8	; 200
     1d6:	90 e0       	ldi	r25, 0x00	; 0
     1d8:	fc 01       	movw	r30, r24
     1da:	80 81       	ld	r24, Z
     1dc:	80 78       	andi	r24, 0x80	; 128
}
     1de:	0f 90       	pop	r0
     1e0:	cf 91       	pop	r28
     1e2:	df 91       	pop	r29
     1e4:	08 95       	ret

000001e6 <USART_Flush>:
////////////////////////////////////////////////////////////////////////////////
//Functionality - Flushes the data register
//Parameter: usartNum specifies which USART is flushed
//Returns: None
void USART_Flush(unsigned char usartNum)
{
     1e6:	df 93       	push	r29
     1e8:	cf 93       	push	r28
     1ea:	0f 92       	push	r0
     1ec:	cd b7       	in	r28, 0x3d	; 61
     1ee:	de b7       	in	r29, 0x3e	; 62
     1f0:	89 83       	std	Y+1, r24	; 0x01
	static unsigned char dummy;
	if (usartNum != 1) {
     1f2:	89 81       	ldd	r24, Y+1	; 0x01
     1f4:	81 30       	cpi	r24, 0x01	; 1
     1f6:	a9 f0       	breq	.+42     	; 0x222 <USART_Flush+0x3c>
		while ( UCSR0A & (1 << RXC0) ) { dummy = UDR0; }
     1f8:	06 c0       	rjmp	.+12     	; 0x206 <USART_Flush+0x20>
     1fa:	86 ec       	ldi	r24, 0xC6	; 198
     1fc:	90 e0       	ldi	r25, 0x00	; 0
     1fe:	fc 01       	movw	r30, r24
     200:	80 81       	ld	r24, Z
     202:	80 93 a9 01 	sts	0x01A9, r24
     206:	80 ec       	ldi	r24, 0xC0	; 192
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	fc 01       	movw	r30, r24
     20c:	80 81       	ld	r24, Z
     20e:	88 23       	and	r24, r24
     210:	a4 f3       	brlt	.-24     	; 0x1fa <USART_Flush+0x14>
     212:	0e c0       	rjmp	.+28     	; 0x230 <USART_Flush+0x4a>
	}
	else {
		while ( UCSR1A & (1 << RXC1) ) { dummy = UDR1; }
     214:	8e ec       	ldi	r24, 0xCE	; 206
     216:	90 e0       	ldi	r25, 0x00	; 0
     218:	fc 01       	movw	r30, r24
     21a:	80 81       	ld	r24, Z
     21c:	80 93 a9 01 	sts	0x01A9, r24
     220:	01 c0       	rjmp	.+2      	; 0x224 <USART_Flush+0x3e>
     222:	00 00       	nop
     224:	88 ec       	ldi	r24, 0xC8	; 200
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	fc 01       	movw	r30, r24
     22a:	80 81       	ld	r24, Z
     22c:	88 23       	and	r24, r24
     22e:	94 f3       	brlt	.-28     	; 0x214 <USART_Flush+0x2e>
	}
}
     230:	0f 90       	pop	r0
     232:	cf 91       	pop	r28
     234:	df 91       	pop	r29
     236:	08 95       	ret

00000238 <USART_Send>:
//Functionality - Sends an 8-bit char value
//Parameter: Takes a single unsigned char value
//			 usartNum specifies which USART will send the char
//Returns: None
void USART_Send(unsigned char sendMe, unsigned char usartNum)
{
     238:	df 93       	push	r29
     23a:	cf 93       	push	r28
     23c:	00 d0       	rcall	.+0      	; 0x23e <USART_Send+0x6>
     23e:	cd b7       	in	r28, 0x3d	; 61
     240:	de b7       	in	r29, 0x3e	; 62
     242:	89 83       	std	Y+1, r24	; 0x01
     244:	6a 83       	std	Y+2, r22	; 0x02
	if (usartNum != 1) {
     246:	8a 81       	ldd	r24, Y+2	; 0x02
     248:	81 30       	cpi	r24, 0x01	; 1
     24a:	89 f0       	breq	.+34     	; 0x26e <USART_Send+0x36>
		while( !(UCSR0A & (1 << UDRE0)) );
     24c:	00 00       	nop
     24e:	80 ec       	ldi	r24, 0xC0	; 192
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	fc 01       	movw	r30, r24
     254:	80 81       	ld	r24, Z
     256:	88 2f       	mov	r24, r24
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	80 72       	andi	r24, 0x20	; 32
     25c:	90 70       	andi	r25, 0x00	; 0
     25e:	00 97       	sbiw	r24, 0x00	; 0
     260:	b1 f3       	breq	.-20     	; 0x24e <USART_Send+0x16>
		UDR0 = sendMe;
     262:	86 ec       	ldi	r24, 0xC6	; 198
     264:	90 e0       	ldi	r25, 0x00	; 0
     266:	29 81       	ldd	r18, Y+1	; 0x01
     268:	fc 01       	movw	r30, r24
     26a:	20 83       	st	Z, r18
     26c:	10 c0       	rjmp	.+32     	; 0x28e <USART_Send+0x56>
	}
	else {
		while( !(UCSR1A & (1 << UDRE1)) );
     26e:	00 00       	nop
     270:	88 ec       	ldi	r24, 0xC8	; 200
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	fc 01       	movw	r30, r24
     276:	80 81       	ld	r24, Z
     278:	88 2f       	mov	r24, r24
     27a:	90 e0       	ldi	r25, 0x00	; 0
     27c:	80 72       	andi	r24, 0x20	; 32
     27e:	90 70       	andi	r25, 0x00	; 0
     280:	00 97       	sbiw	r24, 0x00	; 0
     282:	b1 f3       	breq	.-20     	; 0x270 <USART_Send+0x38>
		UDR1 = sendMe;
     284:	8e ec       	ldi	r24, 0xCE	; 206
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	29 81       	ldd	r18, Y+1	; 0x01
     28a:	fc 01       	movw	r30, r24
     28c:	20 83       	st	Z, r18
	}
}
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	cf 91       	pop	r28
     294:	df 91       	pop	r29
     296:	08 95       	ret

00000298 <USART_Receive>:
// **** WARNING: THIS FUNCTION BLOCKS MULTI-TASKING; USE WITH CAUTION!!! ****
//Functionality - receives an 8-bit char value
//Parameter: usartNum specifies which USART is waiting to receive data
//Returns: Unsigned char data from the receive buffer
unsigned char USART_Receive(unsigned char usartNum)
{
     298:	df 93       	push	r29
     29a:	cf 93       	push	r28
     29c:	0f 92       	push	r0
     29e:	cd b7       	in	r28, 0x3d	; 61
     2a0:	de b7       	in	r29, 0x3e	; 62
     2a2:	89 83       	std	Y+1, r24	; 0x01
	if (usartNum != 1) {
     2a4:	89 81       	ldd	r24, Y+1	; 0x01
     2a6:	81 30       	cpi	r24, 0x01	; 1
     2a8:	61 f0       	breq	.+24     	; 0x2c2 <USART_Receive+0x2a>
		while ( !(UCSR0A & (1 << RXC0)) ); // Wait for data to be received
     2aa:	00 00       	nop
     2ac:	80 ec       	ldi	r24, 0xC0	; 192
     2ae:	90 e0       	ldi	r25, 0x00	; 0
     2b0:	fc 01       	movw	r30, r24
     2b2:	80 81       	ld	r24, Z
     2b4:	88 23       	and	r24, r24
     2b6:	d4 f7       	brge	.-12     	; 0x2ac <USART_Receive+0x14>
		return UDR0; // Get and return received data from buffer
     2b8:	86 ec       	ldi	r24, 0xC6	; 198
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	fc 01       	movw	r30, r24
     2be:	80 81       	ld	r24, Z
     2c0:	0b c0       	rjmp	.+22     	; 0x2d8 <USART_Receive+0x40>
	}
	else {
		while ( !(UCSR1A & (1 << RXC1)) );
     2c2:	00 00       	nop
     2c4:	88 ec       	ldi	r24, 0xC8	; 200
     2c6:	90 e0       	ldi	r25, 0x00	; 0
     2c8:	fc 01       	movw	r30, r24
     2ca:	80 81       	ld	r24, Z
     2cc:	88 23       	and	r24, r24
     2ce:	d4 f7       	brge	.-12     	; 0x2c4 <USART_Receive+0x2c>
		return UDR1;
     2d0:	8e ec       	ldi	r24, 0xCE	; 206
     2d2:	90 e0       	ldi	r25, 0x00	; 0
     2d4:	fc 01       	movw	r30, r24
     2d6:	80 81       	ld	r24, Z
	}
}
     2d8:	0f 90       	pop	r0
     2da:	cf 91       	pop	r28
     2dc:	df 91       	pop	r29
     2de:	08 95       	ret

000002e0 <findGCD>:
#include <avr/io.h>
#include <avr/interrupt.h>

//--------Find GCD function -------------------------------
unsigned long int findGCD (unsigned long int a, unsigned long int b)
{
     2e0:	df 93       	push	r29
     2e2:	cf 93       	push	r28
     2e4:	cd b7       	in	r28, 0x3d	; 61
     2e6:	de b7       	in	r29, 0x3e	; 62
     2e8:	2c 97       	sbiw	r28, 0x0c	; 12
     2ea:	0f b6       	in	r0, 0x3f	; 63
     2ec:	f8 94       	cli
     2ee:	de bf       	out	0x3e, r29	; 62
     2f0:	0f be       	out	0x3f, r0	; 63
     2f2:	cd bf       	out	0x3d, r28	; 61
     2f4:	6d 83       	std	Y+5, r22	; 0x05
     2f6:	7e 83       	std	Y+6, r23	; 0x06
     2f8:	8f 83       	std	Y+7, r24	; 0x07
     2fa:	98 87       	std	Y+8, r25	; 0x08
     2fc:	29 87       	std	Y+9, r18	; 0x09
     2fe:	3a 87       	std	Y+10, r19	; 0x0a
     300:	4b 87       	std	Y+11, r20	; 0x0b
     302:	5c 87       	std	Y+12, r21	; 0x0c
	unsigned long int c;
	while(1){
	c = a%b;
     304:	8d 81       	ldd	r24, Y+5	; 0x05
     306:	9e 81       	ldd	r25, Y+6	; 0x06
     308:	af 81       	ldd	r26, Y+7	; 0x07
     30a:	b8 85       	ldd	r27, Y+8	; 0x08
     30c:	29 85       	ldd	r18, Y+9	; 0x09
     30e:	3a 85       	ldd	r19, Y+10	; 0x0a
     310:	4b 85       	ldd	r20, Y+11	; 0x0b
     312:	5c 85       	ldd	r21, Y+12	; 0x0c
     314:	bc 01       	movw	r22, r24
     316:	cd 01       	movw	r24, r26
     318:	0e 94 2a 09 	call	0x1254	; 0x1254 <__udivmodsi4>
     31c:	dc 01       	movw	r26, r24
     31e:	cb 01       	movw	r24, r22
     320:	89 83       	std	Y+1, r24	; 0x01
     322:	9a 83       	std	Y+2, r25	; 0x02
     324:	ab 83       	std	Y+3, r26	; 0x03
     326:	bc 83       	std	Y+4, r27	; 0x04
	if(c==0){return b;}
     328:	89 81       	ldd	r24, Y+1	; 0x01
     32a:	9a 81       	ldd	r25, Y+2	; 0x02
     32c:	ab 81       	ldd	r26, Y+3	; 0x03
     32e:	bc 81       	ldd	r27, Y+4	; 0x04
     330:	00 97       	sbiw	r24, 0x00	; 0
     332:	a1 05       	cpc	r26, r1
     334:	b1 05       	cpc	r27, r1
     336:	79 f4       	brne	.+30     	; 0x356 <findGCD+0x76>
     338:	89 85       	ldd	r24, Y+9	; 0x09
     33a:	9a 85       	ldd	r25, Y+10	; 0x0a
     33c:	ab 85       	ldd	r26, Y+11	; 0x0b
     33e:	bc 85       	ldd	r27, Y+12	; 0x0c
	a = b;
	b = c;
	}
	return 0;
}
     340:	bc 01       	movw	r22, r24
     342:	cd 01       	movw	r24, r26
     344:	2c 96       	adiw	r28, 0x0c	; 12
     346:	0f b6       	in	r0, 0x3f	; 63
     348:	f8 94       	cli
     34a:	de bf       	out	0x3e, r29	; 62
     34c:	0f be       	out	0x3f, r0	; 63
     34e:	cd bf       	out	0x3d, r28	; 61
     350:	cf 91       	pop	r28
     352:	df 91       	pop	r29
     354:	08 95       	ret
{
	unsigned long int c;
	while(1){
	c = a%b;
	if(c==0){return b;}
	a = b;
     356:	89 85       	ldd	r24, Y+9	; 0x09
     358:	9a 85       	ldd	r25, Y+10	; 0x0a
     35a:	ab 85       	ldd	r26, Y+11	; 0x0b
     35c:	bc 85       	ldd	r27, Y+12	; 0x0c
     35e:	8d 83       	std	Y+5, r24	; 0x05
     360:	9e 83       	std	Y+6, r25	; 0x06
     362:	af 83       	std	Y+7, r26	; 0x07
     364:	b8 87       	std	Y+8, r27	; 0x08
	b = c;
     366:	89 81       	ldd	r24, Y+1	; 0x01
     368:	9a 81       	ldd	r25, Y+2	; 0x02
     36a:	ab 81       	ldd	r26, Y+3	; 0x03
     36c:	bc 81       	ldd	r27, Y+4	; 0x04
     36e:	89 87       	std	Y+9, r24	; 0x09
     370:	9a 87       	std	Y+10, r25	; 0x0a
     372:	ab 87       	std	Y+11, r26	; 0x0b
     374:	bc 87       	std	Y+12, r27	; 0x0c
	}
     376:	c6 cf       	rjmp	.-116    	; 0x304 <findGCD+0x24>

00000378 <ADC_init>:
	return 0;
}

void ADC_init() {
     378:	df 93       	push	r29
     37a:	cf 93       	push	r28
     37c:	cd b7       	in	r28, 0x3d	; 61
     37e:	de b7       	in	r29, 0x3e	; 62
	ADCSRA |= (1 << ADEN) | (1 << ADSC) | (1 << ADATE);
     380:	8a e7       	ldi	r24, 0x7A	; 122
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	2a e7       	ldi	r18, 0x7A	; 122
     386:	30 e0       	ldi	r19, 0x00	; 0
     388:	f9 01       	movw	r30, r18
     38a:	20 81       	ld	r18, Z
     38c:	20 6e       	ori	r18, 0xE0	; 224
     38e:	fc 01       	movw	r30, r24
     390:	20 83       	st	Z, r18
	// ADEN: setting this bit enables analog-to-digital conversion.
	// ADSC: setting this bit starts the first conversion.
	// ADATE: setting this bit enables auto-triggering. Since we are
	// in Free Running Mode, a new conversion will trigger
	// whenever the previous conversion completes.
}
     392:	cf 91       	pop	r28
     394:	df 91       	pop	r29
     396:	08 95       	ret

00000398 <set_PWM>:
	
void set_PWM(double frequency) {
     398:	0f 93       	push	r16
     39a:	1f 93       	push	r17
     39c:	df 93       	push	r29
     39e:	cf 93       	push	r28
     3a0:	00 d0       	rcall	.+0      	; 0x3a2 <set_PWM+0xa>
     3a2:	00 d0       	rcall	.+0      	; 0x3a4 <set_PWM+0xc>
     3a4:	cd b7       	in	r28, 0x3d	; 61
     3a6:	de b7       	in	r29, 0x3e	; 62
     3a8:	69 83       	std	Y+1, r22	; 0x01
     3aa:	7a 83       	std	Y+2, r23	; 0x02
     3ac:	8b 83       	std	Y+3, r24	; 0x03
     3ae:	9c 83       	std	Y+4, r25	; 0x04
	
	// Keeps track of the currently set frequency
  // Will only update the registers when the frequency
  // changes, plays music uninterrupted.
	static double current_frequency;
	if (frequency != current_frequency) {
     3b0:	20 91 a5 01 	lds	r18, 0x01A5
     3b4:	30 91 a6 01 	lds	r19, 0x01A6
     3b8:	40 91 a7 01 	lds	r20, 0x01A7
     3bc:	50 91 a8 01 	lds	r21, 0x01A8
     3c0:	69 81       	ldd	r22, Y+1	; 0x01
     3c2:	7a 81       	ldd	r23, Y+2	; 0x02
     3c4:	8b 81       	ldd	r24, Y+3	; 0x03
     3c6:	9c 81       	ldd	r25, Y+4	; 0x04
     3c8:	0e 94 b1 07 	call	0xf62	; 0xf62 <__cmpsf2>
     3cc:	88 23       	and	r24, r24
     3ce:	09 f4       	brne	.+2      	; 0x3d2 <set_PWM+0x3a>
     3d0:	85 c0       	rjmp	.+266    	; 0x4dc <set_PWM+0x144>

		if (!frequency) TCCR3B &= 0x08; //stops timer/counter
     3d2:	11 e0       	ldi	r17, 0x01	; 1
     3d4:	69 81       	ldd	r22, Y+1	; 0x01
     3d6:	7a 81       	ldd	r23, Y+2	; 0x02
     3d8:	8b 81       	ldd	r24, Y+3	; 0x03
     3da:	9c 81       	ldd	r25, Y+4	; 0x04
     3dc:	20 e0       	ldi	r18, 0x00	; 0
     3de:	30 e0       	ldi	r19, 0x00	; 0
     3e0:	a9 01       	movw	r20, r18
     3e2:	0e 94 b1 07 	call	0xf62	; 0xf62 <__cmpsf2>
     3e6:	88 23       	and	r24, r24
     3e8:	09 f4       	brne	.+2      	; 0x3ec <set_PWM+0x54>
     3ea:	10 e0       	ldi	r17, 0x00	; 0
     3ec:	81 e0       	ldi	r24, 0x01	; 1
     3ee:	81 27       	eor	r24, r17
     3f0:	88 23       	and	r24, r24
     3f2:	51 f0       	breq	.+20     	; 0x408 <set_PWM+0x70>
     3f4:	81 e9       	ldi	r24, 0x91	; 145
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	21 e9       	ldi	r18, 0x91	; 145
     3fa:	30 e0       	ldi	r19, 0x00	; 0
     3fc:	f9 01       	movw	r30, r18
     3fe:	20 81       	ld	r18, Z
     400:	28 70       	andi	r18, 0x08	; 8
     402:	fc 01       	movw	r30, r24
     404:	20 83       	st	Z, r18
     406:	09 c0       	rjmp	.+18     	; 0x41a <set_PWM+0x82>
		else TCCR3B |= 0x03; // resumes/continues timer/counter
     408:	81 e9       	ldi	r24, 0x91	; 145
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	21 e9       	ldi	r18, 0x91	; 145
     40e:	30 e0       	ldi	r19, 0x00	; 0
     410:	f9 01       	movw	r30, r18
     412:	20 81       	ld	r18, Z
     414:	23 60       	ori	r18, 0x03	; 3
     416:	fc 01       	movw	r30, r24
     418:	20 83       	st	Z, r18
	
		// prevents OCR3A from overflowing, using prescaler 64
		// 0.954 is smallest frequency that will not result in overflow
		if (frequency < 0.954) OCR3A = 0xFFFF;
     41a:	11 e0       	ldi	r17, 0x01	; 1
     41c:	69 81       	ldd	r22, Y+1	; 0x01
     41e:	7a 81       	ldd	r23, Y+2	; 0x02
     420:	8b 81       	ldd	r24, Y+3	; 0x03
     422:	9c 81       	ldd	r25, Y+4	; 0x04
     424:	28 e5       	ldi	r18, 0x58	; 88
     426:	39 e3       	ldi	r19, 0x39	; 57
     428:	44 e7       	ldi	r20, 0x74	; 116
     42a:	5f e3       	ldi	r21, 0x3F	; 63
     42c:	0e 94 b1 07 	call	0xf62	; 0xf62 <__cmpsf2>
     430:	88 23       	and	r24, r24
     432:	0c f0       	brlt	.+2      	; 0x436 <set_PWM+0x9e>
     434:	10 e0       	ldi	r17, 0x00	; 0
     436:	11 23       	and	r17, r17
     438:	41 f0       	breq	.+16     	; 0x44a <set_PWM+0xb2>
     43a:	88 e9       	ldi	r24, 0x98	; 152
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	2f ef       	ldi	r18, 0xFF	; 255
     440:	3f ef       	ldi	r19, 0xFF	; 255
     442:	fc 01       	movw	r30, r24
     444:	31 83       	std	Z+1, r19	; 0x01
     446:	20 83       	st	Z, r18
     448:	38 c0       	rjmp	.+112    	; 0x4ba <set_PWM+0x122>
	
		// prevents OCR3A from underflowing, using prescaler 64					// 31250 is largest frequency that will not result in underflow
		else if (frequency > 31250) OCR3A = 0x0000;
     44a:	11 e0       	ldi	r17, 0x01	; 1
     44c:	69 81       	ldd	r22, Y+1	; 0x01
     44e:	7a 81       	ldd	r23, Y+2	; 0x02
     450:	8b 81       	ldd	r24, Y+3	; 0x03
     452:	9c 81       	ldd	r25, Y+4	; 0x04
     454:	20 e0       	ldi	r18, 0x00	; 0
     456:	34 e2       	ldi	r19, 0x24	; 36
     458:	44 ef       	ldi	r20, 0xF4	; 244
     45a:	56 e4       	ldi	r21, 0x46	; 70
     45c:	0e 94 c3 08 	call	0x1186	; 0x1186 <__gesf2>
     460:	18 16       	cp	r1, r24
     462:	0c f0       	brlt	.+2      	; 0x466 <set_PWM+0xce>
     464:	10 e0       	ldi	r17, 0x00	; 0
     466:	11 23       	and	r17, r17
     468:	31 f0       	breq	.+12     	; 0x476 <set_PWM+0xde>
     46a:	88 e9       	ldi	r24, 0x98	; 152
     46c:	90 e0       	ldi	r25, 0x00	; 0
     46e:	fc 01       	movw	r30, r24
     470:	11 82       	std	Z+1, r1	; 0x01
     472:	10 82       	st	Z, r1
     474:	22 c0       	rjmp	.+68     	; 0x4ba <set_PWM+0x122>
	
		// set OCR3A based on desired frequency
		else OCR3A = (short)(8000000 / (128 * frequency)) - 1;
     476:	08 e9       	ldi	r16, 0x98	; 152
     478:	10 e0       	ldi	r17, 0x00	; 0
     47a:	69 81       	ldd	r22, Y+1	; 0x01
     47c:	7a 81       	ldd	r23, Y+2	; 0x02
     47e:	8b 81       	ldd	r24, Y+3	; 0x03
     480:	9c 81       	ldd	r25, Y+4	; 0x04
     482:	20 e0       	ldi	r18, 0x00	; 0
     484:	30 e0       	ldi	r19, 0x00	; 0
     486:	40 e0       	ldi	r20, 0x00	; 0
     488:	53 e4       	ldi	r21, 0x43	; 67
     48a:	0e 94 c7 08 	call	0x118e	; 0x118e <__mulsf3>
     48e:	dc 01       	movw	r26, r24
     490:	cb 01       	movw	r24, r22
     492:	9c 01       	movw	r18, r24
     494:	ad 01       	movw	r20, r26
     496:	60 e0       	ldi	r22, 0x00	; 0
     498:	74 e2       	ldi	r23, 0x24	; 36
     49a:	84 ef       	ldi	r24, 0xF4	; 244
     49c:	9a e4       	ldi	r25, 0x4A	; 74
     49e:	0e 94 b5 07 	call	0xf6a	; 0xf6a <__divsf3>
     4a2:	dc 01       	movw	r26, r24
     4a4:	cb 01       	movw	r24, r22
     4a6:	bc 01       	movw	r22, r24
     4a8:	cd 01       	movw	r24, r26
     4aa:	0e 94 1d 08 	call	0x103a	; 0x103a <__fixsfsi>
     4ae:	dc 01       	movw	r26, r24
     4b0:	cb 01       	movw	r24, r22
     4b2:	01 97       	sbiw	r24, 0x01	; 1
     4b4:	f8 01       	movw	r30, r16
     4b6:	91 83       	std	Z+1, r25	; 0x01
     4b8:	80 83       	st	Z, r24

		TCNT3 = 0; // resets counter
     4ba:	84 e9       	ldi	r24, 0x94	; 148
     4bc:	90 e0       	ldi	r25, 0x00	; 0
     4be:	fc 01       	movw	r30, r24
     4c0:	11 82       	std	Z+1, r1	; 0x01
     4c2:	10 82       	st	Z, r1
		current_frequency = frequency;
     4c4:	89 81       	ldd	r24, Y+1	; 0x01
     4c6:	9a 81       	ldd	r25, Y+2	; 0x02
     4c8:	ab 81       	ldd	r26, Y+3	; 0x03
     4ca:	bc 81       	ldd	r27, Y+4	; 0x04
     4cc:	80 93 a5 01 	sts	0x01A5, r24
     4d0:	90 93 a6 01 	sts	0x01A6, r25
     4d4:	a0 93 a7 01 	sts	0x01A7, r26
     4d8:	b0 93 a8 01 	sts	0x01A8, r27
		}
}
     4dc:	0f 90       	pop	r0
     4de:	0f 90       	pop	r0
     4e0:	0f 90       	pop	r0
     4e2:	0f 90       	pop	r0
     4e4:	cf 91       	pop	r28
     4e6:	df 91       	pop	r29
     4e8:	1f 91       	pop	r17
     4ea:	0f 91       	pop	r16
     4ec:	08 95       	ret

000004ee <PWM_on>:

void PWM_on() {
     4ee:	df 93       	push	r29
     4f0:	cf 93       	push	r28
     4f2:	cd b7       	in	r28, 0x3d	; 61
     4f4:	de b7       	in	r29, 0x3e	; 62
	TCCR3A = (1 << COM3A0);
     4f6:	80 e9       	ldi	r24, 0x90	; 144
     4f8:	90 e0       	ldi	r25, 0x00	; 0
     4fa:	20 e4       	ldi	r18, 0x40	; 64
     4fc:	fc 01       	movw	r30, r24
     4fe:	20 83       	st	Z, r18
	// COM3A0: Toggle PB6 on compare match between counter and OCR3A
	TCCR3B = (1 << WGM32) | (1 << CS31) | (1 << CS30);
     500:	81 e9       	ldi	r24, 0x91	; 145
     502:	90 e0       	ldi	r25, 0x00	; 0
     504:	2b e0       	ldi	r18, 0x0B	; 11
     506:	fc 01       	movw	r30, r24
     508:	20 83       	st	Z, r18
	// WGM32: When counter (TCNT3) matches OCR3A, reset counter
	// CS31 & CS30: Set a prescaler of 64
	set_PWM(0);
     50a:	60 e0       	ldi	r22, 0x00	; 0
     50c:	70 e0       	ldi	r23, 0x00	; 0
     50e:	cb 01       	movw	r24, r22
     510:	0e 94 cc 01 	call	0x398	; 0x398 <set_PWM>
}
     514:	cf 91       	pop	r28
     516:	df 91       	pop	r29
     518:	08 95       	ret

0000051a <PWM_off>:

void PWM_off() {
     51a:	df 93       	push	r29
     51c:	cf 93       	push	r28
     51e:	cd b7       	in	r28, 0x3d	; 61
     520:	de b7       	in	r29, 0x3e	; 62
	TCCR3A = 0x00;
     522:	80 e9       	ldi	r24, 0x90	; 144
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	fc 01       	movw	r30, r24
     528:	10 82       	st	Z, r1
	TCCR3B = 0x00;
     52a:	81 e9       	ldi	r24, 0x91	; 145
     52c:	90 e0       	ldi	r25, 0x00	; 0
     52e:	fc 01       	movw	r30, r24
     530:	10 82       	st	Z, r1
}
     532:	cf 91       	pop	r28
     534:	df 91       	pop	r29
     536:	08 95       	ret

00000538 <SetBit>:

// Bit-access functions
unsigned char SetBit(unsigned char x, unsigned char k, unsigned char b) {
     538:	df 93       	push	r29
     53a:	cf 93       	push	r28
     53c:	00 d0       	rcall	.+0      	; 0x53e <SetBit+0x6>
     53e:	0f 92       	push	r0
     540:	cd b7       	in	r28, 0x3d	; 61
     542:	de b7       	in	r29, 0x3e	; 62
     544:	89 83       	std	Y+1, r24	; 0x01
     546:	6a 83       	std	Y+2, r22	; 0x02
     548:	4b 83       	std	Y+3, r20	; 0x03
	return (b ? x | (0x01 << k) : x & ~(0x01 << k));
     54a:	8b 81       	ldd	r24, Y+3	; 0x03
     54c:	88 23       	and	r24, r24
     54e:	79 f0       	breq	.+30     	; 0x56e <SetBit+0x36>
     550:	8a 81       	ldd	r24, Y+2	; 0x02
     552:	28 2f       	mov	r18, r24
     554:	30 e0       	ldi	r19, 0x00	; 0
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	02 2e       	mov	r0, r18
     55c:	02 c0       	rjmp	.+4      	; 0x562 <SetBit+0x2a>
     55e:	88 0f       	add	r24, r24
     560:	99 1f       	adc	r25, r25
     562:	0a 94       	dec	r0
     564:	e2 f7       	brpl	.-8      	; 0x55e <SetBit+0x26>
     566:	98 2f       	mov	r25, r24
     568:	89 81       	ldd	r24, Y+1	; 0x01
     56a:	89 2b       	or	r24, r25
     56c:	0f c0       	rjmp	.+30     	; 0x58c <SetBit+0x54>
     56e:	8a 81       	ldd	r24, Y+2	; 0x02
     570:	28 2f       	mov	r18, r24
     572:	30 e0       	ldi	r19, 0x00	; 0
     574:	81 e0       	ldi	r24, 0x01	; 1
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	02 2e       	mov	r0, r18
     57a:	02 c0       	rjmp	.+4      	; 0x580 <SetBit+0x48>
     57c:	88 0f       	add	r24, r24
     57e:	99 1f       	adc	r25, r25
     580:	0a 94       	dec	r0
     582:	e2 f7       	brpl	.-8      	; 0x57c <SetBit+0x44>
     584:	98 2f       	mov	r25, r24
     586:	90 95       	com	r25
     588:	89 81       	ldd	r24, Y+1	; 0x01
     58a:	89 23       	and	r24, r25
}
     58c:	0f 90       	pop	r0
     58e:	0f 90       	pop	r0
     590:	0f 90       	pop	r0
     592:	cf 91       	pop	r28
     594:	df 91       	pop	r29
     596:	08 95       	ret

00000598 <GetBit>:
unsigned char GetBit(unsigned char x, unsigned char k) {
     598:	df 93       	push	r29
     59a:	cf 93       	push	r28
     59c:	00 d0       	rcall	.+0      	; 0x59e <GetBit+0x6>
     59e:	cd b7       	in	r28, 0x3d	; 61
     5a0:	de b7       	in	r29, 0x3e	; 62
     5a2:	89 83       	std	Y+1, r24	; 0x01
     5a4:	6a 83       	std	Y+2, r22	; 0x02
	return ((x & (0x01 << k)) != 0);
     5a6:	89 81       	ldd	r24, Y+1	; 0x01
     5a8:	88 2f       	mov	r24, r24
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	2a 81       	ldd	r18, Y+2	; 0x02
     5ae:	22 2f       	mov	r18, r18
     5b0:	30 e0       	ldi	r19, 0x00	; 0
     5b2:	02 2e       	mov	r0, r18
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <GetBit+0x22>
     5b6:	95 95       	asr	r25
     5b8:	87 95       	ror	r24
     5ba:	0a 94       	dec	r0
     5bc:	e2 f7       	brpl	.-8      	; 0x5b6 <GetBit+0x1e>
     5be:	81 70       	andi	r24, 0x01	; 1
}
     5c0:	0f 90       	pop	r0
     5c2:	0f 90       	pop	r0
     5c4:	cf 91       	pop	r28
     5c6:	df 91       	pop	r29
     5c8:	08 95       	ret

000005ca <TimerOn>:
volatile unsigned char TimerFlag = 0;
// Internal variables for mapping AVR's ISR to our cleaner TimerISR model.
unsigned long _avr_timer_M = 1; // Start count from here, down to 0. Default 1 ms.
unsigned long _avr_timer_cntcurr = 0; // Current internal count of 1ms ticks

void TimerOn() {
     5ca:	df 93       	push	r29
     5cc:	cf 93       	push	r28
     5ce:	cd b7       	in	r28, 0x3d	; 61
     5d0:	de b7       	in	r29, 0x3e	; 62
	// bit3 = 0: CTC mode (clear timer on compare)
	// bit2bit1bit0=011: pre-scaler /64
	// 00001011: 0x0B
	// SO, 8 MHz clock or 8,000,000 /64 = 125,000 ticks/s
	// Thus, TCNT1 register will count at 125,000 ticks/s
	TCCR1B = 0x0B;
     5d2:	81 e8       	ldi	r24, 0x81	; 129
     5d4:	90 e0       	ldi	r25, 0x00	; 0
     5d6:	2b e0       	ldi	r18, 0x0B	; 11
     5d8:	fc 01       	movw	r30, r24
     5da:	20 83       	st	Z, r18
	// AVR output compare register OCR1A.
	// Timer interrupt will be generated when TCNT1==OCR1A
	// We want a 1 ms tick. 0.001 s * 125,000 ticks/s = 125
	// So when TCNT1 register equals 125,
	// 1 ms has passed. Thus, we compare to 125.
	OCR1A = 125;// AVR timer interrupt mask register
     5dc:	88 e8       	ldi	r24, 0x88	; 136
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	2d e7       	ldi	r18, 0x7D	; 125
     5e2:	30 e0       	ldi	r19, 0x00	; 0
     5e4:	fc 01       	movw	r30, r24
     5e6:	31 83       	std	Z+1, r19	; 0x01
     5e8:	20 83       	st	Z, r18
	// bit1: OCIE1A -- enables compare match interrupt
	TIMSK1 = 0x02;
     5ea:	8f e6       	ldi	r24, 0x6F	; 111
     5ec:	90 e0       	ldi	r25, 0x00	; 0
     5ee:	22 e0       	ldi	r18, 0x02	; 2
     5f0:	fc 01       	movw	r30, r24
     5f2:	20 83       	st	Z, r18
	//Initialize avr counter
	TCNT1=0;
     5f4:	84 e8       	ldi	r24, 0x84	; 132
     5f6:	90 e0       	ldi	r25, 0x00	; 0
     5f8:	fc 01       	movw	r30, r24
     5fa:	11 82       	std	Z+1, r1	; 0x01
     5fc:	10 82       	st	Z, r1
	// TimerISR will be called every _avr_timer_cntcurr milliseconds
	_avr_timer_cntcurr = _avr_timer_M;
     5fe:	80 91 19 01 	lds	r24, 0x0119
     602:	90 91 1a 01 	lds	r25, 0x011A
     606:	a0 91 1b 01 	lds	r26, 0x011B
     60a:	b0 91 1c 01 	lds	r27, 0x011C
     60e:	80 93 89 01 	sts	0x0189, r24
     612:	90 93 8a 01 	sts	0x018A, r25
     616:	a0 93 8b 01 	sts	0x018B, r26
     61a:	b0 93 8c 01 	sts	0x018C, r27
	//Enable global interrupts: 0x80: 1000000
	SREG |= 0x80;
     61e:	8f e5       	ldi	r24, 0x5F	; 95
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	2f e5       	ldi	r18, 0x5F	; 95
     624:	30 e0       	ldi	r19, 0x00	; 0
     626:	f9 01       	movw	r30, r18
     628:	20 81       	ld	r18, Z
     62a:	20 68       	ori	r18, 0x80	; 128
     62c:	fc 01       	movw	r30, r24
     62e:	20 83       	st	Z, r18
}
     630:	cf 91       	pop	r28
     632:	df 91       	pop	r29
     634:	08 95       	ret

00000636 <TimerOff>:

void TimerOff() {
     636:	df 93       	push	r29
     638:	cf 93       	push	r28
     63a:	cd b7       	in	r28, 0x3d	; 61
     63c:	de b7       	in	r29, 0x3e	; 62
	// bit3bit1bit0=000: timer off
	TCCR1B = 0x00;
     63e:	81 e8       	ldi	r24, 0x81	; 129
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	fc 01       	movw	r30, r24
     644:	10 82       	st	Z, r1
}
     646:	cf 91       	pop	r28
     648:	df 91       	pop	r29
     64a:	08 95       	ret

0000064c <TimerISR>:

void TimerISR() {
     64c:	df 93       	push	r29
     64e:	cf 93       	push	r28
     650:	cd b7       	in	r28, 0x3d	; 61
     652:	de b7       	in	r29, 0x3e	; 62
	TimerFlag = 1;
     654:	81 e0       	ldi	r24, 0x01	; 1
     656:	80 93 88 01 	sts	0x0188, r24
}
     65a:	cf 91       	pop	r28
     65c:	df 91       	pop	r29
     65e:	08 95       	ret

00000660 <__vector_13>:

// In our approach, the C programmer does not touch this ISR, but rather TimerISR()
ISR(TIMER1_COMPA_vect) {
     660:	1f 92       	push	r1
     662:	0f 92       	push	r0
     664:	0f b6       	in	r0, 0x3f	; 63
     666:	0f 92       	push	r0
     668:	00 90 5b 00 	lds	r0, 0x005B
     66c:	0f 92       	push	r0
     66e:	11 24       	eor	r1, r1
     670:	2f 93       	push	r18
     672:	3f 93       	push	r19
     674:	4f 93       	push	r20
     676:	5f 93       	push	r21
     678:	6f 93       	push	r22
     67a:	7f 93       	push	r23
     67c:	8f 93       	push	r24
     67e:	9f 93       	push	r25
     680:	af 93       	push	r26
     682:	bf 93       	push	r27
     684:	ef 93       	push	r30
     686:	ff 93       	push	r31
     688:	df 93       	push	r29
     68a:	cf 93       	push	r28
     68c:	cd b7       	in	r28, 0x3d	; 61
     68e:	de b7       	in	r29, 0x3e	; 62
	// CPU automatically calls when TCNT1 == OCR1
	// (every 1 ms per TimerOn settings)
	// Count down to 0 rather than up to TOP (results in a more efficient comparison)
	_avr_timer_cntcurr--;
     690:	80 91 89 01 	lds	r24, 0x0189
     694:	90 91 8a 01 	lds	r25, 0x018A
     698:	a0 91 8b 01 	lds	r26, 0x018B
     69c:	b0 91 8c 01 	lds	r27, 0x018C
     6a0:	01 97       	sbiw	r24, 0x01	; 1
     6a2:	a1 09       	sbc	r26, r1
     6a4:	b1 09       	sbc	r27, r1
     6a6:	80 93 89 01 	sts	0x0189, r24
     6aa:	90 93 8a 01 	sts	0x018A, r25
     6ae:	a0 93 8b 01 	sts	0x018B, r26
     6b2:	b0 93 8c 01 	sts	0x018C, r27
	if (_avr_timer_cntcurr == 0) {
     6b6:	80 91 89 01 	lds	r24, 0x0189
     6ba:	90 91 8a 01 	lds	r25, 0x018A
     6be:	a0 91 8b 01 	lds	r26, 0x018B
     6c2:	b0 91 8c 01 	lds	r27, 0x018C
     6c6:	00 97       	sbiw	r24, 0x00	; 0
     6c8:	a1 05       	cpc	r26, r1
     6ca:	b1 05       	cpc	r27, r1
     6cc:	91 f4       	brne	.+36     	; 0x6f2 <__vector_13+0x92>
		// Call the ISR that the user uses
		TimerISR();
     6ce:	0e 94 26 03 	call	0x64c	; 0x64c <TimerISR>
		_avr_timer_cntcurr = _avr_timer_M;
     6d2:	80 91 19 01 	lds	r24, 0x0119
     6d6:	90 91 1a 01 	lds	r25, 0x011A
     6da:	a0 91 1b 01 	lds	r26, 0x011B
     6de:	b0 91 1c 01 	lds	r27, 0x011C
     6e2:	80 93 89 01 	sts	0x0189, r24
     6e6:	90 93 8a 01 	sts	0x018A, r25
     6ea:	a0 93 8b 01 	sts	0x018B, r26
     6ee:	b0 93 8c 01 	sts	0x018C, r27
	}
}
     6f2:	cf 91       	pop	r28
     6f4:	df 91       	pop	r29
     6f6:	ff 91       	pop	r31
     6f8:	ef 91       	pop	r30
     6fa:	bf 91       	pop	r27
     6fc:	af 91       	pop	r26
     6fe:	9f 91       	pop	r25
     700:	8f 91       	pop	r24
     702:	7f 91       	pop	r23
     704:	6f 91       	pop	r22
     706:	5f 91       	pop	r21
     708:	4f 91       	pop	r20
     70a:	3f 91       	pop	r19
     70c:	2f 91       	pop	r18
     70e:	0f 90       	pop	r0
     710:	00 92 5b 00 	sts	0x005B, r0
     714:	0f 90       	pop	r0
     716:	0f be       	out	0x3f, r0	; 63
     718:	0f 90       	pop	r0
     71a:	1f 90       	pop	r1
     71c:	18 95       	reti

0000071e <TimerSet>:

// Set TimerISR() to tick every M ms
void TimerSet(unsigned long M) {
     71e:	df 93       	push	r29
     720:	cf 93       	push	r28
     722:	00 d0       	rcall	.+0      	; 0x724 <TimerSet+0x6>
     724:	00 d0       	rcall	.+0      	; 0x726 <TimerSet+0x8>
     726:	cd b7       	in	r28, 0x3d	; 61
     728:	de b7       	in	r29, 0x3e	; 62
     72a:	69 83       	std	Y+1, r22	; 0x01
     72c:	7a 83       	std	Y+2, r23	; 0x02
     72e:	8b 83       	std	Y+3, r24	; 0x03
     730:	9c 83       	std	Y+4, r25	; 0x04
	_avr_timer_M = M;
     732:	89 81       	ldd	r24, Y+1	; 0x01
     734:	9a 81       	ldd	r25, Y+2	; 0x02
     736:	ab 81       	ldd	r26, Y+3	; 0x03
     738:	bc 81       	ldd	r27, Y+4	; 0x04
     73a:	80 93 19 01 	sts	0x0119, r24
     73e:	90 93 1a 01 	sts	0x011A, r25
     742:	a0 93 1b 01 	sts	0x011B, r26
     746:	b0 93 1c 01 	sts	0x011C, r27
	_avr_timer_cntcurr = _avr_timer_M;
     74a:	80 91 19 01 	lds	r24, 0x0119
     74e:	90 91 1a 01 	lds	r25, 0x011A
     752:	a0 91 1b 01 	lds	r26, 0x011B
     756:	b0 91 1c 01 	lds	r27, 0x011C
     75a:	80 93 89 01 	sts	0x0189, r24
     75e:	90 93 8a 01 	sts	0x018A, r25
     762:	a0 93 8b 01 	sts	0x018B, r26
     766:	b0 93 8c 01 	sts	0x018C, r27
}
     76a:	0f 90       	pop	r0
     76c:	0f 90       	pop	r0
     76e:	0f 90       	pop	r0
     770:	0f 90       	pop	r0
     772:	cf 91       	pop	r28
     774:	df 91       	pop	r29
     776:	08 95       	ret

00000778 <isMessageChanging>:
unsigned char message[] = "Welcome to Embedded Bop it!";
unsigned char display[16];
unsigned char user_choice = 0;
//--------End Shared Variables-----------------------------

unsigned char isMessageChanging() {
     778:	df 93       	push	r29
     77a:	cf 93       	push	r28
     77c:	cd b7       	in	r28, 0x3d	; 61
     77e:	de b7       	in	r29, 0x3e	; 62
     780:	6c 97       	sbiw	r28, 0x1c	; 28
     782:	0f b6       	in	r0, 0x3f	; 63
     784:	f8 94       	cli
     786:	de bf       	out	0x3e, r29	; 62
     788:	0f be       	out	0x3f, r0	; 63
     78a:	cd bf       	out	0x3d, r28	; 61
	unsigned char temp[sizeof(message)];
	if (user_choice == CODE_BUTTON1) {
     78c:	90 91 8e 01 	lds	r25, 0x018E
     790:	80 91 01 01 	lds	r24, 0x0101
     794:	98 17       	cp	r25, r24
     796:	51 f4       	brne	.+20     	; 0x7ac <isMessageChanging+0x34>
		strcpy(temp, "Button 1");
     798:	2a e3       	ldi	r18, 0x3A	; 58
     79a:	31 e0       	ldi	r19, 0x01	; 1
     79c:	ce 01       	movw	r24, r28
     79e:	01 96       	adiw	r24, 0x01	; 1
     7a0:	b9 01       	movw	r22, r18
     7a2:	49 e0       	ldi	r20, 0x09	; 9
     7a4:	50 e0       	ldi	r21, 0x00	; 0
     7a6:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     7aa:	69 c0       	rjmp	.+210    	; 0x87e <isMessageChanging+0x106>
	} else 	if (user_choice == CODE_BUTTON2) {
     7ac:	90 91 8e 01 	lds	r25, 0x018E
     7b0:	80 91 02 01 	lds	r24, 0x0102
     7b4:	98 17       	cp	r25, r24
     7b6:	51 f4       	brne	.+20     	; 0x7cc <isMessageChanging+0x54>
		strcpy(temp, "Button 2");
     7b8:	23 e4       	ldi	r18, 0x43	; 67
     7ba:	31 e0       	ldi	r19, 0x01	; 1
     7bc:	ce 01       	movw	r24, r28
     7be:	01 96       	adiw	r24, 0x01	; 1
     7c0:	b9 01       	movw	r22, r18
     7c2:	49 e0       	ldi	r20, 0x09	; 9
     7c4:	50 e0       	ldi	r21, 0x00	; 0
     7c6:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     7ca:	59 c0       	rjmp	.+178    	; 0x87e <isMessageChanging+0x106>
	} else 	if (user_choice == CODE_BUTTON3) {
     7cc:	90 91 8e 01 	lds	r25, 0x018E
     7d0:	80 91 03 01 	lds	r24, 0x0103
     7d4:	98 17       	cp	r25, r24
     7d6:	51 f4       	brne	.+20     	; 0x7ec <isMessageChanging+0x74>
		strcpy(temp, "Button 3");
     7d8:	2c e4       	ldi	r18, 0x4C	; 76
     7da:	31 e0       	ldi	r19, 0x01	; 1
     7dc:	ce 01       	movw	r24, r28
     7de:	01 96       	adiw	r24, 0x01	; 1
     7e0:	b9 01       	movw	r22, r18
     7e2:	49 e0       	ldi	r20, 0x09	; 9
     7e4:	50 e0       	ldi	r21, 0x00	; 0
     7e6:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     7ea:	49 c0       	rjmp	.+146    	; 0x87e <isMessageChanging+0x106>
	} else 	if (user_choice == CODE_BUTTON4) {
     7ec:	90 91 8e 01 	lds	r25, 0x018E
     7f0:	80 91 04 01 	lds	r24, 0x0104
     7f4:	98 17       	cp	r25, r24
     7f6:	51 f4       	brne	.+20     	; 0x80c <isMessageChanging+0x94>
		strcpy(temp, "Button 4");
     7f8:	25 e5       	ldi	r18, 0x55	; 85
     7fa:	31 e0       	ldi	r19, 0x01	; 1
     7fc:	ce 01       	movw	r24, r28
     7fe:	01 96       	adiw	r24, 0x01	; 1
     800:	b9 01       	movw	r22, r18
     802:	49 e0       	ldi	r20, 0x09	; 9
     804:	50 e0       	ldi	r21, 0x00	; 0
     806:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     80a:	39 c0       	rjmp	.+114    	; 0x87e <isMessageChanging+0x106>
	} else 	if (user_choice == CODE_BUTTON5) {
     80c:	90 91 8e 01 	lds	r25, 0x018E
     810:	80 91 05 01 	lds	r24, 0x0105
     814:	98 17       	cp	r25, r24
     816:	51 f4       	brne	.+20     	; 0x82c <isMessageChanging+0xb4>
		strcpy(temp, "Button 5");
     818:	2e e5       	ldi	r18, 0x5E	; 94
     81a:	31 e0       	ldi	r19, 0x01	; 1
     81c:	ce 01       	movw	r24, r28
     81e:	01 96       	adiw	r24, 0x01	; 1
     820:	b9 01       	movw	r22, r18
     822:	49 e0       	ldi	r20, 0x09	; 9
     824:	50 e0       	ldi	r21, 0x00	; 0
     826:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     82a:	29 c0       	rjmp	.+82     	; 0x87e <isMessageChanging+0x106>
	} else if (user_choice == CODE_NOTHING) {
     82c:	90 91 8e 01 	lds	r25, 0x018E
     830:	80 91 00 01 	lds	r24, 0x0100
     834:	98 17       	cp	r25, r24
     836:	51 f4       	brne	.+20     	; 0x84c <isMessageChanging+0xd4>
		strcpy(temp, "Nothing");
     838:	27 e6       	ldi	r18, 0x67	; 103
     83a:	31 e0       	ldi	r19, 0x01	; 1
     83c:	ce 01       	movw	r24, r28
     83e:	01 96       	adiw	r24, 0x01	; 1
     840:	b9 01       	movw	r22, r18
     842:	48 e0       	ldi	r20, 0x08	; 8
     844:	50 e0       	ldi	r21, 0x00	; 0
     846:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     84a:	19 c0       	rjmp	.+50     	; 0x87e <isMessageChanging+0x106>
	} else if (user_choice == CODE_SPINKNOB) {
     84c:	90 91 8e 01 	lds	r25, 0x018E
     850:	80 91 06 01 	lds	r24, 0x0106
     854:	98 17       	cp	r25, r24
     856:	51 f4       	brne	.+20     	; 0x86c <isMessageChanging+0xf4>
		strcpy(temp, "Spin Knob");
     858:	2f e6       	ldi	r18, 0x6F	; 111
     85a:	31 e0       	ldi	r19, 0x01	; 1
     85c:	ce 01       	movw	r24, r28
     85e:	01 96       	adiw	r24, 0x01	; 1
     860:	b9 01       	movw	r22, r18
     862:	4a e0       	ldi	r20, 0x0A	; 10
     864:	50 e0       	ldi	r21, 0x00	; 0
     866:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
     86a:	09 c0       	rjmp	.+18     	; 0x87e <isMessageChanging+0x106>
	} else {
		strcpy(temp, "Uncaught value");
     86c:	29 e7       	ldi	r18, 0x79	; 121
     86e:	31 e0       	ldi	r19, 0x01	; 1
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b9 01       	movw	r22, r18
     876:	4f e0       	ldi	r20, 0x0F	; 15
     878:	50 e0       	ldi	r21, 0x00	; 0
     87a:	0e 94 4c 09 	call	0x1298	; 0x1298 <memcpy>
	}
	
	if (strcmp(temp,message) == 0) {
     87e:	2e e1       	ldi	r18, 0x1E	; 30
     880:	31 e0       	ldi	r19, 0x01	; 1
     882:	ce 01       	movw	r24, r28
     884:	01 96       	adiw	r24, 0x01	; 1
     886:	b9 01       	movw	r22, r18
     888:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <strcmp>
     88c:	00 97       	sbiw	r24, 0x00	; 0
     88e:	11 f4       	brne	.+4      	; 0x894 <isMessageChanging+0x11c>
		return 0;
     890:	80 e0       	ldi	r24, 0x00	; 0
     892:	15 c0       	rjmp	.+42     	; 0x8be <isMessageChanging+0x146>
	} else {
		memset(message,'\0',strlen(message));
     894:	8e e1       	ldi	r24, 0x1E	; 30
     896:	91 e0       	ldi	r25, 0x01	; 1
     898:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <strlen>
     89c:	9c 01       	movw	r18, r24
     89e:	8e e1       	ldi	r24, 0x1E	; 30
     8a0:	91 e0       	ldi	r25, 0x01	; 1
     8a2:	60 e0       	ldi	r22, 0x00	; 0
     8a4:	70 e0       	ldi	r23, 0x00	; 0
     8a6:	a9 01       	movw	r20, r18
     8a8:	0e 94 55 09 	call	0x12aa	; 0x12aa <memset>
		strcpy(message, temp);
     8ac:	8e e1       	ldi	r24, 0x1E	; 30
     8ae:	91 e0       	ldi	r25, 0x01	; 1
     8b0:	9e 01       	movw	r18, r28
     8b2:	2f 5f       	subi	r18, 0xFF	; 255
     8b4:	3f 4f       	sbci	r19, 0xFF	; 255
     8b6:	b9 01       	movw	r22, r18
     8b8:	0e 94 65 09 	call	0x12ca	; 0x12ca <strcpy>
		return 1;
     8bc:	81 e0       	ldi	r24, 0x01	; 1
	}
}
     8be:	6c 96       	adiw	r28, 0x1c	; 28
     8c0:	0f b6       	in	r0, 0x3f	; 63
     8c2:	f8 94       	cli
     8c4:	de bf       	out	0x3e, r29	; 62
     8c6:	0f be       	out	0x3f, r0	; 63
     8c8:	cd bf       	out	0x3d, r28	; 61
     8ca:	cf 91       	pop	r28
     8cc:	df 91       	pop	r29
     8ce:	08 95       	ret

000008d0 <SMTick1>:

//--------User defined FSMs--------------------------------
enum SM1_States { SM1_start };
// Monitors button connected to PA0. When the button is
// pressed, shared variable "pause" is toggled.
int SMTick1(int state) {
     8d0:	0f 93       	push	r16
     8d2:	1f 93       	push	r17
     8d4:	df 93       	push	r29
     8d6:	cf 93       	push	r28
     8d8:	00 d0       	rcall	.+0      	; 0x8da <SMTick1+0xa>
     8da:	00 d0       	rcall	.+0      	; 0x8dc <SMTick1+0xc>
     8dc:	cd b7       	in	r28, 0x3d	; 61
     8de:	de b7       	in	r29, 0x3e	; 62
     8e0:	9c 83       	std	Y+4, r25	; 0x04
     8e2:	8b 83       	std	Y+3, r24	; 0x03
	unsigned char cursor_position = 1;
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	89 83       	std	Y+1, r24	; 0x01
	unsigned char counter = 0x00;
     8e8:	1a 82       	std	Y+2, r1	; 0x02
	
	//State machine transitions
	switch (state) {
     8ea:	8b 81       	ldd	r24, Y+3	; 0x03
     8ec:	9c 81       	ldd	r25, Y+4	; 0x04
     8ee:	00 97       	sbiw	r24, 0x00	; 0
     8f0:	19 f4       	brne	.+6      	; 0x8f8 <SMTick1+0x28>
		case SM1_start:
			state = SM1_start;
     8f2:	1c 82       	std	Y+4, r1	; 0x04
     8f4:	1b 82       	std	Y+3, r1	; 0x03
			break;
     8f6:	03 c0       	rjmp	.+6      	; 0x8fe <SMTick1+0x2e>
		default:
			state = SM1_start;
     8f8:	1c 82       	std	Y+4, r1	; 0x04
     8fa:	1b 82       	std	Y+3, r1	; 0x03
			break;
     8fc:	00 00       	nop
	}
	//State machine actions
	switch(state) {
     8fe:	8b 81       	ldd	r24, Y+3	; 0x03
     900:	9c 81       	ldd	r25, Y+4	; 0x04
     902:	00 97       	sbiw	r24, 0x00	; 0
     904:	09 f0       	breq	.+2      	; 0x908 <SMTick1+0x38>
     906:	6d c0       	rjmp	.+218    	; 0x9e2 <SMTick1+0x112>
		case SM1_start: 
			if (isMessageChanging()) {
     908:	0e 94 bc 03 	call	0x778	; 0x778 <isMessageChanging>
     90c:	88 23       	and	r24, r24
     90e:	11 f0       	breq	.+4      	; 0x914 <SMTick1+0x44>
				array_position = 0;
     910:	10 92 8d 01 	sts	0x018D, r1
				//memset(display,0,strlen(display));
			}
		
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     914:	1a 82       	std	Y+2, r1	; 0x02
     916:	80 91 8d 01 	lds	r24, 0x018D
     91a:	89 83       	std	Y+1, r24	; 0x01
     91c:	30 c0       	rjmp	.+96     	; 0x97e <SMTick1+0xae>
				if (cursor_position > strlen(message)) {
     91e:	89 81       	ldd	r24, Y+1	; 0x01
     920:	08 2f       	mov	r16, r24
     922:	10 e0       	ldi	r17, 0x00	; 0
     924:	8e e1       	ldi	r24, 0x1E	; 30
     926:	91 e0       	ldi	r25, 0x01	; 1
     928:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <strlen>
     92c:	80 17       	cp	r24, r16
     92e:	91 07       	cpc	r25, r17
     930:	50 f4       	brcc	.+20     	; 0x946 <SMTick1+0x76>
					cursor_position = 0;
     932:	19 82       	std	Y+1, r1	; 0x01
					display[counter] = ' ';
     934:	8a 81       	ldd	r24, Y+2	; 0x02
     936:	88 2f       	mov	r24, r24
     938:	90 e0       	ldi	r25, 0x00	; 0
     93a:	86 55       	subi	r24, 0x56	; 86
     93c:	9e 4f       	sbci	r25, 0xFE	; 254
     93e:	20 e2       	ldi	r18, 0x20	; 32
     940:	fc 01       	movw	r30, r24
     942:	20 83       	st	Z, r18
     944:	16 c0       	rjmp	.+44     	; 0x972 <SMTick1+0xa2>
				} else if (cursor_position - 1 >= 0) {
     946:	89 81       	ldd	r24, Y+1	; 0x01
     948:	88 2f       	mov	r24, r24
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	01 97       	sbiw	r24, 0x01	; 1
     94e:	99 23       	and	r25, r25
     950:	84 f0       	brlt	.+32     	; 0x972 <SMTick1+0xa2>
					display[counter] = message[cursor_position - 1]; 
     952:	8a 81       	ldd	r24, Y+2	; 0x02
     954:	88 2f       	mov	r24, r24
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	29 81       	ldd	r18, Y+1	; 0x01
     95a:	22 2f       	mov	r18, r18
     95c:	30 e0       	ldi	r19, 0x00	; 0
     95e:	21 50       	subi	r18, 0x01	; 1
     960:	30 40       	sbci	r19, 0x00	; 0
     962:	22 5e       	subi	r18, 0xE2	; 226
     964:	3e 4f       	sbci	r19, 0xFE	; 254
     966:	f9 01       	movw	r30, r18
     968:	20 81       	ld	r18, Z
     96a:	86 55       	subi	r24, 0x56	; 86
     96c:	9e 4f       	sbci	r25, 0xFE	; 254
     96e:	fc 01       	movw	r30, r24
     970:	20 83       	st	Z, r18
			if (isMessageChanging()) {
				array_position = 0;
				//memset(display,0,strlen(display));
			}
		
			for (counter = 0, cursor_position = array_position; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     972:	89 81       	ldd	r24, Y+1	; 0x01
     974:	8f 5f       	subi	r24, 0xFF	; 255
     976:	89 83       	std	Y+1, r24	; 0x01
     978:	8a 81       	ldd	r24, Y+2	; 0x02
     97a:	8f 5f       	subi	r24, 0xFF	; 255
     97c:	8a 83       	std	Y+2, r24	; 0x02
     97e:	80 91 1d 01 	lds	r24, 0x011D
     982:	9a 81       	ldd	r25, Y+2	; 0x02
     984:	98 17       	cp	r25, r24
     986:	58 f2       	brcs	.-106    	; 0x91e <SMTick1+0x4e>
					display[counter] = message[cursor_position - 1]; 
				}
				
			}
			
			for (counter = 0, cursor_position = 0; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     988:	1a 82       	std	Y+2, r1	; 0x02
     98a:	19 82       	std	Y+1, r1	; 0x01
     98c:	12 c0       	rjmp	.+36     	; 0x9b2 <SMTick1+0xe2>
				LCD_Cursor(cursor_position);
     98e:	89 81       	ldd	r24, Y+1	; 0x01
     990:	0e 94 6b 07 	call	0xed6	; 0xed6 <LCD_Cursor>
				LCD_WriteData(display[counter]);
     994:	8a 81       	ldd	r24, Y+2	; 0x02
     996:	88 2f       	mov	r24, r24
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	86 55       	subi	r24, 0x56	; 86
     99c:	9e 4f       	sbci	r25, 0xFE	; 254
     99e:	fc 01       	movw	r30, r24
     9a0:	80 81       	ld	r24, Z
     9a2:	0e 94 0f 07 	call	0xe1e	; 0xe1e <LCD_WriteData>
					display[counter] = message[cursor_position - 1]; 
				}
				
			}
			
			for (counter = 0, cursor_position = 0; counter < LENGTH_OF_LCD; cursor_position = cursor_position + 1, counter = counter + 1) {
     9a6:	89 81       	ldd	r24, Y+1	; 0x01
     9a8:	8f 5f       	subi	r24, 0xFF	; 255
     9aa:	89 83       	std	Y+1, r24	; 0x01
     9ac:	8a 81       	ldd	r24, Y+2	; 0x02
     9ae:	8f 5f       	subi	r24, 0xFF	; 255
     9b0:	8a 83       	std	Y+2, r24	; 0x02
     9b2:	80 91 1d 01 	lds	r24, 0x011D
     9b6:	9a 81       	ldd	r25, Y+2	; 0x02
     9b8:	98 17       	cp	r25, r24
     9ba:	48 f3       	brcs	.-46     	; 0x98e <SMTick1+0xbe>
				LCD_Cursor(cursor_position);
				LCD_WriteData(display[counter]);
			}	
			array_position = array_position + 1;
     9bc:	80 91 8d 01 	lds	r24, 0x018D
     9c0:	8f 5f       	subi	r24, 0xFF	; 255
     9c2:	80 93 8d 01 	sts	0x018D, r24
			if (array_position == strlen(message)) {
     9c6:	80 91 8d 01 	lds	r24, 0x018D
     9ca:	08 2f       	mov	r16, r24
     9cc:	10 e0       	ldi	r17, 0x00	; 0
     9ce:	8e e1       	ldi	r24, 0x1E	; 30
     9d0:	91 e0       	ldi	r25, 0x01	; 1
     9d2:	0e 94 6c 09 	call	0x12d8	; 0x12d8 <strlen>
     9d6:	08 17       	cp	r16, r24
     9d8:	19 07       	cpc	r17, r25
     9da:	29 f4       	brne	.+10     	; 0x9e6 <SMTick1+0x116>
				array_position = 0;
     9dc:	10 92 8d 01 	sts	0x018D, r1
			}			
			break;
     9e0:	03 c0       	rjmp	.+6      	; 0x9e8 <SMTick1+0x118>
		default: break;
     9e2:	00 00       	nop
     9e4:	01 c0       	rjmp	.+2      	; 0x9e8 <SMTick1+0x118>
			}	
			array_position = array_position + 1;
			if (array_position == strlen(message)) {
				array_position = 0;
			}			
			break;
     9e6:	00 00       	nop
		default: break;
	}
	return state;
     9e8:	8b 81       	ldd	r24, Y+3	; 0x03
     9ea:	9c 81       	ldd	r25, Y+4	; 0x04
}
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	0f 90       	pop	r0
     9f2:	0f 90       	pop	r0
     9f4:	cf 91       	pop	r28
     9f6:	df 91       	pop	r29
     9f8:	1f 91       	pop	r17
     9fa:	0f 91       	pop	r16
     9fc:	08 95       	ret

000009fe <SMTick2>:

/**
* get received message and save as user choice
*/
enum SM2_States { SM2_start };
int SMTick2(int state) {
     9fe:	df 93       	push	r29
     a00:	cf 93       	push	r28
     a02:	00 d0       	rcall	.+0      	; 0xa04 <SMTick2+0x6>
     a04:	cd b7       	in	r28, 0x3d	; 61
     a06:	de b7       	in	r29, 0x3e	; 62
     a08:	9a 83       	std	Y+2, r25	; 0x02
     a0a:	89 83       	std	Y+1, r24	; 0x01
	
	//State machine transitions
	switch (state) {
     a0c:	89 81       	ldd	r24, Y+1	; 0x01
     a0e:	9a 81       	ldd	r25, Y+2	; 0x02
     a10:	00 97       	sbiw	r24, 0x00	; 0
     a12:	19 f4       	brne	.+6      	; 0xa1a <SMTick2+0x1c>
		case SM2_start:
			state = SM2_start;
     a14:	1a 82       	std	Y+2, r1	; 0x02
     a16:	19 82       	std	Y+1, r1	; 0x01
			break;
     a18:	03 c0       	rjmp	.+6      	; 0xa20 <SMTick2+0x22>
		default:
			state = SM2_start;
     a1a:	1a 82       	std	Y+2, r1	; 0x02
     a1c:	19 82       	std	Y+1, r1	; 0x01
			break;
     a1e:	00 00       	nop
	}
	//State machine actions
	switch(state) {
     a20:	89 81       	ldd	r24, Y+1	; 0x01
     a22:	9a 81       	ldd	r25, Y+2	; 0x02
     a24:	00 97       	sbiw	r24, 0x00	; 0
     a26:	59 f4       	brne	.+22     	; 0xa3e <SMTick2+0x40>
		case SM2_start: 
			if (USART_HasReceived(1)) {
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	0e 94 db 00 	call	0x1b6	; 0x1b6 <USART_HasReceived>
     a2e:	88 23       	and	r24, r24
     a30:	41 f0       	breq	.+16     	; 0xa42 <SMTick2+0x44>
				user_choice = USART_Receive(1);
     a32:	81 e0       	ldi	r24, 0x01	; 1
     a34:	0e 94 4c 01 	call	0x298	; 0x298 <USART_Receive>
     a38:	80 93 8e 01 	sts	0x018E, r24
			} 
			break;
     a3c:	03 c0       	rjmp	.+6      	; 0xa44 <SMTick2+0x46>
		default: break;
     a3e:	00 00       	nop
     a40:	01 c0       	rjmp	.+2      	; 0xa44 <SMTick2+0x46>
	switch(state) {
		case SM2_start: 
			if (USART_HasReceived(1)) {
				user_choice = USART_Receive(1);
			} 
			break;
     a42:	00 00       	nop
		default: break;
	}
	return state;
     a44:	89 81       	ldd	r24, Y+1	; 0x01
     a46:	9a 81       	ldd	r25, Y+2	; 0x02
}
     a48:	0f 90       	pop	r0
     a4a:	0f 90       	pop	r0
     a4c:	cf 91       	pop	r28
     a4e:	df 91       	pop	r29
     a50:	08 95       	ret

00000a52 <main>:

// Implement scheduler code from PES.
int main() {
     a52:	0f 93       	push	r16
     a54:	1f 93       	push	r17
     a56:	df 93       	push	r29
     a58:	cf 93       	push	r28
     a5a:	cd b7       	in	r28, 0x3d	; 61
     a5c:	de b7       	in	r29, 0x3e	; 62
     a5e:	a0 97       	sbiw	r28, 0x20	; 32
     a60:	0f b6       	in	r0, 0x3f	; 63
     a62:	f8 94       	cli
     a64:	de bf       	out	0x3e, r29	; 62
     a66:	0f be       	out	0x3f, r0	; 63
     a68:	cd bf       	out	0x3d, r28	; 61
	// Set Data Direction Registers
	// Buttons PORTA[0-7], set AVR PORTA
	// to pull down logic
	DDRA = 0x00; PORTA = 0xFF;
     a6a:	81 e2       	ldi	r24, 0x21	; 33
     a6c:	90 e0       	ldi	r25, 0x00	; 0
     a6e:	fc 01       	movw	r30, r24
     a70:	10 82       	st	Z, r1
     a72:	82 e2       	ldi	r24, 0x22	; 34
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	2f ef       	ldi	r18, 0xFF	; 255
     a78:	fc 01       	movw	r30, r24
     a7a:	20 83       	st	Z, r18
	DDRB = 0xFF; PORTB = 0x00;
     a7c:	84 e2       	ldi	r24, 0x24	; 36
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	2f ef       	ldi	r18, 0xFF	; 255
     a82:	fc 01       	movw	r30, r24
     a84:	20 83       	st	Z, r18
     a86:	85 e2       	ldi	r24, 0x25	; 37
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	fc 01       	movw	r30, r24
     a8c:	10 82       	st	Z, r1
	DDRC = 0xFF; PORTC = 0x00; // LCD data lines
     a8e:	87 e2       	ldi	r24, 0x27	; 39
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	2f ef       	ldi	r18, 0xFF	; 255
     a94:	fc 01       	movw	r30, r24
     a96:	20 83       	st	Z, r18
     a98:	88 e2       	ldi	r24, 0x28	; 40
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	fc 01       	movw	r30, r24
     a9e:	10 82       	st	Z, r1
	DDRD = 0xFF; PORTD = 0x00; // LCD control lines
     aa0:	8a e2       	ldi	r24, 0x2A	; 42
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	2f ef       	ldi	r18, 0xFF	; 255
     aa6:	fc 01       	movw	r30, r24
     aa8:	20 83       	st	Z, r18
     aaa:	8b e2       	ldi	r24, 0x2B	; 43
     aac:	90 e0       	ldi	r25, 0x00	; 0
     aae:	fc 01       	movw	r30, r24
     ab0:	10 82       	st	Z, r1
	
	// Period for the tasks
	unsigned long int SMTick1_calc = 500;
     ab2:	84 ef       	ldi	r24, 0xF4	; 244
     ab4:	91 e0       	ldi	r25, 0x01	; 1
     ab6:	a0 e0       	ldi	r26, 0x00	; 0
     ab8:	b0 e0       	ldi	r27, 0x00	; 0
     aba:	8b 83       	std	Y+3, r24	; 0x03
     abc:	9c 83       	std	Y+4, r25	; 0x04
     abe:	ad 83       	std	Y+5, r26	; 0x05
     ac0:	be 83       	std	Y+6, r27	; 0x06
	unsigned long int SMTick2_calc = 1;
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	a0 e0       	ldi	r26, 0x00	; 0
     ac8:	b0 e0       	ldi	r27, 0x00	; 0
     aca:	8f 83       	std	Y+7, r24	; 0x07
     acc:	98 87       	std	Y+8, r25	; 0x08
     ace:	a9 87       	std	Y+9, r26	; 0x09
     ad0:	ba 87       	std	Y+10, r27	; 0x0a
	
	//Calculating GCD
	unsigned long int tmpGCD = 1;
     ad2:	81 e0       	ldi	r24, 0x01	; 1
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	a0 e0       	ldi	r26, 0x00	; 0
     ad8:	b0 e0       	ldi	r27, 0x00	; 0
     ada:	8b 87       	std	Y+11, r24	; 0x0b
     adc:	9c 87       	std	Y+12, r25	; 0x0c
     ade:	ad 87       	std	Y+13, r26	; 0x0d
     ae0:	be 87       	std	Y+14, r27	; 0x0e
	tmpGCD = findGCD(SMTick1_calc, SMTick2_calc);
     ae2:	8b 81       	ldd	r24, Y+3	; 0x03
     ae4:	9c 81       	ldd	r25, Y+4	; 0x04
     ae6:	ad 81       	ldd	r26, Y+5	; 0x05
     ae8:	be 81       	ldd	r27, Y+6	; 0x06
     aea:	2f 81       	ldd	r18, Y+7	; 0x07
     aec:	38 85       	ldd	r19, Y+8	; 0x08
     aee:	49 85       	ldd	r20, Y+9	; 0x09
     af0:	5a 85       	ldd	r21, Y+10	; 0x0a
     af2:	bc 01       	movw	r22, r24
     af4:	cd 01       	movw	r24, r26
     af6:	0e 94 70 01 	call	0x2e0	; 0x2e0 <findGCD>
     afa:	dc 01       	movw	r26, r24
     afc:	cb 01       	movw	r24, r22
     afe:	8b 87       	std	Y+11, r24	; 0x0b
     b00:	9c 87       	std	Y+12, r25	; 0x0c
     b02:	ad 87       	std	Y+13, r26	; 0x0d
     b04:	be 87       	std	Y+14, r27	; 0x0e
	
	//Greatest common divisor for all tasks
	// or smallest time unit for tasks.
	unsigned long int GCD = tmpGCD;
     b06:	8b 85       	ldd	r24, Y+11	; 0x0b
     b08:	9c 85       	ldd	r25, Y+12	; 0x0c
     b0a:	ad 85       	ldd	r26, Y+13	; 0x0d
     b0c:	be 85       	ldd	r27, Y+14	; 0x0e
     b0e:	8f 87       	std	Y+15, r24	; 0x0f
     b10:	98 8b       	std	Y+16, r25	; 0x10
     b12:	a9 8b       	std	Y+17, r26	; 0x11
     b14:	ba 8b       	std	Y+18, r27	; 0x12
	
	//Recalculate GCD periods for scheduler
	unsigned long int SMTick1_period = SMTick1_calc/GCD;
     b16:	8b 81       	ldd	r24, Y+3	; 0x03
     b18:	9c 81       	ldd	r25, Y+4	; 0x04
     b1a:	ad 81       	ldd	r26, Y+5	; 0x05
     b1c:	be 81       	ldd	r27, Y+6	; 0x06
     b1e:	2f 85       	ldd	r18, Y+15	; 0x0f
     b20:	38 89       	ldd	r19, Y+16	; 0x10
     b22:	49 89       	ldd	r20, Y+17	; 0x11
     b24:	5a 89       	ldd	r21, Y+18	; 0x12
     b26:	bc 01       	movw	r22, r24
     b28:	cd 01       	movw	r24, r26
     b2a:	0e 94 2a 09 	call	0x1254	; 0x1254 <__udivmodsi4>
     b2e:	2b 8b       	std	Y+19, r18	; 0x13
     b30:	3c 8b       	std	Y+20, r19	; 0x14
     b32:	4d 8b       	std	Y+21, r20	; 0x15
     b34:	5e 8b       	std	Y+22, r21	; 0x16
	unsigned long int SMTick2_period = SMTick2_calc/GCD;
     b36:	8f 81       	ldd	r24, Y+7	; 0x07
     b38:	98 85       	ldd	r25, Y+8	; 0x08
     b3a:	a9 85       	ldd	r26, Y+9	; 0x09
     b3c:	ba 85       	ldd	r27, Y+10	; 0x0a
     b3e:	2f 85       	ldd	r18, Y+15	; 0x0f
     b40:	38 89       	ldd	r19, Y+16	; 0x10
     b42:	49 89       	ldd	r20, Y+17	; 0x11
     b44:	5a 89       	ldd	r21, Y+18	; 0x12
     b46:	bc 01       	movw	r22, r24
     b48:	cd 01       	movw	r24, r26
     b4a:	0e 94 2a 09 	call	0x1254	; 0x1254 <__udivmodsi4>
     b4e:	2f 8b       	std	Y+23, r18	; 0x17
     b50:	38 8f       	std	Y+24, r19	; 0x18
     b52:	49 8f       	std	Y+25, r20	; 0x19
     b54:	5a 8f       	std	Y+26, r21	; 0x1a

	//Declare an array of tasks
	static task task1, task2;
	task *tasks[] = { &task1 , &task2 };
     b56:	8f e8       	ldi	r24, 0x8F	; 143
     b58:	91 e0       	ldi	r25, 0x01	; 1
     b5a:	9e 8f       	std	Y+30, r25	; 0x1e
     b5c:	8d 8f       	std	Y+29, r24	; 0x1d
     b5e:	8a e9       	ldi	r24, 0x9A	; 154
     b60:	91 e0       	ldi	r25, 0x01	; 1
     b62:	98 a3       	std	Y+32, r25	; 0x20
     b64:	8f 8f       	std	Y+31, r24	; 0x1f
	const unsigned short numTasks = sizeof(tasks)/sizeof(task*);
     b66:	82 e0       	ldi	r24, 0x02	; 2
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	9c 8f       	std	Y+28, r25	; 0x1c
     b6c:	8b 8f       	std	Y+27, r24	; 0x1b
	// Task 1
	task1.state = -1;
     b6e:	8f ef       	ldi	r24, 0xFF	; 255
     b70:	80 93 8f 01 	sts	0x018F, r24
	task1.period = SMTick1_period;
     b74:	8b 89       	ldd	r24, Y+19	; 0x13
     b76:	9c 89       	ldd	r25, Y+20	; 0x14
     b78:	ad 89       	ldd	r26, Y+21	; 0x15
     b7a:	be 89       	ldd	r27, Y+22	; 0x16
     b7c:	80 93 90 01 	sts	0x0190, r24
     b80:	90 93 91 01 	sts	0x0191, r25
     b84:	a0 93 92 01 	sts	0x0192, r26
     b88:	b0 93 93 01 	sts	0x0193, r27
	task1.elapsedTime = SMTick1_period;
     b8c:	8b 89       	ldd	r24, Y+19	; 0x13
     b8e:	9c 89       	ldd	r25, Y+20	; 0x14
     b90:	ad 89       	ldd	r26, Y+21	; 0x15
     b92:	be 89       	ldd	r27, Y+22	; 0x16
     b94:	80 93 94 01 	sts	0x0194, r24
     b98:	90 93 95 01 	sts	0x0195, r25
     b9c:	a0 93 96 01 	sts	0x0196, r26
     ba0:	b0 93 97 01 	sts	0x0197, r27
	task1.TickFct = &SMTick1;
     ba4:	88 e6       	ldi	r24, 0x68	; 104
     ba6:	94 e0       	ldi	r25, 0x04	; 4
     ba8:	90 93 99 01 	sts	0x0199, r25
     bac:	80 93 98 01 	sts	0x0198, r24
	// Task 2
	task2.state = -1;
     bb0:	8f ef       	ldi	r24, 0xFF	; 255
     bb2:	80 93 9a 01 	sts	0x019A, r24
	task2.period = SMTick2_period;
     bb6:	8f 89       	ldd	r24, Y+23	; 0x17
     bb8:	98 8d       	ldd	r25, Y+24	; 0x18
     bba:	a9 8d       	ldd	r26, Y+25	; 0x19
     bbc:	ba 8d       	ldd	r27, Y+26	; 0x1a
     bbe:	80 93 9b 01 	sts	0x019B, r24
     bc2:	90 93 9c 01 	sts	0x019C, r25
     bc6:	a0 93 9d 01 	sts	0x019D, r26
     bca:	b0 93 9e 01 	sts	0x019E, r27
	task2.elapsedTime = SMTick2_period;
     bce:	8f 89       	ldd	r24, Y+23	; 0x17
     bd0:	98 8d       	ldd	r25, Y+24	; 0x18
     bd2:	a9 8d       	ldd	r26, Y+25	; 0x19
     bd4:	ba 8d       	ldd	r27, Y+26	; 0x1a
     bd6:	80 93 9f 01 	sts	0x019F, r24
     bda:	90 93 a0 01 	sts	0x01A0, r25
     bde:	a0 93 a1 01 	sts	0x01A1, r26
     be2:	b0 93 a2 01 	sts	0x01A2, r27
	task2.TickFct = &SMTick2;
     be6:	8f ef       	ldi	r24, 0xFF	; 255
     be8:	94 e0       	ldi	r25, 0x04	; 4
     bea:	90 93 a4 01 	sts	0x01A4, r25
     bee:	80 93 a3 01 	sts	0x01A3, r24
	// Set the timer and turn it on
	TimerSet(GCD);
     bf2:	8f 85       	ldd	r24, Y+15	; 0x0f
     bf4:	98 89       	ldd	r25, Y+16	; 0x10
     bf6:	a9 89       	ldd	r26, Y+17	; 0x11
     bf8:	ba 89       	ldd	r27, Y+18	; 0x12
     bfa:	bc 01       	movw	r22, r24
     bfc:	cd 01       	movw	r24, r26
     bfe:	0e 94 8f 03 	call	0x71e	; 0x71e <TimerSet>
	TimerOn();
     c02:	0e 94 e5 02 	call	0x5ca	; 0x5ca <TimerOn>
	// Scheduler for-loop iterator
	unsigned short i;
	LCD_init();
     c06:	0e 94 c5 06 	call	0xd8a	; 0xd8a <LCD_init>
	LCD_ClearScreen();
     c0a:	0e 94 bb 06 	call	0xd76	; 0xd76 <LCD_ClearScreen>
	
	initUSART(1);
     c0e:	81 e0       	ldi	r24, 0x01	; 1
     c10:	0e 94 67 00 	call	0xce	; 0xce <initUSART>
	USART_Flush(1);
     c14:	81 e0       	ldi	r24, 0x01	; 1
     c16:	0e 94 f3 00 	call	0x1e6	; 0x1e6 <USART_Flush>
	
	while(1) {		
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
     c1a:	1a 82       	std	Y+2, r1	; 0x02
     c1c:	19 82       	std	Y+1, r1	; 0x01
     c1e:	9b c0       	rjmp	.+310    	; 0xd56 <main+0x304>
			// Task is ready to tick
			if ( tasks[i]->elapsedTime == tasks[i]->period ) {
     c20:	89 81       	ldd	r24, Y+1	; 0x01
     c22:	9a 81       	ldd	r25, Y+2	; 0x02
     c24:	88 0f       	add	r24, r24
     c26:	99 1f       	adc	r25, r25
     c28:	9e 01       	movw	r18, r28
     c2a:	2f 5f       	subi	r18, 0xFF	; 255
     c2c:	3f 4f       	sbci	r19, 0xFF	; 255
     c2e:	82 0f       	add	r24, r18
     c30:	93 1f       	adc	r25, r19
     c32:	4c 96       	adiw	r24, 0x1c	; 28
     c34:	fc 01       	movw	r30, r24
     c36:	80 81       	ld	r24, Z
     c38:	91 81       	ldd	r25, Z+1	; 0x01
     c3a:	fc 01       	movw	r30, r24
     c3c:	25 81       	ldd	r18, Z+5	; 0x05
     c3e:	36 81       	ldd	r19, Z+6	; 0x06
     c40:	47 81       	ldd	r20, Z+7	; 0x07
     c42:	50 85       	ldd	r21, Z+8	; 0x08
     c44:	89 81       	ldd	r24, Y+1	; 0x01
     c46:	9a 81       	ldd	r25, Y+2	; 0x02
     c48:	88 0f       	add	r24, r24
     c4a:	99 1f       	adc	r25, r25
     c4c:	be 01       	movw	r22, r28
     c4e:	6f 5f       	subi	r22, 0xFF	; 255
     c50:	7f 4f       	sbci	r23, 0xFF	; 255
     c52:	86 0f       	add	r24, r22
     c54:	97 1f       	adc	r25, r23
     c56:	4c 96       	adiw	r24, 0x1c	; 28
     c58:	fc 01       	movw	r30, r24
     c5a:	80 81       	ld	r24, Z
     c5c:	91 81       	ldd	r25, Z+1	; 0x01
     c5e:	fc 01       	movw	r30, r24
     c60:	81 81       	ldd	r24, Z+1	; 0x01
     c62:	92 81       	ldd	r25, Z+2	; 0x02
     c64:	a3 81       	ldd	r26, Z+3	; 0x03
     c66:	b4 81       	ldd	r27, Z+4	; 0x04
     c68:	28 17       	cp	r18, r24
     c6a:	39 07       	cpc	r19, r25
     c6c:	4a 07       	cpc	r20, r26
     c6e:	5b 07       	cpc	r21, r27
     c70:	09 f0       	breq	.+2      	; 0xc74 <main+0x222>
     c72:	45 c0       	rjmp	.+138    	; 0xcfe <main+0x2ac>
				// Setting next state for task
				tasks[i]->state = tasks[i]->TickFct(tasks[i]->state);
     c74:	89 81       	ldd	r24, Y+1	; 0x01
     c76:	9a 81       	ldd	r25, Y+2	; 0x02
     c78:	88 0f       	add	r24, r24
     c7a:	99 1f       	adc	r25, r25
     c7c:	9e 01       	movw	r18, r28
     c7e:	2f 5f       	subi	r18, 0xFF	; 255
     c80:	3f 4f       	sbci	r19, 0xFF	; 255
     c82:	82 0f       	add	r24, r18
     c84:	93 1f       	adc	r25, r19
     c86:	4c 96       	adiw	r24, 0x1c	; 28
     c88:	fc 01       	movw	r30, r24
     c8a:	00 81       	ld	r16, Z
     c8c:	11 81       	ldd	r17, Z+1	; 0x01
     c8e:	89 81       	ldd	r24, Y+1	; 0x01
     c90:	9a 81       	ldd	r25, Y+2	; 0x02
     c92:	88 0f       	add	r24, r24
     c94:	99 1f       	adc	r25, r25
     c96:	9e 01       	movw	r18, r28
     c98:	2f 5f       	subi	r18, 0xFF	; 255
     c9a:	3f 4f       	sbci	r19, 0xFF	; 255
     c9c:	82 0f       	add	r24, r18
     c9e:	93 1f       	adc	r25, r19
     ca0:	4c 96       	adiw	r24, 0x1c	; 28
     ca2:	fc 01       	movw	r30, r24
     ca4:	80 81       	ld	r24, Z
     ca6:	91 81       	ldd	r25, Z+1	; 0x01
     ca8:	fc 01       	movw	r30, r24
     caa:	21 85       	ldd	r18, Z+9	; 0x09
     cac:	32 85       	ldd	r19, Z+10	; 0x0a
     cae:	89 81       	ldd	r24, Y+1	; 0x01
     cb0:	9a 81       	ldd	r25, Y+2	; 0x02
     cb2:	88 0f       	add	r24, r24
     cb4:	99 1f       	adc	r25, r25
     cb6:	ae 01       	movw	r20, r28
     cb8:	4f 5f       	subi	r20, 0xFF	; 255
     cba:	5f 4f       	sbci	r21, 0xFF	; 255
     cbc:	84 0f       	add	r24, r20
     cbe:	95 1f       	adc	r25, r21
     cc0:	4c 96       	adiw	r24, 0x1c	; 28
     cc2:	fc 01       	movw	r30, r24
     cc4:	80 81       	ld	r24, Z
     cc6:	91 81       	ldd	r25, Z+1	; 0x01
     cc8:	fc 01       	movw	r30, r24
     cca:	80 81       	ld	r24, Z
     ccc:	99 27       	eor	r25, r25
     cce:	87 fd       	sbrc	r24, 7
     cd0:	90 95       	com	r25
     cd2:	f9 01       	movw	r30, r18
     cd4:	09 95       	icall
     cd6:	f8 01       	movw	r30, r16
     cd8:	80 83       	st	Z, r24
				// Reset elapsed time for next tick.
				tasks[i]->elapsedTime = 0;
     cda:	89 81       	ldd	r24, Y+1	; 0x01
     cdc:	9a 81       	ldd	r25, Y+2	; 0x02
     cde:	88 0f       	add	r24, r24
     ce0:	99 1f       	adc	r25, r25
     ce2:	9e 01       	movw	r18, r28
     ce4:	2f 5f       	subi	r18, 0xFF	; 255
     ce6:	3f 4f       	sbci	r19, 0xFF	; 255
     ce8:	82 0f       	add	r24, r18
     cea:	93 1f       	adc	r25, r19
     cec:	4c 96       	adiw	r24, 0x1c	; 28
     cee:	fc 01       	movw	r30, r24
     cf0:	80 81       	ld	r24, Z
     cf2:	91 81       	ldd	r25, Z+1	; 0x01
     cf4:	fc 01       	movw	r30, r24
     cf6:	15 82       	std	Z+5, r1	; 0x05
     cf8:	16 82       	std	Z+6, r1	; 0x06
     cfa:	17 82       	std	Z+7, r1	; 0x07
     cfc:	10 86       	std	Z+8, r1	; 0x08
			}
			tasks[i]->elapsedTime += 1;
     cfe:	89 81       	ldd	r24, Y+1	; 0x01
     d00:	9a 81       	ldd	r25, Y+2	; 0x02
     d02:	88 0f       	add	r24, r24
     d04:	99 1f       	adc	r25, r25
     d06:	9e 01       	movw	r18, r28
     d08:	2f 5f       	subi	r18, 0xFF	; 255
     d0a:	3f 4f       	sbci	r19, 0xFF	; 255
     d0c:	82 0f       	add	r24, r18
     d0e:	93 1f       	adc	r25, r19
     d10:	4c 96       	adiw	r24, 0x1c	; 28
     d12:	fc 01       	movw	r30, r24
     d14:	20 81       	ld	r18, Z
     d16:	31 81       	ldd	r19, Z+1	; 0x01
     d18:	89 81       	ldd	r24, Y+1	; 0x01
     d1a:	9a 81       	ldd	r25, Y+2	; 0x02
     d1c:	88 0f       	add	r24, r24
     d1e:	99 1f       	adc	r25, r25
     d20:	ae 01       	movw	r20, r28
     d22:	4f 5f       	subi	r20, 0xFF	; 255
     d24:	5f 4f       	sbci	r21, 0xFF	; 255
     d26:	84 0f       	add	r24, r20
     d28:	95 1f       	adc	r25, r21
     d2a:	4c 96       	adiw	r24, 0x1c	; 28
     d2c:	fc 01       	movw	r30, r24
     d2e:	80 81       	ld	r24, Z
     d30:	91 81       	ldd	r25, Z+1	; 0x01
     d32:	fc 01       	movw	r30, r24
     d34:	85 81       	ldd	r24, Z+5	; 0x05
     d36:	96 81       	ldd	r25, Z+6	; 0x06
     d38:	a7 81       	ldd	r26, Z+7	; 0x07
     d3a:	b0 85       	ldd	r27, Z+8	; 0x08
     d3c:	01 96       	adiw	r24, 0x01	; 1
     d3e:	a1 1d       	adc	r26, r1
     d40:	b1 1d       	adc	r27, r1
     d42:	f9 01       	movw	r30, r18
     d44:	85 83       	std	Z+5, r24	; 0x05
     d46:	96 83       	std	Z+6, r25	; 0x06
     d48:	a7 83       	std	Z+7, r26	; 0x07
     d4a:	b0 87       	std	Z+8, r27	; 0x08
	initUSART(1);
	USART_Flush(1);
	
	while(1) {		
		// Scheduler code
		for ( i = 0; i < numTasks; i++ ) {
     d4c:	89 81       	ldd	r24, Y+1	; 0x01
     d4e:	9a 81       	ldd	r25, Y+2	; 0x02
     d50:	01 96       	adiw	r24, 0x01	; 1
     d52:	9a 83       	std	Y+2, r25	; 0x02
     d54:	89 83       	std	Y+1, r24	; 0x01
     d56:	29 81       	ldd	r18, Y+1	; 0x01
     d58:	3a 81       	ldd	r19, Y+2	; 0x02
     d5a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     d5c:	9c 8d       	ldd	r25, Y+28	; 0x1c
     d5e:	28 17       	cp	r18, r24
     d60:	39 07       	cpc	r19, r25
     d62:	08 f4       	brcc	.+2      	; 0xd66 <main+0x314>
     d64:	5d cf       	rjmp	.-326    	; 0xc20 <main+0x1ce>
				// Reset elapsed time for next tick.
				tasks[i]->elapsedTime = 0;
			}
			tasks[i]->elapsedTime += 1;
		}
		while(!TimerFlag);
     d66:	00 00       	nop
     d68:	80 91 88 01 	lds	r24, 0x0188
     d6c:	88 23       	and	r24, r24
     d6e:	e1 f3       	breq	.-8      	; 0xd68 <main+0x316>
		TimerFlag = 0;
     d70:	10 92 88 01 	sts	0x0188, r1
	}
     d74:	52 cf       	rjmp	.-348    	; 0xc1a <main+0x1c8>

00000d76 <LCD_ClearScreen>:
#define RS 6			// pin number of uC connected to pin 4 of LCD disp.
#define E 7			// pin number of uC connected to pin 6 of LCD disp.

/*-------------------------------------------------------------------------*/

void LCD_ClearScreen(void) {
     d76:	df 93       	push	r29
     d78:	cf 93       	push	r28
     d7a:	cd b7       	in	r28, 0x3d	; 61
     d7c:	de b7       	in	r29, 0x3e	; 62
   LCD_WriteCommand(0x01);
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
}
     d84:	cf 91       	pop	r28
     d86:	df 91       	pop	r29
     d88:	08 95       	ret

00000d8a <LCD_init>:

void LCD_init(void) {
     d8a:	df 93       	push	r29
     d8c:	cf 93       	push	r28
     d8e:	cd b7       	in	r28, 0x3d	; 61
     d90:	de b7       	in	r29, 0x3e	; 62

    //wait for 100 ms.
	delay_ms(100);
     d92:	84 e6       	ldi	r24, 0x64	; 100
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	0e 94 81 07 	call	0xf02	; 0xf02 <delay_ms>
	LCD_WriteCommand(0x38);
     d9a:	88 e3       	ldi	r24, 0x38	; 56
     d9c:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
	LCD_WriteCommand(0x06);
     da0:	86 e0       	ldi	r24, 0x06	; 6
     da2:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
	LCD_WriteCommand(0x0f);
     da6:	8f e0       	ldi	r24, 0x0F	; 15
     da8:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
	LCD_WriteCommand(0x01);
     dac:	81 e0       	ldi	r24, 0x01	; 1
     dae:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
	delay_ms(10);						 
     db2:	8a e0       	ldi	r24, 0x0A	; 10
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	0e 94 81 07 	call	0xf02	; 0xf02 <delay_ms>
}
     dba:	cf 91       	pop	r28
     dbc:	df 91       	pop	r29
     dbe:	08 95       	ret

00000dc0 <LCD_WriteCommand>:

void LCD_WriteCommand (unsigned char Command) {
     dc0:	df 93       	push	r29
     dc2:	cf 93       	push	r28
     dc4:	0f 92       	push	r0
     dc6:	cd b7       	in	r28, 0x3d	; 61
     dc8:	de b7       	in	r29, 0x3e	; 62
     dca:	89 83       	std	Y+1, r24	; 0x01
   CLR_BIT(CONTROL_BUS,RS);
     dcc:	8b e2       	ldi	r24, 0x2B	; 43
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	2b e2       	ldi	r18, 0x2B	; 43
     dd2:	30 e0       	ldi	r19, 0x00	; 0
     dd4:	f9 01       	movw	r30, r18
     dd6:	20 81       	ld	r18, Z
     dd8:	2f 7b       	andi	r18, 0xBF	; 191
     dda:	fc 01       	movw	r30, r24
     ddc:	20 83       	st	Z, r18
   DATA_BUS = Command;
     dde:	88 e2       	ldi	r24, 0x28	; 40
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	29 81       	ldd	r18, Y+1	; 0x01
     de4:	fc 01       	movw	r30, r24
     de6:	20 83       	st	Z, r18
   SET_BIT(CONTROL_BUS,E);
     de8:	8b e2       	ldi	r24, 0x2B	; 43
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	2b e2       	ldi	r18, 0x2B	; 43
     dee:	30 e0       	ldi	r19, 0x00	; 0
     df0:	f9 01       	movw	r30, r18
     df2:	20 81       	ld	r18, Z
     df4:	20 68       	ori	r18, 0x80	; 128
     df6:	fc 01       	movw	r30, r24
     df8:	20 83       	st	Z, r18
   asm("nop");
     dfa:	00 00       	nop
   CLR_BIT(CONTROL_BUS,E);
     dfc:	8b e2       	ldi	r24, 0x2B	; 43
     dfe:	90 e0       	ldi	r25, 0x00	; 0
     e00:	2b e2       	ldi	r18, 0x2B	; 43
     e02:	30 e0       	ldi	r19, 0x00	; 0
     e04:	f9 01       	movw	r30, r18
     e06:	20 81       	ld	r18, Z
     e08:	2f 77       	andi	r18, 0x7F	; 127
     e0a:	fc 01       	movw	r30, r24
     e0c:	20 83       	st	Z, r18
   delay_ms(2); // ClearScreen requires 1.52ms to execute
     e0e:	82 e0       	ldi	r24, 0x02	; 2
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	0e 94 81 07 	call	0xf02	; 0xf02 <delay_ms>
}
     e16:	0f 90       	pop	r0
     e18:	cf 91       	pop	r28
     e1a:	df 91       	pop	r29
     e1c:	08 95       	ret

00000e1e <LCD_WriteData>:

void LCD_WriteData(unsigned char Data) {
     e1e:	df 93       	push	r29
     e20:	cf 93       	push	r28
     e22:	0f 92       	push	r0
     e24:	cd b7       	in	r28, 0x3d	; 61
     e26:	de b7       	in	r29, 0x3e	; 62
     e28:	89 83       	std	Y+1, r24	; 0x01
   SET_BIT(CONTROL_BUS,RS);
     e2a:	8b e2       	ldi	r24, 0x2B	; 43
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	2b e2       	ldi	r18, 0x2B	; 43
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	f9 01       	movw	r30, r18
     e34:	20 81       	ld	r18, Z
     e36:	20 64       	ori	r18, 0x40	; 64
     e38:	fc 01       	movw	r30, r24
     e3a:	20 83       	st	Z, r18
   DATA_BUS = Data;
     e3c:	88 e2       	ldi	r24, 0x28	; 40
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	29 81       	ldd	r18, Y+1	; 0x01
     e42:	fc 01       	movw	r30, r24
     e44:	20 83       	st	Z, r18
   SET_BIT(CONTROL_BUS,E);
     e46:	8b e2       	ldi	r24, 0x2B	; 43
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	2b e2       	ldi	r18, 0x2B	; 43
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	f9 01       	movw	r30, r18
     e50:	20 81       	ld	r18, Z
     e52:	20 68       	ori	r18, 0x80	; 128
     e54:	fc 01       	movw	r30, r24
     e56:	20 83       	st	Z, r18
   asm("nop");
     e58:	00 00       	nop
   CLR_BIT(CONTROL_BUS,E);
     e5a:	8b e2       	ldi	r24, 0x2B	; 43
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	2b e2       	ldi	r18, 0x2B	; 43
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	f9 01       	movw	r30, r18
     e64:	20 81       	ld	r18, Z
     e66:	2f 77       	andi	r18, 0x7F	; 127
     e68:	fc 01       	movw	r30, r24
     e6a:	20 83       	st	Z, r18
   delay_ms(1);
     e6c:	81 e0       	ldi	r24, 0x01	; 1
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	0e 94 81 07 	call	0xf02	; 0xf02 <delay_ms>
}
     e74:	0f 90       	pop	r0
     e76:	cf 91       	pop	r28
     e78:	df 91       	pop	r29
     e7a:	08 95       	ret

00000e7c <LCD_DisplayString>:

void LCD_DisplayString( unsigned char column, const unsigned char* string) {
     e7c:	df 93       	push	r29
     e7e:	cf 93       	push	r28
     e80:	00 d0       	rcall	.+0      	; 0xe82 <LCD_DisplayString+0x6>
     e82:	00 d0       	rcall	.+0      	; 0xe84 <LCD_DisplayString+0x8>
     e84:	cd b7       	in	r28, 0x3d	; 61
     e86:	de b7       	in	r29, 0x3e	; 62
     e88:	8a 83       	std	Y+2, r24	; 0x02
     e8a:	7c 83       	std	Y+4, r23	; 0x04
     e8c:	6b 83       	std	Y+3, r22	; 0x03
   LCD_ClearScreen();
     e8e:	0e 94 bb 06 	call	0xd76	; 0xd76 <LCD_ClearScreen>
   unsigned char c = column;
     e92:	8a 81       	ldd	r24, Y+2	; 0x02
     e94:	89 83       	std	Y+1, r24	; 0x01
   while(*string) {
     e96:	12 c0       	rjmp	.+36     	; 0xebc <LCD_DisplayString+0x40>
      LCD_Cursor(c++);
     e98:	89 81       	ldd	r24, Y+1	; 0x01
     e9a:	99 81       	ldd	r25, Y+1	; 0x01
     e9c:	9f 5f       	subi	r25, 0xFF	; 255
     e9e:	99 83       	std	Y+1, r25	; 0x01
     ea0:	0e 94 6b 07 	call	0xed6	; 0xed6 <LCD_Cursor>
      LCD_WriteData(*string++);
     ea4:	8b 81       	ldd	r24, Y+3	; 0x03
     ea6:	9c 81       	ldd	r25, Y+4	; 0x04
     ea8:	fc 01       	movw	r30, r24
     eaa:	20 81       	ld	r18, Z
     eac:	8b 81       	ldd	r24, Y+3	; 0x03
     eae:	9c 81       	ldd	r25, Y+4	; 0x04
     eb0:	01 96       	adiw	r24, 0x01	; 1
     eb2:	9c 83       	std	Y+4, r25	; 0x04
     eb4:	8b 83       	std	Y+3, r24	; 0x03
     eb6:	82 2f       	mov	r24, r18
     eb8:	0e 94 0f 07 	call	0xe1e	; 0xe1e <LCD_WriteData>
}

void LCD_DisplayString( unsigned char column, const unsigned char* string) {
   LCD_ClearScreen();
   unsigned char c = column;
   while(*string) {
     ebc:	8b 81       	ldd	r24, Y+3	; 0x03
     ebe:	9c 81       	ldd	r25, Y+4	; 0x04
     ec0:	fc 01       	movw	r30, r24
     ec2:	80 81       	ld	r24, Z
     ec4:	88 23       	and	r24, r24
     ec6:	41 f7       	brne	.-48     	; 0xe98 <LCD_DisplayString+0x1c>
      LCD_Cursor(c++);
      LCD_WriteData(*string++);
   }
}
     ec8:	0f 90       	pop	r0
     eca:	0f 90       	pop	r0
     ecc:	0f 90       	pop	r0
     ece:	0f 90       	pop	r0
     ed0:	cf 91       	pop	r28
     ed2:	df 91       	pop	r29
     ed4:	08 95       	ret

00000ed6 <LCD_Cursor>:

void LCD_Cursor(unsigned char column) {
     ed6:	df 93       	push	r29
     ed8:	cf 93       	push	r28
     eda:	0f 92       	push	r0
     edc:	cd b7       	in	r28, 0x3d	; 61
     ede:	de b7       	in	r29, 0x3e	; 62
     ee0:	89 83       	std	Y+1, r24	; 0x01
   if ( column < 17 ) { // 16x1 LCD: column < 9
     ee2:	89 81       	ldd	r24, Y+1	; 0x01
     ee4:	81 31       	cpi	r24, 0x11	; 17
     ee6:	28 f4       	brcc	.+10     	; 0xef2 <LCD_Cursor+0x1c>
						// 16x2 LCD: column < 17
      LCD_WriteCommand(0x80 + column - 1);
     ee8:	89 81       	ldd	r24, Y+1	; 0x01
     eea:	81 58       	subi	r24, 0x81	; 129
     eec:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
     ef0:	04 c0       	rjmp	.+8      	; 0xefa <LCD_Cursor+0x24>
   } else {
      LCD_WriteCommand(0xB8 + column - 9);	// 16x1 LCD: column - 1
     ef2:	89 81       	ldd	r24, Y+1	; 0x01
     ef4:	81 55       	subi	r24, 0x51	; 81
     ef6:	0e 94 e0 06 	call	0xdc0	; 0xdc0 <LCD_WriteCommand>
											// 16x2 LCD: column - 9
   }
}
     efa:	0f 90       	pop	r0
     efc:	cf 91       	pop	r28
     efe:	df 91       	pop	r29
     f00:	08 95       	ret

00000f02 <delay_ms>:

void delay_ms(int miliSec) //for 8 Mhz crystal

{
     f02:	df 93       	push	r29
     f04:	cf 93       	push	r28
     f06:	00 d0       	rcall	.+0      	; 0xf08 <delay_ms+0x6>
     f08:	00 d0       	rcall	.+0      	; 0xf0a <delay_ms+0x8>
     f0a:	00 d0       	rcall	.+0      	; 0xf0c <delay_ms+0xa>
     f0c:	cd b7       	in	r28, 0x3d	; 61
     f0e:	de b7       	in	r29, 0x3e	; 62
     f10:	9e 83       	std	Y+6, r25	; 0x06
     f12:	8d 83       	std	Y+5, r24	; 0x05
    int i,j;
    for(i=0;i<miliSec;i++)
     f14:	1a 82       	std	Y+2, r1	; 0x02
     f16:	19 82       	std	Y+1, r1	; 0x01
     f18:	14 c0       	rjmp	.+40     	; 0xf42 <delay_ms+0x40>
    for(j=0;j<775;j++)
     f1a:	1c 82       	std	Y+4, r1	; 0x04
     f1c:	1b 82       	std	Y+3, r1	; 0x03
     f1e:	06 c0       	rjmp	.+12     	; 0xf2c <delay_ms+0x2a>
  {
   asm("nop");
     f20:	00 00       	nop
void delay_ms(int miliSec) //for 8 Mhz crystal

{
    int i,j;
    for(i=0;i<miliSec;i++)
    for(j=0;j<775;j++)
     f22:	8b 81       	ldd	r24, Y+3	; 0x03
     f24:	9c 81       	ldd	r25, Y+4	; 0x04
     f26:	01 96       	adiw	r24, 0x01	; 1
     f28:	9c 83       	std	Y+4, r25	; 0x04
     f2a:	8b 83       	std	Y+3, r24	; 0x03
     f2c:	8b 81       	ldd	r24, Y+3	; 0x03
     f2e:	9c 81       	ldd	r25, Y+4	; 0x04
     f30:	23 e0       	ldi	r18, 0x03	; 3
     f32:	87 30       	cpi	r24, 0x07	; 7
     f34:	92 07       	cpc	r25, r18
     f36:	a4 f3       	brlt	.-24     	; 0xf20 <delay_ms+0x1e>

void delay_ms(int miliSec) //for 8 Mhz crystal

{
    int i,j;
    for(i=0;i<miliSec;i++)
     f38:	89 81       	ldd	r24, Y+1	; 0x01
     f3a:	9a 81       	ldd	r25, Y+2	; 0x02
     f3c:	01 96       	adiw	r24, 0x01	; 1
     f3e:	9a 83       	std	Y+2, r25	; 0x02
     f40:	89 83       	std	Y+1, r24	; 0x01
     f42:	29 81       	ldd	r18, Y+1	; 0x01
     f44:	3a 81       	ldd	r19, Y+2	; 0x02
     f46:	8d 81       	ldd	r24, Y+5	; 0x05
     f48:	9e 81       	ldd	r25, Y+6	; 0x06
     f4a:	28 17       	cp	r18, r24
     f4c:	39 07       	cpc	r19, r25
     f4e:	2c f3       	brlt	.-54     	; 0xf1a <delay_ms+0x18>
    for(j=0;j<775;j++)
  {
   asm("nop");
  }
}
     f50:	26 96       	adiw	r28, 0x06	; 6
     f52:	0f b6       	in	r0, 0x3f	; 63
     f54:	f8 94       	cli
     f56:	de bf       	out	0x3e, r29	; 62
     f58:	0f be       	out	0x3f, r0	; 63
     f5a:	cd bf       	out	0x3d, r28	; 61
     f5c:	cf 91       	pop	r28
     f5e:	df 91       	pop	r29
     f60:	08 95       	ret

00000f62 <__cmpsf2>:
     f62:	9c d0       	rcall	.+312    	; 0x109c <__fp_cmp>
     f64:	08 f4       	brcc	.+2      	; 0xf68 <__cmpsf2+0x6>
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	08 95       	ret

00000f6a <__divsf3>:
     f6a:	0c d0       	rcall	.+24     	; 0xf84 <__divsf3x>
     f6c:	d2 c0       	rjmp	.+420    	; 0x1112 <__fp_round>
     f6e:	ca d0       	rcall	.+404    	; 0x1104 <__fp_pscB>
     f70:	40 f0       	brcs	.+16     	; 0xf82 <__divsf3+0x18>
     f72:	c1 d0       	rcall	.+386    	; 0x10f6 <__fp_pscA>
     f74:	30 f0       	brcs	.+12     	; 0xf82 <__divsf3+0x18>
     f76:	21 f4       	brne	.+8      	; 0xf80 <__divsf3+0x16>
     f78:	5f 3f       	cpi	r21, 0xFF	; 255
     f7a:	19 f0       	breq	.+6      	; 0xf82 <__divsf3+0x18>
     f7c:	b3 c0       	rjmp	.+358    	; 0x10e4 <__fp_inf>
     f7e:	51 11       	cpse	r21, r1
     f80:	fc c0       	rjmp	.+504    	; 0x117a <__fp_szero>
     f82:	b6 c0       	rjmp	.+364    	; 0x10f0 <__fp_nan>

00000f84 <__divsf3x>:
     f84:	d7 d0       	rcall	.+430    	; 0x1134 <__fp_split3>
     f86:	98 f3       	brcs	.-26     	; 0xf6e <__divsf3+0x4>

00000f88 <__divsf3_pse>:
     f88:	99 23       	and	r25, r25
     f8a:	c9 f3       	breq	.-14     	; 0xf7e <__divsf3+0x14>
     f8c:	55 23       	and	r21, r21
     f8e:	b1 f3       	breq	.-20     	; 0xf7c <__divsf3+0x12>
     f90:	95 1b       	sub	r25, r21
     f92:	55 0b       	sbc	r21, r21
     f94:	bb 27       	eor	r27, r27
     f96:	aa 27       	eor	r26, r26
     f98:	62 17       	cp	r22, r18
     f9a:	73 07       	cpc	r23, r19
     f9c:	84 07       	cpc	r24, r20
     f9e:	38 f0       	brcs	.+14     	; 0xfae <__divsf3_pse+0x26>
     fa0:	9f 5f       	subi	r25, 0xFF	; 255
     fa2:	5f 4f       	sbci	r21, 0xFF	; 255
     fa4:	22 0f       	add	r18, r18
     fa6:	33 1f       	adc	r19, r19
     fa8:	44 1f       	adc	r20, r20
     faa:	aa 1f       	adc	r26, r26
     fac:	a9 f3       	breq	.-22     	; 0xf98 <__divsf3_pse+0x10>
     fae:	33 d0       	rcall	.+102    	; 0x1016 <__divsf3_pse+0x8e>
     fb0:	0e 2e       	mov	r0, r30
     fb2:	3a f0       	brmi	.+14     	; 0xfc2 <__divsf3_pse+0x3a>
     fb4:	e0 e8       	ldi	r30, 0x80	; 128
     fb6:	30 d0       	rcall	.+96     	; 0x1018 <__divsf3_pse+0x90>
     fb8:	91 50       	subi	r25, 0x01	; 1
     fba:	50 40       	sbci	r21, 0x00	; 0
     fbc:	e6 95       	lsr	r30
     fbe:	00 1c       	adc	r0, r0
     fc0:	ca f7       	brpl	.-14     	; 0xfb4 <__divsf3_pse+0x2c>
     fc2:	29 d0       	rcall	.+82     	; 0x1016 <__divsf3_pse+0x8e>
     fc4:	fe 2f       	mov	r31, r30
     fc6:	27 d0       	rcall	.+78     	; 0x1016 <__divsf3_pse+0x8e>
     fc8:	66 0f       	add	r22, r22
     fca:	77 1f       	adc	r23, r23
     fcc:	88 1f       	adc	r24, r24
     fce:	bb 1f       	adc	r27, r27
     fd0:	26 17       	cp	r18, r22
     fd2:	37 07       	cpc	r19, r23
     fd4:	48 07       	cpc	r20, r24
     fd6:	ab 07       	cpc	r26, r27
     fd8:	b0 e8       	ldi	r27, 0x80	; 128
     fda:	09 f0       	breq	.+2      	; 0xfde <__divsf3_pse+0x56>
     fdc:	bb 0b       	sbc	r27, r27
     fde:	80 2d       	mov	r24, r0
     fe0:	bf 01       	movw	r22, r30
     fe2:	ff 27       	eor	r31, r31
     fe4:	93 58       	subi	r25, 0x83	; 131
     fe6:	5f 4f       	sbci	r21, 0xFF	; 255
     fe8:	2a f0       	brmi	.+10     	; 0xff4 <__divsf3_pse+0x6c>
     fea:	9e 3f       	cpi	r25, 0xFE	; 254
     fec:	51 05       	cpc	r21, r1
     fee:	68 f0       	brcs	.+26     	; 0x100a <__divsf3_pse+0x82>
     ff0:	79 c0       	rjmp	.+242    	; 0x10e4 <__fp_inf>
     ff2:	c3 c0       	rjmp	.+390    	; 0x117a <__fp_szero>
     ff4:	5f 3f       	cpi	r21, 0xFF	; 255
     ff6:	ec f3       	brlt	.-6      	; 0xff2 <__divsf3_pse+0x6a>
     ff8:	98 3e       	cpi	r25, 0xE8	; 232
     ffa:	dc f3       	brlt	.-10     	; 0xff2 <__divsf3_pse+0x6a>
     ffc:	86 95       	lsr	r24
     ffe:	77 95       	ror	r23
    1000:	67 95       	ror	r22
    1002:	b7 95       	ror	r27
    1004:	f7 95       	ror	r31
    1006:	9f 5f       	subi	r25, 0xFF	; 255
    1008:	c9 f7       	brne	.-14     	; 0xffc <__divsf3_pse+0x74>
    100a:	88 0f       	add	r24, r24
    100c:	91 1d       	adc	r25, r1
    100e:	96 95       	lsr	r25
    1010:	87 95       	ror	r24
    1012:	97 f9       	bld	r25, 7
    1014:	08 95       	ret
    1016:	e1 e0       	ldi	r30, 0x01	; 1
    1018:	66 0f       	add	r22, r22
    101a:	77 1f       	adc	r23, r23
    101c:	88 1f       	adc	r24, r24
    101e:	bb 1f       	adc	r27, r27
    1020:	62 17       	cp	r22, r18
    1022:	73 07       	cpc	r23, r19
    1024:	84 07       	cpc	r24, r20
    1026:	ba 07       	cpc	r27, r26
    1028:	20 f0       	brcs	.+8      	; 0x1032 <__divsf3_pse+0xaa>
    102a:	62 1b       	sub	r22, r18
    102c:	73 0b       	sbc	r23, r19
    102e:	84 0b       	sbc	r24, r20
    1030:	ba 0b       	sbc	r27, r26
    1032:	ee 1f       	adc	r30, r30
    1034:	88 f7       	brcc	.-30     	; 0x1018 <__divsf3_pse+0x90>
    1036:	e0 95       	com	r30
    1038:	08 95       	ret

0000103a <__fixsfsi>:
    103a:	04 d0       	rcall	.+8      	; 0x1044 <__fixunssfsi>
    103c:	68 94       	set
    103e:	b1 11       	cpse	r27, r1
    1040:	9c c0       	rjmp	.+312    	; 0x117a <__fp_szero>
    1042:	08 95       	ret

00001044 <__fixunssfsi>:
    1044:	7f d0       	rcall	.+254    	; 0x1144 <__fp_splitA>
    1046:	88 f0       	brcs	.+34     	; 0x106a <__fixunssfsi+0x26>
    1048:	9f 57       	subi	r25, 0x7F	; 127
    104a:	90 f0       	brcs	.+36     	; 0x1070 <__fixunssfsi+0x2c>
    104c:	b9 2f       	mov	r27, r25
    104e:	99 27       	eor	r25, r25
    1050:	b7 51       	subi	r27, 0x17	; 23
    1052:	a0 f0       	brcs	.+40     	; 0x107c <__fixunssfsi+0x38>
    1054:	d1 f0       	breq	.+52     	; 0x108a <__fixunssfsi+0x46>
    1056:	66 0f       	add	r22, r22
    1058:	77 1f       	adc	r23, r23
    105a:	88 1f       	adc	r24, r24
    105c:	99 1f       	adc	r25, r25
    105e:	1a f0       	brmi	.+6      	; 0x1066 <__fixunssfsi+0x22>
    1060:	ba 95       	dec	r27
    1062:	c9 f7       	brne	.-14     	; 0x1056 <__fixunssfsi+0x12>
    1064:	12 c0       	rjmp	.+36     	; 0x108a <__fixunssfsi+0x46>
    1066:	b1 30       	cpi	r27, 0x01	; 1
    1068:	81 f0       	breq	.+32     	; 0x108a <__fixunssfsi+0x46>
    106a:	86 d0       	rcall	.+268    	; 0x1178 <__fp_zero>
    106c:	b1 e0       	ldi	r27, 0x01	; 1
    106e:	08 95       	ret
    1070:	83 c0       	rjmp	.+262    	; 0x1178 <__fp_zero>
    1072:	67 2f       	mov	r22, r23
    1074:	78 2f       	mov	r23, r24
    1076:	88 27       	eor	r24, r24
    1078:	b8 5f       	subi	r27, 0xF8	; 248
    107a:	39 f0       	breq	.+14     	; 0x108a <__fixunssfsi+0x46>
    107c:	b9 3f       	cpi	r27, 0xF9	; 249
    107e:	cc f3       	brlt	.-14     	; 0x1072 <__fixunssfsi+0x2e>
    1080:	86 95       	lsr	r24
    1082:	77 95       	ror	r23
    1084:	67 95       	ror	r22
    1086:	b3 95       	inc	r27
    1088:	d9 f7       	brne	.-10     	; 0x1080 <__fixunssfsi+0x3c>
    108a:	3e f4       	brtc	.+14     	; 0x109a <__fixunssfsi+0x56>
    108c:	90 95       	com	r25
    108e:	80 95       	com	r24
    1090:	70 95       	com	r23
    1092:	61 95       	neg	r22
    1094:	7f 4f       	sbci	r23, 0xFF	; 255
    1096:	8f 4f       	sbci	r24, 0xFF	; 255
    1098:	9f 4f       	sbci	r25, 0xFF	; 255
    109a:	08 95       	ret

0000109c <__fp_cmp>:
    109c:	99 0f       	add	r25, r25
    109e:	00 08       	sbc	r0, r0
    10a0:	55 0f       	add	r21, r21
    10a2:	aa 0b       	sbc	r26, r26
    10a4:	e0 e8       	ldi	r30, 0x80	; 128
    10a6:	fe ef       	ldi	r31, 0xFE	; 254
    10a8:	16 16       	cp	r1, r22
    10aa:	17 06       	cpc	r1, r23
    10ac:	e8 07       	cpc	r30, r24
    10ae:	f9 07       	cpc	r31, r25
    10b0:	c0 f0       	brcs	.+48     	; 0x10e2 <__fp_cmp+0x46>
    10b2:	12 16       	cp	r1, r18
    10b4:	13 06       	cpc	r1, r19
    10b6:	e4 07       	cpc	r30, r20
    10b8:	f5 07       	cpc	r31, r21
    10ba:	98 f0       	brcs	.+38     	; 0x10e2 <__fp_cmp+0x46>
    10bc:	62 1b       	sub	r22, r18
    10be:	73 0b       	sbc	r23, r19
    10c0:	84 0b       	sbc	r24, r20
    10c2:	95 0b       	sbc	r25, r21
    10c4:	39 f4       	brne	.+14     	; 0x10d4 <__fp_cmp+0x38>
    10c6:	0a 26       	eor	r0, r26
    10c8:	61 f0       	breq	.+24     	; 0x10e2 <__fp_cmp+0x46>
    10ca:	23 2b       	or	r18, r19
    10cc:	24 2b       	or	r18, r20
    10ce:	25 2b       	or	r18, r21
    10d0:	21 f4       	brne	.+8      	; 0x10da <__fp_cmp+0x3e>
    10d2:	08 95       	ret
    10d4:	0a 26       	eor	r0, r26
    10d6:	09 f4       	brne	.+2      	; 0x10da <__fp_cmp+0x3e>
    10d8:	a1 40       	sbci	r26, 0x01	; 1
    10da:	a6 95       	lsr	r26
    10dc:	8f ef       	ldi	r24, 0xFF	; 255
    10de:	81 1d       	adc	r24, r1
    10e0:	81 1d       	adc	r24, r1
    10e2:	08 95       	ret

000010e4 <__fp_inf>:
    10e4:	97 f9       	bld	r25, 7
    10e6:	9f 67       	ori	r25, 0x7F	; 127
    10e8:	80 e8       	ldi	r24, 0x80	; 128
    10ea:	70 e0       	ldi	r23, 0x00	; 0
    10ec:	60 e0       	ldi	r22, 0x00	; 0
    10ee:	08 95       	ret

000010f0 <__fp_nan>:
    10f0:	9f ef       	ldi	r25, 0xFF	; 255
    10f2:	80 ec       	ldi	r24, 0xC0	; 192
    10f4:	08 95       	ret

000010f6 <__fp_pscA>:
    10f6:	00 24       	eor	r0, r0
    10f8:	0a 94       	dec	r0
    10fa:	16 16       	cp	r1, r22
    10fc:	17 06       	cpc	r1, r23
    10fe:	18 06       	cpc	r1, r24
    1100:	09 06       	cpc	r0, r25
    1102:	08 95       	ret

00001104 <__fp_pscB>:
    1104:	00 24       	eor	r0, r0
    1106:	0a 94       	dec	r0
    1108:	12 16       	cp	r1, r18
    110a:	13 06       	cpc	r1, r19
    110c:	14 06       	cpc	r1, r20
    110e:	05 06       	cpc	r0, r21
    1110:	08 95       	ret

00001112 <__fp_round>:
    1112:	09 2e       	mov	r0, r25
    1114:	03 94       	inc	r0
    1116:	00 0c       	add	r0, r0
    1118:	11 f4       	brne	.+4      	; 0x111e <__fp_round+0xc>
    111a:	88 23       	and	r24, r24
    111c:	52 f0       	brmi	.+20     	; 0x1132 <__fp_round+0x20>
    111e:	bb 0f       	add	r27, r27
    1120:	40 f4       	brcc	.+16     	; 0x1132 <__fp_round+0x20>
    1122:	bf 2b       	or	r27, r31
    1124:	11 f4       	brne	.+4      	; 0x112a <__fp_round+0x18>
    1126:	60 ff       	sbrs	r22, 0
    1128:	04 c0       	rjmp	.+8      	; 0x1132 <__fp_round+0x20>
    112a:	6f 5f       	subi	r22, 0xFF	; 255
    112c:	7f 4f       	sbci	r23, 0xFF	; 255
    112e:	8f 4f       	sbci	r24, 0xFF	; 255
    1130:	9f 4f       	sbci	r25, 0xFF	; 255
    1132:	08 95       	ret

00001134 <__fp_split3>:
    1134:	57 fd       	sbrc	r21, 7
    1136:	90 58       	subi	r25, 0x80	; 128
    1138:	44 0f       	add	r20, r20
    113a:	55 1f       	adc	r21, r21
    113c:	59 f0       	breq	.+22     	; 0x1154 <__fp_splitA+0x10>
    113e:	5f 3f       	cpi	r21, 0xFF	; 255
    1140:	71 f0       	breq	.+28     	; 0x115e <__fp_splitA+0x1a>
    1142:	47 95       	ror	r20

00001144 <__fp_splitA>:
    1144:	88 0f       	add	r24, r24
    1146:	97 fb       	bst	r25, 7
    1148:	99 1f       	adc	r25, r25
    114a:	61 f0       	breq	.+24     	; 0x1164 <__fp_splitA+0x20>
    114c:	9f 3f       	cpi	r25, 0xFF	; 255
    114e:	79 f0       	breq	.+30     	; 0x116e <__fp_splitA+0x2a>
    1150:	87 95       	ror	r24
    1152:	08 95       	ret
    1154:	12 16       	cp	r1, r18
    1156:	13 06       	cpc	r1, r19
    1158:	14 06       	cpc	r1, r20
    115a:	55 1f       	adc	r21, r21
    115c:	f2 cf       	rjmp	.-28     	; 0x1142 <__fp_split3+0xe>
    115e:	46 95       	lsr	r20
    1160:	f1 df       	rcall	.-30     	; 0x1144 <__fp_splitA>
    1162:	08 c0       	rjmp	.+16     	; 0x1174 <__fp_splitA+0x30>
    1164:	16 16       	cp	r1, r22
    1166:	17 06       	cpc	r1, r23
    1168:	18 06       	cpc	r1, r24
    116a:	99 1f       	adc	r25, r25
    116c:	f1 cf       	rjmp	.-30     	; 0x1150 <__fp_splitA+0xc>
    116e:	86 95       	lsr	r24
    1170:	71 05       	cpc	r23, r1
    1172:	61 05       	cpc	r22, r1
    1174:	08 94       	sec
    1176:	08 95       	ret

00001178 <__fp_zero>:
    1178:	e8 94       	clt

0000117a <__fp_szero>:
    117a:	bb 27       	eor	r27, r27
    117c:	66 27       	eor	r22, r22
    117e:	77 27       	eor	r23, r23
    1180:	cb 01       	movw	r24, r22
    1182:	97 f9       	bld	r25, 7
    1184:	08 95       	ret

00001186 <__gesf2>:
    1186:	8a df       	rcall	.-236    	; 0x109c <__fp_cmp>
    1188:	08 f4       	brcc	.+2      	; 0x118c <__gesf2+0x6>
    118a:	8f ef       	ldi	r24, 0xFF	; 255
    118c:	08 95       	ret

0000118e <__mulsf3>:
    118e:	0b d0       	rcall	.+22     	; 0x11a6 <__mulsf3x>
    1190:	c0 cf       	rjmp	.-128    	; 0x1112 <__fp_round>
    1192:	b1 df       	rcall	.-158    	; 0x10f6 <__fp_pscA>
    1194:	28 f0       	brcs	.+10     	; 0x11a0 <__mulsf3+0x12>
    1196:	b6 df       	rcall	.-148    	; 0x1104 <__fp_pscB>
    1198:	18 f0       	brcs	.+6      	; 0x11a0 <__mulsf3+0x12>
    119a:	95 23       	and	r25, r21
    119c:	09 f0       	breq	.+2      	; 0x11a0 <__mulsf3+0x12>
    119e:	a2 cf       	rjmp	.-188    	; 0x10e4 <__fp_inf>
    11a0:	a7 cf       	rjmp	.-178    	; 0x10f0 <__fp_nan>
    11a2:	11 24       	eor	r1, r1
    11a4:	ea cf       	rjmp	.-44     	; 0x117a <__fp_szero>

000011a6 <__mulsf3x>:
    11a6:	c6 df       	rcall	.-116    	; 0x1134 <__fp_split3>
    11a8:	a0 f3       	brcs	.-24     	; 0x1192 <__mulsf3+0x4>

000011aa <__mulsf3_pse>:
    11aa:	95 9f       	mul	r25, r21
    11ac:	d1 f3       	breq	.-12     	; 0x11a2 <__mulsf3+0x14>
    11ae:	95 0f       	add	r25, r21
    11b0:	50 e0       	ldi	r21, 0x00	; 0
    11b2:	55 1f       	adc	r21, r21
    11b4:	62 9f       	mul	r22, r18
    11b6:	f0 01       	movw	r30, r0
    11b8:	72 9f       	mul	r23, r18
    11ba:	bb 27       	eor	r27, r27
    11bc:	f0 0d       	add	r31, r0
    11be:	b1 1d       	adc	r27, r1
    11c0:	63 9f       	mul	r22, r19
    11c2:	aa 27       	eor	r26, r26
    11c4:	f0 0d       	add	r31, r0
    11c6:	b1 1d       	adc	r27, r1
    11c8:	aa 1f       	adc	r26, r26
    11ca:	64 9f       	mul	r22, r20
    11cc:	66 27       	eor	r22, r22
    11ce:	b0 0d       	add	r27, r0
    11d0:	a1 1d       	adc	r26, r1
    11d2:	66 1f       	adc	r22, r22
    11d4:	82 9f       	mul	r24, r18
    11d6:	22 27       	eor	r18, r18
    11d8:	b0 0d       	add	r27, r0
    11da:	a1 1d       	adc	r26, r1
    11dc:	62 1f       	adc	r22, r18
    11de:	73 9f       	mul	r23, r19
    11e0:	b0 0d       	add	r27, r0
    11e2:	a1 1d       	adc	r26, r1
    11e4:	62 1f       	adc	r22, r18
    11e6:	83 9f       	mul	r24, r19
    11e8:	a0 0d       	add	r26, r0
    11ea:	61 1d       	adc	r22, r1
    11ec:	22 1f       	adc	r18, r18
    11ee:	74 9f       	mul	r23, r20
    11f0:	33 27       	eor	r19, r19
    11f2:	a0 0d       	add	r26, r0
    11f4:	61 1d       	adc	r22, r1
    11f6:	23 1f       	adc	r18, r19
    11f8:	84 9f       	mul	r24, r20
    11fa:	60 0d       	add	r22, r0
    11fc:	21 1d       	adc	r18, r1
    11fe:	82 2f       	mov	r24, r18
    1200:	76 2f       	mov	r23, r22
    1202:	6a 2f       	mov	r22, r26
    1204:	11 24       	eor	r1, r1
    1206:	9f 57       	subi	r25, 0x7F	; 127
    1208:	50 40       	sbci	r21, 0x00	; 0
    120a:	8a f0       	brmi	.+34     	; 0x122e <__mulsf3_pse+0x84>
    120c:	e1 f0       	breq	.+56     	; 0x1246 <__mulsf3_pse+0x9c>
    120e:	88 23       	and	r24, r24
    1210:	4a f0       	brmi	.+18     	; 0x1224 <__mulsf3_pse+0x7a>
    1212:	ee 0f       	add	r30, r30
    1214:	ff 1f       	adc	r31, r31
    1216:	bb 1f       	adc	r27, r27
    1218:	66 1f       	adc	r22, r22
    121a:	77 1f       	adc	r23, r23
    121c:	88 1f       	adc	r24, r24
    121e:	91 50       	subi	r25, 0x01	; 1
    1220:	50 40       	sbci	r21, 0x00	; 0
    1222:	a9 f7       	brne	.-22     	; 0x120e <__mulsf3_pse+0x64>
    1224:	9e 3f       	cpi	r25, 0xFE	; 254
    1226:	51 05       	cpc	r21, r1
    1228:	70 f0       	brcs	.+28     	; 0x1246 <__mulsf3_pse+0x9c>
    122a:	5c cf       	rjmp	.-328    	; 0x10e4 <__fp_inf>
    122c:	a6 cf       	rjmp	.-180    	; 0x117a <__fp_szero>
    122e:	5f 3f       	cpi	r21, 0xFF	; 255
    1230:	ec f3       	brlt	.-6      	; 0x122c <__mulsf3_pse+0x82>
    1232:	98 3e       	cpi	r25, 0xE8	; 232
    1234:	dc f3       	brlt	.-10     	; 0x122c <__mulsf3_pse+0x82>
    1236:	86 95       	lsr	r24
    1238:	77 95       	ror	r23
    123a:	67 95       	ror	r22
    123c:	b7 95       	ror	r27
    123e:	f7 95       	ror	r31
    1240:	e7 95       	ror	r30
    1242:	9f 5f       	subi	r25, 0xFF	; 255
    1244:	c1 f7       	brne	.-16     	; 0x1236 <__mulsf3_pse+0x8c>
    1246:	fe 2b       	or	r31, r30
    1248:	88 0f       	add	r24, r24
    124a:	91 1d       	adc	r25, r1
    124c:	96 95       	lsr	r25
    124e:	87 95       	ror	r24
    1250:	97 f9       	bld	r25, 7
    1252:	08 95       	ret

00001254 <__udivmodsi4>:
    1254:	a1 e2       	ldi	r26, 0x21	; 33
    1256:	1a 2e       	mov	r1, r26
    1258:	aa 1b       	sub	r26, r26
    125a:	bb 1b       	sub	r27, r27
    125c:	fd 01       	movw	r30, r26
    125e:	0d c0       	rjmp	.+26     	; 0x127a <__udivmodsi4_ep>

00001260 <__udivmodsi4_loop>:
    1260:	aa 1f       	adc	r26, r26
    1262:	bb 1f       	adc	r27, r27
    1264:	ee 1f       	adc	r30, r30
    1266:	ff 1f       	adc	r31, r31
    1268:	a2 17       	cp	r26, r18
    126a:	b3 07       	cpc	r27, r19
    126c:	e4 07       	cpc	r30, r20
    126e:	f5 07       	cpc	r31, r21
    1270:	20 f0       	brcs	.+8      	; 0x127a <__udivmodsi4_ep>
    1272:	a2 1b       	sub	r26, r18
    1274:	b3 0b       	sbc	r27, r19
    1276:	e4 0b       	sbc	r30, r20
    1278:	f5 0b       	sbc	r31, r21

0000127a <__udivmodsi4_ep>:
    127a:	66 1f       	adc	r22, r22
    127c:	77 1f       	adc	r23, r23
    127e:	88 1f       	adc	r24, r24
    1280:	99 1f       	adc	r25, r25
    1282:	1a 94       	dec	r1
    1284:	69 f7       	brne	.-38     	; 0x1260 <__udivmodsi4_loop>
    1286:	60 95       	com	r22
    1288:	70 95       	com	r23
    128a:	80 95       	com	r24
    128c:	90 95       	com	r25
    128e:	9b 01       	movw	r18, r22
    1290:	ac 01       	movw	r20, r24
    1292:	bd 01       	movw	r22, r26
    1294:	cf 01       	movw	r24, r30
    1296:	08 95       	ret

00001298 <memcpy>:
    1298:	fb 01       	movw	r30, r22
    129a:	dc 01       	movw	r26, r24
    129c:	02 c0       	rjmp	.+4      	; 0x12a2 <memcpy+0xa>
    129e:	01 90       	ld	r0, Z+
    12a0:	0d 92       	st	X+, r0
    12a2:	41 50       	subi	r20, 0x01	; 1
    12a4:	50 40       	sbci	r21, 0x00	; 0
    12a6:	d8 f7       	brcc	.-10     	; 0x129e <memcpy+0x6>
    12a8:	08 95       	ret

000012aa <memset>:
    12aa:	dc 01       	movw	r26, r24
    12ac:	01 c0       	rjmp	.+2      	; 0x12b0 <memset+0x6>
    12ae:	6d 93       	st	X+, r22
    12b0:	41 50       	subi	r20, 0x01	; 1
    12b2:	50 40       	sbci	r21, 0x00	; 0
    12b4:	e0 f7       	brcc	.-8      	; 0x12ae <memset+0x4>
    12b6:	08 95       	ret

000012b8 <strcmp>:
    12b8:	fb 01       	movw	r30, r22
    12ba:	dc 01       	movw	r26, r24
    12bc:	8d 91       	ld	r24, X+
    12be:	01 90       	ld	r0, Z+
    12c0:	80 19       	sub	r24, r0
    12c2:	01 10       	cpse	r0, r1
    12c4:	d9 f3       	breq	.-10     	; 0x12bc <strcmp+0x4>
    12c6:	99 0b       	sbc	r25, r25
    12c8:	08 95       	ret

000012ca <strcpy>:
    12ca:	fb 01       	movw	r30, r22
    12cc:	dc 01       	movw	r26, r24
    12ce:	01 90       	ld	r0, Z+
    12d0:	0d 92       	st	X+, r0
    12d2:	00 20       	and	r0, r0
    12d4:	e1 f7       	brne	.-8      	; 0x12ce <strcpy+0x4>
    12d6:	08 95       	ret

000012d8 <strlen>:
    12d8:	fc 01       	movw	r30, r24
    12da:	01 90       	ld	r0, Z+
    12dc:	00 20       	and	r0, r0
    12de:	e9 f7       	brne	.-6      	; 0x12da <strlen+0x2>
    12e0:	80 95       	com	r24
    12e2:	90 95       	com	r25
    12e4:	8e 0f       	add	r24, r30
    12e6:	9f 1f       	adc	r25, r31
    12e8:	08 95       	ret

000012ea <_exit>:
    12ea:	f8 94       	cli

000012ec <__stop_program>:
    12ec:	ff cf       	rjmp	.-2      	; 0x12ec <__stop_program>
