Timing Analyzer report for ShiftRegister_Demo
Fri Mar 17 23:08:50 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'
 14. Slow 1200mV 85C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'
 25. Slow 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'
 35. Fast 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ShiftRegister_Demo                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processors 3-14        ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; ClkDividerN:clkDividir50M|clkOut ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ClkDividerN:clkDividir50M|clkOut } ;
; CLOCK_50                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                         ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                           ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; 190.04 MHz  ; 190.04 MHz      ; CLOCK_50                         ;                                                ;
; 1116.07 MHz ; 437.64 MHz      ; ClkDividerN:clkDividir50M|clkOut ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -4.262 ; -64.968       ;
; ClkDividerN:clkDividir50M|clkOut ; 0.104  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; ClkDividerN:clkDividir50M|clkOut ; 0.454 ; 0.000         ;
; CLOCK_50                         ; 0.654 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.000 ; -44.120       ;
; ClkDividerN:clkDividir50M|clkOut ; -1.285 ; -10.280       ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.262 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.181      ;
; -4.240 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.159      ;
; -4.150 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.068      ;
; -4.136 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 5.054      ;
; -4.102 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 5.022      ;
; -4.085 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 5.004      ;
; -3.987 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.904      ;
; -3.986 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.904      ;
; -3.980 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.900      ;
; -3.967 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.887      ;
; -3.961 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.880      ;
; -3.937 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.854      ;
; -3.934 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.851      ;
; -3.889 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.806      ;
; -3.847 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.764      ;
; -3.793 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.711      ;
; -3.686 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.603      ;
; -3.651 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.570      ;
; -3.645 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.564      ;
; -3.595 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.512      ;
; -3.592 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.511      ;
; -3.586 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.503      ;
; -3.580 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.499      ;
; -3.555 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.474      ;
; -3.520 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.436      ;
; -3.510 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.429      ;
; -3.503 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.422      ;
; -3.454 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.370      ;
; -3.447 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.366      ;
; -3.355 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.271      ;
; -3.192 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 4.108      ;
; -2.956 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.875      ;
; -2.931 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.850      ;
; -2.820 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.739      ;
; -2.800 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.719      ;
; -2.694 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.613      ;
; -2.689 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.608      ;
; -2.684 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.602      ;
; -2.682 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.601      ;
; -2.665 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.584      ;
; -2.638 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.557      ;
; -2.634 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.552      ;
; -2.632 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.550      ;
; -2.631 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.549      ;
; -2.631 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.549      ;
; -2.614 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.530      ;
; -2.612 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.528      ;
; -2.612 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.530      ;
; -2.611 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.527      ;
; -2.610 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.526      ;
; -2.610 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.528      ;
; -2.609 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.527      ;
; -2.609 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.527      ;
; -2.593 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.511      ;
; -2.591 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.510      ;
; -2.587 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.504      ;
; -2.581 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.496      ;
; -2.580 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.498      ;
; -2.568 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.486      ;
; -2.562 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.481      ;
; -2.561 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.480      ;
; -2.558 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.477      ;
; -2.553 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.471      ;
; -2.551 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.470      ;
; -2.550 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.469      ;
; -2.548 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.464      ;
; -2.546 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.462      ;
; -2.545 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.461      ;
; -2.540 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.454      ;
; -2.538 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.452      ;
; -2.537 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.451      ;
; -2.537 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.456      ;
; -2.531 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.450      ;
; -2.526 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.442      ;
; -2.524 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.440      ;
; -2.523 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.439      ;
; -2.519 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.437      ;
; -2.507 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.426      ;
; -2.485 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.402      ;
; -2.483 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.400      ;
; -2.482 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.399      ;
; -2.481 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.398      ;
; -2.477 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.395      ;
; -2.474 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.393      ;
; -2.472 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.391      ;
; -2.471 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.390      ;
; -2.471 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.388      ;
; -2.469 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.386      ;
; -2.468 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.386      ;
; -2.468 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.385      ;
; -2.467 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.384      ;
; -2.466 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.385      ;
; -2.459 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.378      ;
; -2.458 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 3.374      ;
; -2.457 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.375      ;
; -2.455 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.373      ;
; -2.454 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.372      ;
; -2.454 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.372      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                                ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.104 ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ShiftRegisterLoadN:shiftRegister8|s_reg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.816      ;
; 0.105 ; ShiftRegisterLoadN:shiftRegister8|s_reg[0] ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.815      ;
; 0.106 ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.814      ;
; 0.107 ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.813      ;
; 0.108 ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.812      ;
; 0.108 ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.812      ;
; 0.108 ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.078     ; 0.812      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.454 ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.718      ;
; 0.455 ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.719      ;
; 0.456 ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ShiftRegisterLoadN:shiftRegister8|s_reg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.720      ;
; 0.456 ; ShiftRegisterLoadN:shiftRegister8|s_reg[0] ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.078      ; 0.720      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.654 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.921      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.681 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.948      ;
; 0.972 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.983 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.250      ;
; 0.984 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.985 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.252      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.990 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.257      ;
; 0.991 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 1.005 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.272      ;
; 1.094 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.094 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.361      ;
; 1.095 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.098 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.099 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.099 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.366      ;
; 1.101 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.109 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.376      ;
; 1.111 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.111 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.378      ;
; 1.113 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.113 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.380      ;
; 1.114 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.114 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.381      ;
; 1.116 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.116 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.383      ;
; 1.118 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.385      ;
; 1.119 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.386      ;
; 1.131 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.398      ;
; 1.137 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.404      ;
; 1.137 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.404      ;
; 1.176 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.443      ;
; 1.198 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.466      ;
; 1.202 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.472      ;
; 1.219 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.486      ;
; 1.220 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.487      ;
; 1.222 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.489      ;
; 1.224 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.491      ;
; 1.224 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.493      ;
; 1.225 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.225 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.492      ;
; 1.235 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.502      ;
; 1.237 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.504      ;
; 1.238 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.507      ;
; 1.239 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.506      ;
; 1.240 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.240 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.240 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.240 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.507      ;
; 1.242 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.509      ;
; 1.245 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.512      ;
; 1.260 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.530      ;
; 1.263 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.530      ;
; 1.263 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.530      ;
; 1.270 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.537      ;
; 1.291 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.561      ;
; 1.302 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.569      ;
; 1.305 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.573      ;
; 1.315 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.582      ;
; 1.324 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.592      ;
; 1.324 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.592      ;
; 1.326 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.594      ;
; 1.328 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.595      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                           ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; 205.85 MHz  ; 205.85 MHz      ; CLOCK_50                         ;                                                ;
; 1242.24 MHz ; 437.64 MHz      ; ClkDividerN:clkDividir50M|clkOut ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.858 ; -55.513       ;
; ClkDividerN:clkDividir50M|clkOut ; 0.195  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; ClkDividerN:clkDividir50M|clkOut ; 0.418 ; 0.000         ;
; CLOCK_50                         ; 0.598 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.000 ; -44.120       ;
; ClkDividerN:clkDividir50M|clkOut ; -1.285 ; -10.280       ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.858 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.787      ;
; -3.839 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.768      ;
; -3.763 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.693      ;
; -3.707 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.636      ;
; -3.704 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.632      ;
; -3.690 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.618      ;
; -3.655 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.585      ;
; -3.622 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.549      ;
; -3.616 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.546      ;
; -3.592 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.521      ;
; -3.568 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.496      ;
; -3.555 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.482      ;
; -3.554 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.481      ;
; -3.506 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.433      ;
; -3.475 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.402      ;
; -3.425 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.353      ;
; -3.330 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.257      ;
; -3.325 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.254      ;
; -3.254 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.181      ;
; -3.245 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.174      ;
; -3.239 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.168      ;
; -3.235 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 4.162      ;
; -3.202 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.131      ;
; -3.192 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.121      ;
; -3.166 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.092      ;
; -3.161 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.090      ;
; -3.144 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.073      ;
; -3.098 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.027      ;
; -3.082 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.008      ;
; -3.029 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.955      ;
; -2.851 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.777      ;
; -2.557 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.486      ;
; -2.483 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.412      ;
; -2.437 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.366      ;
; -2.368 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.297      ;
; -2.332 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.259      ;
; -2.330 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.257      ;
; -2.329 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.256      ;
; -2.328 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.255      ;
; -2.323 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.252      ;
; -2.322 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.251      ;
; -2.313 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.240      ;
; -2.311 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.238      ;
; -2.310 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.236      ;
; -2.310 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.237      ;
; -2.309 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.236      ;
; -2.304 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.231      ;
; -2.291 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.217      ;
; -2.286 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.211      ;
; -2.284 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.209      ;
; -2.284 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.209      ;
; -2.283 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.208      ;
; -2.268 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.196      ;
; -2.260 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.184      ;
; -2.252 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.177      ;
; -2.250 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.175      ;
; -2.249 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.174      ;
; -2.249 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.178      ;
; -2.243 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.172      ;
; -2.237 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.165      ;
; -2.235 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.163      ;
; -2.234 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.162      ;
; -2.233 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.161      ;
; -2.233 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.158      ;
; -2.231 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.156      ;
; -2.230 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.155      ;
; -2.225 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.152      ;
; -2.222 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.149      ;
; -2.216 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.139      ;
; -2.215 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.142      ;
; -2.214 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.137      ;
; -2.213 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.136      ;
; -2.210 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.139      ;
; -2.203 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.132      ;
; -2.202 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.129      ;
; -2.189 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.116      ;
; -2.189 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.117      ;
; -2.181 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.108      ;
; -2.179 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.106      ;
; -2.178 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.105      ;
; -2.177 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.104      ;
; -2.172 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.100      ;
; -2.161 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.087      ;
; -2.159 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.085      ;
; -2.159 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.085      ;
; -2.158 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.084      ;
; -2.158 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.084      ;
; -2.157 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.083      ;
; -2.157 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.083      ;
; -2.156 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.082      ;
; -2.155 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.081      ;
; -2.155 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.081      ;
; -2.154 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.080      ;
; -2.154 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 3.080      ;
; -2.153 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.081      ;
; -2.152 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.080      ;
; -2.142 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.069      ;
; -2.141 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.066      ;
; -2.139 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.064      ;
; -2.139 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 3.064      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.195 ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ShiftRegisterLoadN:shiftRegister8|s_reg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.734      ;
; 0.196 ; ShiftRegisterLoadN:shiftRegister8|s_reg[0] ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.733      ;
; 0.197 ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.732      ;
; 0.197 ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.732      ;
; 0.198 ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.731      ;
; 0.198 ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.731      ;
; 0.198 ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.070     ; 0.731      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                                  ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.418 ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.660      ;
; 0.420 ; ShiftRegisterLoadN:shiftRegister8|s_reg[0] ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.661      ;
; 0.421 ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ShiftRegisterLoadN:shiftRegister8|s_reg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.070      ; 0.662      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.622 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.866      ;
; 0.884 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.886 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.886 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.889 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.891 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.897 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.897 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.141      ;
; 0.898 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.142      ;
; 0.899 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.144      ;
; 0.901 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.924 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.168      ;
; 0.986 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.230      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.987 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.231      ;
; 0.988 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.988 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.232      ;
; 0.994 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.238      ;
; 0.996 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.240      ;
; 0.997 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.241      ;
; 0.998 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.998 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 0.999 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 0.999 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.243      ;
; 1.001 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.001 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.245      ;
; 1.002 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.246      ;
; 1.007 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.007 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.251      ;
; 1.009 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.253      ;
; 1.010 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.254      ;
; 1.012 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.256      ;
; 1.013 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.257      ;
; 1.042 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.285      ;
; 1.047 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.290      ;
; 1.050 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.293      ;
; 1.084 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.327      ;
; 1.093 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.096 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.340      ;
; 1.098 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.342      ;
; 1.104 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.348      ;
; 1.105 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.350      ;
; 1.106 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.352      ;
; 1.106 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.350      ;
; 1.107 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.351      ;
; 1.108 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.352      ;
; 1.108 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.355      ;
; 1.109 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.353      ;
; 1.111 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.355      ;
; 1.112 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.356      ;
; 1.116 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.362      ;
; 1.117 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.361      ;
; 1.117 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.361      ;
; 1.118 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.362      ;
; 1.120 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.364      ;
; 1.123 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.367      ;
; 1.135 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.378      ;
; 1.152 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.399      ;
; 1.157 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.400      ;
; 1.160 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.403      ;
; 1.185 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.432      ;
; 1.194 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.437      ;
; 1.197 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.441      ;
; 1.197 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.441      ;
; 1.200 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.445      ;
; 1.202 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.446      ;
; 1.203 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.447      ;
; 1.207 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.451      ;
+-------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -1.608 ; -16.393       ;
; ClkDividerN:clkDividir50M|clkOut ; 0.559  ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; ClkDividerN:clkDividir50M|clkOut ; 0.201 ; 0.000         ;
; CLOCK_50                         ; 0.297 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_50                         ; -3.000 ; -36.972       ;
; ClkDividerN:clkDividir50M|clkOut ; -1.000 ; -8.000        ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.608 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.555      ;
; -1.606 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.552      ;
; -1.603 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.549      ;
; -1.595 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.543      ;
; -1.592 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.539      ;
; -1.528 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.476      ;
; -1.522 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.468      ;
; -1.521 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.468      ;
; -1.520 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.468      ;
; -1.483 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.429      ;
; -1.459 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.406      ;
; -1.444 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.390      ;
; -1.441 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.387      ;
; -1.430 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.376      ;
; -1.423 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.369      ;
; -1.413 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.359      ;
; -1.373 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.320      ;
; -1.331 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.278      ;
; -1.331 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.277      ;
; -1.327 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.274      ;
; -1.325 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.272      ;
; -1.322 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.269      ;
; -1.313 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.259      ;
; -1.288 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.234      ;
; -1.282 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.229      ;
; -1.280 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.227      ;
; -1.268 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.215      ;
; -1.211 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.156      ;
; -1.146 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.091      ;
; -1.131 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.076      ;
; -1.016 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|clkOut           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.961      ;
; -0.966 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.913      ;
; -0.951 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.898      ;
; -0.898 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.845      ;
; -0.884 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.831      ;
; -0.841 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.787      ;
; -0.826 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.773      ;
; -0.825 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.772      ;
; -0.816 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.762      ;
; -0.816 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.763      ;
; -0.810 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.757      ;
; -0.792 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.738      ;
; -0.777 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.723      ;
; -0.773 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.719      ;
; -0.773 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.719      ;
; -0.767 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.713      ;
; -0.765 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.712      ;
; -0.764 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.710      ;
; -0.762 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.708      ;
; -0.759 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.705      ;
; -0.757 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.704      ;
; -0.749 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.695      ;
; -0.748 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.695      ;
; -0.748 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.694      ;
; -0.743 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.690      ;
; -0.737 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.683      ;
; -0.735 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.681      ;
; -0.735 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.680      ;
; -0.734 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.680      ;
; -0.733 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.679      ;
; -0.733 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.678      ;
; -0.732 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.677      ;
; -0.732 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.677      ;
; -0.731 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.676      ;
; -0.730 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.675      ;
; -0.730 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.675      ;
; -0.729 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.674      ;
; -0.728 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.673      ;
; -0.728 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.673      ;
; -0.727 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.672      ;
; -0.726 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.671      ;
; -0.724 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.670      ;
; -0.724 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.670      ;
; -0.724 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.671      ;
; -0.722 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.669      ;
; -0.721 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.667      ;
; -0.721 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.668      ;
; -0.721 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.667      ;
; -0.720 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.667      ;
; -0.719 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.665      ;
; -0.719 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.665      ;
; -0.718 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.664      ;
; -0.718 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.664      ;
; -0.717 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.663      ;
; -0.717 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.663      ;
; -0.716 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.660      ;
; -0.716 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.660      ;
; -0.714 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.657      ;
; -0.711 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.654      ;
; -0.710 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.654      ;
; -0.710 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.656      ;
; -0.709 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.655      ;
; -0.709 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.655      ;
; -0.709 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.652      ;
; -0.708 ; ClkDividerN:clkDividir50M|s_divCounter[20] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.651      ;
; -0.707 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.651      ;
; -0.706 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.650      ;
; -0.705 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.651      ;
; -0.705 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.651      ;
; -0.705 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.648      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                                 ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.559 ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ShiftRegisterLoadN:shiftRegister8|s_reg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.388      ;
; 0.559 ; ShiftRegisterLoadN:shiftRegister8|s_reg[0] ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.388      ;
; 0.561 ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.386      ;
; 0.562 ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.385      ;
; 0.563 ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.384      ;
; 0.563 ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.384      ;
; 0.563 ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 1.000        ; -0.040     ; 0.384      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClkDividerN:clkDividir50M|clkOut'                                                                                                                                                  ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.201 ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ShiftRegisterLoadN:shiftRegister8|s_reg[5] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ShiftRegisterLoadN:shiftRegister8|s_reg[4] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ShiftRegisterLoadN:shiftRegister8|s_reg[3] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ShiftRegisterLoadN:shiftRegister8|s_reg[2] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; ShiftRegisterLoadN:shiftRegister8|s_reg[0] ; ShiftRegisterLoadN:shiftRegister8|s_reg[1] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; ShiftRegisterLoadN:shiftRegister8|s_reg[6] ; ShiftRegisterLoadN:shiftRegister8|s_reg[7] ; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 0.000        ; 0.040      ; 0.328      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                     ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.297 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[30] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.309 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.436      ;
; 0.446 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; ClkDividerN:clkDividir50M|s_divCounter[29] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.576      ;
; 0.450 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.453 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.580      ;
; 0.456 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.583      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.586      ;
; 0.460 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[16] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[28] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.510 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.637      ;
; 0.511 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.638      ;
; 0.511 ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.638      ;
; 0.512 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.639      ;
; 0.513 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.640      ;
; 0.514 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.642      ;
; 0.516 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; ClkDividerN:clkDividir50M|s_divCounter[27] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; ClkDividerN:clkDividir50M|clkOut           ; ClkDividerN:clkDividir50M|clkOut           ; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50    ; 0.000        ; 1.658      ; 2.393      ;
; 0.517 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.522 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.649      ;
; 0.522 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.649      ;
; 0.523 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.650      ;
; 0.524 ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.651      ;
; 0.524 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.652      ;
; 0.525 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.652      ;
; 0.525 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.652      ;
; 0.526 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.653      ;
; 0.527 ; ClkDividerN:clkDividir50M|s_divCounter[26] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.654      ;
; 0.531 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.656      ;
; 0.545 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.671      ;
; 0.547 ; ClkDividerN:clkDividir50M|s_divCounter[14] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.675      ;
; 0.575 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.702      ;
; 0.576 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.703      ;
; 0.578 ; ClkDividerN:clkDividir50M|s_divCounter[7]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.705      ;
; 0.578 ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.705      ;
; 0.579 ; ClkDividerN:clkDividir50M|s_divCounter[1]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.706      ;
; 0.579 ; ClkDividerN:clkDividir50M|s_divCounter[11] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.707      ;
; 0.580 ; ClkDividerN:clkDividir50M|s_divCounter[3]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.707      ;
; 0.582 ; ClkDividerN:clkDividir50M|s_divCounter[15] ; ClkDividerN:clkDividir50M|s_divCounter[18] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.707      ;
; 0.583 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[26] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.708      ;
; 0.586 ; ClkDividerN:clkDividir50M|s_divCounter[19] ; ClkDividerN:clkDividir50M|s_divCounter[19] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.712      ;
; 0.586 ; ClkDividerN:clkDividir50M|s_divCounter[12] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.714      ;
; 0.587 ; ClkDividerN:clkDividir50M|s_divCounter[23] ; ClkDividerN:clkDividir50M|s_divCounter[23] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.713      ;
; 0.588 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[9]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.715      ;
; 0.588 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[5]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.715      ;
; 0.589 ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; ClkDividerN:clkDividir50M|s_divCounter[11] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.716      ;
; 0.589 ; ClkDividerN:clkDividir50M|s_divCounter[13] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.717      ;
; 0.590 ; ClkDividerN:clkDividir50M|s_divCounter[10] ; ClkDividerN:clkDividir50M|s_divCounter[16] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.044      ; 0.718      ;
; 0.591 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[29] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.717      ;
; 0.591 ; ClkDividerN:clkDividir50M|s_divCounter[4]  ; ClkDividerN:clkDividir50M|s_divCounter[10] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.718      ;
; 0.591 ; ClkDividerN:clkDividir50M|s_divCounter[0]  ; ClkDividerN:clkDividir50M|s_divCounter[6]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.718      ;
; 0.591 ; ClkDividerN:clkDividir50M|s_divCounter[2]  ; ClkDividerN:clkDividir50M|s_divCounter[8]  ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.043      ; 0.718      ;
; 0.593 ; ClkDividerN:clkDividir50M|s_divCounter[18] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[27] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.719      ;
; 0.594 ; ClkDividerN:clkDividir50M|s_divCounter[24] ; ClkDividerN:clkDividir50M|s_divCounter[30] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.720      ;
; 0.597 ; ClkDividerN:clkDividir50M|s_divCounter[17] ; ClkDividerN:clkDividir50M|s_divCounter[17] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.723      ;
; 0.597 ; ClkDividerN:clkDividir50M|s_divCounter[25] ; ClkDividerN:clkDividir50M|s_divCounter[28] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.041      ; 0.722      ;
; 0.598 ; ClkDividerN:clkDividir50M|s_divCounter[21] ; ClkDividerN:clkDividir50M|s_divCounter[24] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.724      ;
; 0.604 ; ClkDividerN:clkDividir50M|s_divCounter[22] ; ClkDividerN:clkDividir50M|s_divCounter[22] ; CLOCK_50                         ; CLOCK_50    ; 0.000        ; 0.042      ; 0.730      ;
+-------+--------------------------------------------+--------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Clock                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; -4.262  ; 0.201 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                         ; -4.262  ; 0.297 ; N/A      ; N/A     ; -3.000              ;
;  ClkDividerN:clkDividir50M|clkOut ; 0.104   ; 0.201 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                   ; -64.968 ; 0.0   ; 0.0      ; 0.0     ; -54.4               ;
;  CLOCK_50                         ; -64.968 ; 0.000 ; N/A      ; N/A     ; -44.120             ;
;  ClkDividerN:clkDividir50M|clkOut ; 0.000   ; 0.000 ; N/A      ; N/A     ; -10.280             ;
+-----------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 7        ; 0        ; 0        ; 0        ;
; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50                         ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; CLOCK_50                         ; 908      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; 7        ; 0        ; 0        ; 0        ;
; ClkDividerN:clkDividir50M|clkOut ; CLOCK_50                         ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                         ; CLOCK_50                         ; 908      ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                     ;
+----------------------------------+----------------------------------+------+-------------+
; Target                           ; Clock                            ; Type ; Status      ;
+----------------------------------+----------------------------------+------+-------------+
; CLOCK_50                         ; CLOCK_50                         ; Base ; Constrained ;
; ClkDividerN:clkDividir50M|clkOut ; ClkDividerN:clkDividir50M|clkOut ; Base ; Constrained ;
+----------------------------------+----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 17 23:08:48 2023
Info: Command: quartus_sta ShiftRegister_Demo -c ShiftRegister_Demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ShiftRegister_Demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ClkDividerN:clkDividir50M|clkOut ClkDividerN:clkDividir50M|clkOut
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.262             -64.968 CLOCK_50 
    Info (332119):     0.104               0.000 ClkDividerN:clkDividir50M|clkOut 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 ClkDividerN:clkDividir50M|clkOut 
    Info (332119):     0.654               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
    Info (332119):    -1.285             -10.280 ClkDividerN:clkDividir50M|clkOut 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.858             -55.513 CLOCK_50 
    Info (332119):     0.195               0.000 ClkDividerN:clkDividir50M|clkOut 
Info (332146): Worst-case hold slack is 0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.418               0.000 ClkDividerN:clkDividir50M|clkOut 
    Info (332119):     0.598               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.120 CLOCK_50 
    Info (332119):    -1.285             -10.280 ClkDividerN:clkDividir50M|clkOut 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.608             -16.393 CLOCK_50 
    Info (332119):     0.559               0.000 ClkDividerN:clkDividir50M|clkOut 
Info (332146): Worst-case hold slack is 0.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.201               0.000 ClkDividerN:clkDividir50M|clkOut 
    Info (332119):     0.297               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.972 CLOCK_50 
    Info (332119):    -1.000              -8.000 ClkDividerN:clkDividir50M|clkOut 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Fri Mar 17 23:08:50 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


