<html>
	<head>
		<link href="style.css" rel="stylesheet">
		<title>Online-RESUME</title>
        <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/5.15.4/css/all.min.css">
	</head>

	<body>
		<header id="header">
			<!-- resume header with your name and title -->
			<h1><b>BHUVANESH</b> KAYARABETTU</h1>
			<hr>
			RTL Design Engineer
			<hr>
		</header>
		<main>
			<article id="mainLeft">
				<section>
					<h2>CONTACT</h2>
					<!-- contact info including social media -->
                    <p>
                        <i class="fa fa-envelope" aria-hidden="true"></i>
                        <a href="mailto:bhuvanskk11@gmail.com">bhuvanskk11@gmail.com</a>
                    </p>
                    <p>
                        <i class="fab fa-github" aria-hidden="true"></i>
                        <a href="https://github.com/WrathofBhuvan11">gh-username</a>
                    </p>
                    <p>
                        <i class="fab fa-linkedin" aria-hidden="true"></i>
                        <a href="https://www.linkedin.com/in/bhuvanesh-s-k-a4a96a167/">linkedin-username</a>
                    </p>
				</section>
				<section>
					<h2>SKILLS</h2>
					<!-- your skills AKA "buzzwords" -->
                    <p>
<strong>Core domain Skills:</strong>
ASIC/FPGA flow (RTL design, synthesis, timing analysis, verification, DFT and P&R) | HDL(SystemVerilog,Vhdl,Verilog) | Computer Architecture | Synopsis |
Spyglass | Xilinx Vivado/Vitis | Quartus Intel | FPGA based Digital Design/Development and Testing | STM32 CubeMX | IBM-Q Experience and Qiskit (an open-source Quantum
Computing framework) | Quantum computing beginner | Comsol Multiphysics software basic level
<strong>Software Skills:</strong>
Experience in TCL /TK Programming | C++ | Python | Deep Learning frameworks: PyTorch,Tensorflow,Keras | Frameworks & Libraries: OpenCV, Sci-kit learn, NumPy, Pandas, SciPy, Matplotlib. Linux (Terminal Commands, Bash/Shell) | PERL Scripting
<strong>Other Skills:</strong>
Exprience using Latex |  Git</p>
				</section>
				<section>
					<h2>EDUCATION</h2>
					<!-- your education -->
                    <b>BACHELORS IN ELECTRONICS AND COMMUNICATION ENGINEERING</b>
                    <p>
                        NMAMIT, Nitte University, Udupi, Karnataka, India
                        GPA(absolute scale): 8.76/10.0
                        Major in Signals & Systems, HDL Design, EDA Tools, RF-Circuit Design, Electromagnetism & Mixedmode VLSI.
                    </p>
                    <p>
                        2016-2020
                    </p>
				</section>            
			</article>
			<article id="mainRight">
				<section>
					<h2>ABOUT</h2>
					<!-- about you -->
					<p>A brief paragraph about you and what kind of company you want to work for.</p>
				</section>
				<section>
					<h2>WORK EXPERIENCE</h2>
					<!-- your work experience -->
                    <h3><b>WORK EXPERIENCE</b></h3>
                    <p>
                            Client RTL DESIGN ENGINEER | Parent Company: TechM Cerium Systems | 09/03/2023 – CURRENT | QUALCOMM CLIENT, Bangalore, India
                    </p>
                    <p>
                            · Currently, working with Qualcomm team on Turing Neural Signal Processor (NSP) IP used in Qualcomm SoCs. Working in various levels from RTL Design, Lint, CDC & timing analysis for various subIPs like Systolic array, Qualcomm Patented ’Universal Bandwidth Compression/Decompression’ IP (ubwc), ubwcd for Turing NSP IP for SoCs for various chip versions.
                    </p>
		    <br> <!-- Add a line break here -->
                    <p>
                            Client FPGA IP DESIGN ENGINEER | Parent Company: TechM Cerium Systems | 01/12/2020 – 02/03/2023 | INTEL CLIENT, Bangalore, India
                    </p>
                    <p>
                            · Worked with Intel team on two projects, one year each. The recent one was on implementing Port MUX-DeMUX subIP for MACsec & BNIC FPGA IPs. Worked on RTL Design, RTL Lint CDC analysis, Code-Coverage analysis, and Timing analysis.
                            · First project was Hardware verification of JESD204C IPs which is a high speed DAC or ADC IP on Altera FPGAs
                    </p>					
               
				</section>
			</article>
		</main>
	</body>
</html>
