<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3175 - hi_in&lt;0&gt; does not clock data to hi_out&lt;1&gt;</twWarn><twWarn anchorID="3">WARNING:Timing:3225 - Timing constraint COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;; ignored during timing analysis</twWarn><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X30Y3.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>18.888</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>1.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.182</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>host/rst4</twComp><twBEL>host/rst2_rt</twBEL><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>1.182</twRouteDel><twTotDel>1.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X30Y3.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.592</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>1.203</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.661</twLogDel><twRouteDel>0.542</twRouteDel><twTotDel>1.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X30Y3.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.843</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>1.099</twTotPathDel><twClkSkew dest = "0.713" src = "0.566">-0.147</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y3.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.489</twRouteDel><twTotDel>1.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop2 (SLICE_X30Y3.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">host/flop1</twSrc><twDest BELType="FF">host/flop2</twDest><twTotPathDel>0.493</twTotPathDel><twClkSkew dest = "0.346" src = "0.237">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop1</twSrc><twDest BELType='FF'>host/flop2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y2.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/rst1</twComp><twBEL>host/flop1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>host/rst1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y3.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop2</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.493</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop4 (SLICE_X30Y3.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.569</twSlack><twSrc BELType="FF">host/flop3</twSrc><twDest BELType="FF">host/flop4</twDest><twTotPathDel>0.569</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop3</twSrc><twDest BELType='FF'>host/flop4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop3</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>host/rst3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y3.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop4</twBEL></twPathDel><twLogDel>0.307</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/flop3 (SLICE_X30Y3.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.968</twSlack><twSrc BELType="FF">host/flop2</twSrc><twDest BELType="FF">host/flop3</twDest><twTotPathDel>0.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/flop2</twSrc><twDest BELType='FF'>host/flop3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y3.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X30Y3.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/rst4</twComp><twBEL>host/flop2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y3.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.603</twDelInfo><twComp>host/rst2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y3.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>host/rst4</twComp><twBEL>host/rst2_rt</twBEL><twBEL>host/flop3</twBEL></twPathDel><twLogDel>0.365</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>0.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">hi_in_0_IBUFG</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="20"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="21" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="22" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="4.830" period="20.830" constraintValue="10.415" deviceLimit="8.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="23" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.830" period="20.830" constraintValue="20.830" deviceLimit="4.000" freqLimit="250.000" physResource="host/hi_dcm/CLKIN" logResource="host/hi_dcm/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/hi_dcm_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="25"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="26" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="27" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="28" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="29" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 20.83 ns HIGH 50%;" ScopeName="">TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twConstName><twItemCnt>42764</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7625</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.723</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ti43/trigff0_7 (SLICE_X45Y101.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.107</twSlack><twSrc BELType="FF">host/core0/core0/ti_reset</twSrc><twDest BELType="FF">ti43/trigff0_7</twDest><twTotPathDel>16.492</twTotPathDel><twClkSkew dest = "0.678" src = "0.774">0.096</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_reset</twSrc><twDest BELType='FF'>ti43/trigff0_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>host/core0/N4</twComp><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>247</twFanCnt><twDelInfo twEdge="twRising">15.591</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>ti43/trigff0&lt;7&gt;</twComp><twBEL>ti43/trigff0_7</twBEL></twPathDel><twLogDel>0.901</twLogDel><twRouteDel>15.591</twRouteDel><twTotDel>16.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>5.5</twPctLog><twPctRoute>94.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ti43/trigff1_6 (SLICE_X45Y101.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.132</twSlack><twSrc BELType="FF">host/core0/core0/ti_reset</twSrc><twDest BELType="FF">ti43/trigff1_6</twDest><twTotPathDel>16.467</twTotPathDel><twClkSkew dest = "0.678" src = "0.774">0.096</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_reset</twSrc><twDest BELType='FF'>ti43/trigff1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>host/core0/N4</twComp><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>247</twFanCnt><twDelInfo twEdge="twRising">15.591</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ti43/trigff0&lt;7&gt;</twComp><twBEL>ti43/trigff1_6</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>15.591</twRouteDel><twTotDel>16.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>5.3</twPctLog><twPctRoute>94.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ti43/trigff1_7 (SLICE_X45Y101.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.135</twSlack><twSrc BELType="FF">host/core0/core0/ti_reset</twSrc><twDest BELType="FF">ti43/trigff1_7</twDest><twTotPathDel>16.464</twTotPathDel><twClkSkew dest = "0.678" src = "0.774">0.096</twClkSkew><twDelConst>20.830</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_reset</twSrc><twDest BELType='FF'>ti43/trigff1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X18Y14.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>host/core0/N4</twComp><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y101.SR</twSite><twDelType>net</twDelType><twFanCnt>247</twFanCnt><twDelInfo twEdge="twRising">15.591</twDelInfo><twComp>ok1&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y101.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.297</twDelInfo><twComp>ti43/trigff0&lt;7&gt;</twComp><twBEL>ti43/trigff1_7</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>15.591</twRouteDel><twTotDel>16.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>5.3</twPctLog><twPctRoute>94.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pc0/stack_ram_low_RAMA (SLICE_X26Y15.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pc0/stack_ram_low_RAMA</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.249" src = "0.213">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pc0/stack_ram_low_RAMA</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STACK0</twComp><twBEL>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>host/core0/core0/a0/pc0/stack_pointer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STACK_RAM0</twComp><twBEL>host/core0/core0/a0/pc0/stack_ram_low_RAMA</twBEL></twPathDel><twLogDel>-0.061</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>-18.2</twPctLog><twPctRoute>118.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1 (SLICE_X26Y15.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.249" src = "0.213">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STACK0</twComp><twBEL>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>host/core0/core0/a0/pc0/stack_pointer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STACK_RAM0</twComp><twBEL>host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1</twBEL></twPathDel><twLogDel>-0.061</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>-18.2</twPctLog><twPctRoute>118.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pc0/stack_ram_low_RAMB (SLICE_X26Y15.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pc0/stack_ram_low_RAMB</twDest><twTotPathDel>0.336</twTotPathDel><twClkSkew dest = "0.249" src = "0.213">-0.036</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pc0/stack_ram_low_RAMB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X26Y16.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STACK0</twComp><twBEL>host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y15.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>host/core0/core0/a0/pc0/stack_pointer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.295</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_STACK_RAM0</twComp><twBEL>host/core0/core0/a0/pc0/stack_ram_low_RAMB</twBEL></twPathDel><twLogDel>-0.061</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>0.336</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.830">ok1&lt;24&gt;</twDestClk><twPctLog>-18.2</twPctLog><twPctRoute>118.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tdcmper_PSCLK" slack="14.840" period="20.830" constraintValue="20.830" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X1Y38.CLKA" clockNet="ok1&lt;24&gt;"/><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="17.260" period="20.830" constraintValue="20.830" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X2Y18.CLKA" clockNet="ok1&lt;24&gt;"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;</twConstName><twItemCnt>13348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1285</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.984</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15 (SLICE_X22Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.408</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew dest = "2.022" src = "2.421">0.399</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X6Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twBEL></twPathDel><twLogDel>1.001</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.986</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twDest><twTotPathDel>5.623</twTotPathDel><twClkSkew dest = "0.615" src = "0.663">0.048</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15</twBEL></twPathDel><twLogDel>0.906</twLogDel><twRouteDel>4.717</twRouteDel><twTotDel>5.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X22Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.417</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twTotPathDel>4.321</twTotPathDel><twClkSkew dest = "2.022" src = "2.421">0.399</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X6Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.995</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twTotPathDel>5.614</twTotPathDel><twClkSkew dest = "0.615" src = "0.663">0.048</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twBEL></twPathDel><twLogDel>0.897</twLogDel><twRouteDel>4.717</twRouteDel><twTotDel>5.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X22Y95.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.428</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>4.310</twTotPathDel><twClkSkew dest = "2.022" src = "2.421">0.399</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X6Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>3.329</twRouteDel><twTotDel>4.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.006</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>5.603</twTotPathDel><twClkSkew dest = "0.615" src = "0.663">0.048</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.010</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y95.SR</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">2.707</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y95.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.201</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>0.886</twLogDel><twRouteDel>4.717</twRouteDel><twTotDel>5.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg (SLICE_X8Y102.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y102.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X4Y93.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y93.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X9Y109.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.065</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y109.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result&lt;4&gt;1</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.065</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>84.4</twPctLog><twPctRoute>15.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X2Y86.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="68" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="70"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="71" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="75" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /         1.5625 HIGH 50%;</twConstName><twItemCnt>4315</twItemCnt><twErrCntSetup>9</twErrCntSetup><twErrCntEndPt>9</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2048</twEndPtCnt><twPathErrCnt>9</twPathErrCnt><twMinPer>3608.320</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X3Y67.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.256</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twDest><twTotPathDel>1.281</twTotPathDel><twClkSkew dest = "4.528" src = "14.124">9.596</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X3Y68.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y67.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.649</twRouteDel><twTotDel>1.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X3Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.056</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twTotPathDel>1.076</twTotPathDel><twClkSkew dest = "4.523" src = "14.124">9.601</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X3Y68.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;9&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X1Y67.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.050</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twDest><twTotPathDel>1.076</twTotPathDel><twClkSkew dest = "4.529" src = "14.124">9.595</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X1Y68.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.444</twRouteDel><twTotDel>1.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /
        1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.274</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew dest = "0.076" src = "0.073">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y44.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_60</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.DIA1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y22.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.132</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y20.DIA30), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew dest = "0.068" src = "0.071">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y20.DIA30</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.158</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y20.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.158</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y22.ADDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.321</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y46.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y22.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y22.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y22.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y20.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="91" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X0Y26.CLKB" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;</twConstName><twItemCnt>10904841</twItemCnt><twErrCntSetup>14</twErrCntSetup><twErrCntEndPt>14</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7536</twEndPtCnt><twPathErrCnt>5643738</twPathErrCnt><twMinPer>14.704</twMinPer></twConstHead><twPathRptBanner iPaths="1767147" iCriticalPaths="1234939" sType="EndPoint">Paths for end point DAC_output_2/DAC_DIN (SLICE_X54Y84.A5), 1767147 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.800</twSlack><twSrc BELType="FF">DAC_register_2_7</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>14.605</twTotPathDel><twClkSkew dest = "0.585" src = "0.649">0.064</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_7</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X57Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X57Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_2&lt;9&gt;</twComp><twBEL>DAC_register_2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y76.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_register_2&lt;2&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;6&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_2&lt;12&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>DAC_output_2/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y78.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_register_2&lt;12&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y78.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_2/add_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>DAC_output_2/add_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_in&lt;15&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_in&lt;15&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_604_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_667_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_660_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_690_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>5.167</twLogDel><twRouteDel>9.438</twRouteDel><twTotDel>14.605</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.783</twSlack><twSrc BELType="FF">DAC_register_2_7</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>14.588</twTotPathDel><twClkSkew dest = "0.585" src = "0.649">0.064</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_7</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X57Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X57Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_2&lt;9&gt;</twComp><twBEL>DAC_register_2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y76.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_register_2&lt;2&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;6&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_2&lt;12&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>DAC_output_2/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y78.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_register_2&lt;12&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y78.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_2/add_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>DAC_output_2/add_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_in&lt;15&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_in&lt;15&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_604_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_667_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_660_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_690_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y86.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o15</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o15</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>5.167</twLogDel><twRouteDel>9.421</twRouteDel><twTotDel>14.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.778</twSlack><twSrc BELType="FF">DAC_register_2_7</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>14.583</twTotPathDel><twClkSkew dest = "0.585" src = "0.649">0.064</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_2_7</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>16</twLogLvls><twSrcSite>SLICE_X57Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X57Y76.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_register_2&lt;9&gt;</twComp><twBEL>DAC_register_2_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y76.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y76.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_register_2&lt;2&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_lut&lt;9&gt;</twBEL><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;6&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_2&lt;12&gt;</twComp><twBEL>DAC_output_2/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>DAC_output_2/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_2&lt;12&gt;</twComp><twBEL>DAC_output_2/Mmux_multiplier_in31</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y78.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>DAC_output_2/multiplier_in&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y78.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_lut&lt;9&gt;</twBEL><twBEL>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y79.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_2/add_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y79.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.119</twDelInfo><twComp>DAC_output_2/add_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y79.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_in&lt;15&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>data_stream_TTL_in&lt;15&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_604_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_667_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_660_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y85.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_690_o</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_2/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_2/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y85.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DAC_output_2/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y84.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_66_o_Select_51_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y84.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>5.071</twLogDel><twRouteDel>9.512</twRouteDel><twTotDel>14.583</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1104332" iCriticalPaths="707012" sType="EndPoint">Paths for end point DAC_output_8/DAC_DIN (SLICE_X34Y89.C1), 1104332 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.555</twSlack><twSrc BELType="FF">DAC_register_8_2</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>14.370</twTotPathDel><twClkSkew dest = "0.583" src = "0.637">0.054</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_2</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X22Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X22Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp><twBEL>DAC_register_8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_8&lt;13&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;4&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>DAC_output_8/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y88.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>DAC_output_8/subtract_result&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_599_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output31</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output31</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_688_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_695_o171</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_688_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_688_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/SF131</twComp><twBEL>DAC_output_8/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_8/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/SF131</twComp><twBEL>DAC_output_8/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>DAC_output_8/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>4.962</twLogDel><twRouteDel>9.408</twRouteDel><twTotDel>14.370</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.539</twSlack><twSrc BELType="FF">DAC_register_8_2</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>14.354</twTotPathDel><twClkSkew dest = "0.583" src = "0.637">0.054</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_2</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X22Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X22Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp><twBEL>DAC_register_8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_8&lt;13&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;4&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>DAC_output_8/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y88.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>DAC_output_8/subtract_result&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_599_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output31</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output31</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o72</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_667_o191</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.834</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[9]_MUX_658_o</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y93.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[7]_MUX_688_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;14&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.223</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/SF131</twComp><twBEL>DAC_output_8/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_8/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/SF131</twComp><twBEL>DAC_output_8/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>DAC_output_8/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>4.771</twLogDel><twRouteDel>9.583</twRouteDel><twTotDel>14.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.464</twSlack><twSrc BELType="FF">DAC_register_8_2</twSrc><twDest BELType="FF">DAC_output_8/DAC_DIN</twDest><twTotPathDel>14.279</twTotPathDel><twClkSkew dest = "0.583" src = "0.637">0.054</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_8_2</twSrc><twDest BELType='FF'>DAC_output_8/DAC_DIN</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X22Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X22Y86.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp><twBEL>DAC_register_8_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y87.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>DAC_register_8&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y87.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>DAC_register_8&lt;1&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y88.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_8&lt;7&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_8&lt;11&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y90.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_register_8&lt;13&gt;</twComp><twBEL>DAC_output_8/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>DAC_output_8/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/HPF_output&lt;4&gt;</twComp><twBEL>DAC_output_8/Mmux_HPF_output111</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y88.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>DAC_output_8/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y88.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_8/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y90.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>DAC_output_8/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_8/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>DAC_output_8/subtract_result&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[12]_MUX_599_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output31</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/Mmux_HPF_output31</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y90.A6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/Mmux_DAC_input_scaled&lt;0&gt;_3</twComp><twBEL>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_690_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_695_o151</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y90.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_690_o</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_8/DAC_input_suppressed[15]_DAC_input_suppressed[5]_MUX_690_o</twComp><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_8/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>DAC_output_8/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/SF131</twComp><twBEL>DAC_output_8/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y83.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DAC_output_8/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y83.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_8/SF131</twComp><twBEL>DAC_output_8/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y89.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>DAC_output_8/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y89.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o16</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y89.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>DAC_output_8/main_state[31]_GND_66_o_Select_51_o15</twComp><twBEL>DAC_output_8/main_state[31]_GND_66_o_Select_51_o17</twBEL><twBEL>DAC_output_8/DAC_DIN</twBEL></twPathDel><twLogDel>5.008</twLogDel><twRouteDel>9.271</twRouteDel><twTotDel>14.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1767147" iCriticalPaths="1130851" sType="EndPoint">Paths for end point DAC_output_1/DAC_DIN (SLICE_X45Y88.A5), 1767147 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.075</twSlack><twSrc BELType="FF">DAC_register_1_2</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>13.920</twTotPathDel><twClkSkew dest = "0.284" src = "0.308">0.024</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_2</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X46Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X46Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_1&lt;2&gt;</twComp><twBEL>DAC_register_1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>DAC_register_1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y85.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_1&lt;13&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>DAC_output_1/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_5/multiplier_in&lt;15&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y85.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>DAC_output_1/add_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_689_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_681_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_675_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_thresh_pol_7</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_653_o</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.300</twLogDel><twRouteDel>8.620</twRouteDel><twTotDel>13.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.053</twSlack><twSrc BELType="FF">DAC_register_1_8</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>13.905</twTotPathDel><twClkSkew dest = "0.284" src = "0.301">0.017</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_8</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X46Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X46Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_register_1_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y86.COUT</twSite><twDelType>Tcxcy</twDelType><twDelInfo twEdge="twRising">0.134</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_1&lt;13&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>DAC_output_1/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_5/multiplier_in&lt;15&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y85.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>DAC_output_1/add_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_689_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_681_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_675_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_thresh_pol_7</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_653_o</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.062</twLogDel><twRouteDel>8.843</twRouteDel><twTotDel>13.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.4</twPctLog><twPctRoute>63.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.047</twSlack><twSrc BELType="FF">DAC_register_1_6</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>13.897</twTotPathDel><twClkSkew dest = "0.284" src = "0.303">0.019</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_register_1_6</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>17</twLogLvls><twSrcSite>SLICE_X44Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X44Y86.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_register_1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y86.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_lut&lt;8&gt;</twBEL><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y87.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y88.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_1/Madd_n0206_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y88.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_register_1&lt;13&gt;</twComp><twBEL>DAC_output_1/Madd_n0206_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y86.C4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.825</twDelInfo><twComp>DAC_output_1/n0206&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_5/multiplier_in&lt;15&gt;</twComp><twBEL>DAC_output_1/Mmux_multiplier_in151</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>DAC_output_1/multiplier_in&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y85.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y86.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;6&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.254</twDelInfo><twComp>DAC_output_1/add_result&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed51</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o7111</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y90.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o711</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[11]_MUX_614_o</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o712</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y89.A5</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_689_o</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_681_o161</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.607</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[6]_MUX_675_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_thresh_pol_7</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;12&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1312</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y87.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.530</twDelInfo><twComp>DAC_output_1/SF1312</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y87.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_2/SF131</twComp><twBEL>DAC_output_1/SF1313</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.904</twDelInfo><twComp>DAC_output_1/SF131</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_653_o</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.419</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y88.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_66_o_Select_51_o13</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_66_o_Select_51_o14</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>5.449</twLogDel><twRouteDel>8.448</twRouteDel><twTotDel>13.897</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2 (SLICE_X9Y65.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X9Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y65.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y65.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg&lt;2&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X5Y58.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2</twDest><twTotPathDel>0.411</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X5Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1&lt;2&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>85.9</twPctLog><twPctRoute>14.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ADC_inout_4/ADC_register_9 (SLICE_X40Y81.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">ADC_inout_4/ADC_register_9</twSrc><twDest BELType="FF">ADC_inout_4/ADC_register_9</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ADC_inout_4/ADC_register_9</twSrc><twDest BELType='FF'>ADC_inout_4/ADC_register_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X40Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ADC_inout_4/ADC_register_9</twComp><twBEL>ADC_inout_4/ADC_register_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y81.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>ADC_inout_4/ADC_register_9</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>ADC_inout_4/ADC_register_9</twComp><twBEL>ADC_inout_4/Mmux__n0108131</twBEL><twBEL>ADC_inout_4/ADC_register_9</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y38.CLKB" clockNet="dataclk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y18.CLKB" clockNet="dataclk"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y28.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="NET &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;1&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="122" twConstType="OFFSETOUTDELAY" ><twConstHead uID="10"><twConstName UCFConstName="NET &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.138</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstOffOut anchorID="124" twDataPathType="twDataPathMaxDelay"><twSlack>2.792</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.583</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>7.280</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.723</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.095</twRouteDel><twTotDel>1.583</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.082</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>3.198</twLogDel><twRouteDel>4.082</twRouteDel><twTotDel>7.280</twTotDel><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_out&lt;0&gt; (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffOut anchorID="126" twDataPathType="twDataPathMinDelay"><twSlack>4.455</twSlack><twSrc BELType="FF">host/core0/core0/hi_busy</twSrc><twDest BELType="PAD">hi_out&lt;0&gt;</twDest><twClkDel>1.072</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/okCH&lt;0&gt;</twClkDest><twDataDel>3.658</twDataDel><twDataSrc>host/okCH&lt;0&gt;</twDataSrc><twDataDest>hi_out&lt;0&gt;</twDataDest><twOff>11.930</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_out&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/hi_busy</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>2.772</twRouteDel><twTotDel>1.072</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/hi_busy</twSrc><twDest BELType='PAD'>hi_out&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp><twBEL>host/core0/core0/hi_busy</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.062</twDelInfo><twComp>host/okCH&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_out&lt;0&gt;</twComp><twBEL>host/obuf0</twBEL><twBEL>hi_out&lt;0&gt;</twBEL></twPathDel><twLogDel>1.596</twLogDel><twRouteDel>2.062</twRouteDel><twTotDel>3.658</twTotDel><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="127" twConstType="OFFSETINDELAY" ><twConstHead uID="11"><twConstName UCFConstName="NET &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.576</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_10 (SLICE_X18Y18.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstOffIn anchorID="129" twDataPathType="twDataPathMaxDelay"><twSlack>4.754</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_10</twDest><twClkDel>1.320</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp814.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">5.226</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.050</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;10&gt;2</twBEL><twBEL>host/core0/core0/ti_dataout_10</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>6.894</twRouteDel><twTotDel>9.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>1.320</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X19Y22.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstOffIn anchorID="131" twDataPathType="twDataPathMaxDelay"><twSlack>4.887</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_7</twDest><twClkDel>1.312</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;9&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp814.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">5.226</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.875</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;9&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;7&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_7</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>6.719</twRouteDel><twTotDel>9.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.065</twRouteDel><twTotDel>1.312</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X18Y18.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstOffIn anchorID="133" twDataPathType="twDataPathMaxDelay"><twSlack>4.888</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_12</twDest><twClkDel>1.320</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp814.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">5.226</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.916</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;12&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_12</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>6.760</twRouteDel><twTotDel>9.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>1.320</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_7 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstOffIn anchorID="135" twDataPathType="twDataPathMinDelay"><twSlack>9.044</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_7</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp814.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.936</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/N16</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>host/core0/core0/block_size&lt;7&gt;</twComp><twBEL>host/core0/core0/block_size_7</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.178</twRouteDel><twTotDel>2.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_6 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstOffIn anchorID="137" twDataPathType="twDataPathMinDelay"><twSlack>9.048</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_6</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp814.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.936</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/N16</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.104</twDelInfo><twComp>host/core0/core0/block_size&lt;7&gt;</twComp><twBEL>host/core0/core0/block_size_6</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>2.178</twRouteDel><twTotDel>2.993</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_5 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstOffIn anchorID="139" twDataPathType="twDataPathMinDelay"><twSlack>9.050</twSlack><twSrc BELType="PAD">hi_in&lt;7&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_5</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;7&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;7&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;7&gt;</twComp><twBEL>hi_in&lt;7&gt;</twBEL><twBEL>hi_in_7_IBUF</twBEL><twBEL>ProtoComp814.IMUX.18</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.A4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.936</twDelInfo><twComp>hi_in_7_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/N16</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.102</twDelInfo><twComp>host/core0/core0/block_size&lt;7&gt;</twComp><twBEL>host/core0/core0/block_size_5</twBEL></twPathDel><twLogDel>0.817</twLogDel><twRouteDel>2.178</twRouteDel><twTotDel>2.995</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="140" twConstType="OFFSETINDELAY" ><twConstHead uID="12"><twConstName UCFConstName="NET &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.558</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_10 (SLICE_X18Y18.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstOffIn anchorID="142" twDataPathType="twDataPathMaxDelay"><twSlack>4.772</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_10</twDest><twClkDel>1.320</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp814.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.208</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.050</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;10&gt;2</twBEL><twBEL>host/core0/core0/ti_dataout_10</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>6.876</twRouteDel><twTotDel>9.603</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>1.320</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_15 (SLICE_X14Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstOffIn anchorID="144" twDataPathType="twDataPathMaxDelay"><twSlack>4.821</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_15</twDest><twClkDel>1.336</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;15&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp814.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.791</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">2.664</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;15&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_15</twBEL></twPathDel><twLogDel>2.115</twLogDel><twRouteDel>7.455</twRouteDel><twTotDel>9.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>1.336</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_14 (SLICE_X14Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffIn anchorID="146" twDataPathType="twDataPathMaxDelay"><twSlack>4.830</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_14</twDest><twClkDel>1.336</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;15&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp814.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.D2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.791</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">2.664</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;15&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_14</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>7.455</twRouteDel><twTotDel>9.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>1.336</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_7 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMinDelay"><twSlack>9.096</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_7</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp814.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/N16</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>host/core0/core0/block_size&lt;7&gt;</twComp><twBEL>host/core0/core0/block_size_7</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.7</twPctLog><twPctRoute>73.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_6 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMinDelay"><twSlack>9.100</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_6</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp814.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/N16</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.104</twDelInfo><twComp>host/core0/core0/block_size&lt;7&gt;</twComp><twBEL>host/core0/core0/block_size_6</twBEL></twPathDel><twLogDel>0.815</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>3.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/block_size_5 (SLICE_X22Y13.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMinDelay"><twSlack>9.102</twSlack><twSrc BELType="PAD">hi_in&lt;6&gt;</twSrc><twDest BELType="FF">host/core0/core0/block_size_5</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/block_size&lt;7&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;6&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;6&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y3.PAD</twSrcSite><twPathDel><twSite>Y3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;6&gt;</twComp><twBEL>hi_in&lt;6&gt;</twBEL><twBEL>hi_in_6_IBUF</twBEL><twBEL>ProtoComp814.IMUX.17</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.988</twDelInfo><twComp>hi_in_6_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/N16</twComp><twBEL>host/core0/core0/state__n0201_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>host/core0/core0/_n0201_inv</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y13.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">-0.102</twDelInfo><twComp>host/core0/core0/block_size&lt;7&gt;</twComp><twBEL>host/core0/core0/block_size_5</twBEL></twPathDel><twLogDel>0.817</twLogDel><twRouteDel>2.230</twRouteDel><twTotDel>3.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/block_size_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="153" twConstType="OFFSETINDELAY" ><twConstHead uID="13"><twConstName UCFConstName="NET &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.583</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_15 (SLICE_X14Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstOffIn anchorID="155" twDataPathType="twDataPathMaxDelay"><twSlack>4.747</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_15</twDest><twClkDel>1.336</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;15&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp814.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.865</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">2.664</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;15&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_15</twBEL></twPathDel><twLogDel>2.115</twLogDel><twRouteDel>7.529</twRouteDel><twTotDel>9.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>1.336</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_14 (SLICE_X14Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstOffIn anchorID="157" twDataPathType="twDataPathMaxDelay"><twSlack>4.756</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_14</twDest><twClkDel>1.336</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;15&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp814.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.865</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">2.664</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;15&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_14</twBEL></twPathDel><twLogDel>2.106</twLogDel><twRouteDel>7.529</twRouteDel><twTotDel>9.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>1.336</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/d0/dna_13 (SLICE_X14Y8.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstOffIn anchorID="159" twDataPathType="twDataPathMaxDelay"><twSlack>4.767</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/d0/dna_13</twDest><twClkDel>1.336</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/d0/dna&lt;15&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp814.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.865</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0</twComp><twBEL>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.SR</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twFalling">2.664</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.201</twDelInfo><twComp>host/core0/core0/a0/d0/dna&lt;15&gt;</twComp><twBEL>host/core0/core0/a0/d0/dna_13</twBEL></twPathDel><twLogDel>2.095</twLogDel><twRouteDel>7.529</twRouteDel><twTotDel>9.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/d0/dna_13</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y8.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.089</twRouteDel><twTotDel>1.336</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/timeout_0 (SLICE_X14Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffIn anchorID="161" twDataPathType="twDataPathMinDelay"><twSlack>9.242</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/timeout_0</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/timeout&lt;3&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/timeout_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp814.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/reset_inv</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/core0/core0/a0/timeout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/timeout_0</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.135</twRouteDel><twTotDel>3.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.0</twPctLog><twPctRoute>67.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/timeout_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_0 (SLICE_X14Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstOffIn anchorID="163" twDataPathType="twDataPathMinDelay"><twSlack>9.244</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_0</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_3</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp814.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/reset_inv</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>host/core0/core0/a0/edna_3</twComp><twBEL>host/core0/core0/a0/edna_0</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>2.112</twRouteDel><twTotDel>3.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/timeout_3 (SLICE_X14Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffIn anchorID="165" twDataPathType="twDataPathMinDelay"><twSlack>9.251</twSlack><twSrc BELType="PAD">hi_in&lt;5&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/timeout_3</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/timeout&lt;3&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;5&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/timeout_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB4.PAD</twSrcSite><twPathDel><twSite>AB4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;5&gt;</twComp><twBEL>hi_in&lt;5&gt;</twBEL><twBEL>hi_in_5_IBUF</twBEL><twBEL>ProtoComp814.IMUX.16</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.839</twDelInfo><twComp>hi_in_5_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/reset_inv</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>host/core0/core0/a0/timeout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/timeout_3</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>2.135</twRouteDel><twTotDel>3.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.2</twPctLog><twPctRoute>66.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/timeout_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="166" twConstType="OFFSETINDELAY" ><twConstHead uID="14"><twConstName UCFConstName="NET &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>249</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>249</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.207</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_10 (SLICE_X18Y18.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstOffIn anchorID="168" twDataPathType="twDataPathMaxDelay"><twSlack>4.123</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_10</twDest><twClkDel>1.320</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp814.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.857</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.050</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;10&gt;2</twBEL><twBEL>host/core0/core0/ti_dataout_10</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>7.525</twRouteDel><twTotDel>10.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_10</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>1.320</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X19Y22.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twConstOffIn anchorID="170" twDataPathType="twDataPathMaxDelay"><twSlack>4.256</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_7</twDest><twClkDel>1.312</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;9&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp814.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.857</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.B4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.875</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>ok1&lt;9&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;7&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_7</twBEL></twPathDel><twLogDel>2.761</twLogDel><twRouteDel>7.350</twRouteDel><twTotDel>10.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y22.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.065</twRouteDel><twTotDel>1.312</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_dataout_12 (SLICE_X18Y18.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twConstOffIn anchorID="172" twDataPathType="twDataPathMaxDelay"><twSlack>4.257</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_dataout_12</twDest><twClkDel>1.320</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>ok1&lt;13&gt;</twClkDest><twOff>13.330</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>5</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp814.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.857</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.287</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;13</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>ok1&lt;5&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.916</twDelInfo><twComp>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.339</twDelInfo><twComp>ok1&lt;13&gt;</twComp><twBEL>host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT&lt;12&gt;1</twBEL><twBEL>host/core0/core0/ti_dataout_12</twBEL></twPathDel><twLogDel>2.727</twLogDel><twRouteDel>7.391</twRouteDel><twTotDel>10.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_dataout_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y18.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.398</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.073</twRouteDel><twTotDel>1.320</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/ti_reset (SLICE_X18Y14.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstOffIn anchorID="174" twDataPathType="twDataPathMinDelay"><twSlack>9.183</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/ti_reset</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/N4</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp814.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.233</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y14.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>host/core0/N4</twComp><twBEL>host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11</twBEL><twBEL>host/core0/core0/ti_reset</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>2.233</twRouteDel><twTotDel>3.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/ti_reset</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/timeout_0 (SLICE_X14Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstOffIn anchorID="176" twDataPathType="twDataPathMinDelay"><twSlack>9.185</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/timeout_0</twDest><twClkDel>1.169</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/timeout&lt;3&gt;</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/timeout_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp814.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/reset_inv</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y15.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>host/core0/core0/a0/timeout&lt;3&gt;</twComp><twBEL>host/core0/core0/a0/timeout_0</twBEL></twPathDel><twLogDel>1.051</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>3.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/timeout_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.996</twRouteDel><twTotDel>1.169</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/edna_0 (SLICE_X14Y11.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstOffIn anchorID="178" twDataPathType="twDataPathMinDelay"><twSlack>9.187</twSlack><twSrc BELType="PAD">hi_in&lt;4&gt;</twSrc><twDest BELType="FF">host/core0/core0/a0/edna_0</twDest><twClkDel>1.164</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/a0/edna_3</twClkDest><twOff>7.500</twOff><twOffSrc>hi_in&lt;4&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;4&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;4&gt;</twComp><twBEL>hi_in&lt;4&gt;</twBEL><twBEL>hi_in_4_IBUF</twBEL><twBEL>ProtoComp814.IMUX.15</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>hi_in_4_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y14.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/reset_inv</twComp><twBEL>host/core0/core0/a0/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y11.SR</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>host/core0/core0/a0/reset_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y11.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.105</twDelInfo><twComp>host/core0/core0/a0/edna_3</twComp><twBEL>host/core0/core0/a0/edna_0</twBEL></twPathDel><twLogDel>1.071</twLogDel><twRouteDel>2.055</twRouteDel><twTotDel>3.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/a0/edna_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.991</twRouteDel><twTotDel>1.164</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="179" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="NET &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.546</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="180"><twConstOffIn anchorID="181" twDataPathType="twDataPathMaxDelay"><twSlack>8.584</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp814.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.418</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.921</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>2.284</twLogDel><twRouteDel>4.339</twRouteDel><twTotDel>6.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="182"><twConstOffIn anchorID="183" twDataPathType="twDataPathMaxDelay"><twSlack>8.642</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp814.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.418</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.921</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>2.226</twLogDel><twRouteDel>4.339</twRouteDel><twTotDel>6.565</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="184"><twConstOffIn anchorID="185" twDataPathType="twDataPathMaxDelay"><twSlack>8.876</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.323</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp814.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.418</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>2.362</twLogDel><twRouteDel>3.940</twRouteDel><twTotDel>6.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.076</twRouteDel><twTotDel>1.323</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y17.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="186"><twConstOffIn anchorID="187" twDataPathType="twDataPathMinDelay"><twSlack>7.967</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.143</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp814.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_01</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>1.846</twRouteDel><twTotDel>2.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.970</twRouteDel><twTotDel>1.143</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="188"><twConstOffIn anchorID="189" twDataPathType="twDataPathMinDelay"><twSlack>8.090</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp814.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.131</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>2.837</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y15.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffIn anchorID="191" twDataPathType="twDataPathMinDelay"><twSlack>8.094</twSlack><twSrc BELType="PAD">hi_in&lt;3&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;3&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB8.PAD</twSrcSite><twPathDel><twSite>AB8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;3&gt;</twComp><twBEL>hi_in&lt;3&gt;</twBEL><twBEL>hi_in_3_IBUF</twBEL><twBEL>ProtoComp814.IMUX.14</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>hi_in_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/hi_cmd&lt;2&gt;_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.425</twDelInfo><twComp>host/core0/core0/hi_cmd&lt;2&gt;_2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">-0.127</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.792</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>2.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="192" twConstType="OFFSETINDELAY" ><twConstHead uID="16"><twConstName UCFConstName="NET &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.568</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X22Y15.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstOffIn anchorID="194" twDataPathType="twDataPathMaxDelay"><twSlack>8.562</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp814.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.732</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.239</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.349</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>6.645</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstOffIn anchorID="196" twDataPathType="twDataPathMaxDelay"><twSlack>8.702</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp814.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.946</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.629</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>4.575</twRouteDel><twTotDel>6.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstOffIn anchorID="198" twDataPathType="twDataPathMaxDelay"><twSlack>9.064</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp814.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.732</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>4.211</twRouteDel><twTotDel>6.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y15.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstOffIn anchorID="200" twDataPathType="twDataPathMinDelay"><twSlack>8.063</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp814.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.832</twRouteDel><twTotDel>2.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y17.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstOffIn anchorID="202" twDataPathType="twDataPathMinDelay"><twSlack>8.205</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.143</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp814.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>1.945</twRouteDel><twTotDel>2.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.970</twRouteDel><twTotDel>1.143</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstOffIn anchorID="204" twDataPathType="twDataPathMinDelay"><twSlack>8.258</twSlack><twSrc BELType="PAD">hi_in&lt;2&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;2&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB7.PAD</twSrcSite><twPathDel><twSite>AB7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;2&gt;</twComp><twBEL>hi_in&lt;2&gt;</twBEL><twBEL>hi_in_2_IBUF</twBEL><twBEL>ProtoComp814.IMUX.13</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.832</twDelInfo><twComp>hi_in_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>2.036</twRouteDel><twTotDel>3.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="205" twConstType="OFFSETINDELAY" ><twConstHead uID="17"><twConstName UCFConstName="NET &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.845</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X22Y15.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="206"><twConstOffIn anchorID="207" twDataPathType="twDataPathMaxDelay"><twSlack>7.285</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd17</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd7</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp814.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.009</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.239</twDelInfo><twComp>host/core0/core0/state_FSM_FFd17-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/state_FSM_FFd7</twComp><twBEL>host/core0/core0/state_FSM_FFd17-In4</twBEL><twBEL>host/core0/core0/state_FSM_FFd17</twBEL></twPathDel><twLogDel>2.349</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>7.922</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd17</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X23Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstOffIn anchorID="209" twDataPathType="twDataPathMaxDelay"><twSlack>7.427</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd6</twDest><twClkDel>1.352</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp814.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.221</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.629</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd6</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.850</twRouteDel><twTotDel>7.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd6</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.105</twRouteDel><twTotDel>1.352</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstOffIn anchorID="211" twDataPathType="twDataPathMaxDelay"><twSlack>7.787</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.350</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>14.130</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp814.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">5.009</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.479</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.114</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>1.930</twLogDel><twRouteDel>5.488</twRouteDel><twTotDel>7.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.103</twRouteDel><twTotDel>1.350</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X23Y15.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstOffIn anchorID="213" twDataPathType="twDataPathMinDelay"><twSlack>8.939</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd9</twDest><twClkDel>1.172</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd9</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp814.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.708</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y15.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd9</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.708</twRouteDel><twTotDel>3.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd9</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.999</twRouteDel><twTotDel>1.172</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X23Y17.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="214"><twConstOffIn anchorID="215" twDataPathType="twDataPathMinDelay"><twSlack>9.079</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd14</twDest><twClkDel>1.143</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd14</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp814.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.819</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>host/core0/core0/state_FSM_FFd14</twComp><twBEL>host/core0/core0/state_FSM_FFd14-In11</twBEL><twBEL>host/core0/core0/state_FSM_FFd14</twBEL></twPathDel><twLogDel>0.978</twLogDel><twRouteDel>2.819</twRouteDel><twTotDel>3.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd14</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.970</twRouteDel><twTotDel>1.143</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X24Y15.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstOffIn anchorID="217" twDataPathType="twDataPathMinDelay"><twSlack>9.134</twSlack><twSrc BELType="PAD">hi_in&lt;1&gt;</twSrc><twDest BELType="FF">host/core0/core0/state_FSM_FFd16</twDest><twClkDel>1.170</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/core0/core0/state_FSM_FFd16</twClkDest><twOff>6.700</twOff><twOffSrc>hi_in&lt;1&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;1&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB20.PAD</twSrcSite><twPathDel><twSite>AB20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;1&gt;</twComp><twBEL>hi_in&lt;1&gt;</twBEL><twBEL>hi_in_1_IBUF</twBEL><twBEL>ProtoComp814.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.708</twDelInfo><twComp>hi_in_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>host/core0/core0/state_FSM_FFd9</twComp><twBEL>host/core0/core0/state_FSM_FFd16-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16-In1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y15.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>host/core0/core0/state_FSM_FFd16</twComp><twBEL>host/core0/core0/state_FSM_FFd16</twBEL></twPathDel><twLogDel>0.967</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>3.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/core0/core0/state_FSM_FFd16</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.750</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>1.170</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="218" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>16</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>5.721</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="219"><twConstOffIn anchorID="220" twDataPathType="twDataPathMaxDelay"><twSlack>4.109</twSlack><twSrc BELType="PAD">hi_inout&lt;5&gt;</twSrc><twDest BELType="FF">host/delays[5].fdrein0</twDest><twClkDel>1.885</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;5&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;5&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;5&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>V15.PAD</twSrcSite><twPathDel><twSite>V15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>hi_inout&lt;5&gt;</twBEL><twBEL>host/delays[5].iobf0/IBUF</twBEL><twBEL>ProtoComp811.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[5].iodelay_inst</twComp><twBEL>host/delays[5].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;5&gt;</twComp><twBEL>ProtoComp22.D2OFFBYP_SRC.5</twBEL><twBEL>host/delays[5].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.885</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="221"><twConstOffIn anchorID="222" twDataPathType="twDataPathMaxDelay"><twSlack>4.109</twSlack><twSrc BELType="PAD">hi_inout&lt;15&gt;</twSrc><twDest BELType="FF">host/delays[15].fdrein0</twDest><twClkDel>1.885</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;15&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;15&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;15&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>hi_inout&lt;15&gt;</twBEL><twBEL>host/delays[15].iobf0/IBUF</twBEL><twBEL>ProtoComp811.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X25Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X25Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[15].iodelay_inst</twComp><twBEL>host/delays[15].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;15&gt;</twComp><twBEL>ProtoComp22.D2OFFBYP_SRC.15</twBEL><twBEL>host/delays[15].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>1.885</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[11].fdrein0 (ILOGIC_X7Y0.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="223"><twConstOffIn anchorID="224" twDataPathType="twDataPathMaxDelay"><twSlack>4.130</twSlack><twSrc BELType="PAD">hi_inout&lt;11&gt;</twSrc><twDest BELType="FF">host/delays[11].fdrein0</twDest><twClkDel>1.906</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;11&gt;</twClkDest><twOff>9.830</twOff><twOffSrc>hi_inout&lt;11&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_inout&lt;11&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB6.PAD</twSrcSite><twPathDel><twSite>AB6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_inout&lt;11&gt;</twComp><twBEL>hi_inout&lt;11&gt;</twBEL><twBEL>host/delays[11].iobf0/IBUF</twBEL><twBEL>ProtoComp811.IMUX.12</twBEL></twPathDel><twPathDel><twSite>IODELAY_X7Y0.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>host/iobf0_hi_datain&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X7Y0.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">5.082</twDelInfo><twComp>host/delays[11].iodelay_inst</twComp><twBEL>host/delays[11].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y0.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>host/iodly0_datain&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X7Y0.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.532</twDelInfo><twComp>host/hi_datain&lt;11&gt;</twComp><twBEL>ProtoComp22.D2OFFBYP_SRC.11</twBEL><twBEL>host/delays[11].fdrein0</twBEL></twPathDel><twLogDel>7.171</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>7.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>97.8</twPctLog><twPctRoute>2.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.344</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.473</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-4.753</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>1.906</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="225"><twConstOffIn anchorID="226" twDataPathType="twDataPathMinDelay"><twSlack>0.472</twSlack><twSrc BELType="PAD">hi_inout&lt;8&gt;</twSrc><twDest BELType="FF">host/delays[8].fdrein0</twDest><twClkDel>1.428</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;8&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;8&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;8&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y7.PAD</twSrcSite><twPathDel><twSite>Y7.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>hi_inout&lt;8&gt;</twBEL><twBEL>host/delays[8].iobf0/IBUF</twBEL><twBEL>ProtoComp811.IMUX.8</twBEL></twPathDel><twPathDel><twSite>IODELAY_X8Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X8Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[8].iodelay_inst</twComp><twBEL>host/delays[8].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;8&gt;</twComp><twBEL>ProtoComp22.D2OFFBYP_SRC.8</twBEL><twBEL>host/delays[8].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>1.428</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstOffIn anchorID="228" twDataPathType="twDataPathMinDelay"><twSlack>0.490</twSlack><twSrc BELType="PAD">hi_inout&lt;2&gt;</twSrc><twDest BELType="FF">host/delays[2].fdrein0</twDest><twClkDel>1.410</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;2&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;2&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>Y13.PAD</twSrcSite><twPathDel><twSite>Y13.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>hi_inout&lt;2&gt;</twBEL><twBEL>host/delays[2].iobf0/IBUF</twBEL><twBEL>ProtoComp811.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X14Y3.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>host/iobf0_hi_datain&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X14Y3.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[2].iodelay_inst</twComp><twBEL>host/delays[2].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;2&gt;</twComp><twBEL>ProtoComp22.D2OFFBYP_SRC.2</twBEL><twBEL>host/delays[2].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.098</twRouteDel><twTotDel>2.175</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.5</twPctLog><twPctRoute>4.5</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.237</twRouteDel><twTotDel>1.410</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstOffIn anchorID="230" twDataPathType="twDataPathMinDelay"><twSlack>0.490</twSlack><twSrc BELType="PAD">hi_inout&lt;3&gt;</twSrc><twDest BELType="FF">host/delays[3].fdrein0</twDest><twClkDel>1.408</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/hi_datain&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>hi_inout&lt;3&gt;</twOffSrc><twOffDest>hi_in&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_inout&lt;3&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>3</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>hi_inout&lt;3&gt;</twBEL><twBEL>host/delays[3].iobf0/IBUF</twBEL><twBEL>ProtoComp811.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X20Y2.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>host/iobf0_hi_datain&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X20Y2.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.178</twDelInfo><twComp>host/delays[3].iodelay_inst</twComp><twBEL>host/delays[3].iodelay_inst</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>host/iodly0_datain&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>host/hi_datain&lt;3&gt;</twComp><twBEL>ProtoComp22.D2OFFBYP_SRC.3</twBEL><twBEL>host/delays[3].fdrein0</twBEL></twPathDel><twLogDel>2.077</twLogDel><twRouteDel>0.096</twRouteDel><twTotDel>2.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdrein0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.907</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.827</twLogDel><twRouteDel>3.235</twRouteDel><twTotDel>1.408</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="231" twConstType="OFFSETOUTDELAY" ><twConstHead uID="19"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER &quot;hi_in&lt;0&gt;&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.777</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;8&gt; (Y7.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstOffOut anchorID="233" twDataPathType="twDataPathMaxDelay"><twSlack>4.853</twSlack><twSrc BELType="FF">host/delays[8].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.262</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>2.262</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y7.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="234"><twConstOffOut anchorID="235" twDataPathType="twDataPathMaxDelay"><twSlack>5.234</twSlack><twSrc BELType="FF">host/delays[8].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;8&gt;</twDest><twClkDel>2.262</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;8&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;8&gt;</twDataSrc><twDataDest>hi_inout&lt;8&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;8&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[8].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X8Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>2.262</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[8].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;8&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X8Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X8Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;8&gt;</twComp><twBEL>host/delays[8].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y7.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>Y7.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;8&gt;</twComp><twBEL>host/delays[8].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;8&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;2&gt; (Y13.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="236"><twConstOffOut anchorID="237" twDataPathType="twDataPathMaxDelay"><twSlack>4.872</twSlack><twSrc BELType="FF">host/delays[2].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout0</twBEL></twPathDel><twPathDel><twSite>Y13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="238"><twConstOffOut anchorID="239" twDataPathType="twDataPathMaxDelay"><twSlack>5.253</twSlack><twSrc BELType="FF">host/delays[2].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;2&gt;</twDest><twClkDel>2.243</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;2&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;2&gt;</twDataSrc><twDataDest>hi_inout&lt;2&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[2].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X14Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">2.383</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.755</twRouteDel><twTotDel>2.243</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[2].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X14Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X14Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;2&gt;</twComp><twBEL>host/delays[2].fdreout1</twBEL></twPathDel><twPathDel><twSite>Y13.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>Y13.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;2&gt;</twComp><twBEL>host/delays[2].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;2&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;3&gt; (AB18.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="240"><twConstOffOut anchorID="241" twDataPathType="twDataPathMaxDelay"><twSlack>4.874</twSlack><twSrc BELType="FF">host/delays[3].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.241</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>4.240</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.753</twRouteDel><twTotDel>2.241</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.802</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>4.240</twTotDel><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="242"><twConstOffOut anchorID="243" twDataPathType="twDataPathMaxDelay"><twSlack>5.255</twSlack><twSrc BELType="FF">host/delays[3].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;3&gt;</twDest><twClkDel>2.241</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;3&gt;</twClkDest><twDataDel>3.859</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;3&gt;</twDataSrc><twDataDest>hi_inout&lt;3&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[3].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-7.468</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-5.512</twLogDel><twRouteDel>7.753</twRouteDel><twTotDel>2.241</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/delays[3].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y2.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;3&gt;</twComp><twBEL>host/delays[3].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB18.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/fdreout1_hi_drive&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>AB18.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.722</twDelInfo><twComp>hi_inout&lt;3&gt;</twComp><twBEL>host/delays[3].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;3&gt;</twBEL></twPathDel><twLogDel>3.421</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.859</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;5&gt; (V15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="244"><twConstOffOut anchorID="245" twDataPathType="twDataPathMinDelay"><twSlack>3.052</twSlack><twSrc BELType="FF">host/delays[5].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout0</twBEL></twPathDel><twPathDel><twSite>V15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="246"><twConstOffOut anchorID="247" twDataPathType="twDataPathMinDelay"><twSlack>2.944</twSlack><twSrc BELType="FF">host/delays[5].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;5&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;5&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;5&gt;</twDataSrc><twDataDest>hi_inout&lt;5&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[5].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X20Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[5].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X20Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X20Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;5&gt;</twComp><twBEL>host/delays[5].fdreout1</twBEL></twPathDel><twPathDel><twSite>V15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>V15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;5&gt;</twComp><twBEL>host/delays[5].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;5&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="248"><twConstOffOut anchorID="249" twDataPathType="twDataPathMinDelay"><twSlack>3.052</twSlack><twSrc BELType="FF">host/delays[15].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="250"><twConstOffOut anchorID="251" twDataPathType="twDataPathMinDelay"><twSlack>2.944</twSlack><twSrc BELType="FF">host/delays[15].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;15&gt;</twDest><twClkDel>1.327</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;15&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;15&gt;</twDataSrc><twDataDest>hi_inout&lt;15&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[15].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.327</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[15].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;15&gt;</twComp><twBEL>host/delays[15].fdreout1</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;15&gt;</twComp><twBEL>host/delays[15].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;15&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hi_inout&lt;11&gt; (AB6.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstOffOut anchorID="253" twDataPathType="twDataPathMinDelay"><twSlack>3.073</twSlack><twSrc BELType="FF">host/delays[11].fdreout0</twSrc><twDest BELType="PAD">hi_inout&lt;11&gt;</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;11&gt;</twClkDest><twDataDel>2.000</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;11&gt;</twDataSrc><twDataDest>hi_inout&lt;11&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdreout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.348</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[11].fdreout0</twSrc><twDest BELType='PAD'>hi_inout&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X7Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;11&gt;</twComp><twBEL>host/delays[11].fdreout0</twBEL></twPathDel><twPathDel><twSite>AB6.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;11&gt;</twComp><twBEL>host/delays[11].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;11&gt;</twBEL></twPathDel><twLogDel>1.732</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>2.000</twTotDel><twPctLog>86.6</twPctLog><twPctRoute>13.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="254"><twConstOffOut anchorID="255" twDataPathType="twDataPathMinDelay"><twSlack>2.965</twSlack><twSrc BELType="FF">host/delays[11].fdreout1</twSrc><twDest BELType="PAD">hi_inout&lt;11&gt;</twDest><twClkDel>1.348</twClkDel><twClkSrc>hi_in&lt;0&gt;</twClkSrc><twClkDest>host/fdreout0_hi_dataout&lt;11&gt;</twClkDest><twDataDel>1.892</twDataDel><twDataSrc>host/fdreout0_hi_dataout&lt;11&gt;</twDataSrc><twDataDest>hi_inout&lt;11&gt;</twDataDest><twOff>11.630</twOff><twOffSrc>hi_in&lt;0&gt;</twOffSrc><twOffDest>hi_inout&lt;11&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>hi_in&lt;0&gt;</twSrc><twDest BELType='FF'>host/delays[11].fdreout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>hi_in&lt;0&gt;</twComp><twBEL>hi_in&lt;0&gt;</twBEL><twBEL>hi_in_0_IBUFG</twBEL><twBEL>ProtoComp814.IMUX.11</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>hi_in_0_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/hi_dcm_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.644</twDelInfo><twComp>host/hi_dcm</twComp><twBEL>host/hi_dcm</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/clkout1_buf</twComp><twBEL>host/clkout1_buf</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X7Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>551</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>ok1&lt;24&gt;</twComp></twPathDel><twLogDel>-1.700</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.348</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/delays[11].fdreout1</twSrc><twDest BELType='PAD'>hi_inout&lt;11&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X7Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ok1&lt;24&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X7Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/fdreout0_hi_dataout&lt;11&gt;</twComp><twBEL>host/delays[11].fdreout1</twBEL></twPathDel><twPathDel><twSite>AB6.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/fdreout1_hi_drive&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>AB6.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>hi_inout&lt;11&gt;</twComp><twBEL>host/delays[11].iobf0/OBUFT</twBEL><twBEL>hi_inout&lt;11&gt;</twBEL></twPathDel><twLogDel>1.624</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.892</twTotDel><twPctLog>85.8</twPctLog><twPctRoute>14.2</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="256"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 20.83 ns HIGH 50%;" type="origin" depth="0" requirement="20.830" prefType="period" actual="16.000" actualRollup="16.723" errors="0" errorRollup="0" items="3" itemsRollup="42764"/><twConstRollup name="TS_host_dcm_clk0" fullName="TS_host_dcm_clk0 = PERIOD TIMEGRP &quot;host_dcm_clk0&quot; TS_okHostClk HIGH 50%;" type="child" depth="1" requirement="20.830" prefType="period" actual="16.723" actualRollup="N/A" errors="0" errorRollup="0" items="42764" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="257"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="5638.000" errors="0" errorRollup="23" items="0" itemsRollup="10922504"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="9.984" actualRollup="N/A" errors="0" errorRollup="0" items="13348" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_SYS_CLK3 /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3608.320" actualRollup="N/A" errors="9" errorRollup="0" items="4315" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="14.704" actualRollup="N/A" errors="14" errorRollup="0" items="10904841" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="258">2</twUnmetConstCnt><twDataSheet anchorID="259" twNameLen="15"><twSUH2ClkList anchorID="260" twDestWidth="12" twPhaseWidth="7"><twDest>hi_in&lt;0&gt;</twDest><twSUH2Clk ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.239</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.568</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.363</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.267</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.544</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.472</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHTime twInternalClk ="ok1&lt;24&gt;" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="261" twDestWidth="12" twPhaseWidth="7"><twSrc>hi_in&lt;0&gt;</twSrc><twClk2Out  twOutPad = "hi_inout&lt;0&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;1&gt;" twMinTime = "2.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.729" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;2&gt;" twMinTime = "2.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.758" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;3&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;4&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;5&gt;" twMinTime = "2.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;6&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;7&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;8&gt;" twMinTime = "3.015" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.777" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;9&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;10&gt;" twMinTime = "2.966" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.728" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;11&gt;" twMinTime = "2.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;12&gt;" twMinTime = "2.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.727" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;13&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;14&gt;" twMinTime = "2.994" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.756" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_inout&lt;15&gt;" twMinTime = "2.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.706" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "hi_out&lt;0&gt;" twMinTime = "4.455" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="ok1&lt;24&gt;" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="262" twDestWidth="7"><twDest>clk1_in</twDest><twClk2SU><twSrc>clk1_in</twSrc><twRiseRise>14.704</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="263" twDestWidth="8"><twDest>hi_in&lt;0&gt;</twDest><twClk2SU><twSrc>hi_in&lt;0&gt;</twSrc><twRiseRise>16.723</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="264" twDestWidth="8" twWorstWindow="7.032" twWorstSetup="8.576" twWorstHold="-1.544" twWorstSetupSlack="4.754" twWorstHoldSlack="9.044" ><twConstName>COMP &quot;hi_in&lt;7&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.754" twHoldSlack = "9.044" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.576</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.544</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="265" twDestWidth="8" twWorstWindow="6.962" twWorstSetup="8.558" twWorstHold="-1.596" twWorstSetupSlack="4.772" twWorstHoldSlack="9.096" ><twConstName>COMP &quot;hi_in&lt;6&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.772" twHoldSlack = "9.096" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.558</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.596</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="266" twDestWidth="8" twWorstWindow="6.841" twWorstSetup="8.583" twWorstHold="-1.742" twWorstSetupSlack="4.747" twWorstHoldSlack="9.242" ><twConstName>COMP &quot;hi_in&lt;5&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.747" twHoldSlack = "9.242" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.583</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.742</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="267" twDestWidth="8" twWorstWindow="7.524" twWorstSetup="9.207" twWorstHold="-1.683" twWorstSetupSlack="4.123" twWorstHoldSlack="9.183" ><twConstName>COMP &quot;hi_in&lt;4&gt;&quot; OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.123" twHoldSlack = "9.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.207</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.683</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="268" twDestWidth="8" twWorstWindow="4.279" twWorstSetup="5.546" twWorstHold="-1.267" twWorstSetupSlack="8.584" twWorstHoldSlack="7.967" ><twConstName>COMP &quot;hi_in&lt;3&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.584" twHoldSlack = "7.967" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.546</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.267</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="269" twDestWidth="8" twWorstWindow="4.205" twWorstSetup="5.568" twWorstHold="-1.363" twWorstSetupSlack="8.562" twWorstHoldSlack="8.063" ><twConstName>COMP &quot;hi_in&lt;2&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "8.562" twHoldSlack = "8.063" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.568</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.363</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="270" twDestWidth="8" twWorstWindow="4.606" twWorstSetup="6.845" twWorstHold="-2.239" twWorstSetupSlack="7.285" twWorstHoldSlack="8.939" ><twConstName>COMP &quot;hi_in&lt;1&gt;&quot; OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_in&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "7.285" twHoldSlack = "8.939" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.845</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.239</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="271" twDestWidth="12" twWorstWindow="5.249" twWorstSetup="5.721" twWorstHold="-0.472" twWorstSetupSlack="4.109" twWorstHoldSlack="0.472" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>hi_inout&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.132" twHoldSlack = "0.527" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.698</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.527</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.169" twHoldSlack = "0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.167" twHoldSlack = "0.492" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.492</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.109" twHoldSlack = "0.550" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.187" twHoldSlack = "0.472" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.643</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.472</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.131" twHoldSlack = "0.528" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.699</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.528</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.130" twHoldSlack = "0.529" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.130" twHoldSlack = "0.529" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.529</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.168" twHoldSlack = "0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.662</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.491</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.166" twHoldSlack = "0.493" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.664</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.493</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>hi_inout&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "4.109" twHoldSlack = "0.550" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">5.721</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.550</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="272" twDestWidth="9" twMinSlack="2.792" twMaxSlack="2.792" twRelSkew="0.000" ><twConstName>COMP &quot;hi_out&lt;0&gt;&quot; OFFSET = OUT 11.93 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_out&lt;0&gt;" twSlack = "9.138" twMaxDelayCrnr="f" twMinDelay = "4.455" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="273" twDestWidth="12" twMinSlack="4.853" twMaxSlack="4.924" twRelSkew="0.071" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 11.63 ns AFTER COMP &quot;hi_in&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "hi_inout&lt;0&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;1&gt;" twSlack = "6.729" twMaxDelayCrnr="f" twMinDelay = "2.967" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;2&gt;" twSlack = "6.758" twMaxDelayCrnr="f" twMinDelay = "2.996" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;3&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;4&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;5&gt;" twSlack = "6.706" twMaxDelayCrnr="f" twMinDelay = "2.944" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;6&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;7&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;8&gt;" twSlack = "6.777" twMaxDelayCrnr="f" twMinDelay = "3.015" twMinDelayCrnr="t" twRelSkew = "0.071" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;9&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;10&gt;" twSlack = "6.728" twMaxDelayCrnr="f" twMinDelay = "2.966" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;11&gt;" twSlack = "6.727" twMaxDelayCrnr="f" twMinDelay = "2.965" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;12&gt;" twSlack = "6.727" twMaxDelayCrnr="f" twMinDelay = "2.965" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;13&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;14&gt;" twSlack = "6.756" twMaxDelayCrnr="f" twMinDelay = "2.994" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "hi_inout&lt;15&gt;" twSlack = "6.706" twMaxDelayCrnr="f" twMinDelay = "2.944" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="274"><twErrCnt>23</twErrCnt><twScore>117052</twScore><twSetupScore>117052</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>10966330</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>37648</twConnCnt></twConstCov><twStats anchorID="275"><twMinPer>3608.320</twMinPer><twFootnote number="1" /><twMaxFreq>0.277</twMaxFreq><twMinInBeforeClk>9.207</twMinInBeforeClk><twMinOutAfterClk>9.138</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec 11 19:44:03 2013 </twTimestamp></twFoot><twClientInfo anchorID="276"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 428 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
