// Seed: 2106708832
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand void id_2
);
  wire id_4, id_5;
  assign module_1.id_27 = 0;
endmodule
module module_1 #(
    parameter id_28 = 32'd2,
    parameter id_3  = 32'd37,
    parameter id_32 = 32'd62
) (
    input wire id_0[(  1 'b0 ) : id_28  <  id_32],
    input supply1 id_1,
    input tri id_2,
    output supply1 _id_3,
    input supply1 id_4[-1 'h0 : id_3],
    input wor id_5,
    input wand id_6,
    output tri id_7,
    input tri0 id_8
    , id_37,
    input supply0 id_9,
    output tri id_10,
    input uwire id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    input wand id_15,
    output wor id_16,
    input uwire id_17
    , id_38,
    input wor id_18,
    input tri1 id_19,
    input supply1 id_20,
    input tri0 id_21,
    input tri id_22,
    input tri1 id_23,
    input wor id_24,
    input wand id_25,
    input supply1 id_26,
    input supply0 id_27,
    input tri0 _id_28,
    output supply1 id_29,
    output wire id_30,
    input supply1 id_31,
    output tri1 _id_32,
    input tri id_33,
    input tri0 id_34,
    output uwire id_35
);
  logic id_39;
  logic id_40;
  always id_38 <= id_11;
  wire id_41, id_42;
  logic id_43;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_33
  );
endmodule
