<?xml version="1.0" encoding="utf-16"?>
<?xml-stylesheet type="text/xsl" href="param_table.xsl"?>
<node id="Glib">
    <!-- SYSTEM FW -->
    <node id="board_id" address="0x00000000" permission="rw" mode="single" tags="chars" description="Board ID (one byte per character, e.g. GLIB)" />
    <node id="sys_id" address="0x00000001" permission="r" mode="single" description="System ID" />
    <node id="firm_id" address="0x00000002" permission="r" mode="single" description="Firmware ID">
        <node id="firmware_major" mask="0xF0000000" description="Firmware major version number" />
        <node id="firmware_minor" mask="0x0F000000" description="Firmware minor version number" />
        <node id="firmware_build" mask="0x00FF0000" description="Firmware build number" />
        <node id="firmware_yy" mask="0x0000fe00" description="Year of firmware last modification" />
        <node id="firmware_mm" mask="0x000001e0" description="Month of firmware last modification" />
        <node id="firmware_dd" mask="0x0000001F" description="Day of firmware last modification" />
    </node>
    <!-- USER FW ID -->
    <node id="version_id" address="0x80000000" permission="r">
        <node id="ascii_code_01" address="0x0" mask="0xFF000000" />
        <node id="ascii_code_02" address="0x0" mask="0x00FF0000" />
        <node id="ascii_code_03" address="0x0" mask="0x0000FF00" />
        <node id="ascii_code_04" address="0x0" mask="0x000000FF" />
        <node id="ascii_code_05" address="0x1" mask="0xFF000000" />
        <node id="ascii_code_06" address="0x1" mask="0x00FF0000" />
        <node id="ascii_code_07" address="0x1" mask="0x0000FF00" />
        <node id="ascii_code_08" address="0x1" mask="0x000000FF" />
        <node id="fw_ver_year" address="0x2" mask="0xFE000000" />
        <node id="fw_ver_month" address="0x2" mask="0x01E00000" />
        <node id="fw_ver_day" address="0x2" mask="0x001F0000" />
        <node id="archi_ver_nb" address="0x2" mask="0x0000FF00" description="Archi versionnumber incremental)" />
        <node id="fw_ver_nb" address="0x2" mask="0x000000FF" description="Firmware versionnumber incremental)" />
    </node>
    <!-- SYSTEM CONTROL -->
    <node id="ctrl" address="0x00000004" permission="rw">
        <node id="pcie_clk_fsel" mask="0x00000001" permission="rw" />
        <node id="pcie_clk_mr" mask="0x00000002" permission="rw" />
        <node id="pcie_clk_oe" mask="0x00000004" permission="rw" />
        <node id="cdce_powerup" mask="0x00000010" permission="rw" />
        <node id="cdce_refsel" mask="0x00000020" permission="rw" />
        <node id="cdce_sync" mask="0x00000040" permission="rw" />
        <node id="cdce_ctrl_sel" mask="0x00000080" permission="rw" />
        <node id="tclkb_dr_en" mask="0x00000200" permission="rw" />
        <node id="xpoint2_s10" mask="0x00001000" permission="rw" />
        <node id="xpoint2_s11" mask="0x00002000" permission="rw" />
        <node id="xpoint1_s10" mask="0x00010000" permission="rw" />
        <node id="xpoint1_s11" mask="0x00020000" permission="rw" />
        <node id="xpoint1_s20" mask="0x00040000" permission="rw" />
        <node id="xpoint1_s21" mask="0x00080000" permission="rw" />
        <node id="xpoint1_s30" mask="0x00100000" permission="rw" />
        <node id="xpoint1_s31" mask="0x00200000" permission="rw" />
        <node id="xpoint1_s40" mask="0x00400000" permission="rw" />
        <node id="xpoint1_s41" mask="0x00800000" permission="rw" />
        <node id="gbt_phase_mon_reset" mask="0x04000000" permission="rw" />
        <node id="fpga_program_b_trst" mask="0x10000000" permission="rw" />
    </node>
    <node id="ctrl_2" address="0x00000005" permission="rw">
        <node id="icap_page" mask="0x00000003" permission="rw" />
        <node id="icap_trigg" mask="0x00000010" permission="rw" />
    </node>
    <!-- SYSTEM STATUS -->
    <node id="status" address="0x00000006" permission="r" mode="single">
        <node id="glib_sfp1_mod_abs" mask="0x00000001" />
        <node id="glib_sfp1_rxlos" mask="0x00000002" />
        <node id="glib_sfp1_txfault" mask="0x00000004" />
        <node id="glib_sfp2_mod_abs" mask="0x00000010" />
        <node id="glib_sfp2_rxlos" mask="0x00000020" />
        <node id="glib_sfp2_txfault" mask="0x00000040" />
        <node id="glib_sfp3_mod_abs" mask="0x00000100" />
        <node id="glib_sfp3_rxlos" mask="0x00000200" />
        <node id="glib_sfp3_txfault" mask="0x00000400" />
        <node id="glib_sfp4_mod_abs" mask="0x00001000" />
        <node id="glib_sfp4_rxlos" mask="0x00002000" />
        <node id="glib_sfp4_txfault" mask="0x00004000" />
        <node id="gbe_int" mask="0x00010000" />
        <node id="fmc1_present" mask="0x00020000" description="FMC mezzanine present on 1st connector (J1)" />
        <node id="fmc2_present" mask="0x00040000" description="FMC mezzanine present on 2nd connector (J2)" />
        <node id="fpga_reset" mask="0x00080000" />
        <node id="v6_cpld" mask="0x03f00000" />
        <node id="cdce_lock" mask="0x10000000" />
    </node>

    <!--special register to output the internal GLIB clock on the SMA-->
    <node id="FPGA_clkout_muxsel" address="0x80000003" mask="0x00007c00" permission="rw" />

    <!-- SRAM CONTROL -->
    <node id="ctrl_sram" address="0x00000008" permission="rw" mode="single">
        <node id="sram1_user_logic" mask="0x00000001" tags="checkbox" description="0: the software has access to the SRAM1 bank, 1:firmware" />
        <node id="sram1_bist_run" mask="0x00000002" />
        <node id="sram2_user_logic" mask="0x00010000" tags="checkbox" description="0: the software has access to the SRAM2 bank, 1:firmware" />
        <node id="sram2_bist_run" mask="0x00020000" />
        <node id="flash_select" mask="0x00100000" />
    </node>
    <!--SRAM memory space -->
    <node id="sram1" address="0x02000000" permission="rw" mode="block" size="0x00800000" description="SRAM1 bank address" />
    <node id="sram1_256" address="0x020000ff" permission="rw" mode="single" description="SRAM1 256th word" />
    <node id="sram2" address="0x04000000" permission="rw" mode="block" size="0x00800000" description="SRAM2 bank address" />
    <node id="sram2_256" address="0x040000ff" permission="rw" mode="single" description="SRAM2 256th word" />
    <!--node id="freq_ttc_fmc"            address="0x40000001" permission="r" mode="single"/-->
    <node id="flash_block" address="0x08000000" mode="block" size="0x00800000" permission="rw" description="FLASH memory for FPGA configuration" />
    <!-- CBC I2C REGISTERS -->
    <node id="cbc_i2c_cmd_ack" address="0x80000008" mask="0x0000000C" permission="rw" description="Hand shaking before reading result of I2C request. 0:Wait, 1:OK" />
    <node id="cbc_hard_reset" address="0x80000009" mask="0x00000002" permission="rw" description="CBC hard reset" />
    <node id="cbc_i2c_refresh" address="0x80000009" mask="0x00000004" permission="rw" description="?" />
    <node id="cbc_test_pulse" address="0x80000009" mask="0x00000008" permission="rw" description="?" />
    <node id="cbc_fast_reset" address="0x80000009" mask="0x00000010" permission="rw" description="CBC fast reset (before sending an I2C request)" />
    <node id="cbc_i2c_cmd_rq" address="0x80000009" mask="0x00000060" permission="rw" description="I2C request type. 1:read, 3:write" />
    <node id="cbc_stubdata_latency_adjust_fe1" address="0x80000009" mask="0x00003f80" permission="rw" description="Number of clock cycles delay between stub emission and data readout for Front End 1" />
    <node id="cbc_hard_reset_fe2" address="0x80000009" mask="0x00004000" permission="rw" description="Number of clock cycles delay between stub emission and data readout for Front End 2" />
    <node id="cbc_i2c_refresh_fe2" address="0x80000009" mask="0x00008000" permission="rw" description="?" />
    <node id="cbc_test_pulse_fe2" address="0x80000009" mask="0x00010000" permission="rw" description="?" />
    <node id="cbc_fast_reset_fe2" address="0x80000009" mask="0x00020000" permission="rw" description="?" />
    <node id="cbc_i2c_cmd_rq_fe2" address="0x80000009" mask="0x000c0000" permission="rw" description="?" />
    <node id="cbc_stubdata_latency_adjust_fe2" address="0x80000009" mask="0x07f00000" permission="rw" description="?" />
    <node id="nb_FE" address="0x8000000A" permission="rw" mode="single" tags="" />
    <node id="hybrid_type" address="0x8000000B" permission="rw" mode="single" tags="" />
    <node id="break_trigger" address="0x8000000C" mask="0x00000001" permission="rw" description="1: The acquisition is paused, 0: The acquisition is resumed (the events that had not been sent are lost)" />
    <node id="COMMISSIONNING_MODE_RQ" address="0x8000000c" mask="0x00000002" permission="rw" tags="checkbox" description="1:The acquisition commissioning mode is requested" />
    <node id="COMMISSIONNING_MODE_DELAY_AFTER_FAST_RESET" address="0x8000000c" mask="0x0003fffc" permission="rw" description="Delay (ms ?) after fast reset in commissioning mode" />
    <node id="COMMISSIONNING_MODE_CBC_TEST_PULSE_VALID" address="0x8000000c" mask="0x00040000" permission="rw" tags="checkbox" description="Test pulse generated during commissioning mode" />
    <!-- reg(13) -->
    <node id="COMMISSIONNING_MODE_DELAY_AFTER_TEST_PULSE" address="0x8000000d" mask="0x0000ffff" permission="rw" description="Delay after test pulse in commissioning mode" />
    <node id="COMMISSIONNING_MODE_DELAY_AFTER_L1A" address="0x8000000d" mask="0xffff0000" permission="rw" description="Delay after L1A trigger during commissioning mode" />
    <!-- FMC REGISTERS -->
    <node id="user_wb_ttc_fmc_regs" address="0x80000180" mode="block" size="48" description="ParameterSet">
        <node id="user_board_id" address="0x0" permission="r" mode="single" />
        <node id="user_sys_id" address="0x1" permission="r" mode="single" />
        <node id="user_version" address="0x2" permission="r" mode="single" />
        <node id="ttc_fmc_reg_ctrl" address="0x4" permission="rw" mode="single">
            <node id="ttc_fmc_s10" mask="0x00010000" description="?" />
            <node id="ttc_fmc_s11" mask="0x00020000" description="?" />
            <node id="ttc_fmc_s20" mask="0x00040000" description="?" />
            <node id="ttc_fmc_s21" mask="0x00080000" description="?" />
            <node id="ttc_fmc_s30" mask="0x00100000" description="?" />
            <node id="ttc_fmc_s31" mask="0x00200000" description="?" />
            <node id="ttc_fmc_s40" mask="0x00400000" description="?" />
            <node id="ttc_fmc_s41" mask="0x00800000" description="?" />
        </node>
    </node>
    <!--node id ="ttc_mfc_reg_status"    address="0x6"    permission="rw" mode="single">
             <node id ="ttc_fmc_cdr_lol"        mask="0x20000000"/>
             <node id ="ttc_fmc_cdr_los"        mask="0x40000000"/>
             <node id ="ttc_fmc_cdr_locked"     mask="0x80000000"/>
            </node-->
    <node id="i2c_settings" address="0x8000018D" permission="rw" mode="single" description="I2C value zone (GLIB I2C bus requests)" />
    <node id="i2c_command" address="0x8000018E" permission="rw" mode="single" description="I2C command (GLIB I2C bus requests)" />
    <node id="i2c_reply" address="0x8000018F" permission="rw" mode="single" description="I2C reply zone (GLIB I2C bus requests)" />
    <node id="pc_commands" address="0x80000190" permission="rw" mode="single">
        <node id="PC_config_ok" mask="0x00000001" tags="checkbox" description="1:Acquisition start" />
        <node id="SRAM1_end_readout" mask="0x00000002" description="1: The software has read the SRAM0 bank, 0: End of hand shaking after SRAM bank readi/&gt; &lt;node id=" mask="0x0000003C" description="0: 1Hz,1: 2Hz,2: 4Hz,3: 8Hz,4: 16Hz,5: 32Hz,6: 64Hz,7: 128Hz,8: 256Hz,9: 512Hz,101024Hz,11: 2048Hz,12: 4096Hz,13: 8192Hz,14: 16384Hz,15: 32768Hz" tags="select" />
        <node id="SRAM2_end_readout" mask="0x00000040" description="1: The software has read the SRAM1 bank, 0: End of hand shaking after SRAM bank readi/&gt; &lt;node id=" mask="0x0FFFFF80" description="Data size in packets during acquisition - 1 (0 means one packet)" />
        <node id="CBC_DATA_PACKET_NUMBER" mask="0x0FFFFF80" description="Data size in packets - 1 (0 means one packet)" />
        <node id="TRIGGER_SEL" mask="0x10000000" tags="checkbox" description="1: External trigger" />
        <node id="INT_TRIGGER_FREQ" mask="0x0000003C" description="0: 1Hz,1: 2Hz,2: 4Hz,3: 8Hz,4: 16Hz,5: 32Hz,6: 64Hz,7: 128Hz,8: 256Hz,9: 512Hz,10: 1024Hz,11: 2048Hz,12: 4096Hz,13: 8192Hz,14: 16384Hz,15: 32768Hz" tags="select" />
        <node id="ACQ_MODE" mask="0x20000000" tags="" description="Deprecated, must be 1" />
        <node id="CBC_DATA_GENE" mask="0x40000000" tags="checkbox" description="if false, data is generated internally (delayed from trigger)" />
        <node id="SPURIOUS_FRAME" mask="0x80000000" description="Request to send a spurious frame ?" />
    </node>
    <node id="flags" address="0x80000191" permission="r" mode="single">
        <node id="SRAM1_full" mask="0x00000001" description="1: SRAM0 bank is full in the board" />
        <node id="FSM1_flag" mask="0x000001FE" description="?" />
        <node id="SRAM2_full" mask="0x00000200" description="1: SRAM0 bank is full in the board" />
        <node id="FSM2_flag" mask="0x0003FC00" description="?" />
    </node>
    <node id="status_flags" address="0x80000192" permission="r" mode="single" description="Acquisition status flags set by firmware">
        <node id="sTTS_code" mask="0x0000000F" description="?" />
        <node id="fifo1_full" mask="0x00000010" description="?" />
        <node id="fifo2_full" mask="0x00000020" description="?" />
        <node id="cdr_clk_locked" mask="0x00000040" description="?" />
        <node id="cdr_lol" mask="0x00000080" description="?" />
        <node id="cdr_los" mask="0x00000100" description="?" />
        <node id="FSM_sTTS_ctrl" mask="0x00001E00" description="?" />
        <node id="spurious_frame" mask="0x00002000" description="1: A spurious frame has been sent ?" />
        <node id="CMD_START_VALID" mask="0x00004000" description="1: Acquisition start validated by firmware" />
    </node>
    <node id="pc_commands2" address="0x80000193" permission="rw" mode="single">
        <node id="clock_shift" mask="0x00000001" tags="checkbox" description="Clock signal shifted by 180 degrees" />
        <node id="negative_logic_sTTS" mask="0x00000002" tags="checkbox" description="0=Positive logic, 1=Negative logic for sTTS lines polarity" />
        <node id="negative_logic_CBC" mask="0x00000004" tags="checkbox" description="0=Positive logic, 1=Negative logic for CBC data line polarity" />
        <node id="force_BG0_start" mask="0x00000008" description="1: Force trigger to begin acquisition" />
        <node id="polarity_tlu" mask="0x00000080" tags="checkbox" description="0=Positive polarity" />
        <node id="FE0_masked" mask="0x00000100" tags="checkbox" description="Front End 0 masked" />
        <node id="FE1_masked" mask="0x00000200" tags="checkbox" description="Front End 1 masked" />
        <node id="cbc_mask" mask="0x00FF0000" description="1 bit for each CBC: 16 is CBC1, 23 is CBC8" />
    </node>
    <node id="dio5" address="0x80000194" permission="rw" mode="single">
        <node id="fmcdio5_threshold_trig_in" mask="0x000000FF" />
        <node id="fmcdio5_threshold_clk_in" mask="0x0000FF00" />
        <node id="fmcdio5_trig_in_50ohms" mask="0x00010000" />
        <node id="fmcdio5_trig_out_50ohms" mask="0x00020000" />
        <node id="fmcdio5_clk_in_50ohms" mask="0x00040000" />
        <node id="fmcdio5_clk_out_50ohms" mask="0x00080000" />
        <node id="fmcdio5_backpressure_out_50ohms" mask="0x00100000" />
        <node id="fmcdio5_trig_in_edge" mask="0x00200000" />
        <node id="clk_mux_sel" mask="0x00400000" />
        <node id="fmcdio5_backpressure_out_polar" mask="0x00800000" />
        <node id="fmcdio5_lemo2_sig_sel" mask="0x01000000" />
    </node>
    <node id="cbc_reg_i2c_settings" address="0x80000198" permission="rw" mode="single" description="I2C value zone (CBC I2C bus requests)" />
    <node id="cbc_reg_i2c_command" address="0x80000199" permission="rw" mode="single" description="I2C command (CBC I2C bus requests)" />
    <node id="cbc_reg_i2c_reply" address="0x8000019A" permission="r" mode="single" description="I2C reply zone (CBC I2C bus requests)" />
    <node id="cbc_acquisition" address="0x8000019B" permission="rw" mode="single">
        <node id="CBC_RESET_SEL" mask="0x00000003" description="deprecated" />
        <node id="CBC_TRIGGER_MODE" mask="0x0000000C" description="deprecated" />
        <node id="CBC_TRIGGER_ONE_SHOT" mask="0x00000010" description="deprecated ?" />
        <node id="CBC_TRIGGER_FREQ_SEL" mask="0x000001E0" description="deprecated" />
    </node>
    <node id="new" address="0x8000019F" permission="rw" mode="single" description="New parameters">
        <node id="nb_FE" mask="0x0000001F" tags="select" description="0: 1 FE, 1: 1 FE + TTC FMC, 2: 2 FE" />
        <node id="hybrid_type" mask="0x000003E0" tags="select" description="2: 2xCBCv2, 8: 8xCBCv2, 16: 16xCBCv2" />
        <node id="hybrid_version" mask="0x000FC000" description="Version number of the hybrid containing CBCs" />
        <node id="carrier_version" mask="0x0F000000" description="Version number of the PCB carrying the hybrid" />
        <node id="mezzanine_version" mask="0xF0000000" description="Version number of the FMC mezzanine connecting to carrier" />
    </node>
    <node id="FE0" address="0x80000194" permission="rw" mode="single" description="Front end enable and CBC enable for this FE (new parameters)">
        <node id="CBC0" mask="0x00000001" tags="checkbox" />
        <node id="CBC1" mask="0x00000002" tags="checkbox" />
        <node id="CBC2" mask="0x00000004" tags="checkbox" />
        <node id="CBC3" mask="0x00000008" tags="checkbox" />
        <node id="CBC4" mask="0x00000010" tags="checkbox" />
        <node id="CBC5" mask="0x00000020" tags="checkbox" />
        <node id="CBC6" mask="0x00000040" tags="checkbox" />
        <node id="CBC7" mask="0x00000080" tags="checkbox" />
        <node id="CBC8" mask="0x00000100" tags="checkbox" />
        <node id="CBC9" mask="0x00000200" tags="checkbox" />
        <node id="CBC10" mask="0x00000400" tags="checkbox" />
        <node id="CBC11" mask="0x00000800" tags="checkbox" />
        <node id="CBC12" mask="0x00001000" tags="checkbox" />
        <node id="CBC13" mask="0x00002000" tags="checkbox" />
        <node id="CBC14" mask="0x00004000" tags="checkbox" />
        <node id="CBC15" mask="0x00008000" tags="checkbox" />
        <node id="enabled" mask="0x00010000" tags="checkbox" />
    </node>
    <node id="FE1" address="0x15" permission="rw" mode="single">
        <node id="CBC0" mask="0x00000001" tags="checkbox" />
        <node id="CBC1" mask="0x00000002" tags="checkbox" />
        <node id="CBC2" mask="0x00000004" tags="checkbox" />
        <node id="CBC3" mask="0x00000008" tags="checkbox" />
        <node id="CBC4" mask="0x00000010" tags="checkbox" />
        <node id="CBC5" mask="0x00000020" tags="checkbox" />
        <node id="CBC6" mask="0x00000040" tags="checkbox" />
        <node id="CBC7" mask="0x00000080" tags="checkbox" />
        <node id="CBC8" mask="0x00000100" tags="checkbox" />
        <node id="CBC9" mask="0x00000200" tags="checkbox" />
        <node id="CBC10" mask="0x00000400" tags="checkbox" />
        <node id="CBC11" mask="0x00000800" tags="checkbox" />
        <node id="CBC12" mask="0x00001000" tags="checkbox" />
        <node id="CBC13" mask="0x00002000" tags="checkbox" />
        <node id="CBC14" mask="0x00004000" tags="checkbox" />
        <node id="CBC15" mask="0x00008000" tags="checkbox" />
        <node id="enabled" mask="0x00010000" tags="checkbox" />
    </node>
    <!-- </node> -->
    <node id="flash_async_read_cmd" address="0x0800bddf" mask="0xFFFFFFFF" description="FLASH memory asynchronous read mode" />
    <!-- <node id="neuf" address="0x90000000" mode="block" size="1000" description="9000" /> -->
</node>
