<stg><name>activation_accelerator_Pipeline_loop_1</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %i_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i = load i11 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:1 %icmp_ln147 = icmp_eq  i11 %i, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i:3 %add_ln147 = add i11 %i, i11 1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln147 = br i1 %icmp_ln147, void %for.inc.i.split, void %for.inc.i14.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:2 %lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i.split:3 %zext_ln149 = zext i7 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:4 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:5 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:6 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:8 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:9 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:14 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:15 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:17 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:18 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:19 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:20 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="11">
<![CDATA[
for.inc.i.split:30 %trunc_ln150 = trunc i11 %i

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i.split:31 %switch_ln150 = switch i2 %trunc_ln150, void %arrayidx2.i177.case.3, i2 0, void %arrayidx2.i177.case.0, i2 1, void %arrayidx2.i177.case.1, i2 2, void %arrayidx2.i177.case.2

]]></Node>
<StgValue><ssdm name="switch_ln150"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2.i177.exit:0 %store_ln147 = store i11 %add_ln147, i11 %i_5

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i177.exit:1 %br_ln147 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
for.inc.i14.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:0 %specpipeline_ln148 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln148"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln147"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="11">
<![CDATA[
for.inc.i.split:12 %trunc_ln149 = trunc i11 %i

]]></Node>
<StgValue><ssdm name="trunc_ln149"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_280

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:14 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_281

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:15 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_282

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_283

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:17 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_284

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:18 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_285

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:19 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_286

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="7">
<![CDATA[
for.inc.i.split:20 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295 = load i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_287

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="3">
<![CDATA[
for.inc.i.split:21 %tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_288, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_289, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_290, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_291, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_292, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_293, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_294, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_295, i3 %trunc_ln149

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.i.split:22 %x_f32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_1, i16 0

]]></Node>
<StgValue><ssdm name="x_f32"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:23 %bitcast_ln150 = bitcast i32 %x_f32

]]></Node>
<StgValue><ssdm name="bitcast_ln150"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:24 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i.split:25 %zext_ln150 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:26 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:27 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:28 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:29 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx2.i177.case.2:0 %store_ln150 = store i32 %bitcast_ln150, i8 %x_4_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i177.case.2:1 %br_ln150 = br void %arrayidx2.i177.exit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx2.i177.case.1:0 %store_ln150 = store i32 %bitcast_ln150, i8 %x_2_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i177.case.1:1 %br_ln150 = br void %arrayidx2.i177.exit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx2.i177.case.0:0 %store_ln150 = store i32 %bitcast_ln150, i8 %x_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i177.case.0:1 %br_ln150 = br void %arrayidx2.i177.exit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx2.i177.case.3:0 %store_ln150 = store i32 %bitcast_ln150, i8 %x_6_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln150" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.i177.case.3:1 %br_ln150 = br void %arrayidx2.i177.exit

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
