Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 04:35:38 2019
| Host         : travis-job-06809262-b794-42ee-a16f-cd0ae6a58286 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       4346 |       4176 |     168 |    2 | 3860 |     17 |     25 |            4 |
|   (top)                    |            (top) |       2183 |       2037 |     144 |    2 | 2403 |     16 |     17 |            0 |
|   VexRiscv                 |         VexRiscv |       2163 |       2139 |      24 |    0 | 1457 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        787 |        787 |       0 |    0 |  904 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        393 |        393 |       0 |    0 |   97 |      1 |      1 |            0 |
|     dataCache_1            |        DataCache |        983 |        959 |      24 |    0 |  456 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


