$date
	Fri Aug 01 16:27:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_gate_tb $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1"
#20
0"
1!
#30
1#
1"
#40
