$date
	Sat Oct 22 21:33:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#174806
b10001 &
b10001 %
1$
b10001 !
1"
#174807
0"
#174810
b110100 &
b110100 %
#174814
b11010 &
b11010 %
#174818
b1101 &
b1101 %
#174822
b101000 &
b101000 %
#174826
b10100 &
b10100 %
#174830
b1010 &
b1010 %
#174834
b101 &
b101 %
#174838
b10000 &
b10000 %
#174842
b1000 &
b1000 %
#174846
b100 &
b100 %
#174850
b10 &
b10 %
#174854
b1 &
1#
b1 %
#174858
b0 &
b0 %
0#
0$
#1236422
b1101 &
b1101 %
1$
b1101 !
1"
#1236423
0"
#1236426
b101000 &
b101000 %
#1236430
b10100 &
b10100 %
#1236434
b1010 &
b1010 %
#1236438
b101 &
b101 %
#1236442
b10000 &
b10000 %
#1236446
b1000 &
b1000 %
#1236450
b100 &
b100 %
#1236454
b10 &
b10 %
#1236458
b1 &
b1 %
1#
#1236462
b0 &
0#
b0 %
0$
#2226632
b11000 !
1"
#2226634
b11000 &
b11000 %
1$
#2226635
0"
#2226638
b1100 &
b1100 %
#2226642
b110 &
b110 %
#2226646
b11 &
b11 %
#2226650
b1010 &
b1010 %
#2226654
b101 &
b101 %
#2226658
b10000 &
b10000 %
#2226662
b1000 &
b1000 %
#2226666
b100 &
b100 %
#2226670
b10 &
b10 %
#2226674
b1 &
b1 %
1#
#2226678
b0 &
0#
b0 %
0$
#4500012
