
raspbian-preinstalled/ssh-keygen:     file format elf32-littlearm


Disassembly of section .init:

00014048 <.init>:
   14048:	push	{r3, lr}
   1404c:	bl	17ad8 <fputs@plt+0x2b4c>
   14050:	pop	{r3, pc}

Disassembly of section .plt:

00014054 <BN_div@plt-0x14>:
   14054:	push	{lr}		; (str lr, [sp, #-4]!)
   14058:	ldr	lr, [pc, #4]	; 14064 <BN_div@plt-0x4>
   1405c:	add	lr, pc, lr
   14060:	ldr	pc, [lr, #8]!
   14064:	andeq	r0, r6, r8, ror sl

00014068 <BN_div@plt>:
   14068:	add	ip, pc, #0, 12
   1406c:	add	ip, ip, #96, 20	; 0x60000
   14070:	ldr	pc, [ip, #2680]!	; 0xa78

00014074 <EVP_DigestInit_ex@plt>:
   14074:	add	ip, pc, #0, 12
   14078:	add	ip, ip, #96, 20	; 0x60000
   1407c:	ldr	pc, [ip, #2672]!	; 0xa70

00014080 <RSA_set0_factors@plt>:
   14080:	add	ip, pc, #0, 12
   14084:	add	ip, ip, #96, 20	; 0x60000
   14088:	ldr	pc, [ip, #2664]!	; 0xa68

0001408c <sigemptyset@plt>:
   1408c:	add	ip, pc, #0, 12
   14090:	add	ip, ip, #96, 20	; 0x60000
   14094:	ldr	pc, [ip, #2656]!	; 0xa60

00014098 <DSA_generate_parameters_ex@plt>:
   14098:	add	ip, pc, #0, 12
   1409c:	add	ip, ip, #96, 20	; 0x60000
   140a0:	ldr	pc, [ip, #2648]!	; 0xa58

000140a4 <strerror@plt>:
   140a4:	add	ip, pc, #0, 12
   140a8:	add	ip, ip, #96, 20	; 0x60000
   140ac:	ldr	pc, [ip, #2640]!	; 0xa50

000140b0 <__ctype_toupper_loc@plt>:
   140b0:	add	ip, pc, #0, 12
   140b4:	add	ip, ip, #96, 20	; 0x60000
   140b8:	ldr	pc, [ip, #2632]!	; 0xa48

000140bc <PEM_write_RSAPrivateKey@plt>:
   140bc:	add	ip, pc, #0, 12
   140c0:	add	ip, ip, #96, 20	; 0x60000
   140c4:	ldr	pc, [ip, #2624]!	; 0xa40

000140c8 <BN_lshift@plt>:
   140c8:	add	ip, pc, #0, 12
   140cc:	add	ip, ip, #96, 20	; 0x60000
   140d0:	ldr	pc, [ip, #2616]!	; 0xa38

000140d4 <mkdir@plt>:
   140d4:	add	ip, pc, #0, 12
   140d8:	add	ip, ip, #96, 20	; 0x60000
   140dc:	ldr	pc, [ip, #2608]!	; 0xa30

000140e0 <localtime_r@plt>:
   140e0:	add	ip, pc, #0, 12
   140e4:	add	ip, ip, #96, 20	; 0x60000
   140e8:	ldr	pc, [ip, #2600]!	; 0xa28

000140ec <EC_KEY_free@plt>:
   140ec:	add	ip, pc, #0, 12
   140f0:	add	ip, ip, #96, 20	; 0x60000
   140f4:	ldr	pc, [ip, #2592]!	; 0xa20

000140f8 <abort@plt>:
   140f8:	add	ip, pc, #0, 12
   140fc:	add	ip, ip, #96, 20	; 0x60000
   14100:	ldr	pc, [ip, #2584]!	; 0xa18

00014104 <connect@plt>:
   14104:	add	ip, pc, #0, 12
   14108:	add	ip, ip, #96, 20	; 0x60000
   1410c:	ldr	pc, [ip, #2576]!	; 0xa10

00014110 <DSA_SIG_new@plt>:
   14110:	add	ip, pc, #0, 12
   14114:	add	ip, ip, #96, 20	; 0x60000
   14118:	ldr	pc, [ip, #2568]!	; 0xa08

0001411c <BN_set_flags@plt>:
   1411c:	add	ip, pc, #0, 12
   14120:	add	ip, ip, #96, 20	; 0x60000
   14124:	ldr	pc, [ip, #2560]!	; 0xa00

00014128 <EVP_PKEY_get0_RSA@plt>:
   14128:	add	ip, pc, #0, 12
   1412c:	add	ip, ip, #96, 20	; 0x60000
   14130:	ldr	pc, [ip, #2552]!	; 0x9f8

00014134 <EVP_CipherInit@plt>:
   14134:	add	ip, pc, #0, 12
   14138:	add	ip, ip, #96, 20	; 0x60000
   1413c:	ldr	pc, [ip, #2544]!	; 0x9f0

00014140 <ERR_get_error@plt>:
   14140:	add	ip, pc, #0, 12
   14144:	add	ip, ip, #96, 20	; 0x60000
   14148:	ldr	pc, [ip, #2536]!	; 0x9e8

0001414c <strcasestr@plt>:
   1414c:	add	ip, pc, #0, 12
   14150:	add	ip, ip, #96, 20	; 0x60000
   14154:	ldr	pc, [ip, #2528]!	; 0x9e0

00014158 <localtime@plt>:
   14158:	add	ip, pc, #0, 12
   1415c:	add	ip, ip, #96, 20	; 0x60000
   14160:	ldr	pc, [ip, #2520]!	; 0x9d8

00014164 <EVP_CIPHER_CTX_iv_length@plt>:
   14164:	add	ip, pc, #0, 12
   14168:	add	ip, ip, #96, 20	; 0x60000
   1416c:	ldr	pc, [ip, #2512]!	; 0x9d0

00014170 <memcmp@plt>:
   14170:	add	ip, pc, #0, 12
   14174:	add	ip, ip, #96, 20	; 0x60000
   14178:	ldr	pc, [ip, #2504]!	; 0x9c8

0001417c <EVP_MD_CTX_md@plt>:
   1417c:	add	ip, pc, #0, 12
   14180:	add	ip, ip, #96, 20	; 0x60000
   14184:	ldr	pc, [ip, #2496]!	; 0x9c0

00014188 <__libc_start_main@plt>:
   14188:	add	ip, pc, #0, 12
   1418c:	add	ip, ip, #96, 20	; 0x60000
   14190:	ldr	pc, [ip, #2488]!	; 0x9b8

00014194 <BN_CTX_free@plt>:
   14194:	add	ip, pc, #0, 12
   14198:	add	ip, ip, #96, 20	; 0x60000
   1419c:	ldr	pc, [ip, #2480]!	; 0x9b0

000141a0 <EVP_PKEY_get1_EC_KEY@plt>:
   141a0:	add	ip, pc, #0, 12
   141a4:	add	ip, ip, #96, 20	; 0x60000
   141a8:	ldr	pc, [ip, #2472]!	; 0x9a8

000141ac <EVP_CIPHER_CTX_key_length@plt>:
   141ac:	add	ip, pc, #0, 12
   141b0:	add	ip, ip, #96, 20	; 0x60000
   141b4:	ldr	pc, [ip, #2464]!	; 0x9a0

000141b8 <RSA_get_ex_data@plt>:
   141b8:	add	ip, pc, #0, 12
   141bc:	add	ip, ip, #96, 20	; 0x60000
   141c0:	ldr	pc, [ip, #2456]!	; 0x998

000141c4 <clock_gettime@plt>:
   141c4:	add	ip, pc, #0, 12
   141c8:	add	ip, ip, #96, 20	; 0x60000
   141cc:	ldr	pc, [ip, #2448]!	; 0x990

000141d0 <ECDSA_SIG_get0@plt>:
   141d0:	add	ip, pc, #0, 12
   141d4:	add	ip, ip, #96, 20	; 0x60000
   141d8:	ldr	pc, [ip, #2440]!	; 0x988

000141dc <EVP_sha384@plt>:
   141dc:	add	ip, pc, #0, 12
   141e0:	add	ip, ip, #96, 20	; 0x60000
   141e4:	ldr	pc, [ip, #2432]!	; 0x980

000141e8 <__gmon_start__@plt>:
   141e8:	add	ip, pc, #0, 12
   141ec:	add	ip, ip, #96, 20	; 0x60000
   141f0:	ldr	pc, [ip, #2424]!	; 0x978

000141f4 <_getshort@plt>:
   141f4:	add	ip, pc, #0, 12
   141f8:	add	ip, ip, #96, 20	; 0x60000
   141fc:	ldr	pc, [ip, #2416]!	; 0x970

00014200 <__ctype_get_mb_cur_max@plt>:
   14200:	add	ip, pc, #0, 12
   14204:	add	ip, ip, #96, 20	; 0x60000
   14208:	ldr	pc, [ip, #2408]!	; 0x968

0001420c <EC_POINT_is_at_infinity@plt>:
   1420c:	add	ip, pc, #0, 12
   14210:	add	ip, ip, #96, 20	; 0x60000
   14214:	ldr	pc, [ip, #2400]!	; 0x960

00014218 <rewind@plt>:
   14218:	add	ip, pc, #0, 12
   1421c:	add	ip, ip, #96, 20	; 0x60000
   14220:	ldr	pc, [ip, #2392]!	; 0x958

00014224 <DSA_SIG_set0@plt>:
   14224:	add	ip, pc, #0, 12
   14228:	add	ip, ip, #96, 20	; 0x60000
   1422c:	ldr	pc, [ip, #2384]!	; 0x950

00014230 <strsep@plt>:
   14230:	add	ip, pc, #0, 12
   14234:	add	ip, ip, #96, 20	; 0x60000
   14238:	ldr	pc, [ip, #2376]!	; 0x948

0001423c <EC_GROUP_new_by_curve_name@plt>:
   1423c:	add	ip, pc, #0, 12
   14240:	add	ip, ip, #96, 20	; 0x60000
   14244:	ldr	pc, [ip, #2368]!	; 0x940

00014248 <strptime@plt>:
   14248:	add	ip, pc, #0, 12
   1424c:	add	ip, ip, #96, 20	; 0x60000
   14250:	ldr	pc, [ip, #2360]!	; 0x938

00014254 <rename@plt>:
   14254:	add	ip, pc, #0, 12
   14258:	add	ip, ip, #96, 20	; 0x60000
   1425c:	ldr	pc, [ip, #2352]!	; 0x930

00014260 <fclose@plt>:
   14260:	add	ip, pc, #0, 12
   14264:	add	ip, ip, #96, 20	; 0x60000
   14268:	ldr	pc, [ip, #2344]!	; 0x928

0001426c <fgets@plt>:
   1426c:	add	ip, pc, #0, 12
   14270:	add	ip, ip, #96, 20	; 0x60000
   14274:	ldr	pc, [ip, #2336]!	; 0x920

00014278 <RSA_meth_get_finish@plt>:
   14278:	add	ip, pc, #0, 12
   1427c:	add	ip, ip, #96, 20	; 0x60000
   14280:	ldr	pc, [ip, #2328]!	; 0x918

00014284 <getenv@plt>:
   14284:	add	ip, pc, #0, 12
   14288:	add	ip, ip, #96, 20	; 0x60000
   1428c:	ldr	pc, [ip, #2320]!	; 0x910

00014290 <__printf_chk@plt>:
   14290:	add	ip, pc, #0, 12
   14294:	add	ip, ip, #96, 20	; 0x60000
   14298:	ldr	pc, [ip, #2312]!	; 0x908

0001429c <X509_get_pubkey@plt>:
   1429c:	add	ip, pc, #0, 12
   142a0:	add	ip, ip, #96, 20	; 0x60000
   142a4:	ldr	pc, [ip, #2304]!	; 0x900

000142a8 <DSA_do_sign@plt>:
   142a8:	add	ip, pc, #0, 12
   142ac:	add	ip, ip, #96, 20	; 0x60000
   142b0:	ldr	pc, [ip, #2296]!	; 0x8f8

000142b4 <strchr@plt>:
   142b4:	add	ip, pc, #0, 12
   142b8:	add	ip, ip, #96, 20	; 0x60000
   142bc:	ldr	pc, [ip, #2288]!	; 0x8f0

000142c0 <putchar@plt>:
   142c0:	add	ip, pc, #0, 12
   142c4:	add	ip, ip, #96, 20	; 0x60000
   142c8:	ldr	pc, [ip, #2280]!	; 0x8e8

000142cc <strcasecmp@plt>:
   142cc:	add	ip, pc, #0, 12
   142d0:	add	ip, ip, #96, 20	; 0x60000
   142d4:	ldr	pc, [ip, #2272]!	; 0x8e0

000142d8 <dirname@plt>:
   142d8:	add	ip, pc, #0, 12
   142dc:	add	ip, ip, #96, 20	; 0x60000
   142e0:	ldr	pc, [ip, #2264]!	; 0x8d8

000142e4 <EC_KEY_get0_public_key@plt>:
   142e4:	add	ip, pc, #0, 12
   142e8:	add	ip, ip, #96, 20	; 0x60000
   142ec:	ldr	pc, [ip, #2256]!	; 0x8d0

000142f0 <RSA_meth_set_priv_dec@plt>:
   142f0:	add	ip, pc, #0, 12
   142f4:	add	ip, ip, #96, 20	; 0x60000
   142f8:	ldr	pc, [ip, #2248]!	; 0x8c8

000142fc <reallocarray@plt>:
   142fc:	add	ip, pc, #0, 12
   14300:	add	ip, ip, #96, 20	; 0x60000
   14304:	ldr	pc, [ip, #2240]!	; 0x8c0

00014308 <listen@plt>:
   14308:	add	ip, pc, #0, 12
   1430c:	add	ip, ip, #96, 20	; 0x60000
   14310:	ldr	pc, [ip, #2232]!	; 0x8b8

00014314 <calloc@plt>:
   14314:	add	ip, pc, #0, 12
   14318:	add	ip, ip, #96, 20	; 0x60000
   1431c:	ldr	pc, [ip, #2224]!	; 0x8b0

00014320 <BN_set_word@plt>:
   14320:	add	ip, pc, #0, 12
   14324:	add	ip, ip, #96, 20	; 0x60000
   14328:	ldr	pc, [ip, #2216]!	; 0x8a8

0001432c <dlclose@plt>:
   1432c:	add	ip, pc, #0, 12
   14330:	add	ip, ip, #96, 20	; 0x60000
   14334:	ldr	pc, [ip, #2208]!	; 0x8a0

00014338 <BN_bin2bn@plt>:
   14338:	add	ip, pc, #0, 12
   1433c:	add	ip, ip, #96, 20	; 0x60000
   14340:	ldr	pc, [ip, #2200]!	; 0x898

00014344 <mktime@plt>:
   14344:	add	ip, pc, #0, 12
   14348:	add	ip, ip, #96, 20	; 0x60000
   1434c:	ldr	pc, [ip, #2192]!	; 0x890

00014350 <EC_GROUP_method_of@plt>:
   14350:	add	ip, pc, #0, 12
   14354:	add	ip, ip, #96, 20	; 0x60000
   14358:	ldr	pc, [ip, #2184]!	; 0x888

0001435c <EVP_CIPHER_CTX_ctrl@plt>:
   1435c:	add	ip, pc, #0, 12
   14360:	add	ip, ip, #96, 20	; 0x60000
   14364:	ldr	pc, [ip, #2176]!	; 0x880

00014368 <memset@plt>:
   14368:	add	ip, pc, #0, 12
   1436c:	add	ip, ip, #96, 20	; 0x60000
   14370:	ldr	pc, [ip, #2168]!	; 0x878

00014374 <gai_strerror@plt>:
   14374:	add	ip, pc, #0, 12
   14378:	add	ip, ip, #96, 20	; 0x60000
   1437c:	ldr	pc, [ip, #2160]!	; 0x870

00014380 <RSA_meth_dup@plt>:
   14380:	add	ip, pc, #0, 12
   14384:	add	ip, ip, #96, 20	; 0x60000
   14388:	ldr	pc, [ip, #2152]!	; 0x868

0001438c <EC_GROUP_free@plt>:
   1438c:	add	ip, pc, #0, 12
   14390:	add	ip, ip, #96, 20	; 0x60000
   14394:	ldr	pc, [ip, #2144]!	; 0x860

00014398 <PEM_write_DSA_PUBKEY@plt>:
   14398:	add	ip, pc, #0, 12
   1439c:	add	ip, ip, #96, 20	; 0x60000
   143a0:	ldr	pc, [ip, #2136]!	; 0x858

000143a4 <RSA_meth_set_finish@plt>:
   143a4:	add	ip, pc, #0, 12
   143a8:	add	ip, ip, #96, 20	; 0x60000
   143ac:	ldr	pc, [ip, #2128]!	; 0x850

000143b0 <EC_POINT_new@plt>:
   143b0:	add	ip, pc, #0, 12
   143b4:	add	ip, ip, #96, 20	; 0x60000
   143b8:	ldr	pc, [ip, #2120]!	; 0x848

000143bc <EVP_PKEY_base_id@plt>:
   143bc:	add	ip, pc, #0, 12
   143c0:	add	ip, ip, #96, 20	; 0x60000
   143c4:	ldr	pc, [ip, #2112]!	; 0x840

000143c8 <freeaddrinfo@plt>:
   143c8:	add	ip, pc, #0, 12
   143cc:	add	ip, ip, #96, 20	; 0x60000
   143d0:	ldr	pc, [ip, #2104]!	; 0x838

000143d4 <EC_KEY_set_group@plt>:
   143d4:	add	ip, pc, #0, 12
   143d8:	add	ip, ip, #96, 20	; 0x60000
   143dc:	ldr	pc, [ip, #2096]!	; 0x830

000143e0 <EC_KEY_set_public_key@plt>:
   143e0:	add	ip, pc, #0, 12
   143e4:	add	ip, ip, #96, 20	; 0x60000
   143e8:	ldr	pc, [ip, #2088]!	; 0x828

000143ec <strrchr@plt>:
   143ec:	add	ip, pc, #0, 12
   143f0:	add	ip, ip, #96, 20	; 0x60000
   143f4:	ldr	pc, [ip, #2080]!	; 0x820

000143f8 <RSA_set0_key@plt>:
   143f8:	add	ip, pc, #0, 12
   143fc:	add	ip, ip, #96, 20	; 0x60000
   14400:	ldr	pc, [ip, #2072]!	; 0x818

00014404 <EVP_PKEY_get1_DSA@plt>:
   14404:	add	ip, pc, #0, 12
   14408:	add	ip, ip, #96, 20	; 0x60000
   1440c:	ldr	pc, [ip, #2064]!	; 0x810

00014410 <RSA_meth_free@plt>:
   14410:	add	ip, pc, #0, 12
   14414:	add	ip, ip, #96, 20	; 0x60000
   14418:	ldr	pc, [ip, #2056]!	; 0x808

0001441c <ungetc@plt>:
   1441c:	add	ip, pc, #0, 12
   14420:	add	ip, ip, #96, 20	; 0x60000
   14424:	ldr	pc, [ip, #2048]!	; 0x800

00014428 <BN_copy@plt>:
   14428:	add	ip, pc, #0, 12
   1442c:	add	ip, ip, #96, 20	; 0x60000
   14430:	ldr	pc, [ip, #2040]!	; 0x7f8

00014434 <DSA_generate_key@plt>:
   14434:	add	ip, pc, #0, 12
   14438:	add	ip, ip, #96, 20	; 0x60000
   1443c:	ldr	pc, [ip, #2032]!	; 0x7f0

00014440 <EVP_md5@plt>:
   14440:	add	ip, pc, #0, 12
   14444:	add	ip, ip, #96, 20	; 0x60000
   14448:	ldr	pc, [ip, #2024]!	; 0x7e8

0001444c <perror@plt>:
   1444c:	add	ip, pc, #0, 12
   14450:	add	ip, ip, #96, 20	; 0x60000
   14454:	ldr	pc, [ip, #2016]!	; 0x7e0

00014458 <BN_num_bits@plt>:
   14458:	add	ip, pc, #0, 12
   1445c:	add	ip, ip, #96, 20	; 0x60000
   14460:	ldr	pc, [ip, #2008]!	; 0x7d8

00014464 <strtoll@plt>:
   14464:	add	ip, pc, #0, 12
   14468:	add	ip, ip, #96, 20	; 0x60000
   1446c:	ldr	pc, [ip, #2000]!	; 0x7d0

00014470 <__res_query@plt>:
   14470:	add	ip, pc, #0, 12
   14474:	add	ip, ip, #96, 20	; 0x60000
   14478:	ldr	pc, [ip, #1992]!	; 0x7c8

0001447c <execlp@plt>:
   1447c:	add	ip, pc, #0, 12
   14480:	add	ip, ip, #96, 20	; 0x60000
   14484:	ldr	pc, [ip, #1984]!	; 0x7c0

00014488 <dlopen@plt>:
   14488:	add	ip, pc, #0, 12
   1448c:	add	ip, ip, #96, 20	; 0x60000
   14490:	ldr	pc, [ip, #1976]!	; 0x7b8

00014494 <__dn_expand@plt>:
   14494:	add	ip, pc, #0, 12
   14498:	add	ip, ip, #96, 20	; 0x60000
   1449c:	ldr	pc, [ip, #1968]!	; 0x7b0

000144a0 <RSA_generate_key_ex@plt>:
   144a0:	add	ip, pc, #0, 12
   144a4:	add	ip, ip, #96, 20	; 0x60000
   144a8:	ldr	pc, [ip, #1960]!	; 0x7a8

000144ac <__fxstat64@plt>:
   144ac:	add	ip, pc, #0, 12
   144b0:	add	ip, ip, #96, 20	; 0x60000
   144b4:	ldr	pc, [ip, #1952]!	; 0x7a0

000144b8 <EVP_DigestUpdate@plt>:
   144b8:	add	ip, pc, #0, 12
   144bc:	add	ip, ip, #96, 20	; 0x60000
   144c0:	ldr	pc, [ip, #1944]!	; 0x798

000144c4 <BN_sub@plt>:
   144c4:	add	ip, pc, #0, 12
   144c8:	add	ip, ip, #96, 20	; 0x60000
   144cc:	ldr	pc, [ip, #1936]!	; 0x790

000144d0 <EC_KEY_get0_group@plt>:
   144d0:	add	ip, pc, #0, 12
   144d4:	add	ip, ip, #96, 20	; 0x60000
   144d8:	ldr	pc, [ip, #1928]!	; 0x788

000144dc <OpenSSL_version_num@plt>:
   144dc:	add	ip, pc, #0, 12
   144e0:	add	ip, ip, #96, 20	; 0x60000
   144e4:	ldr	pc, [ip, #1920]!	; 0x780

000144e8 <_exit@plt>:
   144e8:	add	ip, pc, #0, 12
   144ec:	add	ip, ip, #96, 20	; 0x60000
   144f0:	ldr	pc, [ip, #1912]!	; 0x778

000144f4 <DSA_get0_key@plt>:
   144f4:	add	ip, pc, #0, 12
   144f8:	add	ip, ip, #96, 20	; 0x60000
   144fc:	ldr	pc, [ip, #1904]!	; 0x770

00014500 <getuid@plt>:
   14500:	add	ip, pc, #0, 12
   14504:	add	ip, ip, #96, 20	; 0x60000
   14508:	ldr	pc, [ip, #1896]!	; 0x768

0001450c <BN_cmp@plt>:
   1450c:	add	ip, pc, #0, 12
   14510:	add	ip, ip, #96, 20	; 0x60000
   14514:	ldr	pc, [ip, #1888]!	; 0x760

00014518 <DSA_set0_key@plt>:
   14518:	add	ip, pc, #0, 12
   1451c:	add	ip, ip, #96, 20	; 0x60000
   14520:	ldr	pc, [ip, #1880]!	; 0x758

00014524 <RSA_get0_factors@plt>:
   14524:	add	ip, pc, #0, 12
   14528:	add	ip, ip, #96, 20	; 0x60000
   1452c:	ldr	pc, [ip, #1872]!	; 0x750

00014530 <strtoull@plt>:
   14530:	add	ip, pc, #0, 12
   14534:	add	ip, ip, #96, 20	; 0x60000
   14538:	ldr	pc, [ip, #1864]!	; 0x748

0001453c <EVP_MD_block_size@plt>:
   1453c:	add	ip, pc, #0, 12
   14540:	add	ip, ip, #96, 20	; 0x60000
   14544:	ldr	pc, [ip, #1856]!	; 0x740

00014548 <free@plt>:
   14548:	add	ip, pc, #0, 12
   1454c:	add	ip, ip, #96, 20	; 0x60000
   14550:	ldr	pc, [ip, #1848]!	; 0x738

00014554 <BN_add_word@plt>:
   14554:	add	ip, pc, #0, 12
   14558:	add	ip, ip, #96, 20	; 0x60000
   1455c:	ldr	pc, [ip, #1840]!	; 0x730

00014560 <read@plt>:
   14560:	add	ip, pc, #0, 12
   14564:	add	ip, ip, #96, 20	; 0x60000
   14568:	ldr	pc, [ip, #1832]!	; 0x728

0001456c <write@plt>:
   1456c:	add	ip, pc, #0, 12
   14570:	add	ip, ip, #96, 20	; 0x60000
   14574:	ldr	pc, [ip, #1824]!	; 0x720

00014578 <RSA_set_method@plt>:
   14578:	add	ip, pc, #0, 12
   1457c:	add	ip, ip, #96, 20	; 0x60000
   14580:	ldr	pc, [ip, #1816]!	; 0x718

00014584 <RSA_size@plt>:
   14584:	add	ip, pc, #0, 12
   14588:	add	ip, ip, #96, 20	; 0x60000
   1458c:	ldr	pc, [ip, #1808]!	; 0x710

00014590 <EVP_DigestFinal_ex@plt>:
   14590:	add	ip, pc, #0, 12
   14594:	add	ip, ip, #96, 20	; 0x60000
   14598:	ldr	pc, [ip, #1800]!	; 0x708

0001459c <EC_POINT_point2oct@plt>:
   1459c:	add	ip, pc, #0, 12
   145a0:	add	ip, ip, #96, 20	; 0x60000
   145a4:	ldr	pc, [ip, #1792]!	; 0x700

000145a8 <openlog@plt>:
   145a8:	add	ip, pc, #0, 12
   145ac:	add	ip, ip, #96, 20	; 0x60000
   145b0:	ldr	pc, [ip, #1784]!	; 0x6f8

000145b4 <gettimeofday@plt>:
   145b4:	add	ip, pc, #0, 12
   145b8:	add	ip, ip, #96, 20	; 0x60000
   145bc:	ldr	pc, [ip, #1776]!	; 0x6f0

000145c0 <PEM_write_ECPrivateKey@plt>:
   145c0:	add	ip, pc, #0, 12
   145c4:	add	ip, ip, #96, 20	; 0x60000
   145c8:	ldr	pc, [ip, #1768]!	; 0x6e8

000145cc <fseek@plt>:
   145cc:	add	ip, pc, #0, 12
   145d0:	add	ip, ip, #96, 20	; 0x60000
   145d4:	ldr	pc, [ip, #1760]!	; 0x6e0

000145d8 <BN_dup@plt>:
   145d8:	add	ip, pc, #0, 12
   145dc:	add	ip, ip, #96, 20	; 0x60000
   145e0:	ldr	pc, [ip, #1752]!	; 0x6d8

000145e4 <__asprintf_chk@plt>:
   145e4:	add	ip, pc, #0, 12
   145e8:	add	ip, ip, #96, 20	; 0x60000
   145ec:	ldr	pc, [ip, #1744]!	; 0x6d0

000145f0 <EC_KEY_generate_key@plt>:
   145f0:	add	ip, pc, #0, 12
   145f4:	add	ip, ip, #96, 20	; 0x60000
   145f8:	ldr	pc, [ip, #1736]!	; 0x6c8

000145fc <__memcpy_chk@plt>:
   145fc:	add	ip, pc, #0, 12
   14600:	add	ip, ip, #96, 20	; 0x60000
   14604:	ldr	pc, [ip, #1728]!	; 0x6c0

00014608 <__res_init@plt>:
   14608:	add	ip, pc, #0, 12
   1460c:	add	ip, ip, #96, 20	; 0x60000
   14610:	ldr	pc, [ip, #1720]!	; 0x6b8

00014614 <BN_clear_free@plt>:
   14614:	add	ip, pc, #0, 12
   14618:	add	ip, ip, #96, 20	; 0x60000
   1461c:	ldr	pc, [ip, #1712]!	; 0x6b0

00014620 <tcgetattr@plt>:
   14620:	add	ip, pc, #0, 12
   14624:	add	ip, ip, #96, 20	; 0x60000
   14628:	ldr	pc, [ip, #1704]!	; 0x6a8

0001462c <BIO_new@plt>:
   1462c:	add	ip, pc, #0, 12
   14630:	add	ip, ip, #96, 20	; 0x60000
   14634:	ldr	pc, [ip, #1696]!	; 0x6a0

00014638 <EC_POINT_get_affine_coordinates_GFp@plt>:
   14638:	add	ip, pc, #0, 12
   1463c:	add	ip, ip, #96, 20	; 0x60000
   14640:	ldr	pc, [ip, #1688]!	; 0x698

00014644 <socket@plt>:
   14644:	add	ip, pc, #0, 12
   14648:	add	ip, ip, #96, 20	; 0x60000
   1464c:	ldr	pc, [ip, #1680]!	; 0x690

00014650 <BN_hex2bn@plt>:
   14650:	add	ip, pc, #0, 12
   14654:	add	ip, ip, #96, 20	; 0x60000
   14658:	ldr	pc, [ip, #1672]!	; 0x688

0001465c <umask@plt>:
   1465c:	add	ip, pc, #0, 12
   14660:	add	ip, ip, #96, 20	; 0x60000
   14664:	ldr	pc, [ip, #1664]!	; 0x680

00014668 <RSA_meth_set_priv_enc@plt>:
   14668:	add	ip, pc, #0, 12
   1466c:	add	ip, ip, #96, 20	; 0x60000
   14670:	ldr	pc, [ip, #1656]!	; 0x678

00014674 <getaddrinfo@plt>:
   14674:	add	ip, pc, #0, 12
   14678:	add	ip, ip, #96, 20	; 0x60000
   1467c:	ldr	pc, [ip, #1648]!	; 0x670

00014680 <fflush@plt>:
   14680:	add	ip, pc, #0, 12
   14684:	add	ip, ip, #96, 20	; 0x60000
   14688:	ldr	pc, [ip, #1640]!	; 0x668

0001468c <PEM_write_DSAPrivateKey@plt>:
   1468c:	add	ip, pc, #0, 12
   14690:	add	ip, ip, #96, 20	; 0x60000
   14694:	ldr	pc, [ip, #1632]!	; 0x660

00014698 <RSA_new@plt>:
   14698:	add	ip, pc, #0, 12
   1469c:	add	ip, ip, #96, 20	; 0x60000
   146a0:	ldr	pc, [ip, #1624]!	; 0x658

000146a4 <ECDSA_do_verify@plt>:
   146a4:	add	ip, pc, #0, 12
   146a8:	add	ip, ip, #96, 20	; 0x60000
   146ac:	ldr	pc, [ip, #1616]!	; 0x650

000146b0 <ioctl@plt>:
   146b0:	add	ip, pc, #0, 12
   146b4:	add	ip, ip, #96, 20	; 0x60000
   146b8:	ldr	pc, [ip, #1608]!	; 0x648

000146bc <RSA_meth_set1_name@plt>:
   146bc:	add	ip, pc, #0, 12
   146c0:	add	ip, ip, #96, 20	; 0x60000
   146c4:	ldr	pc, [ip, #1600]!	; 0x640

000146c8 <isatty@plt>:
   146c8:	add	ip, pc, #0, 12
   146cc:	add	ip, ip, #96, 20	; 0x60000
   146d0:	ldr	pc, [ip, #1592]!	; 0x638

000146d4 <DSA_set0_pqg@plt>:
   146d4:	add	ip, pc, #0, 12
   146d8:	add	ip, ip, #96, 20	; 0x60000
   146dc:	ldr	pc, [ip, #1584]!	; 0x630

000146e0 <ECDSA_SIG_new@plt>:
   146e0:	add	ip, pc, #0, 12
   146e4:	add	ip, ip, #96, 20	; 0x60000
   146e8:	ldr	pc, [ip, #1576]!	; 0x628

000146ec <BN_is_prime_ex@plt>:
   146ec:	add	ip, pc, #0, 12
   146f0:	add	ip, ip, #96, 20	; 0x60000
   146f4:	ldr	pc, [ip, #1568]!	; 0x620

000146f8 <BN_add@plt>:
   146f8:	add	ip, pc, #0, 12
   146fc:	add	ip, ip, #96, 20	; 0x60000
   14700:	ldr	pc, [ip, #1560]!	; 0x618

00014704 <strndup@plt>:
   14704:	add	ip, pc, #0, 12
   14708:	add	ip, ip, #96, 20	; 0x60000
   1470c:	ldr	pc, [ip, #1552]!	; 0x610

00014710 <strlen@plt>:
   14710:	add	ip, pc, #0, 12
   14714:	add	ip, ip, #96, 20	; 0x60000
   14718:	ldr	pc, [ip, #1544]!	; 0x608

0001471c <PEM_read_bio_PrivateKey@plt>:
   1471c:	add	ip, pc, #0, 12
   14720:	add	ip, ip, #96, 20	; 0x60000
   14724:	ldr	pc, [ip, #1536]!	; 0x600

00014728 <EVP_MD_CTX_copy_ex@plt>:
   14728:	add	ip, pc, #0, 12
   1472c:	add	ip, ip, #96, 20	; 0x60000
   14730:	ldr	pc, [ip, #1528]!	; 0x5f8

00014734 <unlink@plt>:
   14734:	add	ip, pc, #0, 12
   14738:	add	ip, ip, #96, 20	; 0x60000
   1473c:	ldr	pc, [ip, #1520]!	; 0x5f0

00014740 <strtoul@plt>:
   14740:	add	ip, pc, #0, 12
   14744:	add	ip, ip, #96, 20	; 0x60000
   14748:	ldr	pc, [ip, #1512]!	; 0x5e8

0001474c <EC_POINT_cmp@plt>:
   1474c:	add	ip, pc, #0, 12
   14750:	add	ip, ip, #96, 20	; 0x60000
   14754:	ldr	pc, [ip, #1504]!	; 0x5e0

00014758 <EVP_aes_192_ctr@plt>:
   14758:	add	ip, pc, #0, 12
   1475c:	add	ip, ip, #96, 20	; 0x60000
   14760:	ldr	pc, [ip, #1496]!	; 0x5d8

00014764 <BN_mod_word@plt>:
   14764:	add	ip, pc, #0, 12
   14768:	add	ip, ip, #96, 20	; 0x60000
   1476c:	ldr	pc, [ip, #1488]!	; 0x5d0

00014770 <BN_print_fp@plt>:
   14770:	add	ip, pc, #0, 12
   14774:	add	ip, ip, #96, 20	; 0x60000
   14778:	ldr	pc, [ip, #1480]!	; 0x5c8

0001477c <EC_KEY_new_by_curve_name@plt>:
   1477c:	add	ip, pc, #0, 12
   14780:	add	ip, ip, #96, 20	; 0x60000
   14784:	ldr	pc, [ip, #1472]!	; 0x5c0

00014788 <memcpy@plt>:
   14788:	add	ip, pc, #0, 12
   1478c:	add	ip, ip, #96, 20	; 0x60000
   14790:	ldr	pc, [ip, #1464]!	; 0x5b8

00014794 <setlocale@plt>:
   14794:	add	ip, pc, #0, 12
   14798:	add	ip, ip, #96, 20	; 0x60000
   1479c:	ldr	pc, [ip, #1456]!	; 0x5b0

000147a0 <__h_errno_location@plt>:
   147a0:	add	ip, pc, #0, 12
   147a4:	add	ip, ip, #96, 20	; 0x60000
   147a8:	ldr	pc, [ip, #1448]!	; 0x5a8

000147ac <fopen64@plt>:
   147ac:	add	ip, pc, #0, 12
   147b0:	add	ip, ip, #96, 20	; 0x60000
   147b4:	ldr	pc, [ip, #1440]!	; 0x5a0

000147b8 <getpwuid@plt>:
   147b8:	add	ip, pc, #0, 12
   147bc:	add	ip, ip, #96, 20	; 0x60000
   147c0:	ldr	pc, [ip, #1432]!	; 0x598

000147c4 <__ctype_tolower_loc@plt>:
   147c4:	add	ip, pc, #0, 12
   147c8:	add	ip, ip, #96, 20	; 0x60000
   147cc:	ldr	pc, [ip, #1424]!	; 0x590

000147d0 <PEM_write_EC_PUBKEY@plt>:
   147d0:	add	ip, pc, #0, 12
   147d4:	add	ip, ip, #96, 20	; 0x60000
   147d8:	ldr	pc, [ip, #1416]!	; 0x588

000147dc <__res_state@plt>:
   147dc:	add	ip, pc, #0, 12
   147e0:	add	ip, ip, #96, 20	; 0x60000
   147e4:	ldr	pc, [ip, #1408]!	; 0x580

000147e8 <EVP_MD_CTX_new@plt>:
   147e8:	add	ip, pc, #0, 12
   147ec:	add	ip, ip, #96, 20	; 0x60000
   147f0:	ldr	pc, [ip, #1400]!	; 0x578

000147f4 <BIO_s_mem@plt>:
   147f4:	add	ip, pc, #0, 12
   147f8:	add	ip, ip, #96, 20	; 0x60000
   147fc:	ldr	pc, [ip, #1392]!	; 0x570

00014800 <feof@plt>:
   14800:	add	ip, pc, #0, 12
   14804:	add	ip, ip, #96, 20	; 0x60000
   14808:	ldr	pc, [ip, #1384]!	; 0x568

0001480c <getppid@plt>:
   1480c:	add	ip, pc, #0, 12
   14810:	add	ip, ip, #96, 20	; 0x60000
   14814:	ldr	pc, [ip, #1376]!	; 0x560

00014818 <EC_GROUP_get_curve_name@plt>:
   14818:	add	ip, pc, #0, 12
   1481c:	add	ip, ip, #96, 20	; 0x60000
   14820:	ldr	pc, [ip, #1368]!	; 0x558

00014824 <RSA_public_decrypt@plt>:
   14824:	add	ip, pc, #0, 12
   14828:	add	ip, ip, #96, 20	; 0x60000
   1482c:	ldr	pc, [ip, #1360]!	; 0x550

00014830 <fgetc@plt>:
   14830:	add	ip, pc, #0, 12
   14834:	add	ip, ip, #96, 20	; 0x60000
   14838:	ldr	pc, [ip, #1352]!	; 0x548

0001483c <__explicit_bzero_chk@plt>:
   1483c:	add	ip, pc, #0, 12
   14840:	add	ip, ip, #96, 20	; 0x60000
   14844:	ldr	pc, [ip, #1344]!	; 0x540

00014848 <BN_value_one@plt>:
   14848:	add	ip, pc, #0, 12
   1484c:	add	ip, ip, #96, 20	; 0x60000
   14850:	ldr	pc, [ip, #1336]!	; 0x538

00014854 <ENGINE_load_builtin_engines@plt>:
   14854:	add	ip, pc, #0, 12
   14858:	add	ip, ip, #96, 20	; 0x60000
   1485c:	ldr	pc, [ip, #1328]!	; 0x530

00014860 <strtol@plt>:
   14860:	add	ip, pc, #0, 12
   14864:	add	ip, ip, #96, 20	; 0x60000
   14868:	ldr	pc, [ip, #1320]!	; 0x528

0001486c <X509_new@plt>:
   1486c:	add	ip, pc, #0, 12
   14870:	add	ip, ip, #96, 20	; 0x60000
   14874:	ldr	pc, [ip, #1312]!	; 0x520

00014878 <waitpid@plt>:
   14878:	add	ip, pc, #0, 12
   1487c:	add	ip, ip, #96, 20	; 0x60000
   14880:	ldr	pc, [ip, #1304]!	; 0x518

00014884 <__vsnprintf_chk@plt>:
   14884:	add	ip, pc, #0, 12
   14888:	add	ip, ip, #96, 20	; 0x60000
   1488c:	ldr	pc, [ip, #1296]!	; 0x510

00014890 <BN_new@plt>:
   14890:	add	ip, pc, #0, 12
   14894:	add	ip, ip, #96, 20	; 0x60000
   14898:	ldr	pc, [ip, #1288]!	; 0x508

0001489c <_getlong@plt>:
   1489c:	add	ip, pc, #0, 12
   148a0:	add	ip, ip, #96, 20	; 0x60000
   148a4:	ldr	pc, [ip, #1280]!	; 0x500

000148a8 <ctime@plt>:
   148a8:	add	ip, pc, #0, 12
   148ac:	add	ip, ip, #96, 20	; 0x60000
   148b0:	ldr	pc, [ip, #1272]!	; 0x4f8

000148b4 <open64@plt>:
   148b4:	add	ip, pc, #0, 12
   148b8:	add	ip, ip, #96, 20	; 0x60000
   148bc:	ldr	pc, [ip, #1264]!	; 0x4f0

000148c0 <EVP_Digest@plt>:
   148c0:	add	ip, pc, #0, 12
   148c4:	add	ip, ip, #96, 20	; 0x60000
   148c8:	ldr	pc, [ip, #1256]!	; 0x4e8

000148cc <raise@plt>:
   148cc:	add	ip, pc, #0, 12
   148d0:	add	ip, ip, #96, 20	; 0x60000
   148d4:	ldr	pc, [ip, #1248]!	; 0x4e0

000148d8 <EVP_sha1@plt>:
   148d8:	add	ip, pc, #0, 12
   148dc:	add	ip, ip, #96, 20	; 0x60000
   148e0:	ldr	pc, [ip, #1240]!	; 0x4d8

000148e4 <EVP_CIPHER_CTX_iv@plt>:
   148e4:	add	ip, pc, #0, 12
   148e8:	add	ip, ip, #96, 20	; 0x60000
   148ec:	ldr	pc, [ip, #1232]!	; 0x4d0

000148f0 <fcntl64@plt>:
   148f0:	add	ip, pc, #0, 12
   148f4:	add	ip, ip, #96, 20	; 0x60000
   148f8:	ldr	pc, [ip, #1224]!	; 0x4c8

000148fc <EVP_CIPHER_CTX_set_key_length@plt>:
   148fc:	add	ip, pc, #0, 12
   14900:	add	ip, ip, #96, 20	; 0x60000
   14904:	ldr	pc, [ip, #1216]!	; 0x4c0

00014908 <EVP_chacha20@plt>:
   14908:	add	ip, pc, #0, 12
   1490c:	add	ip, ip, #96, 20	; 0x60000
   14910:	ldr	pc, [ip, #1208]!	; 0x4b8

00014914 <__snprintf_chk@plt>:
   14914:	add	ip, pc, #0, 12
   14918:	add	ip, ip, #96, 20	; 0x60000
   1491c:	ldr	pc, [ip, #1200]!	; 0x4b0

00014920 <bind@plt>:
   14920:	add	ip, pc, #0, 12
   14924:	add	ip, ip, #96, 20	; 0x60000
   14928:	ldr	pc, [ip, #1192]!	; 0x4a8

0001492c <fdopen@plt>:
   1492c:	add	ip, pc, #0, 12
   14930:	add	ip, ip, #96, 20	; 0x60000
   14934:	ldr	pc, [ip, #1184]!	; 0x4a0

00014938 <EVP_CIPHER_CTX_new@plt>:
   14938:	add	ip, pc, #0, 12
   1493c:	add	ip, ip, #96, 20	; 0x60000
   14940:	ldr	pc, [ip, #1176]!	; 0x498

00014944 <BN_CTX_new@plt>:
   14944:	add	ip, pc, #0, 12
   14948:	add	ip, ip, #96, 20	; 0x60000
   1494c:	ldr	pc, [ip, #1168]!	; 0x490

00014950 <RSA_get_default_method@plt>:
   14950:	add	ip, pc, #0, 12
   14954:	add	ip, ip, #96, 20	; 0x60000
   14958:	ldr	pc, [ip, #1160]!	; 0x488

0001495c <__syslog_chk@plt>:
   1495c:	add	ip, pc, #0, 12
   14960:	add	ip, ip, #96, 20	; 0x60000
   14964:	ldr	pc, [ip, #1152]!	; 0x480

00014968 <strstr@plt>:
   14968:	add	ip, pc, #0, 12
   1496c:	add	ip, ip, #96, 20	; 0x60000
   14970:	ldr	pc, [ip, #1144]!	; 0x478

00014974 <EC_KEY_set_private_key@plt>:
   14974:	add	ip, pc, #0, 12
   14978:	add	ip, ip, #96, 20	; 0x60000
   1497c:	ldr	pc, [ip, #1136]!	; 0x470

00014980 <close@plt>:
   14980:	add	ip, pc, #0, 12
   14984:	add	ip, ip, #96, 20	; 0x60000
   14988:	ldr	pc, [ip, #1128]!	; 0x468

0001498c <EC_GROUP_get_order@plt>:
   1498c:	add	ip, pc, #0, 12
   14990:	add	ip, ip, #96, 20	; 0x60000
   14994:	ldr	pc, [ip, #1120]!	; 0x460

00014998 <PEM_write_bio_ECPrivateKey@plt>:
   14998:	add	ip, pc, #0, 12
   1499c:	add	ip, ip, #96, 20	; 0x60000
   149a0:	ldr	pc, [ip, #1112]!	; 0x458

000149a4 <fwrite@plt>:
   149a4:	add	ip, pc, #0, 12
   149a8:	add	ip, ip, #96, 20	; 0x60000
   149ac:	ldr	pc, [ip, #1104]!	; 0x450

000149b0 <EC_POINT_mul@plt>:
   149b0:	add	ip, pc, #0, 12
   149b4:	add	ip, ip, #96, 20	; 0x60000
   149b8:	ldr	pc, [ip, #1096]!	; 0x448

000149bc <EVP_aes_128_ctr@plt>:
   149bc:	add	ip, pc, #0, 12
   149c0:	add	ip, ip, #96, 20	; 0x60000
   149c4:	ldr	pc, [ip, #1088]!	; 0x440

000149c8 <ERR_peek_last_error@plt>:
   149c8:	add	ip, pc, #0, 12
   149cc:	add	ip, ip, #96, 20	; 0x60000
   149d0:	ldr	pc, [ip, #1080]!	; 0x438

000149d4 <strncasecmp@plt>:
   149d4:	add	ip, pc, #0, 12
   149d8:	add	ip, ip, #96, 20	; 0x60000
   149dc:	ldr	pc, [ip, #1072]!	; 0x430

000149e0 <RSA_set_ex_data@plt>:
   149e0:	add	ip, pc, #0, 12
   149e4:	add	ip, ip, #96, 20	; 0x60000
   149e8:	ldr	pc, [ip, #1064]!	; 0x428

000149ec <BN_bn2hex@plt>:
   149ec:	add	ip, pc, #0, 12
   149f0:	add	ip, ip, #96, 20	; 0x60000
   149f4:	ldr	pc, [ip, #1056]!	; 0x420

000149f8 <EVP_aes_256_cbc@plt>:
   149f8:	add	ip, pc, #0, 12
   149fc:	add	ip, ip, #96, 20	; 0x60000
   14a00:	ldr	pc, [ip, #1048]!	; 0x418

00014a04 <time@plt>:
   14a04:	add	ip, pc, #0, 12
   14a08:	add	ip, ip, #96, 20	; 0x60000
   14a0c:	ldr	pc, [ip, #1040]!	; 0x410

00014a10 <EVP_des_ede3_cbc@plt>:
   14a10:	add	ip, pc, #0, 12
   14a14:	add	ip, ip, #96, 20	; 0x60000
   14a18:	ldr	pc, [ip, #1032]!	; 0x408

00014a1c <ERR_peek_error@plt>:
   14a1c:	add	ip, pc, #0, 12
   14a20:	add	ip, ip, #96, 20	; 0x60000
   14a24:	ldr	pc, [ip, #1024]!	; 0x400

00014a28 <__ctype_b_loc@plt>:
   14a28:	add	ip, pc, #0, 12
   14a2c:	add	ip, ip, #96, 20	; 0x60000
   14a30:	ldr	pc, [ip, #1016]!	; 0x3f8

00014a34 <__xstat64@plt>:
   14a34:	add	ip, pc, #0, 12
   14a38:	add	ip, ip, #96, 20	; 0x60000
   14a3c:	ldr	pc, [ip, #1008]!	; 0x3f0

00014a40 <BN_rshift@plt>:
   14a40:	add	ip, pc, #0, 12
   14a44:	add	ip, ip, #96, 20	; 0x60000
   14a48:	ldr	pc, [ip, #1000]!	; 0x3e8

00014a4c <PEM_read_RSAPublicKey@plt>:
   14a4c:	add	ip, pc, #0, 12
   14a50:	add	ip, ip, #96, 20	; 0x60000
   14a54:	ldr	pc, [ip, #992]!	; 0x3e0

00014a58 <EC_GROUP_cmp@plt>:
   14a58:	add	ip, pc, #0, 12
   14a5c:	add	ip, ip, #96, 20	; 0x60000
   14a60:	ldr	pc, [ip, #984]!	; 0x3d8

00014a64 <BIO_write@plt>:
   14a64:	add	ip, pc, #0, 12
   14a68:	add	ip, ip, #96, 20	; 0x60000
   14a6c:	ldr	pc, [ip, #976]!	; 0x3d0

00014a70 <strdup@plt>:
   14a70:	add	ip, pc, #0, 12
   14a74:	add	ip, ip, #96, 20	; 0x60000
   14a78:	ldr	pc, [ip, #968]!	; 0x3c8

00014a7c <malloc@plt>:
   14a7c:	add	ip, pc, #0, 12
   14a80:	add	ip, ip, #96, 20	; 0x60000
   14a84:	ldr	pc, [ip, #960]!	; 0x3c0

00014a88 <EVP_aes_128_cbc@plt>:
   14a88:	add	ip, pc, #0, 12
   14a8c:	add	ip, ip, #96, 20	; 0x60000
   14a90:	ldr	pc, [ip, #952]!	; 0x3b8

00014a94 <nl_langinfo@plt>:
   14a94:	add	ip, pc, #0, 12
   14a98:	add	ip, ip, #96, 20	; 0x60000
   14a9c:	ldr	pc, [ip, #944]!	; 0x3b0

00014aa0 <gethostname@plt>:
   14aa0:	add	ip, pc, #0, 12
   14aa4:	add	ip, ip, #96, 20	; 0x60000
   14aa8:	ldr	pc, [ip, #936]!	; 0x3a8

00014aac <__stack_chk_fail@plt>:
   14aac:	add	ip, pc, #0, 12
   14ab0:	add	ip, ip, #96, 20	; 0x60000
   14ab4:	ldr	pc, [ip, #928]!	; 0x3a0

00014ab8 <sigaction@plt>:
   14ab8:	add	ip, pc, #0, 12
   14abc:	add	ip, ip, #96, 20	; 0x60000
   14ac0:	ldr	pc, [ip, #920]!	; 0x398

00014ac4 <DSA_free@plt>:
   14ac4:	add	ip, pc, #0, 12
   14ac8:	add	ip, ip, #96, 20	; 0x60000
   14acc:	ldr	pc, [ip, #912]!	; 0x390

00014ad0 <__fprintf_chk@plt>:
   14ad0:	add	ip, pc, #0, 12
   14ad4:	add	ip, ip, #96, 20	; 0x60000
   14ad8:	ldr	pc, [ip, #904]!	; 0x388

00014adc <BN_set_bit@plt>:
   14adc:	add	ip, pc, #0, 12
   14ae0:	add	ip, ip, #96, 20	; 0x60000
   14ae4:	ldr	pc, [ip, #896]!	; 0x380

00014ae8 <poll@plt>:
   14ae8:	add	ip, pc, #0, 12
   14aec:	add	ip, ip, #96, 20	; 0x60000
   14af0:	ldr	pc, [ip, #888]!	; 0x378

00014af4 <__getdelim@plt>:
   14af4:	add	ip, pc, #0, 12
   14af8:	add	ip, ip, #96, 20	; 0x60000
   14afc:	ldr	pc, [ip, #880]!	; 0x370

00014b00 <dlerror@plt>:
   14b00:	add	ip, pc, #0, 12
   14b04:	add	ip, ip, #96, 20	; 0x60000
   14b08:	ldr	pc, [ip, #872]!	; 0x368

00014b0c <EVP_aes_256_gcm@plt>:
   14b0c:	add	ip, pc, #0, 12
   14b10:	add	ip, ip, #96, 20	; 0x60000
   14b14:	ldr	pc, [ip, #864]!	; 0x360

00014b18 <PEM_read_PUBKEY@plt>:
   14b18:	add	ip, pc, #0, 12
   14b1c:	add	ip, ip, #96, 20	; 0x60000
   14b20:	ldr	pc, [ip, #856]!	; 0x358

00014b24 <fputc@plt>:
   14b24:	add	ip, pc, #0, 12
   14b28:	add	ip, ip, #96, 20	; 0x60000
   14b2c:	ldr	pc, [ip, #848]!	; 0x350

00014b30 <PEM_write_bio_RSAPrivateKey@plt>:
   14b30:	add	ip, pc, #0, 12
   14b34:	add	ip, ip, #96, 20	; 0x60000
   14b38:	ldr	pc, [ip, #840]!	; 0x348

00014b3c <getcwd@plt>:
   14b3c:	add	ip, pc, #0, 12
   14b40:	add	ip, ip, #96, 20	; 0x60000
   14b44:	ldr	pc, [ip, #832]!	; 0x340

00014b48 <BN_rand@plt>:
   14b48:	add	ip, pc, #0, 12
   14b4c:	add	ip, ip, #96, 20	; 0x60000
   14b50:	ldr	pc, [ip, #824]!	; 0x338

00014b54 <PEM_write_bio_DSAPrivateKey@plt>:
   14b54:	add	ip, pc, #0, 12
   14b58:	add	ip, ip, #96, 20	; 0x60000
   14b5c:	ldr	pc, [ip, #816]!	; 0x330

00014b60 <getgrgid@plt>:
   14b60:	add	ip, pc, #0, 12
   14b64:	add	ip, ip, #96, 20	; 0x60000
   14b68:	ldr	pc, [ip, #808]!	; 0x328

00014b6c <RSA_sign@plt>:
   14b6c:	add	ip, pc, #0, 12
   14b70:	add	ip, ip, #96, 20	; 0x60000
   14b74:	ldr	pc, [ip, #800]!	; 0x320

00014b78 <DSA_SIG_get0@plt>:
   14b78:	add	ip, pc, #0, 12
   14b7c:	add	ip, ip, #96, 20	; 0x60000
   14b80:	ldr	pc, [ip, #792]!	; 0x318

00014b84 <memmove@plt>:
   14b84:	add	ip, pc, #0, 12
   14b88:	add	ip, ip, #96, 20	; 0x60000
   14b8c:	ldr	pc, [ip, #784]!	; 0x310

00014b90 <EC_GROUP_set_asn1_flag@plt>:
   14b90:	add	ip, pc, #0, 12
   14b94:	add	ip, ip, #96, 20	; 0x60000
   14b98:	ldr	pc, [ip, #776]!	; 0x308

00014b9c <RSA_set0_crt_params@plt>:
   14b9c:	add	ip, pc, #0, 12
   14ba0:	add	ip, ip, #96, 20	; 0x60000
   14ba4:	ldr	pc, [ip, #768]!	; 0x300

00014ba8 <DSA_do_verify@plt>:
   14ba8:	add	ip, pc, #0, 12
   14bac:	add	ip, ip, #96, 20	; 0x60000
   14bb0:	ldr	pc, [ip, #760]!	; 0x2f8

00014bb4 <DSA_get0_pqg@plt>:
   14bb4:	add	ip, pc, #0, 12
   14bb8:	add	ip, ip, #96, 20	; 0x60000
   14bbc:	ldr	pc, [ip, #752]!	; 0x2f0

00014bc0 <dup2@plt>:
   14bc0:	add	ip, pc, #0, 12
   14bc4:	add	ip, ip, #96, 20	; 0x60000
   14bc8:	ldr	pc, [ip, #744]!	; 0x2e8

00014bcc <EC_POINT_oct2point@plt>:
   14bcc:	add	ip, pc, #0, 12
   14bd0:	add	ip, ip, #96, 20	; 0x60000
   14bd4:	ldr	pc, [ip, #736]!	; 0x2e0

00014bd8 <EVP_CIPHER_CTX_free@plt>:
   14bd8:	add	ip, pc, #0, 12
   14bdc:	add	ip, ip, #96, 20	; 0x60000
   14be0:	ldr	pc, [ip, #728]!	; 0x2d8

00014be4 <puts@plt>:
   14be4:	add	ip, pc, #0, 12
   14be8:	add	ip, ip, #96, 20	; 0x60000
   14bec:	ldr	pc, [ip, #720]!	; 0x2d0

00014bf0 <strftime@plt>:
   14bf0:	add	ip, pc, #0, 12
   14bf4:	add	ip, ip, #96, 20	; 0x60000
   14bf8:	ldr	pc, [ip, #712]!	; 0x2c8

00014bfc <EVP_MD_CTX_free@plt>:
   14bfc:	add	ip, pc, #0, 12
   14c00:	add	ip, ip, #96, 20	; 0x60000
   14c04:	ldr	pc, [ip, #704]!	; 0x2c0

00014c08 <tcsetattr@plt>:
   14c08:	add	ip, pc, #0, 12
   14c0c:	add	ip, ip, #96, 20	; 0x60000
   14c10:	ldr	pc, [ip, #696]!	; 0x2b8

00014c14 <ENGINE_register_all_complete@plt>:
   14c14:	add	ip, pc, #0, 12
   14c18:	add	ip, ip, #96, 20	; 0x60000
   14c1c:	ldr	pc, [ip, #688]!	; 0x2b0

00014c20 <EVP_aes_192_cbc@plt>:
   14c20:	add	ip, pc, #0, 12
   14c24:	add	ip, ip, #96, 20	; 0x60000
   14c28:	ldr	pc, [ip, #680]!	; 0x2a8

00014c2c <getpid@plt>:
   14c2c:	add	ip, pc, #0, 12
   14c30:	add	ip, ip, #96, 20	; 0x60000
   14c34:	ldr	pc, [ip, #672]!	; 0x2a0

00014c38 <EC_POINT_free@plt>:
   14c38:	add	ip, pc, #0, 12
   14c3c:	add	ip, ip, #96, 20	; 0x60000
   14c40:	ldr	pc, [ip, #664]!	; 0x298

00014c44 <RAND_bytes@plt>:
   14c44:	add	ip, pc, #0, 12
   14c48:	add	ip, ip, #96, 20	; 0x60000
   14c4c:	ldr	pc, [ip, #656]!	; 0x290

00014c50 <endpwent@plt>:
   14c50:	add	ip, pc, #0, 12
   14c54:	add	ip, ip, #96, 20	; 0x60000
   14c58:	ldr	pc, [ip, #648]!	; 0x288

00014c5c <EVP_Cipher@plt>:
   14c5c:	add	ip, pc, #0, 12
   14c60:	add	ip, ip, #96, 20	; 0x60000
   14c64:	ldr	pc, [ip, #640]!	; 0x280

00014c68 <mbtowc@plt>:
   14c68:	add	ip, pc, #0, 12
   14c6c:	add	ip, ip, #96, 20	; 0x60000
   14c70:	ldr	pc, [ip, #632]!	; 0x278

00014c74 <closelog@plt>:
   14c74:	add	ip, pc, #0, 12
   14c78:	add	ip, ip, #96, 20	; 0x60000
   14c7c:	ldr	pc, [ip, #624]!	; 0x270

00014c80 <EVP_PKEY_free@plt>:
   14c80:	add	ip, pc, #0, 12
   14c84:	add	ip, ip, #96, 20	; 0x60000
   14c88:	ldr	pc, [ip, #616]!	; 0x268

00014c8c <RSA_blinding_on@plt>:
   14c8c:	add	ip, pc, #0, 12
   14c90:	add	ip, ip, #96, 20	; 0x60000
   14c94:	ldr	pc, [ip, #608]!	; 0x260

00014c98 <BN_CTX_get@plt>:
   14c98:	add	ip, pc, #0, 12
   14c9c:	add	ip, ip, #96, 20	; 0x60000
   14ca0:	ldr	pc, [ip, #600]!	; 0x258

00014ca4 <readlink@plt>:
   14ca4:	add	ip, pc, #0, 12
   14ca8:	add	ip, ip, #96, 20	; 0x60000
   14cac:	ldr	pc, [ip, #592]!	; 0x250

00014cb0 <fork@plt>:
   14cb0:	add	ip, pc, #0, 12
   14cb4:	add	ip, ip, #96, 20	; 0x60000
   14cb8:	ldr	pc, [ip, #584]!	; 0x248

00014cbc <RSA_get0_crt_params@plt>:
   14cbc:	add	ip, pc, #0, 12
   14cc0:	add	ip, ip, #96, 20	; 0x60000
   14cc4:	ldr	pc, [ip, #576]!	; 0x240

00014cc8 <EVP_aes_128_gcm@plt>:
   14cc8:	add	ip, pc, #0, 12
   14ccc:	add	ip, ip, #96, 20	; 0x60000
   14cd0:	ldr	pc, [ip, #568]!	; 0x238

00014cd4 <BN_bn2bin@plt>:
   14cd4:	add	ip, pc, #0, 12
   14cd8:	add	ip, ip, #96, 20	; 0x60000
   14cdc:	ldr	pc, [ip, #560]!	; 0x230

00014ce0 <strspn@plt>:
   14ce0:	add	ip, pc, #0, 12
   14ce4:	add	ip, ip, #96, 20	; 0x60000
   14ce8:	ldr	pc, [ip, #552]!	; 0x228

00014cec <ECDSA_SIG_free@plt>:
   14cec:	add	ip, pc, #0, 12
   14cf0:	add	ip, ip, #96, 20	; 0x60000
   14cf4:	ldr	pc, [ip, #544]!	; 0x220

00014cf8 <__lxstat64@plt>:
   14cf8:	add	ip, pc, #0, 12
   14cfc:	add	ip, ip, #96, 20	; 0x60000
   14d00:	ldr	pc, [ip, #536]!	; 0x218

00014d04 <RSA_free@plt>:
   14d04:	add	ip, pc, #0, 12
   14d08:	add	ip, ip, #96, 20	; 0x60000
   14d0c:	ldr	pc, [ip, #528]!	; 0x210

00014d10 <BIO_ctrl@plt>:
   14d10:	add	ip, pc, #0, 12
   14d14:	add	ip, ip, #96, 20	; 0x60000
   14d18:	ldr	pc, [ip, #520]!	; 0x208

00014d1c <ECDSA_SIG_set0@plt>:
   14d1c:	add	ip, pc, #0, 12
   14d20:	add	ip, ip, #96, 20	; 0x60000
   14d24:	ldr	pc, [ip, #512]!	; 0x200

00014d28 <BIO_free@plt>:
   14d28:	add	ip, pc, #0, 12
   14d2c:	add	ip, ip, #96, 20	; 0x60000
   14d30:	ldr	pc, [ip, #504]!	; 0x1f8

00014d34 <EVP_sha512@plt>:
   14d34:	add	ip, pc, #0, 12
   14d38:	add	ip, ip, #96, 20	; 0x60000
   14d3c:	ldr	pc, [ip, #496]!	; 0x1f0

00014d40 <snprintf@plt>:
   14d40:	add	ip, pc, #0, 12
   14d44:	add	ip, ip, #96, 20	; 0x60000
   14d48:	ldr	pc, [ip, #488]!	; 0x1e8

00014d4c <RAND_status@plt>:
   14d4c:	add	ip, pc, #0, 12
   14d50:	add	ip, ip, #96, 20	; 0x60000
   14d54:	ldr	pc, [ip, #480]!	; 0x1e0

00014d58 <OPENSSL_init_crypto@plt>:
   14d58:	add	ip, pc, #0, 12
   14d5c:	add	ip, ip, #96, 20	; 0x60000
   14d60:	ldr	pc, [ip, #472]!	; 0x1d8

00014d64 <EVP_sha256@plt>:
   14d64:	add	ip, pc, #0, 12
   14d68:	add	ip, ip, #96, 20	; 0x60000
   14d6c:	ldr	pc, [ip, #464]!	; 0x1d0

00014d70 <strcspn@plt>:
   14d70:	add	ip, pc, #0, 12
   14d74:	add	ip, ip, #96, 20	; 0x60000
   14d78:	ldr	pc, [ip, #456]!	; 0x1c8

00014d7c <EVP_PKEY_get1_RSA@plt>:
   14d7c:	add	ip, pc, #0, 12
   14d80:	add	ip, ip, #96, 20	; 0x60000
   14d84:	ldr	pc, [ip, #448]!	; 0x1c0

00014d88 <wcwidth@plt>:
   14d88:	add	ip, pc, #0, 12
   14d8c:	add	ip, ip, #96, 20	; 0x60000
   14d90:	ldr	pc, [ip, #440]!	; 0x1b8

00014d94 <strncmp@plt>:
   14d94:	add	ip, pc, #0, 12
   14d98:	add	ip, ip, #96, 20	; 0x60000
   14d9c:	ldr	pc, [ip, #432]!	; 0x1b0

00014da0 <RSAPublicKey_dup@plt>:
   14da0:	add	ip, pc, #0, 12
   14da4:	add	ip, ip, #96, 20	; 0x60000
   14da8:	ldr	pc, [ip, #424]!	; 0x1a8

00014dac <ECDSA_do_sign@plt>:
   14dac:	add	ip, pc, #0, 12
   14db0:	add	ip, ip, #96, 20	; 0x60000
   14db4:	ldr	pc, [ip, #416]!	; 0x1a0

00014db8 <getpwent@plt>:
   14db8:	add	ip, pc, #0, 12
   14dbc:	add	ip, ip, #96, 20	; 0x60000
   14dc0:	ldr	pc, [ip, #408]!	; 0x198

00014dc4 <gmtime@plt>:
   14dc4:	add	ip, pc, #0, 12
   14dc8:	add	ip, ip, #96, 20	; 0x60000
   14dcc:	ldr	pc, [ip, #400]!	; 0x190

00014dd0 <EC_KEY_set_asn1_flag@plt>:
   14dd0:	add	ip, pc, #0, 12
   14dd4:	add	ip, ip, #96, 20	; 0x60000
   14dd8:	ldr	pc, [ip, #392]!	; 0x188

00014ddc <kill@plt>:
   14ddc:	add	ip, pc, #0, 12
   14de0:	add	ip, ip, #96, 20	; 0x60000
   14de4:	ldr	pc, [ip, #384]!	; 0x180

00014de8 <link@plt>:
   14de8:	add	ip, pc, #0, 12
   14dec:	add	ip, ip, #96, 20	; 0x60000
   14df0:	ldr	pc, [ip, #376]!	; 0x178

00014df4 <PEM_write_RSAPublicKey@plt>:
   14df4:	add	ip, pc, #0, 12
   14df8:	add	ip, ip, #96, 20	; 0x60000
   14dfc:	ldr	pc, [ip, #368]!	; 0x170

00014e00 <nanosleep@plt>:
   14e00:	add	ip, pc, #0, 12
   14e04:	add	ip, ip, #96, 20	; 0x60000
   14e08:	ldr	pc, [ip, #360]!	; 0x168

00014e0c <ferror@plt>:
   14e0c:	add	ip, pc, #0, 12
   14e10:	add	ip, ip, #96, 20	; 0x60000
   14e14:	ldr	pc, [ip, #352]!	; 0x160

00014e18 <__memmove_chk@plt>:
   14e18:	add	ip, pc, #0, 12
   14e1c:	add	ip, ip, #96, 20	; 0x60000
   14e20:	ldr	pc, [ip, #344]!	; 0x158

00014e24 <realloc@plt>:
   14e24:	add	ip, pc, #0, 12
   14e28:	add	ip, ip, #96, 20	; 0x60000
   14e2c:	ldr	pc, [ip, #336]!	; 0x150

00014e30 <d2i_X509@plt>:
   14e30:	add	ip, pc, #0, 12
   14e34:	add	ip, ip, #96, 20	; 0x60000
   14e38:	ldr	pc, [ip, #328]!	; 0x148

00014e3c <EVP_CIPHER_CTX_iv_noconst@plt>:
   14e3c:	add	ip, pc, #0, 12
   14e40:	add	ip, ip, #96, 20	; 0x60000
   14e44:	ldr	pc, [ip, #320]!	; 0x140

00014e48 <PEM_write_RSA_PUBKEY@plt>:
   14e48:	add	ip, pc, #0, 12
   14e4c:	add	ip, ip, #96, 20	; 0x60000
   14e50:	ldr	pc, [ip, #312]!	; 0x138

00014e54 <X509_free@plt>:
   14e54:	add	ip, pc, #0, 12
   14e58:	add	ip, ip, #96, 20	; 0x60000
   14e5c:	ldr	pc, [ip, #304]!	; 0x130

00014e60 <readv@plt>:
   14e60:	add	ip, pc, #0, 12
   14e64:	add	ip, ip, #96, 20	; 0x60000
   14e68:	ldr	pc, [ip, #296]!	; 0x128

00014e6c <getservbyname@plt>:
   14e6c:	add	ip, pc, #0, 12
   14e70:	add	ip, ip, #96, 20	; 0x60000
   14e74:	ldr	pc, [ip, #288]!	; 0x120

00014e78 <getsockopt@plt>:
   14e78:	add	ip, pc, #0, 12
   14e7c:	add	ip, ip, #96, 20	; 0x60000
   14e80:	ldr	pc, [ip, #280]!	; 0x118

00014e84 <pipe@plt>:
   14e84:	add	ip, pc, #0, 12
   14e88:	add	ip, ip, #96, 20	; 0x60000
   14e8c:	ldr	pc, [ip, #272]!	; 0x110

00014e90 <setsockopt@plt>:
   14e90:	add	ip, pc, #0, 12
   14e94:	add	ip, ip, #96, 20	; 0x60000
   14e98:	ldr	pc, [ip, #264]!	; 0x108

00014e9c <getsid@plt>:
   14e9c:	add	ip, pc, #0, 12
   14ea0:	add	ip, ip, #96, 20	; 0x60000
   14ea4:	ldr	pc, [ip, #256]!	; 0x100

00014ea8 <strpbrk@plt>:
   14ea8:	add	ip, pc, #0, 12
   14eac:	add	ip, ip, #96, 20	; 0x60000
   14eb0:	ldr	pc, [ip, #248]!	; 0xf8

00014eb4 <DSA_SIG_free@plt>:
   14eb4:	add	ip, pc, #0, 12
   14eb8:	add	ip, ip, #96, 20	; 0x60000
   14ebc:	ldr	pc, [ip, #240]!	; 0xf0

00014ec0 <memchr@plt>:
   14ec0:	add	ip, pc, #0, 12
   14ec4:	add	ip, ip, #96, 20	; 0x60000
   14ec8:	ldr	pc, [ip, #232]!	; 0xe8

00014ecc <fchmod@plt>:
   14ecc:	add	ip, pc, #0, 12
   14ed0:	add	ip, ip, #96, 20	; 0x60000
   14ed4:	ldr	pc, [ip, #224]!	; 0xe0

00014ed8 <EC_METHOD_get_field_type@plt>:
   14ed8:	add	ip, pc, #0, 12
   14edc:	add	ip, ip, #96, 20	; 0x60000
   14ee0:	ldr	pc, [ip, #216]!	; 0xd8

00014ee4 <strcmp@plt>:
   14ee4:	add	ip, pc, #0, 12
   14ee8:	add	ip, ip, #96, 20	; 0x60000
   14eec:	ldr	pc, [ip, #208]!	; 0xd0

00014ef0 <EC_KEY_get0_private_key@plt>:
   14ef0:	add	ip, pc, #0, 12
   14ef4:	add	ip, ip, #96, 20	; 0x60000
   14ef8:	ldr	pc, [ip, #200]!	; 0xc8

00014efc <exit@plt>:
   14efc:	add	ip, pc, #0, 12
   14f00:	add	ip, ip, #96, 20	; 0x60000
   14f04:	ldr	pc, [ip, #192]!	; 0xc0

00014f08 <__vasprintf_chk@plt>:
   14f08:	add	ip, pc, #0, 12
   14f0c:	add	ip, ip, #96, 20	; 0x60000
   14f10:	ldr	pc, [ip, #184]!	; 0xb8

00014f14 <__errno_location@plt>:
   14f14:	add	ip, pc, #0, 12
   14f18:	add	ip, ip, #96, 20	; 0x60000
   14f1c:	ldr	pc, [ip, #176]!	; 0xb0

00014f20 <DSA_new@plt>:
   14f20:	add	ip, pc, #0, 12
   14f24:	add	ip, ip, #96, 20	; 0x60000
   14f28:	ldr	pc, [ip, #168]!	; 0xa8

00014f2c <dlsym@plt>:
   14f2c:	add	ip, pc, #0, 12
   14f30:	add	ip, ip, #96, 20	; 0x60000
   14f34:	ldr	pc, [ip, #160]!	; 0xa0

00014f38 <BN_CTX_start@plt>:
   14f38:	add	ip, pc, #0, 12
   14f3c:	add	ip, ip, #96, 20	; 0x60000
   14f40:	ldr	pc, [ip, #152]!	; 0x98

00014f44 <EVP_aes_256_ctr@plt>:
   14f44:	add	ip, pc, #0, 12
   14f48:	add	ip, ip, #96, 20	; 0x60000
   14f4c:	ldr	pc, [ip, #144]!	; 0x90

00014f50 <RSA_get0_key@plt>:
   14f50:	add	ip, pc, #0, 12
   14f54:	add	ip, ip, #96, 20	; 0x60000
   14f58:	ldr	pc, [ip, #136]!	; 0x88

00014f5c <getpwnam@plt>:
   14f5c:	add	ip, pc, #0, 12
   14f60:	add	ip, ip, #96, 20	; 0x60000
   14f64:	ldr	pc, [ip, #128]!	; 0x80

00014f68 <fscanf@plt>:
   14f68:	add	ip, pc, #0, 12
   14f6c:	add	ip, ip, #96, 20	; 0x60000
   14f70:	ldr	pc, [ip, #120]!	; 0x78

00014f74 <getpagesize@plt>:
   14f74:	add	ip, pc, #0, 12
   14f78:	add	ip, ip, #96, 20	; 0x60000
   14f7c:	ldr	pc, [ip, #112]!	; 0x70

00014f80 <BN_free@plt>:
   14f80:	add	ip, pc, #0, 12
   14f84:	add	ip, ip, #96, 20	; 0x60000
   14f88:	ldr	pc, [ip, #104]!	; 0x68

00014f8c <fputs@plt>:
   14f8c:	add	ip, pc, #0, 12
   14f90:	add	ip, ip, #96, 20	; 0x60000
   14f94:	ldr	pc, [ip, #96]!	; 0x60

Disassembly of section .text:

00014f98 <error@@Base-0x189f8>:
   14f98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14f9c:	sub	sp, sp, #16640	; 0x4100
   14fa0:	ldr	r3, [pc, #4052]	; 15f7c <fputs@plt+0xff0>
   14fa4:	sub	sp, sp, #4
   14fa8:	add	r2, sp, #16384	; 0x4000
   14fac:	mov	r4, r1
   14fb0:	add	r2, r2, #252	; 0xfc
   14fb4:	ldr	r3, [r3]
   14fb8:	mov	sl, #0
   14fbc:	str	r3, [r2]
   14fc0:	mov	r5, r0
   14fc4:	str	sl, [sp, #96]	; 0x60
   14fc8:	bl	2fbe0 <error@@Base+0x2250>
   14fcc:	bl	32218 <error@@Base+0x4888>
   14fd0:	ldr	r0, [r4]
   14fd4:	bl	3c60c <error@@Base+0xec7c>
   14fd8:	ldr	r3, [pc, #4000]	; 15f80 <fputs@plt+0xff4>
   14fdc:	str	r0, [r3]
   14fe0:	bl	3c754 <setlogin@@Base+0x118>
   14fe4:	mov	r3, #1
   14fe8:	mov	r2, r3
   14fec:	mov	r1, #3
   14ff0:	ldr	r0, [r4]
   14ff4:	bl	2d490 <fputs@plt+0x18504>
   14ff8:	bl	36520 <error@@Base+0x8b90>
   14ffc:	bl	349c8 <error@@Base+0x7038>
   15000:	bl	14500 <getuid@plt>
   15004:	bl	147b8 <getpwuid@plt>
   15008:	subs	r3, r0, #0
   1500c:	str	r3, [sp, #48]	; 0x30
   15010:	beq	16970 <fputs@plt+0x19e4>
   15014:	ldr	r1, [pc, #3944]	; 15f84 <fputs@plt+0xff8>
   15018:	ldr	r0, [pc, #3944]	; 15f88 <fputs@plt+0xffc>
   1501c:	bl	14aa0 <gethostname@plt>
   15020:	cmp	r0, #0
   15024:	blt	16958 <fputs@plt+0x19cc>
   15028:	ldr	r6, [pc, #3932]	; 15f8c <fputs@plt+0x1000>
   1502c:	ldr	r7, [pc, #3932]	; 15f90 <fputs@plt+0x1004>
   15030:	ldr	fp, [pc, #3932]	; 15f94 <fputs@plt+0x1008>
   15034:	str	sl, [sp, #56]	; 0x38
   15038:	str	sl, [sp, #40]	; 0x28
   1503c:	str	sl, [sp, #52]	; 0x34
   15040:	str	sl, [sp, #60]	; 0x3c
   15044:	str	sl, [sp, #68]	; 0x44
   15048:	str	sl, [sp, #64]	; 0x40
   1504c:	str	sl, [sp, #36]	; 0x24
   15050:	str	sl, [sp, #44]	; 0x2c
   15054:	str	sl, [sp, #32]
   15058:	str	sl, [sp, #72]	; 0x48
   1505c:	str	sl, [sp, #28]
   15060:	mov	r2, r6
   15064:	mov	r1, r4
   15068:	mov	r0, r5
   1506c:	bl	3e4fc <__b64_pton@@Base+0x1b0c>
   15070:	cmn	r0, #1
   15074:	beq	156e4 <fputs@plt+0x758>
   15078:	sub	r0, r0, #65	; 0x41
   1507c:	cmp	r0, #57	; 0x39
   15080:	ldrls	pc, [pc, r0, lsl #2]
   15084:	b	16294 <fputs@plt+0x1308>
   15088:	ldrdeq	r5, [r1], -r8
   1508c:	andeq	r5, r1, ip, asr #13
   15090:	andeq	r5, r1, r0, asr #13
   15094:			; <UNDEFINED> instruction: 0x000156b4
   15098:	muleq	r1, r0, r6
   1509c:	andeq	r5, r1, ip, ror r6
   150a0:	andeq	r5, r1, r4, asr r6
   150a4:	andeq	r5, r1, r8, asr #12
   150a8:	andeq	r5, r1, ip, lsr r6
   150ac:	andeq	r5, r1, r4, lsr #12
   150b0:	andeq	r5, r1, r0, lsl #12
   150b4:	strdeq	r5, [r1], -r4
   150b8:			; <UNDEFINED> instruction: 0x000155b4
   150bc:	andeq	r5, r1, r8, lsr #11
   150c0:	andeq	r5, r1, r4, lsl #11
   150c4:	andeq	r5, r1, r8, ror r5
   150c8:	andeq	r5, r1, ip, ror #10
   150cc:	andeq	r5, r1, r8, asr r5
   150d0:	andeq	r5, r1, ip, lsr r5
   150d4:	andeq	r5, r1, r4, lsl r5
   150d8:	andeq	r5, r1, r8, lsl #10
   150dc:	andeq	r5, r1, r8, lsl #8
   150e0:	andeq	r5, r1, r8, asr #7
   150e4:			; <UNDEFINED> instruction: 0x000153bc
   150e8:	muleq	r1, r4, r2
   150ec:			; <UNDEFINED> instruction: 0x000153b0
   150f0:	muleq	r1, r4, r2
   150f4:	muleq	r1, r4, r2
   150f8:	muleq	r1, r4, r2
   150fc:	muleq	r1, r4, r2
   15100:	muleq	r1, r4, r2
   15104:	muleq	r1, r4, r2
   15108:	andeq	r5, r1, r0, ror r3
   1510c:	andeq	r5, r1, r0, lsr r3
   15110:	andeq	r5, r1, r4, lsr #6
   15114:	muleq	r1, r4, r2
   15118:	andeq	r5, r1, r8, lsl r3
   1511c:	strdeq	r5, [r1], -r4
   15120:	andeq	r5, r1, r8, ror #5
   15124:	andeq	r5, r1, r8, asr #5
   15128:			; <UNDEFINED> instruction: 0x000153bc
   1512c:			; <UNDEFINED> instruction: 0x000152b0
   15130:	ldrdeq	r5, [r1], -ip
   15134:	andeq	r5, r1, r4, lsr #5
   15138:	andeq	r5, r1, ip, ror #4
   1513c:	andeq	r5, r1, r0, ror #4
   15140:	andeq	r5, r1, r0, rrx
   15144:	andeq	r5, r1, r4, asr r2
   15148:	andeq	r5, r1, r8, asr #4
   1514c:	andeq	r5, r1, ip, lsr r2
   15150:	andeq	r5, r1, r0, lsr r2
   15154:	andeq	r5, r1, r4, lsr #4
   15158:	andeq	r5, r1, r8, lsl r2
   1515c:	andeq	r5, r1, r4, ror #3
   15160:	muleq	r1, r4, r2
   15164:	andeq	r5, r1, r8, lsl r3
   15168:	ldrdeq	r5, [r1], -r8
   1516c:	andeq	r5, r1, r0, ror r1
   15170:	bl	14f14 <__errno_location@plt>
   15174:	mov	r3, #0
   15178:	mov	r2, #10
   1517c:	add	r1, sp, #88	; 0x58
   15180:	str	r3, [r0]
   15184:	mov	r8, r0
   15188:	ldr	r0, [r7]
   1518c:	bl	14530 <strtoull@plt>
   15190:	ldr	r2, [r7]
   15194:	strd	r0, [fp, #56]	; 0x38
   15198:	ldrb	r3, [r2]
   1519c:	sub	r3, r3, #48	; 0x30
   151a0:	cmp	r3, #9
   151a4:	bhi	151cc <fputs@plt+0x240>
   151a8:	ldr	r3, [sp, #88]	; 0x58
   151ac:	ldrb	r3, [r3]
   151b0:	cmp	r3, #0
   151b4:	bne	151cc <fputs@plt+0x240>
   151b8:	ldr	r3, [r8]
   151bc:	and	r0, r0, r1
   151c0:	cmp	r3, #34	; 0x22
   151c4:	cmneq	r0, #1
   151c8:	bne	15060 <fputs@plt+0xd4>
   151cc:	mov	r1, r2
   151d0:	ldr	r0, [pc, #3520]	; 15f98 <fputs@plt+0x100c>
   151d4:	bl	2bb40 <fputs@plt+0x16bb4>
   151d8:	mov	r3, #1
   151dc:	str	r3, [fp, #132]	; 0x84
   151e0:	b	15060 <fputs@plt+0xd4>
   151e4:	ldr	r9, [pc, #3840]	; 160ec <fputs@plt+0x1160>
   151e8:	ldr	r0, [r9, #4]
   151ec:	cmp	r0, #3
   151f0:	moveq	r3, #5
   151f4:	streq	r3, [r9, #4]
   151f8:	beq	15060 <fputs@plt+0xd4>
   151fc:	sub	r3, r0, #5
   15200:	cmp	r3, #1
   15204:	bhi	15060 <fputs@plt+0xd4>
   15208:	mov	r1, #1
   1520c:	bl	416ac <mkdtemp@@Base+0x22fc>
   15210:	str	r0, [r9, #4]
   15214:	b	15060 <fputs@plt+0xd4>
   15218:	mov	r3, #1
   1521c:	str	r3, [sp, #44]	; 0x2c
   15220:	b	15060 <fputs@plt+0xd4>
   15224:	ldr	r3, [r7]
   15228:	str	r3, [fp, #48]	; 0x30
   1522c:	b	15060 <fputs@plt+0xd4>
   15230:	ldr	r3, [r7]
   15234:	str	r3, [fp, #36]	; 0x24
   15238:	b	15060 <fputs@plt+0xd4>
   1523c:	ldr	r3, [r7]
   15240:	str	r3, [sp, #28]
   15244:	b	15060 <fputs@plt+0xd4>
   15248:	mov	r3, #1
   1524c:	str	r3, [fp, #16]
   15250:	b	15060 <fputs@plt+0xd4>
   15254:	mov	r3, #1
   15258:	str	r3, [fp, #116]	; 0x74
   1525c:	b	15060 <fputs@plt+0xd4>
   15260:	ldr	r3, [r7]
   15264:	str	r3, [fp, #52]	; 0x34
   15268:	b	15060 <fputs@plt+0xd4>
   1526c:	ldr	r8, [r7]
   15270:	ldr	r1, [pc, #3364]	; 15f9c <fputs@plt+0x1010>
   15274:	mov	r0, r8
   15278:	bl	142cc <strcasecmp@plt>
   1527c:	cmp	r0, #0
   15280:	beq	15298 <fputs@plt+0x30c>
   15284:	ldr	r1, [pc, #3348]	; 15fa0 <fputs@plt+0x1014>
   15288:	mov	r0, r8
   1528c:	bl	142cc <strcasecmp@plt>
   15290:	cmp	r0, #0
   15294:	bne	157e4 <fputs@plt+0x858>
   15298:	mov	r3, #0
   1529c:	str	r3, [fp, #104]	; 0x68
   152a0:	b	15060 <fputs@plt+0xd4>
   152a4:	mov	r3, #1
   152a8:	str	r3, [fp, #24]
   152ac:	b	15060 <fputs@plt+0xd4>
   152b0:	mov	r2, #10
   152b4:	mov	r1, #0
   152b8:	ldr	r0, [r7]
   152bc:	bl	14740 <strtoul@plt>
   152c0:	str	r0, [sp, #56]	; 0x38
   152c4:	b	15060 <fputs@plt+0xd4>
   152c8:	ldr	r9, [pc, #3612]	; 160ec <fputs@plt+0x1160>
   152cc:	mov	r2, #0
   152d0:	mov	r3, #2
   152d4:	strd	r2, [r9, #8]
   152d8:	b	15060 <fputs@plt+0xd4>
   152dc:	mov	r3, #1
   152e0:	str	r3, [sp, #32]
   152e4:	b	15060 <fputs@plt+0xd4>
   152e8:	mov	r3, #1
   152ec:	str	r3, [fp, #100]	; 0x64
   152f0:	b	15060 <fputs@plt+0xd4>
   152f4:	mov	r2, #1024	; 0x400
   152f8:	ldr	r1, [r7]
   152fc:	ldr	r0, [pc, #3784]	; 161cc <fputs@plt+0x1240>
   15300:	bl	40148 <mkdtemp@@Base+0xd98>
   15304:	cmp	r0, #1024	; 0x400
   15308:	bcs	170e4 <fputs@plt+0x2158>
   1530c:	mov	r3, #1
   15310:	str	r3, [fp, #80]	; 0x50
   15314:	b	15060 <fputs@plt+0xd4>
   15318:	mov	r3, #1
   1531c:	str	r3, [fp, #124]	; 0x7c
   15320:	b	15060 <fputs@plt+0xd4>
   15324:	mov	r3, #1
   15328:	str	r3, [fp, #120]	; 0x78
   1532c:	b	15060 <fputs@plt+0xd4>
   15330:	mov	r0, #32768	; 0x8000
   15334:	mov	r1, #0
   15338:	add	r3, sp, #92	; 0x5c
   1533c:	str	r3, [sp, #8]
   15340:	strd	r0, [sp]
   15344:	mov	r2, #10
   15348:	mov	r3, #0
   1534c:	ldr	r0, [r7]
   15350:	bl	401c4 <mkdtemp@@Base+0xe14>
   15354:	ldr	r2, [sp, #92]	; 0x5c
   15358:	cmp	r2, #0
   1535c:	str	r0, [fp, #108]	; 0x6c
   15360:	beq	15060 <fputs@plt+0xd4>
   15364:	ldr	r1, [r7]
   15368:	ldr	r0, [pc, #3124]	; 15fa4 <fputs@plt+0x1018>
   1536c:	bl	2bb40 <fputs@plt+0x16bb4>
   15370:	mvn	r0, #-2147483648	; 0x80000000
   15374:	mov	r1, #0
   15378:	add	r3, sp, #92	; 0x5c
   1537c:	str	r3, [sp, #8]
   15380:	strd	r0, [sp]
   15384:	mov	r2, #1
   15388:	mov	r3, #0
   1538c:	ldr	r0, [r7]
   15390:	bl	401c4 <mkdtemp@@Base+0xe14>
   15394:	ldr	r2, [sp, #92]	; 0x5c
   15398:	cmp	r2, #0
   1539c:	str	r0, [fp, #92]	; 0x5c
   153a0:	beq	15060 <fputs@plt+0xd4>
   153a4:	ldr	r1, [r7]
   153a8:	ldr	r0, [pc, #3064]	; 15fa8 <fputs@plt+0x101c>
   153ac:	bl	2bb40 <fputs@plt+0x16bb4>
   153b0:	ldr	r3, [r7]
   153b4:	str	r3, [fp, #96]	; 0x60
   153b8:	b	15060 <fputs@plt+0xd4>
   153bc:	mov	r3, #1
   153c0:	str	r3, [fp, #128]	; 0x80
   153c4:	b	15060 <fputs@plt+0xd4>
   153c8:	mvn	r0, #0
   153cc:	mov	r1, #0
   153d0:	add	r3, sp, #92	; 0x5c
   153d4:	str	r3, [sp, #8]
   153d8:	strd	r0, [sp]
   153dc:	mov	r2, #1
   153e0:	mov	r3, #0
   153e4:	ldr	r0, [r7]
   153e8:	bl	401c4 <mkdtemp@@Base+0xe14>
   153ec:	ldr	r2, [sp, #92]	; 0x5c
   153f0:	cmp	r2, #0
   153f4:	str	r0, [sp, #60]	; 0x3c
   153f8:	beq	15060 <fputs@plt+0xd4>
   153fc:	ldr	r1, [r7]
   15400:	ldr	r0, [pc, #2980]	; 15fac <fputs@plt+0x1020>
   15404:	bl	2bb40 <fputs@plt+0x16bb4>
   15408:	mov	r0, #0
   1540c:	ldr	r9, [r7]
   15410:	bl	14a04 <time@plt>
   15414:	ldrb	r3, [r9]
   15418:	cmp	r3, #43	; 0x2b
   1541c:	str	r0, [sp, #76]	; 0x4c
   15420:	bne	15438 <fputs@plt+0x4ac>
   15424:	mov	r1, #58	; 0x3a
   15428:	mov	r0, r9
   1542c:	bl	142b4 <strchr@plt>
   15430:	cmp	r0, #0
   15434:	beq	15b54 <fputs@plt+0xbc8>
   15438:	mov	r0, r9
   1543c:	bl	2fcc8 <error@@Base+0x2338>
   15440:	mov	r1, #58	; 0x3a
   15444:	mov	r8, r0
   15448:	bl	142b4 <strchr@plt>
   1544c:	cmp	r0, #0
   15450:	sub	r2, r8, r0
   15454:	clz	r2, r2
   15458:	lsr	r2, r2, #5
   1545c:	moveq	r2, #1
   15460:	cmp	r2, #0
   15464:	bne	170d8 <fputs@plt+0x214c>
   15468:	ldrb	r1, [r0, #1]
   1546c:	cmp	r1, #0
   15470:	beq	170d8 <fputs@plt+0x214c>
   15474:	mov	r9, r0
   15478:	str	r0, [sp, #80]	; 0x50
   1547c:	strb	r2, [r9], #1
   15480:	ldrb	r2, [r8]
   15484:	sub	r2, r2, #43	; 0x2b
   15488:	tst	r2, #253	; 0xfd
   1548c:	beq	1588c <fputs@plt+0x900>
   15490:	ldr	r1, [pc, #2840]	; 15fb0 <fputs@plt+0x1024>
   15494:	mov	r0, r8
   15498:	bl	14ee4 <strcmp@plt>
   1549c:	ldr	r3, [sp, #80]	; 0x50
   154a0:	cmp	r0, #0
   154a4:	bne	15864 <fputs@plt+0x8d8>
   154a8:	mov	r0, #0
   154ac:	mov	r1, #0
   154b0:	strd	r0, [fp, #72]	; 0x48
   154b4:	ldrb	r3, [r3, #1]
   154b8:	sub	r3, r3, #43	; 0x2b
   154bc:	tst	r3, #253	; 0xfd
   154c0:	beq	158a4 <fputs@plt+0x918>
   154c4:	ldr	r1, [pc, #2792]	; 15fb4 <fputs@plt+0x1028>
   154c8:	mov	r0, r9
   154cc:	bl	14ee4 <strcmp@plt>
   154d0:	cmp	r0, #0
   154d4:	bne	15988 <fputs@plt+0x9fc>
   154d8:	ldr	r9, [pc, #3084]	; 160ec <fputs@plt+0x1160>
   154dc:	mvn	r2, #0
   154e0:	mvn	r3, #0
   154e4:	strd	r2, [r9, #16]
   154e8:	ldrd	r0, [r9, #16]
   154ec:	ldrd	r2, [fp, #72]	; 0x48
   154f0:	cmp	r1, r3
   154f4:	cmpeq	r0, r2
   154f8:	bls	1698c <fputs@plt+0x1a00>
   154fc:	mov	r0, r8
   15500:	bl	14548 <free@plt>
   15504:	b	15060 <fputs@plt+0xd4>
   15508:	mov	r3, #1
   1550c:	str	r3, [fp, #44]	; 0x2c
   15510:	b	15060 <fputs@plt+0xd4>
   15514:	add	r0, sp, #4288	; 0x10c0
   15518:	mov	r2, #4096	; 0x1000
   1551c:	ldr	r1, [r7]
   15520:	add	r0, r0, #60	; 0x3c
   15524:	bl	40148 <mkdtemp@@Base+0xd98>
   15528:	cmp	r0, #4096	; 0x1000
   1552c:	bcs	16870 <fputs@plt+0x18e4>
   15530:	mov	r3, #1
   15534:	str	r3, [sp, #40]	; 0x28
   15538:	b	15060 <fputs@plt+0xd4>
   1553c:	ldr	r1, [r7]
   15540:	add	r0, sp, #96	; 0x60
   15544:	bl	14650 <BN_hex2bn@plt>
   15548:	cmp	r0, #0
   1554c:	bne	15060 <fputs@plt+0xd4>
   15550:	ldr	r0, [pc, #2656]	; 15fb8 <fputs@plt+0x102c>
   15554:	bl	2bb40 <fputs@plt+0x16bb4>
   15558:	mov	r3, #1
   1555c:	str	r3, [fp, #12]
   15560:	ldr	r3, [r7]
   15564:	str	r3, [sp, #28]
   15568:	b	15060 <fputs@plt+0xd4>
   1556c:	mov	r3, #1
   15570:	str	r3, [sp, #36]	; 0x24
   15574:	b	15060 <fputs@plt+0xd4>
   15578:	ldr	r3, [r7]
   1557c:	str	r3, [fp]
   15580:	b	15060 <fputs@plt+0xd4>
   15584:	ldr	r8, [r7]
   15588:	ldr	r1, [pc, #2604]	; 15fbc <fputs@plt+0x1030>
   1558c:	mov	r0, r8
   15590:	bl	142cc <strcasecmp@plt>
   15594:	cmp	r0, #0
   15598:	bne	157bc <fputs@plt+0x830>
   1559c:	ldr	r9, [pc, #2888]	; 160ec <fputs@plt+0x1160>
   155a0:	str	r0, [r9, #8]
   155a4:	b	15060 <fputs@plt+0xd4>
   155a8:	ldr	r3, [r7]
   155ac:	str	r3, [fp, #84]	; 0x54
   155b0:	b	15060 <fputs@plt+0xd4>
   155b4:	mvn	r0, #0
   155b8:	mov	r1, #0
   155bc:	add	r3, sp, #92	; 0x5c
   155c0:	str	r3, [sp, #8]
   155c4:	strd	r0, [sp]
   155c8:	mov	r2, #1
   155cc:	mov	r3, #0
   155d0:	ldr	r0, [r7]
   155d4:	bl	401c4 <mkdtemp@@Base+0xe14>
   155d8:	ldr	r1, [sp, #92]	; 0x5c
   155dc:	cmp	r1, #0
   155e0:	str	r0, [sp, #68]	; 0x44
   155e4:	beq	15060 <fputs@plt+0xd4>
   155e8:	ldr	r2, [r7]
   155ec:	ldr	r0, [pc, #2508]	; 15fc0 <fputs@plt+0x1034>
   155f0:	bl	2bb40 <fputs@plt+0x16bb4>
   155f4:	mov	r3, #1
   155f8:	str	r3, [fp, #112]	; 0x70
   155fc:	b	15060 <fputs@plt+0xd4>
   15600:	ldr	r8, [r7]
   15604:	mov	r0, r8
   15608:	bl	14710 <strlen@plt>
   1560c:	cmp	r0, #4096	; 0x1000
   15610:	bcs	169bc <fputs@plt+0x1a30>
   15614:	mov	r0, r8
   15618:	bl	2fcc8 <error@@Base+0x2338>
   1561c:	str	r0, [sp, #64]	; 0x40
   15620:	b	15060 <fputs@plt+0xd4>
   15624:	mov	r2, #10
   15628:	mov	r1, #0
   1562c:	ldr	r0, [r7]
   15630:	bl	14740 <strtoul@plt>
   15634:	mov	sl, r0
   15638:	b	15060 <fputs@plt+0xd4>
   1563c:	ldr	r3, [r7]
   15640:	str	r3, [fp, #64]	; 0x40
   15644:	b	15060 <fputs@plt+0xd4>
   15648:	mov	r3, #1
   1564c:	str	r3, [fp, #20]
   15650:	b	15060 <fputs@plt+0xd4>
   15654:	add	r0, sp, #4288	; 0x10c0
   15658:	mov	r2, #4096	; 0x1000
   1565c:	ldr	r1, [r7]
   15660:	add	r0, r0, #60	; 0x3c
   15664:	bl	40148 <mkdtemp@@Base+0xd98>
   15668:	cmp	r0, #4096	; 0x1000
   1566c:	bcs	16870 <fputs@plt+0x18e4>
   15670:	mov	r3, #1
   15674:	str	r3, [sp, #52]	; 0x34
   15678:	b	15060 <fputs@plt+0xd4>
   1567c:	mov	r3, #1
   15680:	str	r3, [fp, #4]
   15684:	ldr	r3, [r7]
   15688:	str	r3, [sp, #28]
   1568c:	b	15060 <fputs@plt+0xd4>
   15690:	ldr	r0, [r7]
   15694:	bl	38074 <error@@Base+0xa6e4>
   15698:	ldr	r9, [pc, #2636]	; 160ec <fputs@plt+0x1160>
   1569c:	cmn	r0, #1
   156a0:	str	r0, [r9]
   156a4:	bne	15060 <fputs@plt+0xd4>
   156a8:	ldr	r1, [r7]
   156ac:	ldr	r0, [pc, #2320]	; 15fc4 <fputs@plt+0x1038>
   156b0:	bl	2bb40 <fputs@plt+0x16bb4>
   156b4:	ldr	r3, [r7]
   156b8:	str	r3, [fp, #40]	; 0x28
   156bc:	b	15060 <fputs@plt+0xd4>
   156c0:	ldr	r3, [r7]
   156c4:	str	r3, [fp, #88]	; 0x58
   156c8:	b	15060 <fputs@plt+0xd4>
   156cc:	mov	r3, #1
   156d0:	str	r3, [fp, #8]
   156d4:	b	15060 <fputs@plt+0xd4>
   156d8:	mov	r3, #1
   156dc:	str	r3, [sp, #72]	; 0x48
   156e0:	b	15060 <fputs@plt+0xd4>
   156e4:	ldr	r7, [pc, #2560]	; 160ec <fputs@plt+0x1160>
   156e8:	mov	r3, #1
   156ec:	mov	r2, r3
   156f0:	ldr	r0, [r4]
   156f4:	ldr	r1, [r7, #4]
   156f8:	bl	2d490 <fputs@plt+0x18504>
   156fc:	ldr	r3, [pc, #2244]	; 15fc8 <fputs@plt+0x103c>
   15700:	mov	r0, r5
   15704:	ldr	r6, [pc, #2184]	; 15f94 <fputs@plt+0x1008>
   15708:	ldr	r3, [r3]
   1570c:	mov	r1, r3
   15710:	add	r4, r4, r3, lsl #2
   15714:	bl	41748 <mkdtemp@@Base+0x2398>
   15718:	ldr	r2, [r6, #36]	; 0x24
   1571c:	ldr	r3, [sp, #32]
   15720:	cmp	r2, #0
   15724:	eor	r3, r3, #1
   15728:	and	r3, r3, #1
   1572c:	mov	r5, r0
   15730:	beq	158bc <fputs@plt+0x930>
   15734:	cmp	r0, #0
   15738:	movgt	r3, #0
   1573c:	andle	r3, r3, #1
   15740:	cmp	r3, #0
   15744:	bne	1628c <fputs@plt+0x1300>
   15748:	ldr	r3, [r6, #116]	; 0x74
   1574c:	cmp	r3, #0
   15750:	beq	15760 <fputs@plt+0x7d4>
   15754:	ldr	r1, [r6, #120]	; 0x78
   15758:	cmp	r1, #0
   1575c:	bne	16980 <fputs@plt+0x19f4>
   15760:	ldr	r1, [r6, #24]
   15764:	cmp	r1, #0
   15768:	beq	1577c <fputs@plt+0x7f0>
   1576c:	ldr	ip, [r6, #12]
   15770:	ldr	r0, [r6, #20]
   15774:	orrs	r0, ip, r0
   15778:	bne	16880 <fputs@plt+0x18f4>
   1577c:	ldr	r0, [sp, #32]
   15780:	cmp	r0, #0
   15784:	bne	159a4 <fputs@plt+0xa18>
   15788:	ldr	r0, [sp, #36]	; 0x24
   1578c:	cmp	r0, #0
   15790:	bne	16858 <fputs@plt+0x18cc>
   15794:	cmp	r2, #0
   15798:	beq	158e4 <fputs@plt+0x958>
   1579c:	ldr	r3, [r6, #64]	; 0x40
   157a0:	cmp	r3, #0
   157a4:	beq	15b38 <fputs@plt+0xbac>
   157a8:	ldr	r3, [sp, #48]	; 0x30
   157ac:	mov	r2, r4
   157b0:	mov	r1, r5
   157b4:	add	r0, r3, #8
   157b8:	bl	1905c <fputs@plt+0x40d0>
   157bc:	ldr	r1, [pc, #2056]	; 15fcc <fputs@plt+0x1040>
   157c0:	mov	r0, r8
   157c4:	bl	142cc <strcasecmp@plt>
   157c8:	cmp	r0, #0
   157cc:	bne	15828 <fputs@plt+0x89c>
   157d0:	ldr	r9, [pc, #2324]	; 160ec <fputs@plt+0x1160>
   157d4:	ldr	r3, [r9, #8]
   157d8:	bic	r3, r3, #1
   157dc:	str	r3, [r9, #8]
   157e0:	b	15060 <fputs@plt+0xd4>
   157e4:	ldr	r1, [pc, #2020]	; 15fd0 <fputs@plt+0x1044>
   157e8:	mov	r0, r8
   157ec:	bl	142cc <strcasecmp@plt>
   157f0:	cmp	r0, #0
   157f4:	moveq	r3, #1
   157f8:	streq	r3, [fp, #104]	; 0x68
   157fc:	beq	15060 <fputs@plt+0xd4>
   15800:	ldr	r1, [pc, #1996]	; 15fd4 <fputs@plt+0x1048>
   15804:	mov	r0, r8
   15808:	bl	142cc <strcasecmp@plt>
   1580c:	cmp	r0, #0
   15810:	bne	1665c <fputs@plt+0x16d0>
   15814:	ldr	r9, [pc, #2256]	; 160ec <fputs@plt+0x1160>
   15818:	mov	r3, #2
   1581c:	str	r3, [fp, #104]	; 0x68
   15820:	str	r0, [r9, #24]
   15824:	b	15060 <fputs@plt+0xd4>
   15828:	ldr	r1, [pc, #1960]	; 15fd8 <fputs@plt+0x104c>
   1582c:	mov	r0, r8
   15830:	bl	142cc <strcasecmp@plt>
   15834:	cmp	r0, #0
   15838:	beq	15b40 <fputs@plt+0xbb4>
   1583c:	ldr	r1, [pc, #1944]	; 15fdc <fputs@plt+0x1050>
   15840:	mov	r0, r8
   15844:	bl	142cc <strcasecmp@plt>
   15848:	cmp	r0, #0
   1584c:	bne	15f20 <fputs@plt+0xf94>
   15850:	ldr	r9, [pc, #2196]	; 160ec <fputs@plt+0x1160>
   15854:	ldr	r3, [r9, #8]
   15858:	bic	r3, r3, #2
   1585c:	str	r3, [r9, #8]
   15860:	b	15060 <fputs@plt+0xd4>
   15864:	ldr	r1, [pc, #1908]	; 15fe0 <fputs@plt+0x1054>
   15868:	mov	r0, r8
   1586c:	str	r3, [sp, #80]	; 0x50
   15870:	bl	340cc <error@@Base+0x673c>
   15874:	ldr	r3, [sp, #80]	; 0x50
   15878:	cmp	r0, #0
   1587c:	beq	154b4 <fputs@plt+0x528>
   15880:	mov	r1, r8
   15884:	ldr	r0, [pc, #1880]	; 15fe4 <fputs@plt+0x1058>
   15888:	bl	2bb40 <fputs@plt+0x16bb4>
   1588c:	ldr	r1, [sp, #76]	; 0x4c
   15890:	mov	r0, r8
   15894:	bl	17b8c <fputs@plt+0x2c00>
   15898:	ldr	r3, [sp, #80]	; 0x50
   1589c:	strd	r0, [fp, #72]	; 0x48
   158a0:	b	154b4 <fputs@plt+0x528>
   158a4:	mov	r0, r9
   158a8:	ldr	r1, [sp, #76]	; 0x4c
   158ac:	bl	17b8c <fputs@plt+0x2c00>
   158b0:	ldr	r9, [pc, #2100]	; 160ec <fputs@plt+0x1160>
   158b4:	strd	r0, [r9, #16]
   158b8:	b	154e8 <fputs@plt+0x55c>
   158bc:	ldr	r1, [sp, #36]	; 0x24
   158c0:	eor	r1, r1, #1
   158c4:	cmp	r0, #0
   158c8:	movle	r1, #0
   158cc:	andgt	r1, r1, #1
   158d0:	tst	r3, r1
   158d4:	beq	15748 <fputs@plt+0x7bc>
   158d8:	ldr	r0, [pc, #1800]	; 15fe8 <fputs@plt+0x105c>
   158dc:	bl	2d990 <error@@Base>
   158e0:	bl	17ed4 <fputs@plt+0x2f48>
   158e4:	ldr	r8, [r6, #112]	; 0x70
   158e8:	cmp	r8, #0
   158ec:	bne	16878 <fputs@plt+0x18ec>
   158f0:	ldr	r5, [r6, #12]
   158f4:	ldr	ip, [r6, #20]
   158f8:	ldr	r0, [r6, #4]
   158fc:	orr	r5, r5, ip
   15900:	orrs	r5, r5, r0
   15904:	bne	169c4 <fputs@plt+0x1a38>
   15908:	ldr	fp, [r6, #40]	; 0x28
   1590c:	ldr	r0, [r6, #8]
   15910:	cmp	fp, #0
   15914:	bne	16a04 <fputs@plt+0x1a78>
   15918:	orrs	r1, r1, r0
   1591c:	bne	16b2c <fputs@plt+0x1ba0>
   15920:	cmp	r3, #0
   15924:	bne	1712c <fputs@plt+0x21a0>
   15928:	ldr	r3, [r6, #120]	; 0x78
   1592c:	cmp	r3, #0
   15930:	bne	1781c <fputs@plt+0x2890>
   15934:	ldr	r3, [r6, #124]	; 0x7c
   15938:	cmp	r3, #0
   1593c:	bne	17194 <fputs@plt+0x2208>
   15940:	ldr	r3, [r6, #128]	; 0x80
   15944:	cmp	r3, #0
   15948:	bne	171f8 <fputs@plt+0x226c>
   1594c:	ldr	r3, [r6, #132]	; 0x84
   15950:	cmp	r3, #0
   15954:	bne	167bc <fputs@plt+0x1830>
   15958:	ldr	r1, [sp, #28]
   1595c:	cmp	r1, #0
   15960:	beq	15c08 <fputs@plt+0xc7c>
   15964:	ldr	r3, [r6, #80]	; 0x50
   15968:	cmp	r3, #0
   1596c:	beq	15ec0 <fputs@plt+0xf34>
   15970:	ldr	r0, [pc, #2132]	; 161cc <fputs@plt+0x1240>
   15974:	bl	1a15c <fputs@plt+0x51d0>
   15978:	cmp	r0, #0
   1597c:	beq	167a0 <fputs@plt+0x1814>
   15980:	mov	r0, #0
   15984:	bl	14efc <exit@plt>
   15988:	ldr	r1, [pc, #1628]	; 15fec <fputs@plt+0x1060>
   1598c:	mov	r0, r9
   15990:	bl	340cc <error@@Base+0x673c>
   15994:	cmp	r0, #0
   15998:	bne	1681c <fputs@plt+0x1890>
   1599c:	ldr	r9, [pc, #1864]	; 160ec <fputs@plt+0x1160>
   159a0:	b	154e8 <fputs@plt+0x55c>
   159a4:	ldr	r7, [pc, #2080]	; 161cc <fputs@plt+0x1240>
   159a8:	mov	r3, #0
   159ac:	str	r3, [sp, #124]	; 0x7c
   159b0:	ldrb	r3, [r7]
   159b4:	cmp	r3, #0
   159b8:	beq	16850 <fputs@plt+0x18c4>
   159bc:	add	r2, sp, #144	; 0x90
   159c0:	mov	r1, r7
   159c4:	mov	r0, #3
   159c8:	bl	14a34 <__xstat64@plt>
   159cc:	cmn	r0, #1
   159d0:	beq	15bac <fputs@plt+0xc20>
   159d4:	ldr	r7, [r6, #36]	; 0x24
   159d8:	cmp	r7, #0
   159dc:	beq	16298 <fputs@plt+0x130c>
   159e0:	ldr	r1, [pc, #1544]	; 15ff0 <fputs@plt+0x1064>
   159e4:	mov	r0, r7
   159e8:	bl	142cc <strcasecmp@plt>
   159ec:	cmp	r0, #0
   159f0:	bne	161d0 <fputs@plt+0x1244>
   159f4:	ldr	r3, [sp, #44]	; 0x2c
   159f8:	cmp	r3, #0
   159fc:	beq	15bf0 <fputs@plt+0xc64>
   15a00:	add	r0, sp, #120	; 0x78
   15a04:	bl	1b45c <fputs@plt+0x64d0>
   15a08:	ldrd	r2, [r6, #56]	; 0x38
   15a0c:	orrs	r1, r2, r3
   15a10:	bne	15f5c <fputs@plt+0xfd0>
   15a14:	ldr	r1, [r6, #88]	; 0x58
   15a18:	cmp	r1, #0
   15a1c:	beq	15a28 <fputs@plt+0xa9c>
   15a20:	ldr	r0, [sp, #120]	; 0x78
   15a24:	bl	26e1c <fputs@plt+0x11e90>
   15a28:	cmp	r5, #0
   15a2c:	ble	15a68 <fputs@plt+0xadc>
   15a30:	add	r5, r4, r5, lsl #2
   15a34:	ldr	r6, [sp, #48]	; 0x30
   15a38:	ldr	r7, [sp, #32]
   15a3c:	sub	r5, r5, #4
   15a40:	sub	r4, r4, #4
   15a44:	ldr	r3, [sp, #120]	; 0x78
   15a48:	ldr	r1, [r4, #4]!
   15a4c:	ldr	r0, [r6, #8]
   15a50:	mov	r2, r7
   15a54:	str	r3, [sp]
   15a58:	ldr	r3, [sp, #124]	; 0x7c
   15a5c:	bl	1860c <fputs@plt+0x3680>
   15a60:	cmp	r5, r4
   15a64:	bne	15a44 <fputs@plt+0xab8>
   15a68:	bl	1b974 <fputs@plt+0x69e8>
   15a6c:	subs	r4, r0, #0
   15a70:	beq	166ac <fputs@plt+0x1720>
   15a74:	mov	r3, #0
   15a78:	mov	r2, r3
   15a7c:	mov	r1, r4
   15a80:	ldr	r0, [sp, #120]	; 0x78
   15a84:	bl	27874 <fputs@plt+0x128e8>
   15a88:	subs	r3, r0, #0
   15a8c:	str	r3, [sp, #40]	; 0x28
   15a90:	bne	166a4 <fputs@plt+0x1718>
   15a94:	mov	r2, #420	; 0x1a4
   15a98:	ldr	r1, [pc, #1364]	; 15ff4 <fputs@plt+0x1068>
   15a9c:	ldr	r0, [pc, #1832]	; 161cc <fputs@plt+0x1240>
   15aa0:	bl	148b4 <open64@plt>
   15aa4:	cmn	r0, #1
   15aa8:	mov	r5, r0
   15aac:	beq	16688 <fputs@plt+0x16fc>
   15ab0:	mov	r0, r4
   15ab4:	bl	1c234 <fputs@plt+0x72a8>
   15ab8:	mov	r6, r0
   15abc:	mov	r0, r4
   15ac0:	bl	1c04c <fputs@plt+0x70c0>
   15ac4:	mov	r2, r6
   15ac8:	mov	r1, r5
   15acc:	mov	r3, r0
   15ad0:	ldr	r0, [pc, #1312]	; 15ff8 <fputs@plt+0x106c>
   15ad4:	bl	30810 <error@@Base+0x2e80>
   15ad8:	mov	r6, r0
   15adc:	mov	r0, r4
   15ae0:	bl	1c04c <fputs@plt+0x70c0>
   15ae4:	cmp	r6, r0
   15ae8:	bne	1666c <fputs@plt+0x16e0>
   15aec:	mov	r0, r5
   15af0:	bl	14980 <close@plt>
   15af4:	mov	r0, r4
   15af8:	bl	1bb5c <fputs@plt+0x6bd0>
   15afc:	ldr	r0, [sp, #120]	; 0x78
   15b00:	bl	26e08 <fputs@plt+0x11e7c>
   15b04:	ldr	r0, [sp, #124]	; 0x7c
   15b08:	bl	1d72c <fputs@plt+0x87a0>
   15b0c:	add	r3, sp, #16384	; 0x4000
   15b10:	add	r3, r3, #252	; 0xfc
   15b14:	ldr	r2, [r3]
   15b18:	ldr	r3, [pc, #1116]	; 15f7c <fputs@plt+0xff0>
   15b1c:	ldr	r0, [sp, #40]	; 0x28
   15b20:	ldr	r3, [r3]
   15b24:	cmp	r2, r3
   15b28:	bne	16668 <fputs@plt+0x16dc>
   15b2c:	add	sp, sp, #16640	; 0x4100
   15b30:	add	sp, sp, #4
   15b34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b38:	ldr	r0, [pc, #1212]	; 15ffc <fputs@plt+0x1070>
   15b3c:	bl	2bb40 <fputs@plt+0x16bb4>
   15b40:	ldr	r9, [pc, #1444]	; 160ec <fputs@plt+0x1160>
   15b44:	ldr	r3, [r9, #8]
   15b48:	orr	r3, r3, #1
   15b4c:	str	r3, [r9, #8]
   15b50:	b	15060 <fputs@plt+0xd4>
   15b54:	add	r0, r9, #1
   15b58:	bl	3156c <error@@Base+0x3bdc>
   15b5c:	cmn	r0, #1
   15b60:	mov	r2, r0
   15b64:	asr	r3, r0, #31
   15b68:	beq	166f8 <fputs@plt+0x176c>
   15b6c:	ldr	r8, [sp, #76]	; 0x4c
   15b70:	ldr	r9, [pc, #1396]	; 160ec <fputs@plt+0x1160>
   15b74:	mov	r0, r8
   15b78:	asr	r1, r8, #31
   15b7c:	bl	416f0 <mkdtemp@@Base+0x2340>
   15b80:	strd	r0, [r9, #16]
   15b84:	mvn	r1, #58	; 0x3a
   15b88:	mov	r0, r8
   15b8c:	bl	416ac <mkdtemp@@Base+0x22fc>
   15b90:	mov	r1, #60	; 0x3c
   15b94:	bl	41060 <mkdtemp@@Base+0x1cb0>
   15b98:	mov	r1, #60	; 0x3c
   15b9c:	bl	4178c <mkdtemp@@Base+0x23dc>
   15ba0:	asr	r1, r0, #31
   15ba4:	strd	r0, [fp, #72]	; 0x48
   15ba8:	b	15060 <fputs@plt+0xd4>
   15bac:	bl	14f14 <__errno_location@plt>
   15bb0:	ldr	r0, [r0]
   15bb4:	cmp	r0, #2
   15bb8:	bne	166e4 <fputs@plt+0x1758>
   15bbc:	ldr	r3, [sp, #44]	; 0x2c
   15bc0:	cmp	r3, #0
   15bc4:	bne	16704 <fputs@plt+0x1778>
   15bc8:	ldr	r7, [r6, #36]	; 0x24
   15bcc:	cmp	r7, #0
   15bd0:	ldreq	r3, [sp, #44]	; 0x2c
   15bd4:	streq	r3, [sp, #32]
   15bd8:	beq	15bf0 <fputs@plt+0xc64>
   15bdc:	ldr	r1, [pc, #1036]	; 15ff0 <fputs@plt+0x1064>
   15be0:	mov	r0, r7
   15be4:	bl	142cc <strcasecmp@plt>
   15be8:	cmp	r0, #0
   15bec:	bne	161d0 <fputs@plt+0x1244>
   15bf0:	bl	26dd0 <fputs@plt+0x11e44>
   15bf4:	cmp	r0, #0
   15bf8:	str	r0, [sp, #120]	; 0x78
   15bfc:	bne	15a08 <fputs@plt+0xa7c>
   15c00:	ldr	r0, [pc, #1016]	; 16000 <fputs@plt+0x1074>
   15c04:	bl	2bb40 <fputs@plt+0x16bb4>
   15c08:	ldr	r3, [sp, #52]	; 0x34
   15c0c:	cmp	r3, #0
   15c10:	bne	162a0 <fputs@plt+0x1314>
   15c14:	ldr	r3, [sp, #40]	; 0x28
   15c18:	cmp	r3, #0
   15c1c:	bne	16208 <fputs@plt+0x127c>
   15c20:	ldr	r3, [sp, #72]	; 0x48
   15c24:	cmp	r3, #0
   15c28:	bne	164d8 <fputs@plt+0x154c>
   15c2c:	ldr	r3, [r6, #48]	; 0x30
   15c30:	cmp	r3, #0
   15c34:	ldreq	r3, [pc, #968]	; 16004 <fputs@plt+0x1078>
   15c38:	streq	r3, [r6, #48]	; 0x30
   15c3c:	ldr	r0, [r6, #48]	; 0x30
   15c40:	bl	1d0f8 <fputs@plt+0x816c>
   15c44:	ldr	r1, [r6, #48]	; 0x30
   15c48:	mov	r4, r0
   15c4c:	bl	1ae54 <fputs@plt+0x5ec8>
   15c50:	ldr	r3, [r6, #16]
   15c54:	cmp	r3, #0
   15c58:	beq	16338 <fputs@plt+0x13ac>
   15c5c:	mov	r0, r4
   15c60:	add	r2, sp, #116	; 0x74
   15c64:	ldr	r1, [r6, #108]	; 0x6c
   15c68:	bl	1ebb0 <fputs@plt+0x9c24>
   15c6c:	cmp	r0, #0
   15c70:	bne	16578 <fputs@plt+0x15ec>
   15c74:	add	r1, sp, #120	; 0x78
   15c78:	ldr	r0, [sp, #116]	; 0x74
   15c7c:	bl	1ee68 <fputs@plt+0x9edc>
   15c80:	cmp	r0, #0
   15c84:	bne	16568 <fputs@plt+0x15dc>
   15c88:	ldr	r3, [r6, #80]	; 0x50
   15c8c:	cmp	r3, #0
   15c90:	beq	16324 <fputs@plt+0x1398>
   15c94:	ldr	r3, [pc, #876]	; 16008 <fputs@plt+0x107c>
   15c98:	ldr	r2, [pc, #876]	; 1600c <fputs@plt+0x1080>
   15c9c:	str	r3, [sp, #8]
   15ca0:	ldr	r3, [sp, #48]	; 0x30
   15ca4:	add	r0, sp, #252	; 0xfc
   15ca8:	ldr	r1, [r3, #20]
   15cac:	mov	r3, #4096	; 0x1000
   15cb0:	str	r1, [sp, #4]
   15cb4:	str	r2, [sp]
   15cb8:	mov	r1, r3
   15cbc:	mov	r2, #1
   15cc0:	bl	14914 <__snprintf_chk@plt>
   15cc4:	add	r1, sp, #252	; 0xfc
   15cc8:	ldr	r0, [pc, #1276]	; 161cc <fputs@plt+0x1240>
   15ccc:	bl	14968 <strstr@plt>
   15cd0:	cmp	r0, #0
   15cd4:	addeq	r4, sp, #144	; 0x90
   15cd8:	beq	15cf8 <fputs@plt+0xd6c>
   15cdc:	add	r4, sp, #144	; 0x90
   15ce0:	mov	r2, r4
   15ce4:	add	r1, sp, #252	; 0xfc
   15ce8:	mov	r0, #3
   15cec:	bl	14a34 <__xstat64@plt>
   15cf0:	cmp	r0, #0
   15cf4:	blt	164e4 <fputs@plt+0x1558>
   15cf8:	mov	r2, r4
   15cfc:	ldr	r1, [pc, #1224]	; 161cc <fputs@plt+0x1240>
   15d00:	mov	r0, #3
   15d04:	bl	14a34 <__xstat64@plt>
   15d08:	cmp	r0, #0
   15d0c:	bge	16440 <fputs@plt+0x14b4>
   15d10:	ldr	r0, [r6]
   15d14:	cmp	r0, #0
   15d18:	beq	16388 <fputs@plt+0x13fc>
   15d1c:	bl	2fcc8 <error@@Base+0x2338>
   15d20:	mov	r5, r0
   15d24:	ldr	r1, [r6, #88]	; 0x58
   15d28:	cmp	r1, #0
   15d2c:	beq	1634c <fputs@plt+0x13c0>
   15d30:	add	r4, sp, #12480	; 0x30c0
   15d34:	add	r4, r4, #60	; 0x3c
   15d38:	mov	r0, r4
   15d3c:	mov	r2, #1024	; 0x400
   15d40:	bl	40148 <mkdtemp@@Base+0xd98>
   15d44:	ldr	r1, [r6, #92]	; 0x5c
   15d48:	ldr	r2, [r6, #96]	; 0x60
   15d4c:	ldr	r3, [r7, #24]
   15d50:	ldr	r0, [sp, #116]	; 0x74
   15d54:	str	r1, [sp, #8]
   15d58:	str	r2, [sp, #4]
   15d5c:	str	r3, [sp]
   15d60:	mov	r2, r5
   15d64:	mov	r3, r4
   15d68:	ldr	r1, [pc, #1116]	; 161cc <fputs@plt+0x1240>
   15d6c:	bl	2a818 <fputs@plt+0x1588c>
   15d70:	cmp	r0, #0
   15d74:	bne	16580 <fputs@plt+0x15f4>
   15d78:	mov	r0, r5
   15d7c:	bl	14710 <strlen@plt>
   15d80:	mvn	r2, #0
   15d84:	mov	r1, r0
   15d88:	mov	r0, r5
   15d8c:	bl	1483c <__explicit_bzero_chk@plt>
   15d90:	mov	r0, r5
   15d94:	bl	14548 <free@plt>
   15d98:	ldr	r0, [sp, #116]	; 0x74
   15d9c:	bl	1d72c <fputs@plt+0x87a0>
   15da0:	ldr	r3, [r6, #16]
   15da4:	cmp	r3, #0
   15da8:	beq	1649c <fputs@plt+0x1510>
   15dac:	mov	r2, #1024	; 0x400
   15db0:	ldr	r1, [pc, #600]	; 16010 <fputs@plt+0x1084>
   15db4:	ldr	r0, [pc, #1040]	; 161cc <fputs@plt+0x1240>
   15db8:	bl	40080 <mkdtemp@@Base+0xcd0>
   15dbc:	mov	r2, #420	; 0x1a4
   15dc0:	ldr	r1, [pc, #556]	; 15ff4 <fputs@plt+0x1068>
   15dc4:	ldr	r0, [pc, #1024]	; 161cc <fputs@plt+0x1240>
   15dc8:	bl	148b4 <open64@plt>
   15dcc:	cmn	r0, #1
   15dd0:	beq	165bc <fputs@plt+0x1630>
   15dd4:	ldr	r1, [pc, #956]	; 16198 <fputs@plt+0x120c>
   15dd8:	bl	1492c <fdopen@plt>
   15ddc:	subs	r5, r0, #0
   15de0:	beq	165d8 <fputs@plt+0x164c>
   15de4:	mov	r1, r5
   15de8:	ldr	r0, [sp, #120]	; 0x78
   15dec:	bl	1e9d0 <fputs@plt+0x9a44>
   15df0:	cmp	r0, #0
   15df4:	bne	16310 <fputs@plt+0x1384>
   15df8:	mov	r3, r4
   15dfc:	ldr	r2, [pc, #528]	; 16014 <fputs@plt+0x1088>
   15e00:	mov	r1, #1
   15e04:	mov	r0, r5
   15e08:	bl	14ad0 <__fprintf_chk@plt>
   15e0c:	mov	r0, r5
   15e10:	bl	14e0c <ferror@plt>
   15e14:	cmp	r0, #0
   15e18:	bne	16644 <fputs@plt+0x16b8>
   15e1c:	mov	r0, r5
   15e20:	bl	14260 <fclose@plt>
   15e24:	cmp	r0, #0
   15e28:	bne	16644 <fputs@plt+0x16b8>
   15e2c:	ldr	r2, [r6, #16]
   15e30:	cmp	r2, #0
   15e34:	bne	15eb4 <fputs@plt+0xf28>
   15e38:	ldr	r1, [r7]
   15e3c:	ldr	r0, [sp, #120]	; 0x78
   15e40:	bl	1e0bc <fputs@plt+0x9130>
   15e44:	ldr	r1, [r7]
   15e48:	mov	r2, #4
   15e4c:	mov	r5, r0
   15e50:	ldr	r0, [sp, #120]	; 0x78
   15e54:	bl	1e0bc <fputs@plt+0x9130>
   15e58:	cmp	r0, #0
   15e5c:	cmpne	r5, #0
   15e60:	mov	r6, r0
   15e64:	beq	16608 <fputs@plt+0x167c>
   15e68:	ldr	r2, [pc, #860]	; 161cc <fputs@plt+0x1240>
   15e6c:	ldr	r1, [pc, #420]	; 16018 <fputs@plt+0x108c>
   15e70:	mov	r0, #1
   15e74:	bl	14290 <__printf_chk@plt>
   15e78:	ldr	r0, [pc, #412]	; 1601c <fputs@plt+0x1090>
   15e7c:	bl	14be4 <puts@plt>
   15e80:	mov	r3, r4
   15e84:	mov	r2, r5
   15e88:	ldr	r1, [pc, #400]	; 16020 <fputs@plt+0x1094>
   15e8c:	mov	r0, #1
   15e90:	bl	14290 <__printf_chk@plt>
   15e94:	ldr	r0, [pc, #392]	; 16024 <fputs@plt+0x1098>
   15e98:	bl	14be4 <puts@plt>
   15e9c:	mov	r0, r6
   15ea0:	bl	14be4 <puts@plt>
   15ea4:	mov	r0, r6
   15ea8:	bl	14548 <free@plt>
   15eac:	mov	r0, r5
   15eb0:	bl	14548 <free@plt>
   15eb4:	ldr	r0, [sp, #120]	; 0x78
   15eb8:	bl	1d72c <fputs@plt+0x87a0>
   15ebc:	b	15980 <fputs@plt+0x9f4>
   15ec0:	ldr	r5, [sp, #28]
   15ec4:	ldr	r0, [pc, #348]	; 16028 <fputs@plt+0x109c>
   15ec8:	mov	r1, r5
   15ecc:	bl	1a15c <fputs@plt+0x51d0>
   15ed0:	mov	r1, r5
   15ed4:	mov	r4, r0
   15ed8:	ldr	r0, [pc, #332]	; 1602c <fputs@plt+0x10a0>
   15edc:	bl	1a15c <fputs@plt+0x51d0>
   15ee0:	mov	r1, r5
   15ee4:	add	r4, r4, r0
   15ee8:	ldr	r0, [pc, #320]	; 16030 <fputs@plt+0x10a4>
   15eec:	bl	1a15c <fputs@plt+0x51d0>
   15ef0:	mov	r1, r5
   15ef4:	add	r4, r0, r4
   15ef8:	ldr	r0, [pc, #308]	; 16034 <fputs@plt+0x10a8>
   15efc:	bl	1a15c <fputs@plt+0x51d0>
   15f00:	mov	r1, r5
   15f04:	add	r4, r0, r4
   15f08:	ldr	r0, [pc, #296]	; 16038 <fputs@plt+0x10ac>
   15f0c:	bl	1a15c <fputs@plt+0x51d0>
   15f10:	cmn	r0, r4
   15f14:	bne	15980 <fputs@plt+0x9f4>
   15f18:	ldr	r0, [pc, #284]	; 1603c <fputs@plt+0x10b0>
   15f1c:	bl	2bb40 <fputs@plt+0x16bb4>
   15f20:	ldr	r1, [pc, #280]	; 16040 <fputs@plt+0x10b4>
   15f24:	mov	r0, r8
   15f28:	bl	142cc <strcasecmp@plt>
   15f2c:	cmp	r0, #0
   15f30:	beq	15f68 <fputs@plt+0xfdc>
   15f34:	ldr	r1, [pc, #264]	; 16044 <fputs@plt+0x10b8>
   15f38:	mov	r0, r8
   15f3c:	bl	142cc <strcasecmp@plt>
   15f40:	cmp	r0, #0
   15f44:	bne	162e8 <fputs@plt+0x135c>
   15f48:	ldr	r9, [pc, #412]	; 160ec <fputs@plt+0x1160>
   15f4c:	ldr	r3, [r9, #8]
   15f50:	bic	r3, r3, #4
   15f54:	str	r3, [r9, #8]
   15f58:	b	15060 <fputs@plt+0xd4>
   15f5c:	ldr	r0, [sp, #120]	; 0x78
   15f60:	bl	26e14 <fputs@plt+0x11e88>
   15f64:	b	15a14 <fputs@plt+0xa88>
   15f68:	ldr	r9, [pc, #380]	; 160ec <fputs@plt+0x1160>
   15f6c:	ldr	r3, [r9, #8]
   15f70:	orr	r3, r3, #2
   15f74:	str	r3, [r9, #8]
   15f78:	b	15060 <fputs@plt+0xd4>
   15f7c:	andeq	r4, r7, r0, asr #19
   15f80:	andeq	r5, r7, r0, asr r0
   15f84:	andeq	r0, r0, r1, lsl #8
   15f88:	andeq	r5, r7, r8, lsl ip
   15f8c:	andeq	r3, r4, ip, asr #9
   15f90:	andeq	r6, r7, ip, lsr #8
   15f94:	andeq	r5, r7, r8, rrx
   15f98:	andeq	r3, r4, r0, lsr #8
   15f9c:	muleq	r4, r0, r1
   15fa0:	muleq	r4, r8, r1
   15fa4:	andeq	r3, r4, r8, asr r1
   15fa8:	andeq	r3, r4, r0, asr r3
   15fac:	andeq	r3, r4, r8, lsr #9
   15fb0:			; <UNDEFINED> instruction: 0x000433bc
   15fb4:	ldrdeq	r3, [r4], -ip
   15fb8:	muleq	r4, r0, r4
   15fbc:	andeq	r3, r4, ip, ror #3
   15fc0:	andeq	r3, r4, r8, ror r4
   15fc4:	andeq	r3, r4, r4, ror r1
   15fc8:	andeq	r5, r7, r4, lsr r0
   15fcc:	strdeq	r3, [r4], -r4
   15fd0:	andeq	r3, r4, r0, lsr #3
   15fd4:	andeq	r3, r4, r8, lsr #3
   15fd8:	andeq	r3, r4, r8, lsl #4
   15fdc:	andeq	r3, r4, r0, lsr #4
   15fe0:	strheq	r5, [r7], -r0
   15fe4:	andeq	r3, r4, r4, asr #7
   15fe8:	andeq	r3, r4, r0, lsr r5
   15fec:	andeq	r5, r7, r8, lsl r0
   15ff0:	andeq	r2, r4, r8, asr #26
   15ff4:	andeq	r0, r0, r1, asr #4
   15ff8:	andeq	r4, r1, ip, ror #10
   15ffc:	andeq	r3, r4, r0, ror #12
   16000:	andeq	r3, r4, r0, ror #11
   16004:	andeq	r4, r4, ip, lsr sl
   16008:	andeq	r3, r4, ip, asr #24
   1600c:	andeq	r2, r4, r0, asr r9
   16010:	andeq	r3, r4, r4, lsr r0
   16014:	andeq	r6, r4, r0, lsl r9
   16018:	andeq	r3, r4, ip, ror sp
   1601c:	andeq	r3, r4, r4, lsr #27
   16020:	andeq	r2, r4, r8, lsr sl
   16024:			; <UNDEFINED> instruction: 0x00043dbc
   16028:	muleq	r4, r4, sl
   1602c:			; <UNDEFINED> instruction: 0x00043ab0
   16030:	andeq	r3, r4, ip, asr #21
   16034:	andeq	r3, r4, r8, ror #21
   16038:	andeq	r3, r4, r8, lsl #22
   1603c:	andeq	r3, r4, r4, lsr #22
   16040:	andeq	r2, r4, r8, lsr #5
   16044:	andeq	r3, r4, r4, lsr r2
   16048:	andeq	r3, r4, r8, ror #28
   1604c:	andeq	r3, r4, ip, lsl r5
   16050:	andeq	r3, r4, r4, ror #22
   16054:	andeq	r2, r4, r0, asr #5
   16058:	andeq	r2, r4, r8, lsl ip
   1605c:	andeq	r3, r4, r8, lsr #24
   16060:	andeq	r3, r4, r8, asr #23
   16064:	andeq	r5, r7, r8, lsl ip
   16068:	andeq	r3, r4, r8, lsr #1
   1606c:			; <UNDEFINED> instruction: 0x00043cbc
   16070:	andeq	r3, r4, ip, ror #17
   16074:	andeq	r3, r4, ip, ror #25
   16078:	muleq	r4, r4, ip
   1607c:	andeq	r3, r4, r8, lsr #25
   16080:	andeq	r3, r4, r4, lsl sp
   16084:	andeq	r3, r4, r8, asr #4
   16088:	strdeq	r2, [r4], -r4
   1608c:	ldrdeq	r2, [r4], -r8
   16090:	andeq	r3, r4, r8, lsl #24
   16094:	strdeq	r3, [r4], -r0
   16098:	muleq	r4, ip, fp
   1609c:	andeq	r3, r4, r0, asr #26
   160a0:	andeq	r2, r4, r0, lsl #24
   160a4:			; <UNDEFINED> instruction: 0x000426bc
   160a8:			; <UNDEFINED> instruction: 0x000423b0
   160ac:	andeq	r3, r4, r8, ror ip
   160b0:	andeq	r3, r4, r4, ror #26
   160b4:	andeq	r3, r4, ip, lsr #3
   160b8:	andeq	r3, r4, ip, lsl #12
   160bc:	andeq	r3, r4, ip, ror #1
   160c0:	strdeq	r3, [r4], -r4
   160c4:	andeq	r2, r4, r4, lsl #11
   160c8:	andeq	r3, r4, r0, asr r2
   160cc:	andeq	r3, r4, ip, lsr #23
   160d0:	andeq	r3, r4, ip, lsr #11
   160d4:	andeq	r3, r4, r8, ror #6
   160d8:	andeq	r3, r4, r8, asr #11
   160dc:	andeq	r3, r4, r4, asr ip
   160e0:	andeq	r3, r4, r4, lsr fp
   160e4:	andeq	r3, r4, r8, lsl #23
   160e8:	andeq	r2, r4, r4, ror #5
   160ec:	andeq	r5, r7, r8
   160f0:	andeq	r3, r4, r4, ror #7
   160f4:	andeq	r5, r4, ip, asr r5
   160f8:	andeq	r3, r4, r4, lsl #11
   160fc:	andeq	r3, r4, ip, lsl r6
   16100:	andeq	r3, r4, ip, lsr r4
   16104:	andeq	r3, r4, r4, ror #10
   16108:	andeq	r3, r4, r8, lsr #2
   1610c:	andeq	r3, r4, ip, ror #27
   16110:	andeq	r5, r4, r8, lsr #26
   16114:	andeq	r2, r4, r8, asr r3
   16118:	ldrdeq	r3, [r4], -ip
   1611c:	andeq	r3, r4, r8, asr #2
   16120:	andeq	r3, r4, ip, lsr #2
   16124:	andeq	r3, r4, r4, asr #10
   16128:	strdeq	r3, [r4], -ip
   1612c:	andeq	r3, r4, r0, asr #12
   16130:	andeq	r3, r4, r8, asr r4
   16134:	andeq	r3, r4, ip, lsl #13
   16138:	andeq	r3, r4, r0, lsr #13
   1613c:	andeq	r3, r4, r4, asr #15
   16140:	andeq	r5, r7, r8, asr r0
   16144:	andeq	r2, r4, r4, ror #18
   16148:	andeq	r2, r4, r4, lsl r4
   1614c:	andeq	r2, r4, r4, asr sl
   16150:	andeq	r3, r4, ip, lsl sl
   16154:	ldrdeq	r3, [r4], -ip
   16158:	andeq	r3, r4, ip, asr #16
   1615c:	andeq	r3, r4, r0, lsr r8
   16160:	strdeq	r3, [r4], -r0
   16164:	andeq	r5, r7, r0, asr r0
   16168:	andeq	r2, r4, ip, lsl #19
   1616c:	andeq	r2, r4, ip, ror #18
   16170:	andeq	r1, r4, ip, ror #22
   16174:	andeq	r2, r4, r8, asr #19
   16178:	andeq	r3, r4, r8, ror #15
   1617c:	muleq	r4, r0, r9
   16180:	andeq	r3, r4, r0, lsl #16
   16184:	andeq	r3, r4, r8, lsl r8
   16188:	andeq	r2, r4, r4, ror r6
   1618c:	andeq	r5, r7, ip, asr r0
   16190:	strdeq	r3, [r4], -r0
   16194:	andeq	r3, r4, r0, ror #13
   16198:	andeq	r2, r4, r4, lsr #17
   1619c:	andeq	r7, r1, r8, lsr pc
   161a0:	andeq	r8, r1, ip, ror r3
   161a4:	andeq	r1, r4, ip, asr fp
   161a8:	andeq	r3, r4, r8, ror #13
   161ac:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   161b0:	andeq	r3, r4, r4, lsr #32
   161b4:	andeq	r3, r4, r4, asr #13
   161b8:	muleq	r4, r0, r3
   161bc:	ldrdeq	r3, [r4], -r0
   161c0:	andeq	r3, r4, ip, asr r2
   161c4:	andeq	r6, r4, r4, lsl #11
   161c8:	andeq	r3, r4, r4, lsl #17
   161cc:	andeq	r6, r7, ip, lsl r0
   161d0:	ldr	r3, [sp, #48]	; 0x30
   161d4:	mov	r0, r7
   161d8:	ldr	r1, [r3, #8]
   161dc:	bl	31d5c <error@@Base+0x43cc>
   161e0:	mov	r2, #0
   161e4:	add	r1, sp, #124	; 0x7c
   161e8:	mov	r7, r0
   161ec:	bl	2adb8 <fputs@plt+0x15e2c>
   161f0:	subs	r3, r0, #0
   161f4:	str	r3, [sp, #32]
   161f8:	bne	165f4 <fputs@plt+0x1668>
   161fc:	mov	r0, r7
   16200:	bl	14548 <free@plt>
   16204:	b	159f4 <fputs@plt+0xa68>
   16208:	add	r0, sp, #4288	; 0x10c0
   1620c:	add	r0, r0, #60	; 0x3c
   16210:	ldr	r1, [pc, #-464]	; 16048 <fputs@plt+0x10bc>
   16214:	bl	147ac <fopen64@plt>
   16218:	ldr	r3, [r6, #80]	; 0x50
   1621c:	cmp	r3, #0
   16220:	mov	r4, r0
   16224:	beq	1623c <fputs@plt+0x12b0>
   16228:	ldr	r1, [pc, #-224]	; 16150 <fputs@plt+0x11c4>
   1622c:	ldr	r0, [pc, #-104]	; 161cc <fputs@plt+0x1240>
   16230:	bl	14ee4 <strcmp@plt>
   16234:	cmp	r0, #0
   16238:	bne	16538 <fputs@plt+0x15ac>
   1623c:	ldr	r3, [pc, #-260]	; 16140 <fputs@plt+0x11b4>
   16240:	ldr	r0, [r3]
   16244:	cmp	r4, #0
   16248:	beq	16758 <fputs@plt+0x17cc>
   1624c:	ldr	r3, [sp, #56]	; 0x38
   16250:	ldr	r2, [r6, #92]	; 0x5c
   16254:	str	r3, [sp, #4]
   16258:	ldr	r3, [sp, #64]	; 0x40
   1625c:	cmp	r2, #0
   16260:	moveq	r2, #100	; 0x64
   16264:	str	r3, [sp]
   16268:	str	sl, [sp, #8]
   1626c:	ldr	r3, [sp, #60]	; 0x3c
   16270:	mov	r1, r4
   16274:	bl	2ef30 <error@@Base+0x15a0>
   16278:	cmp	r0, #0
   1627c:	bne	166dc <fputs@plt+0x1750>
   16280:	mov	r3, #0
   16284:	str	r3, [sp, #40]	; 0x28
   16288:	b	15b0c <fputs@plt+0xb80>
   1628c:	ldr	r0, [pc, #-584]	; 1604c <fputs@plt+0x10c0>
   16290:	bl	2d990 <error@@Base>
   16294:	bl	17ed4 <fputs@plt+0x2f48>
   16298:	str	r7, [sp, #32]
   1629c:	b	159f4 <fputs@plt+0xa68>
   162a0:	add	r0, sp, #4288	; 0x10c0
   162a4:	add	r0, r0, #60	; 0x3c
   162a8:	ldr	r1, [pc, #-280]	; 16198 <fputs@plt+0x120c>
   162ac:	bl	147ac <fopen64@plt>
   162b0:	cmp	r0, #0
   162b4:	beq	1672c <fputs@plt+0x17a0>
   162b8:	ldr	r3, [r6, #108]	; 0x6c
   162bc:	ldr	r1, [sp, #68]	; 0x44
   162c0:	cmp	r3, #0
   162c4:	moveq	r3, #2048	; 0x800
   162c8:	streq	r3, [r6, #108]	; 0x6c
   162cc:	ldr	r3, [sp, #96]	; 0x60
   162d0:	ldr	r2, [r6, #108]	; 0x6c
   162d4:	bl	2e944 <error@@Base+0xfb4>
   162d8:	cmp	r0, #0
   162dc:	beq	16280 <fputs@plt+0x12f4>
   162e0:	ldr	r0, [pc, #-664]	; 16050 <fputs@plt+0x10c4>
   162e4:	bl	2bb40 <fputs@plt+0x16bb4>
   162e8:	ldr	r1, [pc, #-668]	; 16054 <fputs@plt+0x10c8>
   162ec:	mov	r0, r8
   162f0:	bl	142cc <strcasecmp@plt>
   162f4:	cmp	r0, #0
   162f8:	bne	164b0 <fputs@plt+0x1524>
   162fc:	ldr	r9, [pc, #-536]	; 160ec <fputs@plt+0x1160>
   16300:	ldr	r3, [r9, #8]
   16304:	orr	r3, r3, #4
   16308:	str	r3, [r9, #8]
   1630c:	b	15060 <fputs@plt+0xd4>
   16310:	bl	1b52c <fputs@plt+0x65a0>
   16314:	mov	r1, r0
   16318:	ldr	r0, [pc, #-712]	; 16058 <fputs@plt+0x10cc>
   1631c:	bl	2d990 <error@@Base>
   16320:	b	15df8 <fputs@plt+0xe6c>
   16324:	ldr	r3, [sp, #48]	; 0x30
   16328:	ldr	r1, [pc, #-724]	; 1605c <fputs@plt+0x10d0>
   1632c:	add	r0, r3, #20
   16330:	bl	19764 <fputs@plt+0x47d8>
   16334:	b	15c94 <fputs@plt+0xd08>
   16338:	ldr	r2, [r6, #48]	; 0x30
   1633c:	ldr	r1, [pc, #-740]	; 16060 <fputs@plt+0x10d4>
   16340:	mov	r0, #1
   16344:	bl	14290 <__printf_chk@plt>
   16348:	b	15c5c <fputs@plt+0xcd0>
   1634c:	ldr	r3, [pc, #-752]	; 16064 <fputs@plt+0x10d8>
   16350:	ldr	r2, [pc, #-752]	; 16068 <fputs@plt+0x10dc>
   16354:	str	r3, [sp, #8]
   16358:	ldr	r3, [sp, #48]	; 0x30
   1635c:	add	r4, sp, #12480	; 0x30c0
   16360:	add	r4, r4, #60	; 0x3c
   16364:	ldr	r1, [r3]
   16368:	mov	r3, #1024	; 0x400
   1636c:	str	r1, [sp, #4]
   16370:	str	r2, [sp]
   16374:	mov	r0, r4
   16378:	mov	r1, r3
   1637c:	mov	r2, #1
   16380:	bl	14914 <__snprintf_chk@plt>
   16384:	b	15d44 <fputs@plt+0xdb8>
   16388:	ldr	r0, [r6, #84]	; 0x54
   1638c:	cmp	r0, #0
   16390:	bne	15d1c <fputs@plt+0xd90>
   16394:	ldr	r9, [pc, #-816]	; 1606c <fputs@plt+0x10e0>
   16398:	ldr	r8, [pc, #-816]	; 16070 <fputs@plt+0x10e4>
   1639c:	b	163e8 <fputs@plt+0x145c>
   163a0:	mov	r0, r5
   163a4:	bl	14710 <strlen@plt>
   163a8:	mvn	r2, #0
   163ac:	mov	r1, r0
   163b0:	mov	r0, r5
   163b4:	bl	1483c <__explicit_bzero_chk@plt>
   163b8:	mov	r0, r4
   163bc:	bl	14710 <strlen@plt>
   163c0:	mvn	r2, #0
   163c4:	mov	r1, r0
   163c8:	mov	r0, r4
   163cc:	bl	1483c <__explicit_bzero_chk@plt>
   163d0:	mov	r0, r5
   163d4:	bl	14548 <free@plt>
   163d8:	mov	r0, r4
   163dc:	bl	14548 <free@plt>
   163e0:	ldr	r0, [pc, #-884]	; 16074 <fputs@plt+0x10e8>
   163e4:	bl	14be4 <puts@plt>
   163e8:	mov	r1, #2
   163ec:	mov	r0, r9
   163f0:	bl	2f754 <error@@Base+0x1dc4>
   163f4:	mov	r1, #2
   163f8:	mov	r5, r0
   163fc:	mov	r0, r8
   16400:	bl	2f754 <error@@Base+0x1dc4>
   16404:	mov	r1, r0
   16408:	mov	r4, r0
   1640c:	mov	r0, r5
   16410:	bl	14ee4 <strcmp@plt>
   16414:	cmp	r0, #0
   16418:	bne	163a0 <fputs@plt+0x1414>
   1641c:	mov	r0, r4
   16420:	bl	14710 <strlen@plt>
   16424:	mvn	r2, #0
   16428:	mov	r1, r0
   1642c:	mov	r0, r4
   16430:	bl	1483c <__explicit_bzero_chk@plt>
   16434:	mov	r0, r4
   16438:	bl	14548 <free@plt>
   1643c:	b	15d24 <fputs@plt+0xd98>
   16440:	ldr	r2, [pc, #-636]	; 161cc <fputs@plt+0x1240>
   16444:	ldr	r1, [pc, #-980]	; 16078 <fputs@plt+0x10ec>
   16448:	mov	r0, #1
   1644c:	bl	14290 <__printf_chk@plt>
   16450:	ldr	r1, [pc, #-988]	; 1607c <fputs@plt+0x10f0>
   16454:	mov	r0, #1
   16458:	bl	14290 <__printf_chk@plt>
   1645c:	ldr	r3, [pc, #-728]	; 1618c <fputs@plt+0x1200>
   16460:	ldr	r0, [r3]
   16464:	bl	14680 <fflush@plt>
   16468:	ldr	r3, [pc, #-816]	; 16140 <fputs@plt+0x11b4>
   1646c:	mov	r1, #3
   16470:	add	r0, sp, #248	; 0xf8
   16474:	ldr	r2, [r3]
   16478:	bl	1426c <fgets@plt>
   1647c:	cmp	r0, #0
   16480:	beq	16494 <fputs@plt+0x1508>
   16484:	ldrb	r3, [sp, #248]	; 0xf8
   16488:	and	r3, r3, #223	; 0xdf
   1648c:	cmp	r3, #89	; 0x59
   16490:	beq	15d10 <fputs@plt+0xd84>
   16494:	mov	r0, #1
   16498:	bl	14efc <exit@plt>
   1649c:	ldr	r2, [pc, #-728]	; 161cc <fputs@plt+0x1240>
   164a0:	ldr	r1, [pc, #-1064]	; 16080 <fputs@plt+0x10f4>
   164a4:	mov	r0, #1
   164a8:	bl	14290 <__printf_chk@plt>
   164ac:	b	15dac <fputs@plt+0xe20>
   164b0:	ldr	r1, [pc, #-1076]	; 16084 <fputs@plt+0x10f8>
   164b4:	mov	r0, r8
   164b8:	bl	142cc <strcasecmp@plt>
   164bc:	cmp	r0, #0
   164c0:	bne	16510 <fputs@plt+0x1584>
   164c4:	ldr	r9, [pc, #-992]	; 160ec <fputs@plt+0x1160>
   164c8:	ldr	r3, [r9, #8]
   164cc:	bic	r3, r3, #8
   164d0:	str	r3, [r9, #8]
   164d4:	b	15060 <fputs@plt+0xd4>
   164d8:	ldr	r0, [sp, #48]	; 0x30
   164dc:	bl	1af84 <fputs@plt+0x5ff8>
   164e0:	b	15b0c <fputs@plt+0xb80>
   164e4:	bl	14f14 <__errno_location@plt>
   164e8:	mov	r5, r0
   164ec:	ldr	r0, [r0]
   164f0:	cmp	r0, #2
   164f4:	beq	16610 <fputs@plt+0x1684>
   164f8:	bl	140a4 <strerror@plt>
   164fc:	add	r1, sp, #252	; 0xfc
   16500:	mov	r2, r0
   16504:	ldr	r0, [pc, #-1156]	; 16088 <fputs@plt+0x10fc>
   16508:	bl	2d990 <error@@Base>
   1650c:	b	15cf8 <fputs@plt+0xd6c>
   16510:	ldr	r1, [pc, #-1164]	; 1608c <fputs@plt+0x1100>
   16514:	mov	r0, r8
   16518:	bl	142cc <strcasecmp@plt>
   1651c:	cmp	r0, #0
   16520:	bne	166b4 <fputs@plt+0x1728>
   16524:	ldr	r9, [pc, #-1088]	; 160ec <fputs@plt+0x1160>
   16528:	ldr	r3, [r9, #8]
   1652c:	orr	r3, r3, #8
   16530:	str	r3, [r9, #8]
   16534:	b	15060 <fputs@plt+0xd4>
   16538:	ldr	r1, [pc, #-992]	; 16160 <fputs@plt+0x11d4>
   1653c:	ldr	r0, [pc, #-888]	; 161cc <fputs@plt+0x1240>
   16540:	bl	147ac <fopen64@plt>
   16544:	cmp	r0, #0
   16548:	bne	16244 <fputs@plt+0x12b8>
   1654c:	bl	14f14 <__errno_location@plt>
   16550:	ldr	r0, [r0]
   16554:	bl	140a4 <strerror@plt>
   16558:	ldr	r1, [pc, #-916]	; 161cc <fputs@plt+0x1240>
   1655c:	mov	r2, r0
   16560:	ldr	r0, [pc, #-1160]	; 160e0 <fputs@plt+0x1154>
   16564:	bl	2bb40 <fputs@plt+0x16bb4>
   16568:	bl	1b52c <fputs@plt+0x65a0>
   1656c:	mov	r1, r0
   16570:	ldr	r0, [pc, #-1256]	; 16090 <fputs@plt+0x1104>
   16574:	bl	2bb40 <fputs@plt+0x16bb4>
   16578:	ldr	r0, [pc, #-1260]	; 16094 <fputs@plt+0x1108>
   1657c:	bl	2bb40 <fputs@plt+0x16bb4>
   16580:	bl	1b52c <fputs@plt+0x65a0>
   16584:	ldr	r1, [pc, #-960]	; 161cc <fputs@plt+0x1240>
   16588:	mov	r2, r0
   1658c:	ldr	r0, [pc, #-1276]	; 16098 <fputs@plt+0x110c>
   16590:	bl	2d990 <error@@Base>
   16594:	mov	r0, r5
   16598:	bl	14710 <strlen@plt>
   1659c:	mvn	r2, #0
   165a0:	mov	r1, r0
   165a4:	mov	r0, r5
   165a8:	bl	1483c <__explicit_bzero_chk@plt>
   165ac:	mov	r0, r5
   165b0:	bl	14548 <free@plt>
   165b4:	mov	r0, #1
   165b8:	bl	14efc <exit@plt>
   165bc:	bl	14f14 <__errno_location@plt>
   165c0:	ldr	r0, [r0]
   165c4:	bl	140a4 <strerror@plt>
   165c8:	ldr	r1, [pc, #-1028]	; 161cc <fputs@plt+0x1240>
   165cc:	mov	r2, r0
   165d0:	ldr	r0, [pc, #-1340]	; 1609c <fputs@plt+0x1110>
   165d4:	bl	2bb40 <fputs@plt+0x16bb4>
   165d8:	bl	14f14 <__errno_location@plt>
   165dc:	ldr	r0, [r0]
   165e0:	bl	140a4 <strerror@plt>
   165e4:	ldr	r1, [pc, #-1056]	; 161cc <fputs@plt+0x1240>
   165e8:	mov	r2, r0
   165ec:	ldr	r0, [pc, #-1364]	; 160a0 <fputs@plt+0x1114>
   165f0:	bl	2bb40 <fputs@plt+0x16bb4>
   165f4:	bl	1b52c <fputs@plt+0x65a0>
   165f8:	mov	r1, r7
   165fc:	mov	r2, r0
   16600:	ldr	r0, [pc, #-1380]	; 160a4 <fputs@plt+0x1118>
   16604:	bl	2bb40 <fputs@plt+0x16bb4>
   16608:	ldr	r0, [pc, #-1384]	; 160a8 <fputs@plt+0x111c>
   1660c:	bl	2bb40 <fputs@plt+0x16bb4>
   16610:	mov	r1, #448	; 0x1c0
   16614:	add	r0, sp, #252	; 0xfc
   16618:	bl	140d4 <mkdir@plt>
   1661c:	cmp	r0, #0
   16620:	blt	16710 <fputs@plt+0x1784>
   16624:	ldr	r3, [r6, #16]
   16628:	cmp	r3, #0
   1662c:	bne	15cf8 <fputs@plt+0xd6c>
   16630:	add	r2, sp, #252	; 0xfc
   16634:	ldr	r1, [pc, #-1424]	; 160ac <fputs@plt+0x1120>
   16638:	mov	r0, #1
   1663c:	bl	14290 <__printf_chk@plt>
   16640:	b	15cf8 <fputs@plt+0xd6c>
   16644:	bl	14f14 <__errno_location@plt>
   16648:	ldr	r0, [r0]
   1664c:	bl	140a4 <strerror@plt>
   16650:	mov	r1, r0
   16654:	ldr	r0, [pc, #-1452]	; 160b0 <fputs@plt+0x1124>
   16658:	bl	2bb40 <fputs@plt+0x16bb4>
   1665c:	mov	r1, r8
   16660:	ldr	r0, [pc, #-1460]	; 160b4 <fputs@plt+0x1128>
   16664:	bl	2bb40 <fputs@plt+0x16bb4>
   16668:	bl	14aac <__stack_chk_fail@plt>
   1666c:	bl	14f14 <__errno_location@plt>
   16670:	ldr	r0, [r0]
   16674:	bl	140a4 <strerror@plt>
   16678:	ldr	r1, [pc, #-1204]	; 161cc <fputs@plt+0x1240>
   1667c:	mov	r2, r0
   16680:	ldr	r0, [pc, #-1488]	; 160b8 <fputs@plt+0x112c>
   16684:	bl	2bb40 <fputs@plt+0x16bb4>
   16688:	bl	14f14 <__errno_location@plt>
   1668c:	ldr	r0, [r0]
   16690:	bl	140a4 <strerror@plt>
   16694:	ldr	r1, [pc, #-1232]	; 161cc <fputs@plt+0x1240>
   16698:	mov	r2, r0
   1669c:	ldr	r0, [pc, #-1512]	; 160bc <fputs@plt+0x1130>
   166a0:	bl	2bb40 <fputs@plt+0x16bb4>
   166a4:	ldr	r0, [pc, #-1516]	; 160c0 <fputs@plt+0x1134>
   166a8:	bl	2bb40 <fputs@plt+0x16bb4>
   166ac:	ldr	r0, [pc, #-1520]	; 160c4 <fputs@plt+0x1138>
   166b0:	bl	2bb40 <fputs@plt+0x16bb4>
   166b4:	ldr	r1, [pc, #-1524]	; 160c8 <fputs@plt+0x113c>
   166b8:	mov	r0, r8
   166bc:	bl	142cc <strcasecmp@plt>
   166c0:	cmp	r0, #0
   166c4:	bne	16778 <fputs@plt+0x17ec>
   166c8:	ldr	r9, [pc, #-1508]	; 160ec <fputs@plt+0x1160>
   166cc:	ldr	r3, [r9, #8]
   166d0:	bic	r3, r3, #16
   166d4:	str	r3, [r9, #8]
   166d8:	b	15060 <fputs@plt+0xd4>
   166dc:	ldr	r0, [pc, #-1560]	; 160cc <fputs@plt+0x1140>
   166e0:	bl	2bb40 <fputs@plt+0x16bb4>
   166e4:	bl	140a4 <strerror@plt>
   166e8:	mov	r1, r7
   166ec:	mov	r2, r0
   166f0:	ldr	r0, [pc, #-1576]	; 160d0 <fputs@plt+0x1144>
   166f4:	bl	2bb40 <fputs@plt+0x16bb4>
   166f8:	mov	r1, r9
   166fc:	ldr	r0, [pc, #-1584]	; 160d4 <fputs@plt+0x1148>
   16700:	bl	2bb40 <fputs@plt+0x16bb4>
   16704:	mov	r1, r7
   16708:	ldr	r0, [pc, #-1592]	; 160d8 <fputs@plt+0x114c>
   1670c:	bl	2bb40 <fputs@plt+0x16bb4>
   16710:	ldr	r0, [r5]
   16714:	bl	140a4 <strerror@plt>
   16718:	add	r1, sp, #252	; 0xfc
   1671c:	mov	r2, r0
   16720:	ldr	r0, [pc, #-1612]	; 160dc <fputs@plt+0x1150>
   16724:	bl	2d990 <error@@Base>
   16728:	b	15cf8 <fputs@plt+0xd6c>
   1672c:	bl	14f14 <__errno_location@plt>
   16730:	ldr	r3, [sp, #52]	; 0x34
   16734:	str	r3, [sp, #40]	; 0x28
   16738:	ldr	r0, [r0]
   1673c:	bl	140a4 <strerror@plt>
   16740:	add	r1, sp, #4288	; 0x10c0
   16744:	add	r1, r1, #60	; 0x3c
   16748:	mov	r2, r0
   1674c:	ldr	r0, [pc, #-1652]	; 160e0 <fputs@plt+0x1154>
   16750:	bl	2d990 <error@@Base>
   16754:	b	15b0c <fputs@plt+0xb80>
   16758:	bl	14f14 <__errno_location@plt>
   1675c:	ldr	r0, [r0]
   16760:	bl	140a4 <strerror@plt>
   16764:	add	r1, sp, #4288	; 0x10c0
   16768:	add	r1, r1, #60	; 0x3c
   1676c:	mov	r2, r0
   16770:	ldr	r0, [pc, #-1684]	; 160e4 <fputs@plt+0x1158>
   16774:	bl	2bb40 <fputs@plt+0x16bb4>
   16778:	ldr	r1, [pc, #-1688]	; 160e8 <fputs@plt+0x115c>
   1677c:	mov	r0, r8
   16780:	bl	142cc <strcasecmp@plt>
   16784:	cmp	r0, #0
   16788:	bne	170ec <fputs@plt+0x2160>
   1678c:	ldr	r9, [pc, #-1704]	; 160ec <fputs@plt+0x1160>
   16790:	ldr	r3, [r9, #8]
   16794:	orr	r3, r3, #16
   16798:	str	r3, [r9, #8]
   1679c:	b	15060 <fputs@plt+0xd4>
   167a0:	bl	14f14 <__errno_location@plt>
   167a4:	ldr	r0, [r0]
   167a8:	bl	140a4 <strerror@plt>
   167ac:	ldr	r1, [pc, #-1512]	; 161cc <fputs@plt+0x1240>
   167b0:	mov	r2, r0
   167b4:	ldr	r0, [pc, #-1600]	; 1617c <fputs@plt+0x11f0>
   167b8:	bl	2bb40 <fputs@plt+0x16bb4>
   167bc:	ldr	r3, [r6, #80]	; 0x50
   167c0:	cmp	r3, #0
   167c4:	beq	1683c <fputs@plt+0x18b0>
   167c8:	add	r2, sp, #144	; 0x90
   167cc:	ldr	r1, [pc, #-1544]	; 161cc <fputs@plt+0x1240>
   167d0:	mov	r0, #3
   167d4:	bl	14a34 <__xstat64@plt>
   167d8:	cmp	r0, #0
   167dc:	blt	167a0 <fputs@plt+0x1814>
   167e0:	ldr	r0, [pc, #-1564]	; 161cc <fputs@plt+0x1240>
   167e4:	bl	17de4 <fputs@plt+0x2e58>
   167e8:	ldr	r4, [pc, #-1636]	; 1618c <fputs@plt+0x1200>
   167ec:	ldr	r1, [r4]
   167f0:	mov	r5, r0
   167f4:	bl	1e9d0 <fputs@plt+0x9a44>
   167f8:	cmp	r0, #0
   167fc:	bne	16828 <fputs@plt+0x189c>
   16800:	mov	r0, r5
   16804:	bl	1d72c <fputs@plt+0x87a0>
   16808:	ldr	r1, [r4]
   1680c:	mov	r0, #10
   16810:	bl	14b24 <fputc@plt>
   16814:	mov	r0, #0
   16818:	bl	14efc <exit@plt>
   1681c:	mov	r1, r9
   16820:	ldr	r0, [pc, #-1848]	; 160f0 <fputs@plt+0x1164>
   16824:	bl	2bb40 <fputs@plt+0x16bb4>
   16828:	bl	1b52c <fputs@plt+0x65a0>
   1682c:	mov	r1, r0
   16830:	ldr	r0, [pc, #-1860]	; 160f4 <fputs@plt+0x1168>
   16834:	bl	2d990 <error@@Base>
   16838:	b	16800 <fputs@plt+0x1874>
   1683c:	ldr	r3, [sp, #48]	; 0x30
   16840:	ldr	r1, [pc, #-1756]	; 1616c <fputs@plt+0x11e0>
   16844:	add	r0, r3, #20
   16848:	bl	19764 <fputs@plt+0x47d8>
   1684c:	b	167c8 <fputs@plt+0x183c>
   16850:	ldr	r0, [pc, #-1888]	; 160f8 <fputs@plt+0x116c>
   16854:	bl	2bb40 <fputs@plt+0x16bb4>
   16858:	ldr	r3, [pc, #-1684]	; 161cc <fputs@plt+0x1240>
   1685c:	ldrb	r3, [r3]
   16860:	cmp	r3, #0
   16864:	bne	1688c <fputs@plt+0x1900>
   16868:	ldr	r0, [pc, #-1908]	; 160fc <fputs@plt+0x1170>
   1686c:	bl	2bb40 <fputs@plt+0x16bb4>
   16870:	ldr	r0, [pc, #-1912]	; 16100 <fputs@plt+0x1174>
   16874:	bl	2bb40 <fputs@plt+0x16bb4>
   16878:	ldr	r0, [sp, #48]	; 0x30
   1687c:	bl	198b8 <fputs@plt+0x492c>
   16880:	ldr	r0, [pc, #-1924]	; 16104 <fputs@plt+0x1178>
   16884:	bl	2d990 <error@@Base>
   16888:	bl	17ed4 <fputs@plt+0x2f48>
   1688c:	add	r0, sp, #124	; 0x7c
   16890:	bl	1b45c <fputs@plt+0x64d0>
   16894:	ldr	r7, [pc, #-1752]	; 161c4 <fputs@plt+0x1238>
   16898:	ldr	r6, [sp, #32]
   1689c:	ldr	r8, [pc, #-1948]	; 16108 <fputs@plt+0x117c>
   168a0:	b	168dc <fputs@plt+0x1950>
   168a4:	ldr	r0, [pc, #-1952]	; 1610c <fputs@plt+0x1180>
   168a8:	stm	sp, {r1, ip}
   168ac:	str	r0, [sp, #8]
   168b0:	ldr	r1, [pc, #-1952]	; 16118 <fputs@plt+0x118c>
   168b4:	mov	r0, #1
   168b8:	bl	14290 <__printf_chk@plt>
   168bc:	ldr	r0, [sp, #144]	; 0x90
   168c0:	bl	1d72c <fputs@plt+0x87a0>
   168c4:	ldr	r0, [sp, #120]	; 0x78
   168c8:	bl	14548 <free@plt>
   168cc:	mov	r0, r6
   168d0:	mov	r1, #1
   168d4:	bl	416ac <mkdtemp@@Base+0x22fc>
   168d8:	mov	r6, r0
   168dc:	cmp	r5, r6
   168e0:	ble	169ac <fputs@plt+0x1a20>
   168e4:	add	r3, sp, #256	; 0x100
   168e8:	add	r2, sp, #120	; 0x78
   168ec:	sub	r1, r3, #112	; 0x70
   168f0:	ldr	r0, [r4]
   168f4:	bl	2adb8 <fputs@plt+0x15e2c>
   168f8:	cmp	r0, #0
   168fc:	bne	16994 <fputs@plt+0x1a08>
   16900:	ldr	r1, [sp, #144]	; 0x90
   16904:	ldr	r0, [sp, #124]	; 0x7c
   16908:	bl	2879c <fputs@plt+0x13810>
   1690c:	ldr	r1, [sp, #120]	; 0x78
   16910:	ldr	r2, [r4], #4
   16914:	ldrb	r3, [r1]
   16918:	cmp	r3, #0
   1691c:	movne	r3, r8
   16920:	ldrne	ip, [pc, #-2072]	; 16110 <fputs@plt+0x1184>
   16924:	moveq	r3, r7
   16928:	moveq	ip, r7
   1692c:	cmp	r0, #0
   16930:	beq	168a4 <fputs@plt+0x1918>
   16934:	ldr	r0, [pc, #-2088]	; 16114 <fputs@plt+0x1188>
   16938:	stm	sp, {r1, ip}
   1693c:	str	r0, [sp, #8]
   16940:	ldr	r1, [pc, #-2096]	; 16118 <fputs@plt+0x118c>
   16944:	mov	r0, #1
   16948:	bl	14290 <__printf_chk@plt>
   1694c:	ldr	r3, [sp, #36]	; 0x24
   16950:	str	r3, [sp, #32]
   16954:	b	168bc <fputs@plt+0x1930>
   16958:	bl	14f14 <__errno_location@plt>
   1695c:	ldr	r0, [r0]
   16960:	bl	140a4 <strerror@plt>
   16964:	mov	r1, r0
   16968:	ldr	r0, [pc, #-2132]	; 1611c <fputs@plt+0x1190>
   1696c:	bl	2bb40 <fputs@plt+0x16bb4>
   16970:	bl	14500 <getuid@plt>
   16974:	mov	r1, r0
   16978:	ldr	r0, [pc, #-2144]	; 16120 <fputs@plt+0x1194>
   1697c:	bl	2bb40 <fputs@plt+0x16bb4>
   16980:	ldr	r0, [pc, #-2148]	; 16124 <fputs@plt+0x1198>
   16984:	bl	2d990 <error@@Base>
   16988:	bl	17ed4 <fputs@plt+0x2f48>
   1698c:	ldr	r0, [pc, #-2156]	; 16128 <fputs@plt+0x119c>
   16990:	bl	2bb40 <fputs@plt+0x16bb4>
   16994:	ldr	r4, [r4]
   16998:	bl	1b52c <fputs@plt+0x65a0>
   1699c:	mov	r1, r4
   169a0:	mov	r2, r0
   169a4:	ldr	r0, [pc, #-2176]	; 1612c <fputs@plt+0x11a0>
   169a8:	bl	2bb40 <fputs@plt+0x16bb4>
   169ac:	ldr	r0, [sp, #124]	; 0x7c
   169b0:	bl	26e08 <fputs@plt+0x11e7c>
   169b4:	ldr	r0, [sp, #32]
   169b8:	bl	14efc <exit@plt>
   169bc:	ldr	r0, [pc, #-2196]	; 16130 <fputs@plt+0x11a4>
   169c0:	bl	2bb40 <fputs@plt+0x16bb4>
   169c4:	ldr	r3, [r6, #80]	; 0x50
   169c8:	cmp	r3, #0
   169cc:	bne	16ec8 <fputs@plt+0x1f3c>
   169d0:	ldr	r3, [sp, #48]	; 0x30
   169d4:	ldr	r0, [pc, #-2216]	; 16134 <fputs@plt+0x11a8>
   169d8:	ldr	r1, [r3, #8]
   169dc:	bl	31d5c <error@@Base+0x43cc>
   169e0:	mov	r2, #1024	; 0x400
   169e4:	mov	r1, r0
   169e8:	mov	r4, r0
   169ec:	ldr	r0, [pc, #-2088]	; 161cc <fputs@plt+0x1240>
   169f0:	bl	40148 <mkdtemp@@Base+0xd98>
   169f4:	cmp	r0, #1024	; 0x400
   169f8:	bcc	16eb8 <fputs@plt+0x1f2c>
   169fc:	ldr	r0, [pc, #-2252]	; 16138 <fputs@plt+0x11ac>
   16a00:	bl	2bb40 <fputs@plt+0x16bb4>
   16a04:	cmp	r0, #0
   16a08:	ldr	r3, [sp, #36]	; 0x24
   16a0c:	mov	r0, #0
   16a10:	moveq	r4, r2
   16a14:	str	r3, [sp, #144]	; 0x90
   16a18:	ldreq	fp, [r7]
   16a1c:	movne	fp, #1
   16a20:	movne	r4, #3
   16a24:	bl	37190 <error@@Base+0x9800>
   16a28:	add	r2, sp, #144	; 0x90
   16a2c:	mov	r1, #0
   16a30:	ldr	r0, [r6, #40]	; 0x28
   16a34:	bl	37264 <error@@Base+0x98d4>
   16a38:	subs	r3, r0, #0
   16a3c:	str	r3, [sp, #28]
   16a40:	bgt	16af4 <fputs@plt+0x1b68>
   16a44:	b	16eb0 <fputs@plt+0x1f24>
   16a48:	mov	r2, r4
   16a4c:	mov	r1, fp
   16a50:	bl	1e0bc <fputs@plt+0x9130>
   16a54:	ldr	r3, [sp, #144]	; 0x90
   16a58:	mov	r2, #4
   16a5c:	ldr	r1, [r7]
   16a60:	mov	r9, r0
   16a64:	ldr	r0, [r3, r5, lsl #2]
   16a68:	bl	1e0bc <fputs@plt+0x9130>
   16a6c:	cmp	r0, #0
   16a70:	cmpne	r9, #0
   16a74:	mov	sl, r0
   16a78:	beq	16db8 <fputs@plt+0x1e2c>
   16a7c:	ldr	r3, [sp, #144]	; 0x90
   16a80:	ldr	r0, [r3, r8]
   16a84:	bl	1d40c <fputs@plt+0x8480>
   16a88:	ldr	r3, [sp, #144]	; 0x90
   16a8c:	str	r0, [sp, #32]
   16a90:	ldr	r0, [r3, r8]
   16a94:	bl	1cf68 <fputs@plt+0x7fdc>
   16a98:	mov	r3, r9
   16a9c:	ldr	r2, [sp, #32]
   16aa0:	ldr	r1, [pc, #-2412]	; 1613c <fputs@plt+0x11b0>
   16aa4:	str	r0, [sp]
   16aa8:	mov	r0, #1
   16aac:	bl	14290 <__printf_chk@plt>
   16ab0:	ldr	r3, [r7, #4]
   16ab4:	cmp	r3, #3
   16ab8:	bgt	16dac <fputs@plt+0x1e20>
   16abc:	mov	r0, sl
   16ac0:	bl	14548 <free@plt>
   16ac4:	mov	r0, r9
   16ac8:	bl	14548 <free@plt>
   16acc:	ldr	r3, [sp, #144]	; 0x90
   16ad0:	ldr	r0, [r3, r8]
   16ad4:	bl	1d72c <fputs@plt+0x87a0>
   16ad8:	mov	r0, r5
   16adc:	mov	r1, #1
   16ae0:	bl	416ac <mkdtemp@@Base+0x22fc>
   16ae4:	ldr	r3, [sp, #28]
   16ae8:	cmp	r3, r0
   16aec:	mov	r5, r0
   16af0:	beq	16dc4 <fputs@plt+0x1e38>
   16af4:	ldr	r3, [sp, #144]	; 0x90
   16af8:	ldr	r2, [r6, #24]
   16afc:	lsl	r8, r5, #2
   16b00:	cmp	r2, #0
   16b04:	ldr	r0, [r3, r5, lsl #2]
   16b08:	bne	16a48 <fputs@plt+0x1abc>
   16b0c:	ldr	r3, [pc, #-2440]	; 1618c <fputs@plt+0x1200>
   16b10:	mov	r9, r3
   16b14:	ldr	r1, [r3]
   16b18:	bl	1e9d0 <fputs@plt+0x9a44>
   16b1c:	ldr	r1, [r9]
   16b20:	mov	r0, #10
   16b24:	bl	14b24 <fputc@plt>
   16b28:	b	16acc <fputs@plt+0x1b40>
   16b2c:	ldr	r3, [r6, #80]	; 0x50
   16b30:	str	r2, [sp, #108]	; 0x6c
   16b34:	cmp	r3, #0
   16b38:	str	r2, [sp, #112]	; 0x70
   16b3c:	beq	16d28 <fputs@plt+0x1d9c>
   16b40:	ldr	r1, [pc, #-2552]	; 16150 <fputs@plt+0x11c4>
   16b44:	ldr	r0, [pc, #-2432]	; 161cc <fputs@plt+0x1240>
   16b48:	bl	14ee4 <strcmp@plt>
   16b4c:	cmp	r0, #0
   16b50:	bne	16ce8 <fputs@plt+0x1d5c>
   16b54:	ldr	r3, [pc, #-2588]	; 16140 <fputs@plt+0x11b4>
   16b58:	ldr	r4, [pc, #-2588]	; 16144 <fputs@plt+0x11b8>
   16b5c:	ldr	r7, [r3]
   16b60:	ldr	sl, [pc, #-2592]	; 16148 <fputs@plt+0x11bc>
   16b64:	mov	r8, #0
   16b68:	mov	r6, #1
   16b6c:	mov	r3, r7
   16b70:	mov	r2, #10
   16b74:	add	r1, sp, #112	; 0x70
   16b78:	add	r0, sp, #108	; 0x6c
   16b7c:	bl	14af4 <__getdelim@plt>
   16b80:	cmn	r0, #1
   16b84:	beq	16c6c <fputs@plt+0x1ce0>
   16b88:	ldr	r5, [sp, #108]	; 0x6c
   16b8c:	ldr	r1, [pc, #-2632]	; 1614c <fputs@plt+0x11c0>
   16b90:	mov	r0, r5
   16b94:	str	r5, [sp, #100]	; 0x64
   16b98:	bl	14d70 <strcspn@plt>
   16b9c:	mov	r3, #0
   16ba0:	mov	r1, sl
   16ba4:	add	r8, r8, #1
   16ba8:	strb	r3, [r5, r0]
   16bac:	ldr	r9, [sp, #108]	; 0x6c
   16bb0:	mov	r0, r9
   16bb4:	bl	14ce0 <strspn@plt>
   16bb8:	add	r3, r9, r0
   16bbc:	str	r3, [sp, #100]	; 0x64
   16bc0:	ldrb	r5, [r9, r0]
   16bc4:	str	r3, [sp, #28]
   16bc8:	cmp	r5, #0
   16bcc:	cmpne	r5, #35	; 0x23
   16bd0:	moveq	r5, #1
   16bd4:	movne	r5, #0
   16bd8:	beq	16b6c <fputs@plt+0x1be0>
   16bdc:	cmp	r8, #1
   16be0:	bne	16c10 <fputs@plt+0x1c84>
   16be4:	ldr	r1, [pc, #-2716]	; 16150 <fputs@plt+0x11c4>
   16be8:	ldr	r0, [pc, #-2596]	; 161cc <fputs@plt+0x1240>
   16bec:	bl	14ee4 <strcmp@plt>
   16bf0:	cmp	r0, #0
   16bf4:	beq	16c10 <fputs@plt+0x1c84>
   16bf8:	ldr	r3, [sp, #28]
   16bfc:	ldr	r1, [pc, #-2736]	; 16154 <fputs@plt+0x11c8>
   16c00:	mov	r0, r3
   16c04:	bl	14968 <strstr@plt>
   16c08:	cmp	r0, #0
   16c0c:	bne	16dd8 <fputs@plt+0x1e4c>
   16c10:	add	r0, sp, #100	; 0x64
   16c14:	bl	17c10 <fputs@plt+0x2c84>
   16c18:	subs	r5, r0, #0
   16c1c:	bne	16c2c <fputs@plt+0x1ca0>
   16c20:	b	16c90 <fputs@plt+0x1d04>
   16c24:	add	r2, r2, #1
   16c28:	str	r2, [sp, #100]	; 0x64
   16c2c:	ldr	r2, [sp, #100]	; 0x64
   16c30:	ldrb	r3, [r2]
   16c34:	cmp	r3, #9
   16c38:	cmpne	r3, #32
   16c3c:	moveq	r6, #1
   16c40:	movne	r6, #0
   16c44:	beq	16c24 <fputs@plt+0x1c98>
   16c48:	cmp	r3, #0
   16c4c:	cmpne	r3, #35	; 0x23
   16c50:	movne	fp, r2
   16c54:	mov	r0, r5
   16c58:	mov	r1, fp
   16c5c:	bl	1852c <fputs@plt+0x35a0>
   16c60:	mov	r0, r5
   16c64:	bl	1d72c <fputs@plt+0x87a0>
   16c68:	b	16b6c <fputs@plt+0x1be0>
   16c6c:	mov	r0, r7
   16c70:	bl	14260 <fclose@plt>
   16c74:	ldr	r0, [sp, #108]	; 0x6c
   16c78:	bl	14548 <free@plt>
   16c7c:	cmp	r6, #0
   16c80:	beq	15980 <fputs@plt+0x9f4>
   16c84:	mov	r1, r4
   16c88:	ldr	r0, [pc, #-2872]	; 16158 <fputs@plt+0x11cc>
   16c8c:	bl	2bb40 <fputs@plt+0x16bb4>
   16c90:	mov	r2, #10
   16c94:	add	r1, sp, #104	; 0x68
   16c98:	ldr	r0, [sp, #100]	; 0x64
   16c9c:	bl	14860 <strtol@plt>
   16ca0:	cmp	r0, #0
   16ca4:	beq	16d3c <fputs@plt+0x1db0>
   16ca8:	ldr	r3, [sp, #104]	; 0x68
   16cac:	cmp	r3, #0
   16cb0:	beq	16d3c <fputs@plt+0x1db0>
   16cb4:	ldrb	r3, [r3]
   16cb8:	cmp	r3, #32
   16cbc:	cmpne	r3, #9
   16cc0:	bne	16d3c <fputs@plt+0x1db0>
   16cc4:	add	r0, sp, #100	; 0x64
   16cc8:	bl	17c10 <fputs@plt+0x2c84>
   16ccc:	subs	r5, r0, #0
   16cd0:	bne	16c2c <fputs@plt+0x1ca0>
   16cd4:	mov	r2, r8
   16cd8:	mov	r1, r4
   16cdc:	ldr	r0, [pc, #-2952]	; 1615c <fputs@plt+0x11d0>
   16ce0:	bl	2dad4 <error@@Base+0x144>
   16ce4:	b	16b6c <fputs@plt+0x1be0>
   16ce8:	ldr	r1, [pc, #-2960]	; 16160 <fputs@plt+0x11d4>
   16cec:	ldr	r0, [pc, #-2856]	; 161cc <fputs@plt+0x1240>
   16cf0:	bl	147ac <fopen64@plt>
   16cf4:	subs	r7, r0, #0
   16cf8:	ldrne	r4, [pc, #-2868]	; 161cc <fputs@plt+0x1240>
   16cfc:	bne	16b60 <fputs@plt+0x1bd4>
   16d00:	bl	14f14 <__errno_location@plt>
   16d04:	ldr	r3, [pc, #-2984]	; 16164 <fputs@plt+0x11d8>
   16d08:	ldr	r4, [r3]
   16d0c:	ldr	r0, [r0]
   16d10:	bl	140a4 <strerror@plt>
   16d14:	mov	r1, r4
   16d18:	ldr	r2, [pc, #-2900]	; 161cc <fputs@plt+0x1240>
   16d1c:	mov	r3, r0
   16d20:	ldr	r0, [pc, #-3008]	; 16168 <fputs@plt+0x11dc>
   16d24:	bl	2bb40 <fputs@plt+0x16bb4>
   16d28:	ldr	r3, [sp, #48]	; 0x30
   16d2c:	ldr	r1, [pc, #-3016]	; 1616c <fputs@plt+0x11e0>
   16d30:	add	r0, r3, #20
   16d34:	bl	19764 <fputs@plt+0x47d8>
   16d38:	b	16b40 <fputs@plt+0x1bb4>
   16d3c:	ldr	fp, [sp, #100]	; 0x64
   16d40:	mov	r1, #0
   16d44:	b	16d5c <fputs@plt+0x1dd0>
   16d48:	cmp	r2, #34	; 0x22
   16d4c:	eoreq	r1, r1, #1
   16d50:	ldr	r3, [sp, #100]	; 0x64
   16d54:	add	r3, r3, #1
   16d58:	str	r3, [sp, #100]	; 0x64
   16d5c:	ldr	r3, [sp, #100]	; 0x64
   16d60:	ldrb	r2, [r3]
   16d64:	cmp	r2, #0
   16d68:	beq	16b6c <fputs@plt+0x1be0>
   16d6c:	cmp	r1, #0
   16d70:	bne	16d80 <fputs@plt+0x1df4>
   16d74:	cmp	r2, #32
   16d78:	cmpne	r2, #9
   16d7c:	beq	16d9c <fputs@plt+0x1e10>
   16d80:	cmp	r2, #92	; 0x5c
   16d84:	bne	16d48 <fputs@plt+0x1dbc>
   16d88:	ldrb	r2, [r3, #1]
   16d8c:	cmp	r2, #34	; 0x22
   16d90:	addeq	r3, r3, #1
   16d94:	streq	r3, [sp, #100]	; 0x64
   16d98:	b	16d50 <fputs@plt+0x1dc4>
   16d9c:	add	r2, r3, #1
   16da0:	str	r2, [sp, #100]	; 0x64
   16da4:	strb	r1, [r3]
   16da8:	b	16cc4 <fputs@plt+0x1d38>
   16dac:	mov	r0, sl
   16db0:	bl	14be4 <puts@plt>
   16db4:	b	16abc <fputs@plt+0x1b30>
   16db8:	ldr	r1, [pc, #-3152]	; 16170 <fputs@plt+0x11e4>
   16dbc:	ldr	r0, [pc, #-3152]	; 16174 <fputs@plt+0x11e8>
   16dc0:	bl	2bb40 <fputs@plt+0x16bb4>
   16dc4:	ldr	r0, [sp, #144]	; 0x90
   16dc8:	bl	14548 <free@plt>
   16dcc:	bl	371b4 <error@@Base+0x9824>
   16dd0:	mov	r0, #0
   16dd4:	bl	14efc <exit@plt>
   16dd8:	mov	r0, r9
   16ddc:	bl	14548 <free@plt>
   16de0:	mov	r0, r7
   16de4:	bl	14260 <fclose@plt>
   16de8:	add	r2, sp, #144	; 0x90
   16dec:	ldr	r1, [pc, #-3112]	; 161cc <fputs@plt+0x1240>
   16df0:	mov	r0, #3
   16df4:	str	r5, [sp, #120]	; 0x78
   16df8:	str	r5, [sp, #124]	; 0x7c
   16dfc:	bl	14a34 <__xstat64@plt>
   16e00:	cmp	r0, #0
   16e04:	blt	16e74 <fputs@plt+0x1ee8>
   16e08:	add	r2, sp, #120	; 0x78
   16e0c:	add	r1, sp, #124	; 0x7c
   16e10:	mov	r0, r4
   16e14:	bl	2adb8 <fputs@plt+0x15e2c>
   16e18:	cmp	r0, #0
   16e1c:	beq	16e50 <fputs@plt+0x1ec4>
   16e20:	bl	1b52c <fputs@plt+0x65a0>
   16e24:	mov	r1, r4
   16e28:	mov	r2, r0
   16e2c:	ldr	r0, [pc, #-3260]	; 16178 <fputs@plt+0x11ec>
   16e30:	bl	2dad4 <error@@Base+0x144>
   16e34:	add	r3, sp, #120	; 0x78
   16e38:	add	r2, sp, #124	; 0x7c
   16e3c:	mov	r1, r5
   16e40:	mov	r0, r4
   16e44:	bl	2ace4 <fputs@plt+0x15d58>
   16e48:	cmp	r0, #0
   16e4c:	bne	16e90 <fputs@plt+0x1f04>
   16e50:	ldr	r1, [sp, #120]	; 0x78
   16e54:	ldr	r0, [sp, #124]	; 0x7c
   16e58:	bl	1852c <fputs@plt+0x35a0>
   16e5c:	ldr	r0, [sp, #124]	; 0x7c
   16e60:	bl	1d72c <fputs@plt+0x87a0>
   16e64:	ldr	r0, [sp, #120]	; 0x78
   16e68:	bl	14548 <free@plt>
   16e6c:	mov	r0, #0
   16e70:	bl	14efc <exit@plt>
   16e74:	bl	14f14 <__errno_location@plt>
   16e78:	ldr	r0, [r0]
   16e7c:	bl	140a4 <strerror@plt>
   16e80:	mov	r1, r4
   16e84:	mov	r2, r0
   16e88:	ldr	r0, [pc, #-3348]	; 1617c <fputs@plt+0x11f0>
   16e8c:	bl	2bb40 <fputs@plt+0x16bb4>
   16e90:	bl	1b52c <fputs@plt+0x65a0>
   16e94:	mov	r1, r4
   16e98:	mov	r2, r0
   16e9c:	ldr	r0, [pc, #-3364]	; 16180 <fputs@plt+0x11f4>
   16ea0:	bl	2dad4 <error@@Base+0x144>
   16ea4:	mov	r1, r4
   16ea8:	ldr	r0, [pc, #-3372]	; 16184 <fputs@plt+0x11f8>
   16eac:	bl	2bb40 <fputs@plt+0x16bb4>
   16eb0:	ldr	r0, [pc, #-3376]	; 16188 <fputs@plt+0x11fc>
   16eb4:	bl	2bb40 <fputs@plt+0x16bb4>
   16eb8:	mov	r0, r4
   16ebc:	bl	14548 <free@plt>
   16ec0:	mov	r3, #1
   16ec4:	str	r3, [r6, #80]	; 0x50
   16ec8:	ldr	r3, [pc, #-3396]	; 1618c <fputs@plt+0x1200>
   16ecc:	ldr	r4, [r6, #4]
   16ed0:	ldr	r0, [sp, #28]
   16ed4:	ldr	r1, [r3]
   16ed8:	cmp	r4, #0
   16edc:	mov	r3, #0
   16ee0:	strd	r0, [sp, #124]	; 0x7c
   16ee4:	str	r3, [sp, #136]	; 0x88
   16ee8:	str	r3, [sp, #132]	; 0x84
   16eec:	str	r3, [sp, #140]	; 0x8c
   16ef0:	add	r5, sp, #124	; 0x7c
   16ef4:	bne	17600 <fputs@plt+0x2674>
   16ef8:	ldr	r2, [r6, #20]
   16efc:	ldr	r3, [r6, #12]
   16f00:	orrs	r3, r2, r3
   16f04:	bne	17094 <fputs@plt+0x2108>
   16f08:	ldr	r4, [r6, #24]
   16f0c:	cmp	r4, #0
   16f10:	moveq	r3, r4
   16f14:	beq	17028 <fputs@plt+0x209c>
   16f18:	mov	r3, #2
   16f1c:	mov	r2, r5
   16f20:	mov	r1, #0
   16f24:	str	r3, [sp, #4]
   16f28:	str	r1, [sp]
   16f2c:	ldr	r3, [sp, #28]
   16f30:	ldr	r1, [pc, #-3480]	; 161a0 <fputs@plt+0x1214>
   16f34:	ldr	r0, [pc, #-3440]	; 161cc <fputs@plt+0x1240>
   16f38:	bl	2c6f8 <fputs@plt+0x1776c>
   16f3c:	subs	r4, r0, #0
   16f40:	bne	1707c <fputs@plt+0x20f0>
   16f44:	ldr	r3, [sp, #140]	; 0x8c
   16f48:	cmp	r3, #0
   16f4c:	bne	16f8c <fputs@plt+0x2000>
   16f50:	ldr	r3, [r6, #12]
   16f54:	cmp	r3, #0
   16f58:	beq	16f68 <fputs@plt+0x1fdc>
   16f5c:	ldr	r3, [sp, #136]	; 0x88
   16f60:	cmp	r3, #0
   16f64:	beq	17624 <fputs@plt+0x2698>
   16f68:	ldr	r3, [r6, #4]
   16f6c:	cmp	r3, #0
   16f70:	moveq	r8, r3
   16f74:	beq	16f84 <fputs@plt+0x1ff8>
   16f78:	ldr	r3, [sp, #136]	; 0x88
   16f7c:	cmp	r3, #0
   16f80:	moveq	r8, #1
   16f84:	mov	r0, r8
   16f88:	bl	14efc <exit@plt>
   16f8c:	ldr	r1, [pc, #-3528]	; 161cc <fputs@plt+0x1240>
   16f90:	ldr	r0, [pc, #-3592]	; 16190 <fputs@plt+0x1204>
   16f94:	bl	2d990 <error@@Base>
   16f98:	b	16494 <fputs@plt+0x1508>
   16f9c:	add	r0, sp, #12480	; 0x30c0
   16fa0:	add	r0, r0, #60	; 0x3c
   16fa4:	mov	r2, #4096	; 0x1000
   16fa8:	ldr	r1, [pc, #-3556]	; 161cc <fputs@plt+0x1240>
   16fac:	bl	40148 <mkdtemp@@Base+0xd98>
   16fb0:	cmp	r0, r9
   16fb4:	bhi	170d0 <fputs@plt+0x2144>
   16fb8:	add	r0, sp, #12480	; 0x30c0
   16fbc:	add	r0, r0, #60	; 0x3c
   16fc0:	mov	r2, #4096	; 0x1000
   16fc4:	ldr	r1, [pc, #-3640]	; 16194 <fputs@plt+0x1208>
   16fc8:	bl	40080 <mkdtemp@@Base+0xcd0>
   16fcc:	cmp	r0, r9
   16fd0:	bhi	170d0 <fputs@plt+0x2144>
   16fd4:	mov	r0, #63	; 0x3f
   16fd8:	bl	1465c <umask@plt>
   16fdc:	mov	r0, r7
   16fe0:	bl	3f39c <mkstemp64@@Base>
   16fe4:	cmn	r0, #1
   16fe8:	beq	177a8 <fputs@plt+0x281c>
   16fec:	ldr	r1, [pc, #-3676]	; 16198 <fputs@plt+0x120c>
   16ff0:	bl	1492c <fdopen@plt>
   16ff4:	cmp	r0, #0
   16ff8:	str	r0, [sp, #128]	; 0x80
   16ffc:	beq	17784 <fputs@plt+0x27f8>
   17000:	ldr	r3, [r6, #24]
   17004:	ldr	r2, [r6, #4]
   17008:	cmp	r3, #0
   1700c:	moveq	r3, #0
   17010:	movne	r3, #2
   17014:	cmp	r2, #0
   17018:	orrne	r3, r3, #1
   1701c:	cmp	r2, #0
   17020:	bne	1775c <fputs@plt+0x27d0>
   17024:	mov	r4, #1
   17028:	ldr	ip, [r6, #20]
   1702c:	ldr	r0, [pc, #-3736]	; 1619c <fputs@plt+0x1210>
   17030:	str	r3, [sp, #4]
   17034:	mov	r3, #0
   17038:	cmp	ip, r3
   1703c:	ldr	r1, [pc, #-3748]	; 161a0 <fputs@plt+0x1214>
   17040:	str	r3, [sp]
   17044:	movne	r1, r0
   17048:	mov	r2, r5
   1704c:	ldr	r3, [sp, #28]
   17050:	ldr	r0, [pc, #-3724]	; 161cc <fputs@plt+0x1240>
   17054:	bl	2c6f8 <fputs@plt+0x1776c>
   17058:	cmp	r0, #0
   1705c:	beq	17638 <fputs@plt+0x26ac>
   17060:	cmp	r4, #0
   17064:	mov	r4, r0
   17068:	beq	1707c <fputs@plt+0x20f0>
   1706c:	add	r7, sp, #8384	; 0x20c0
   17070:	add	r7, r7, #60	; 0x3c
   17074:	mov	r0, r7
   17078:	bl	14734 <unlink@plt>
   1707c:	mov	r0, r4
   17080:	bl	1b52c <fputs@plt+0x65a0>
   17084:	ldr	r1, [pc, #-3816]	; 161a4 <fputs@plt+0x1218>
   17088:	mov	r2, r0
   1708c:	ldr	r0, [pc, #-3820]	; 161a8 <fputs@plt+0x121c>
   17090:	bl	2bb40 <fputs@plt+0x16bb4>
   17094:	add	r7, sp, #8384	; 0x20c0
   17098:	add	r7, r7, #60	; 0x3c
   1709c:	mov	r0, r7
   170a0:	mov	r2, #4096	; 0x1000
   170a4:	ldr	r1, [pc, #-3808]	; 161cc <fputs@plt+0x1240>
   170a8:	bl	40148 <mkdtemp@@Base+0xd98>
   170ac:	ldr	r9, [pc, #-3848]	; 161ac <fputs@plt+0x1220>
   170b0:	cmp	r0, r9
   170b4:	bhi	170d0 <fputs@plt+0x2144>
   170b8:	mov	r2, #4096	; 0x1000
   170bc:	ldr	r1, [pc, #-3860]	; 161b0 <fputs@plt+0x1224>
   170c0:	mov	r0, r7
   170c4:	bl	40080 <mkdtemp@@Base+0xcd0>
   170c8:	cmp	r0, r9
   170cc:	bls	16f9c <fputs@plt+0x2010>
   170d0:	ldr	r0, [pc, #-3876]	; 161b4 <fputs@plt+0x1228>
   170d4:	bl	2bb40 <fputs@plt+0x16bb4>
   170d8:	mov	r1, r9
   170dc:	ldr	r0, [pc, #-3884]	; 161b8 <fputs@plt+0x122c>
   170e0:	bl	2bb40 <fputs@plt+0x16bb4>
   170e4:	ldr	r0, [pc, #-3888]	; 161bc <fputs@plt+0x1230>
   170e8:	bl	2bb40 <fputs@plt+0x16bb4>
   170ec:	mov	r2, #14
   170f0:	ldr	r1, [pc, #-3896]	; 161c0 <fputs@plt+0x1234>
   170f4:	mov	r0, r8
   170f8:	bl	149d4 <strncasecmp@plt>
   170fc:	cmp	r0, #0
   17100:	bne	17834 <fputs@plt+0x28a8>
   17104:	ldrb	r3, [r8, #14]
   17108:	add	r0, r8, #14
   1710c:	cmp	r3, #0
   17110:	beq	1782c <fputs@plt+0x28a0>
   17114:	ldr	r3, [fp, #28]
   17118:	cmp	r3, #0
   1711c:	bne	17824 <fputs@plt+0x2898>
   17120:	bl	2fcc8 <error@@Base+0x2338>
   17124:	str	r0, [fp, #28]
   17128:	b	15060 <fputs@plt+0xd4>
   1712c:	ldr	r3, [r6, #80]	; 0x50
   17130:	cmp	r3, #0
   17134:	beq	172f8 <fputs@plt+0x236c>
   17138:	add	r2, sp, #144	; 0x90
   1713c:	ldr	r1, [pc, #-3960]	; 161cc <fputs@plt+0x1240>
   17140:	mov	r0, #3
   17144:	bl	14a34 <__xstat64@plt>
   17148:	cmp	r0, #0
   1714c:	blt	167a0 <fputs@plt+0x1814>
   17150:	add	r5, sp, #124	; 0x7c
   17154:	add	r3, sp, #120	; 0x78
   17158:	mov	r2, r5
   1715c:	ldr	r1, [pc, #-4000]	; 161c4 <fputs@plt+0x1238>
   17160:	ldr	r0, [pc, #-3996]	; 161cc <fputs@plt+0x1240>
   17164:	bl	2ace4 <fputs@plt+0x15d58>
   17168:	cmn	r0, #43	; 0x2b
   1716c:	mov	r4, r0
   17170:	beq	17200 <fputs@plt+0x2274>
   17174:	cmp	r0, #0
   17178:	beq	17254 <fputs@plt+0x22c8>
   1717c:	mov	r0, r4
   17180:	bl	1b52c <fputs@plt+0x65a0>
   17184:	ldr	r1, [pc, #-4032]	; 161cc <fputs@plt+0x1240>
   17188:	mov	r2, r0
   1718c:	ldr	r0, [pc, #-4044]	; 161c8 <fputs@plt+0x123c>
   17190:	bl	2bb40 <fputs@plt+0x16bb4>
   17194:	ldr	r3, [r6, #80]	; 0x50
   17198:	cmp	r3, #0
   1719c:	beq	175ec <fputs@plt+0x2660>
   171a0:	add	r2, sp, #144	; 0x90
   171a4:	ldr	r1, [pc, #-4064]	; 161cc <fputs@plt+0x1240>
   171a8:	mov	r0, #3
   171ac:	bl	14a34 <__xstat64@plt>
   171b0:	cmp	r0, #0
   171b4:	blt	16d00 <fputs@plt+0x1d74>
   171b8:	mov	r2, #0
   171bc:	add	r1, sp, #116	; 0x74
   171c0:	ldr	r0, [pc, #2060]	; 179d4 <fputs@plt+0x2a48>
   171c4:	bl	2adb8 <fputs@plt+0x15e2c>
   171c8:	cmp	r0, #0
   171cc:	bne	175dc <fputs@plt+0x2650>
   171d0:	ldr	r2, [r6, #104]	; 0x68
   171d4:	cmp	r2, #1
   171d8:	beq	17484 <fputs@plt+0x24f8>
   171dc:	cmp	r2, #0
   171e0:	beq	17454 <fputs@plt+0x24c8>
   171e4:	cmp	r2, #2
   171e8:	beq	173d0 <fputs@plt+0x2444>
   171ec:	ldr	r1, [pc, #2020]	; 179d8 <fputs@plt+0x2a4c>
   171f0:	ldr	r0, [pc, #2020]	; 179dc <fputs@plt+0x2a50>
   171f4:	bl	2bb40 <fputs@plt+0x16bb4>
   171f8:	ldr	r0, [sp, #48]	; 0x30
   171fc:	bl	1aacc <fputs@plt+0x5b40>
   17200:	ldr	r0, [r6]
   17204:	cmp	r0, #0
   17208:	beq	17404 <fputs@plt+0x2478>
   1720c:	bl	2fcc8 <error@@Base+0x2338>
   17210:	mov	r8, r0
   17214:	add	r3, sp, #120	; 0x78
   17218:	mov	r2, r5
   1721c:	mov	r1, r8
   17220:	ldr	r0, [pc, #1964]	; 179d4 <fputs@plt+0x2a48>
   17224:	bl	2ace4 <fputs@plt+0x15d58>
   17228:	mov	r4, r0
   1722c:	mov	r0, r8
   17230:	bl	14710 <strlen@plt>
   17234:	mvn	r2, #0
   17238:	mov	r1, r0
   1723c:	mov	r0, r8
   17240:	bl	1483c <__explicit_bzero_chk@plt>
   17244:	mov	r0, r8
   17248:	bl	14548 <free@plt>
   1724c:	cmp	r4, #0
   17250:	bne	1717c <fputs@plt+0x21f0>
   17254:	ldr	r1, [sp, #120]	; 0x78
   17258:	cmp	r1, #0
   1725c:	beq	17268 <fputs@plt+0x22dc>
   17260:	ldr	r0, [pc, #1912]	; 179e0 <fputs@plt+0x2a54>
   17264:	bl	34968 <error@@Base+0x6fd8>
   17268:	ldr	r0, [r6, #84]	; 0x54
   1726c:	cmp	r0, #0
   17270:	beq	1734c <fputs@plt+0x23c0>
   17274:	bl	2fcc8 <error@@Base+0x2338>
   17278:	mov	r4, r0
   1727c:	ldrd	r2, [r6, #92]	; 0x5c
   17280:	ldr	r1, [r7, #24]
   17284:	ldr	r0, [sp, #124]	; 0x7c
   17288:	str	r1, [sp]
   1728c:	str	r2, [sp, #8]
   17290:	str	r3, [sp, #4]
   17294:	mov	r2, r4
   17298:	ldr	r3, [sp, #120]	; 0x78
   1729c:	ldr	r1, [pc, #1840]	; 179d4 <fputs@plt+0x2a48>
   172a0:	bl	2a818 <fputs@plt+0x1588c>
   172a4:	subs	r5, r0, #0
   172a8:	beq	1730c <fputs@plt+0x2380>
   172ac:	bl	1b52c <fputs@plt+0x65a0>
   172b0:	ldr	r1, [pc, #1820]	; 179d4 <fputs@plt+0x2a48>
   172b4:	mov	r2, r0
   172b8:	ldr	r0, [pc, #1828]	; 179e4 <fputs@plt+0x2a58>
   172bc:	bl	2d990 <error@@Base>
   172c0:	mov	r0, r4
   172c4:	bl	14710 <strlen@plt>
   172c8:	mvn	r2, #0
   172cc:	mov	r1, r0
   172d0:	mov	r0, r4
   172d4:	bl	1483c <__explicit_bzero_chk@plt>
   172d8:	mov	r0, r4
   172dc:	bl	14548 <free@plt>
   172e0:	ldr	r0, [sp, #124]	; 0x7c
   172e4:	bl	1d72c <fputs@plt+0x87a0>
   172e8:	ldr	r0, [sp, #120]	; 0x78
   172ec:	bl	14548 <free@plt>
   172f0:	mov	r0, #1
   172f4:	bl	14efc <exit@plt>
   172f8:	ldr	r3, [sp, #48]	; 0x30
   172fc:	ldr	r1, [pc, #1764]	; 179e8 <fputs@plt+0x2a5c>
   17300:	add	r0, r3, #20
   17304:	bl	19764 <fputs@plt+0x47d8>
   17308:	b	17138 <fputs@plt+0x21ac>
   1730c:	mov	r0, r4
   17310:	bl	14710 <strlen@plt>
   17314:	mvn	r2, #0
   17318:	mov	r1, r0
   1731c:	mov	r0, r4
   17320:	bl	1483c <__explicit_bzero_chk@plt>
   17324:	mov	r0, r4
   17328:	bl	14548 <free@plt>
   1732c:	ldr	r0, [sp, #124]	; 0x7c
   17330:	bl	1d72c <fputs@plt+0x87a0>
   17334:	ldr	r0, [sp, #120]	; 0x78
   17338:	bl	14548 <free@plt>
   1733c:	ldr	r0, [pc, #1704]	; 179ec <fputs@plt+0x2a60>
   17340:	bl	14be4 <puts@plt>
   17344:	mov	r0, r5
   17348:	bl	14efc <exit@plt>
   1734c:	mov	r1, #2
   17350:	ldr	r0, [pc, #1688]	; 179f0 <fputs@plt+0x2a64>
   17354:	bl	2f754 <error@@Base+0x1dc4>
   17358:	mov	r1, #2
   1735c:	mov	r4, r0
   17360:	ldr	r0, [pc, #1676]	; 179f4 <fputs@plt+0x2a68>
   17364:	bl	2f754 <error@@Base+0x1dc4>
   17368:	mov	r1, r0
   1736c:	mov	r5, r0
   17370:	mov	r0, r4
   17374:	bl	14ee4 <strcmp@plt>
   17378:	cmp	r0, #0
   1737c:	beq	17418 <fputs@plt+0x248c>
   17380:	mov	r0, r4
   17384:	bl	14710 <strlen@plt>
   17388:	mvn	r2, #0
   1738c:	mov	r1, r0
   17390:	mov	r0, r4
   17394:	bl	1483c <__explicit_bzero_chk@plt>
   17398:	mov	r0, r5
   1739c:	bl	14710 <strlen@plt>
   173a0:	mvn	r2, #0
   173a4:	mov	r1, r0
   173a8:	mov	r0, r5
   173ac:	bl	1483c <__explicit_bzero_chk@plt>
   173b0:	mov	r0, r4
   173b4:	bl	14548 <free@plt>
   173b8:	mov	r0, r5
   173bc:	bl	14548 <free@plt>
   173c0:	ldr	r0, [pc, #1584]	; 179f8 <fputs@plt+0x2a6c>
   173c4:	bl	14be4 <puts@plt>
   173c8:	mov	r0, #1
   173cc:	bl	14efc <exit@plt>
   173d0:	ldr	r4, [sp, #116]	; 0x74
   173d4:	ldr	r0, [r4]
   173d8:	bl	1d564 <fputs@plt+0x85d8>
   173dc:	cmp	r0, #0
   173e0:	bne	1743c <fputs@plt+0x24b0>
   173e4:	ldr	r3, [pc, #1552]	; 179fc <fputs@plt+0x2a70>
   173e8:	ldr	r1, [r4, #8]
   173ec:	ldr	r0, [r3]
   173f0:	bl	14df4 <PEM_write_RSAPublicKey@plt>
   173f4:	cmp	r0, #0
   173f8:	bne	15980 <fputs@plt+0x9f4>
   173fc:	ldr	r0, [pc, #1532]	; 17a00 <fputs@plt+0x2a74>
   17400:	bl	2bb40 <fputs@plt+0x16bb4>
   17404:	mov	r1, #2
   17408:	ldr	r0, [pc, #1524]	; 17a04 <fputs@plt+0x2a78>
   1740c:	bl	2f754 <error@@Base+0x1dc4>
   17410:	mov	r8, r0
   17414:	b	17214 <fputs@plt+0x2288>
   17418:	mov	r0, r5
   1741c:	bl	14710 <strlen@plt>
   17420:	mvn	r2, #0
   17424:	mov	r1, r0
   17428:	mov	r0, r5
   1742c:	bl	1483c <__explicit_bzero_chk@plt>
   17430:	mov	r0, r5
   17434:	bl	14548 <free@plt>
   17438:	b	1727c <fputs@plt+0x22f0>
   1743c:	mov	r0, r4
   17440:	bl	1cf68 <fputs@plt+0x7fdc>
   17444:	ldr	r1, [pc, #1468]	; 17a08 <fputs@plt+0x2a7c>
   17448:	mov	r2, r0
   1744c:	ldr	r0, [pc, #1464]	; 17a0c <fputs@plt+0x2a80>
   17450:	bl	2bb40 <fputs@plt+0x16bb4>
   17454:	ldr	r4, [sp, #116]	; 0x74
   17458:	add	r3, sp, #256	; 0x100
   1745c:	add	r2, sp, #120	; 0x78
   17460:	mov	r0, r4
   17464:	sub	r1, r3, #132	; 0x84
   17468:	bl	1df68 <fputs@plt+0x8fdc>
   1746c:	subs	r6, r0, #0
   17470:	beq	174c0 <fputs@plt+0x2534>
   17474:	bl	1b52c <fputs@plt+0x65a0>
   17478:	mov	r1, r0
   1747c:	ldr	r0, [pc, #1420]	; 17a10 <fputs@plt+0x2a84>
   17480:	bl	2bb40 <fputs@plt+0x16bb4>
   17484:	ldr	r4, [sp, #116]	; 0x74
   17488:	ldr	r0, [r4]
   1748c:	bl	1d564 <fputs@plt+0x85d8>
   17490:	cmp	r0, #1
   17494:	beq	175bc <fputs@plt+0x2630>
   17498:	cmp	r0, #2
   1749c:	beq	1759c <fputs@plt+0x2610>
   174a0:	cmp	r0, #0
   174a4:	beq	1757c <fputs@plt+0x25f0>
   174a8:	mov	r0, r4
   174ac:	bl	1cf68 <fputs@plt+0x7fdc>
   174b0:	ldr	r1, [pc, #1372]	; 17a14 <fputs@plt+0x2a88>
   174b4:	mov	r2, r0
   174b8:	ldr	r0, [pc, #1356]	; 17a0c <fputs@plt+0x2a80>
   174bc:	bl	2bb40 <fputs@plt+0x16bb4>
   174c0:	mov	r0, r4
   174c4:	bl	1d40c <fputs@plt+0x8480>
   174c8:	ldr	r5, [pc, #1324]	; 179fc <fputs@plt+0x2a70>
   174cc:	mov	r7, r0
   174d0:	mov	r0, r4
   174d4:	bl	1cf68 <fputs@plt+0x7fdc>
   174d8:	ldr	r3, [pc, #1336]	; 17a18 <fputs@plt+0x2a8c>
   174dc:	ldr	r2, [pc, #1336]	; 17a1c <fputs@plt+0x2a90>
   174e0:	str	r3, [sp, #16]
   174e4:	ldr	r3, [sp, #48]	; 0x30
   174e8:	ldr	r1, [r3]
   174ec:	mov	r3, #61	; 0x3d
   174f0:	str	r1, [sp, #12]
   174f4:	str	r2, [sp]
   174f8:	mov	r1, r3
   174fc:	mov	r2, #1
   17500:	str	r7, [sp, #4]
   17504:	str	r0, [sp, #8]
   17508:	add	r0, sp, #12480	; 0x30c0
   1750c:	add	r0, r0, #60	; 0x3c
   17510:	bl	14914 <__snprintf_chk@plt>
   17514:	ldr	r3, [pc, #1284]	; 17a20 <fputs@plt+0x2a94>
   17518:	ldr	r2, [pc, #1284]	; 17a24 <fputs@plt+0x2a98>
   1751c:	mov	r1, #1
   17520:	ldr	r0, [r5]
   17524:	bl	14ad0 <__fprintf_chk@plt>
   17528:	add	r3, sp, #12480	; 0x30c0
   1752c:	add	r3, r3, #60	; 0x3c
   17530:	ldr	r2, [pc, #1264]	; 17a28 <fputs@plt+0x2a9c>
   17534:	mov	r1, #1
   17538:	ldr	r0, [r5]
   1753c:	bl	14ad0 <__fprintf_chk@plt>
   17540:	ldr	r0, [r5]
   17544:	ldr	r2, [sp, #120]	; 0x78
   17548:	ldr	r1, [sp, #124]	; 0x7c
   1754c:	bl	30b4c <error@@Base+0x31bc>
   17550:	ldr	r3, [pc, #1236]	; 17a2c <fputs@plt+0x2aa0>
   17554:	ldr	r2, [pc, #1224]	; 17a24 <fputs@plt+0x2a98>
   17558:	mov	r1, #1
   1755c:	ldr	r0, [r5]
   17560:	bl	14ad0 <__fprintf_chk@plt>
   17564:	mov	r0, r4
   17568:	bl	1d72c <fputs@plt+0x87a0>
   1756c:	ldr	r0, [sp, #124]	; 0x7c
   17570:	bl	14548 <free@plt>
   17574:	mov	r0, r6
   17578:	bl	14efc <exit@plt>
   1757c:	ldr	r3, [pc, #1144]	; 179fc <fputs@plt+0x2a70>
   17580:	ldr	r1, [r4, #8]
   17584:	ldr	r0, [r3]
   17588:	bl	14e48 <PEM_write_RSA_PUBKEY@plt>
   1758c:	cmp	r0, #0
   17590:	bne	15980 <fputs@plt+0x9f4>
   17594:	ldr	r0, [pc, #1172]	; 17a30 <fputs@plt+0x2aa4>
   17598:	bl	2bb40 <fputs@plt+0x16bb4>
   1759c:	ldr	r3, [pc, #1112]	; 179fc <fputs@plt+0x2a70>
   175a0:	ldr	r1, [r4, #20]
   175a4:	ldr	r0, [r3]
   175a8:	bl	147d0 <PEM_write_EC_PUBKEY@plt>
   175ac:	cmp	r0, #0
   175b0:	bne	15980 <fputs@plt+0x9f4>
   175b4:	ldr	r0, [pc, #1144]	; 17a34 <fputs@plt+0x2aa8>
   175b8:	bl	2bb40 <fputs@plt+0x16bb4>
   175bc:	ldr	r3, [pc, #1080]	; 179fc <fputs@plt+0x2a70>
   175c0:	ldr	r1, [r4, #12]
   175c4:	ldr	r0, [r3]
   175c8:	bl	14398 <PEM_write_DSA_PUBKEY@plt>
   175cc:	cmp	r0, #0
   175d0:	bne	15980 <fputs@plt+0x9f4>
   175d4:	ldr	r0, [pc, #1116]	; 17a38 <fputs@plt+0x2aac>
   175d8:	bl	2bb40 <fputs@plt+0x16bb4>
   175dc:	ldr	r0, [pc, #1008]	; 179d4 <fputs@plt+0x2a48>
   175e0:	bl	17de4 <fputs@plt+0x2e58>
   175e4:	str	r0, [sp, #116]	; 0x74
   175e8:	b	171d0 <fputs@plt+0x2244>
   175ec:	ldr	r3, [sp, #48]	; 0x30
   175f0:	ldr	r1, [pc, #1008]	; 179e8 <fputs@plt+0x2a5c>
   175f4:	add	r0, r3, #20
   175f8:	bl	19764 <fputs@plt+0x47d8>
   175fc:	b	171a0 <fputs@plt+0x2214>
   17600:	ldr	r2, [r6, #24]
   17604:	cmp	r2, #0
   17608:	moveq	r3, #1
   1760c:	beq	16f1c <fputs@plt+0x1f90>
   17610:	mov	r1, #3
   17614:	str	r3, [sp]
   17618:	mov	r2, r5
   1761c:	str	r1, [sp, #4]
   17620:	b	16f2c <fputs@plt+0x1fa0>
   17624:	ldr	r1, [sp, #28]
   17628:	ldr	r2, [pc, #932]	; 179d4 <fputs@plt+0x2a48>
   1762c:	ldr	r0, [pc, #1032]	; 17a3c <fputs@plt+0x2ab0>
   17630:	bl	2da24 <error@@Base+0x94>
   17634:	b	16f68 <fputs@plt+0x1fdc>
   17638:	cmp	r4, #0
   1763c:	beq	16f44 <fputs@plt+0x1fb8>
   17640:	ldr	r0, [sp, #128]	; 0x80
   17644:	bl	14260 <fclose@plt>
   17648:	ldr	r3, [sp, #140]	; 0x8c
   1764c:	cmp	r3, #0
   17650:	bne	176a8 <fputs@plt+0x271c>
   17654:	ldr	r3, [r6, #12]
   17658:	cmp	r3, #0
   1765c:	beq	1766c <fputs@plt+0x26e0>
   17660:	ldr	r3, [sp, #136]	; 0x88
   17664:	cmp	r3, #0
   17668:	beq	1773c <fputs@plt+0x27b0>
   1766c:	add	r4, sp, #12480	; 0x30c0
   17670:	add	r4, r4, #60	; 0x3c
   17674:	mov	r0, r4
   17678:	bl	14734 <unlink@plt>
   1767c:	cmn	r0, #1
   17680:	bne	176cc <fputs@plt+0x2740>
   17684:	bl	14f14 <__errno_location@plt>
   17688:	ldr	r0, [r0]
   1768c:	cmp	r0, #2
   17690:	beq	176cc <fputs@plt+0x2740>
   17694:	bl	140a4 <strerror@plt>
   17698:	mov	r1, r4
   1769c:	mov	r2, r0
   176a0:	ldr	r0, [pc, #920]	; 17a40 <fputs@plt+0x2ab4>
   176a4:	bl	2bb40 <fputs@plt+0x16bb4>
   176a8:	ldr	r1, [pc, #804]	; 179d4 <fputs@plt+0x2a48>
   176ac:	ldr	r0, [pc, #912]	; 17a44 <fputs@plt+0x2ab8>
   176b0:	bl	2d990 <error@@Base>
   176b4:	ldr	r0, [pc, #908]	; 17a48 <fputs@plt+0x2abc>
   176b8:	bl	2d990 <error@@Base>
   176bc:	add	r0, sp, #8384	; 0x20c0
   176c0:	add	r0, r0, #60	; 0x3c
   176c4:	bl	14734 <unlink@plt>
   176c8:	b	16494 <fputs@plt+0x1508>
   176cc:	mov	r1, r4
   176d0:	ldr	r0, [pc, #764]	; 179d4 <fputs@plt+0x2a48>
   176d4:	bl	14de8 <link@plt>
   176d8:	cmn	r0, #1
   176dc:	beq	177fc <fputs@plt+0x2870>
   176e0:	add	r0, sp, #8384	; 0x20c0
   176e4:	add	r0, r0, #60	; 0x3c
   176e8:	ldr	r1, [pc, #740]	; 179d4 <fputs@plt+0x2a48>
   176ec:	bl	14254 <rename@plt>
   176f0:	cmn	r0, #1
   176f4:	beq	177c0 <fputs@plt+0x2834>
   176f8:	ldr	r2, [pc, #724]	; 179d4 <fputs@plt+0x2a48>
   176fc:	ldr	r1, [pc, #840]	; 17a4c <fputs@plt+0x2ac0>
   17700:	mov	r0, #1
   17704:	bl	14290 <__printf_chk@plt>
   17708:	mov	r2, r4
   1770c:	ldr	r1, [pc, #828]	; 17a50 <fputs@plt+0x2ac4>
   17710:	mov	r0, #1
   17714:	bl	14290 <__printf_chk@plt>
   17718:	ldr	r3, [sp, #132]	; 0x84
   1771c:	cmp	r3, #0
   17720:	beq	16f68 <fputs@plt+0x1fdc>
   17724:	mov	r1, r4
   17728:	ldr	r0, [pc, #804]	; 17a54 <fputs@plt+0x2ac8>
   1772c:	bl	2da24 <error@@Base+0x94>
   17730:	ldr	r0, [pc, #800]	; 17a58 <fputs@plt+0x2acc>
   17734:	bl	2da24 <error@@Base+0x94>
   17738:	b	16f68 <fputs@plt+0x1fdc>
   1773c:	ldr	r1, [sp, #28]
   17740:	ldr	r2, [pc, #652]	; 179d4 <fputs@plt+0x2a48>
   17744:	ldr	r0, [pc, #752]	; 17a3c <fputs@plt+0x2ab0>
   17748:	bl	2da24 <error@@Base+0x94>
   1774c:	add	r0, sp, #8384	; 0x20c0
   17750:	add	r0, r0, #60	; 0x3c
   17754:	bl	14734 <unlink@plt>
   17758:	b	16f68 <fputs@plt+0x1fdc>
   1775c:	str	r3, [sp, #4]
   17760:	str	r4, [sp]
   17764:	mov	r2, r5
   17768:	ldr	r3, [sp, #28]
   1776c:	ldr	r1, [pc, #744]	; 17a5c <fputs@plt+0x2ad0>
   17770:	ldr	r0, [pc, #604]	; 179d4 <fputs@plt+0x2a48>
   17774:	bl	2c6f8 <fputs@plt+0x1776c>
   17778:	subs	r4, r0, #0
   1777c:	bne	17074 <fputs@plt+0x20e8>
   17780:	b	17640 <fputs@plt+0x26b4>
   17784:	bl	14f14 <__errno_location@plt>
   17788:	ldr	r4, [r0]
   1778c:	mov	r0, r7
   17790:	bl	14734 <unlink@plt>
   17794:	mov	r0, r4
   17798:	bl	140a4 <strerror@plt>
   1779c:	mov	r1, r0
   177a0:	ldr	r0, [pc, #696]	; 17a60 <fputs@plt+0x2ad4>
   177a4:	bl	2bb40 <fputs@plt+0x16bb4>
   177a8:	bl	14f14 <__errno_location@plt>
   177ac:	ldr	r0, [r0]
   177b0:	bl	140a4 <strerror@plt>
   177b4:	mov	r1, r0
   177b8:	ldr	r0, [pc, #676]	; 17a64 <fputs@plt+0x2ad8>
   177bc:	bl	2bb40 <fputs@plt+0x16bb4>
   177c0:	bl	14f14 <__errno_location@plt>
   177c4:	ldr	r0, [r0]
   177c8:	bl	140a4 <strerror@plt>
   177cc:	add	r1, sp, #8384	; 0x20c0
   177d0:	ldr	r2, [pc, #508]	; 179d4 <fputs@plt+0x2a48>
   177d4:	add	r1, r1, #60	; 0x3c
   177d8:	mov	r3, r0
   177dc:	ldr	r0, [pc, #644]	; 17a68 <fputs@plt+0x2adc>
   177e0:	bl	2d990 <error@@Base>
   177e4:	add	r0, sp, #8384	; 0x20c0
   177e8:	add	r0, r0, #60	; 0x3c
   177ec:	bl	14734 <unlink@plt>
   177f0:	mov	r0, r4
   177f4:	bl	14734 <unlink@plt>
   177f8:	b	16494 <fputs@plt+0x1508>
   177fc:	bl	14f14 <__errno_location@plt>
   17800:	ldr	r0, [r0]
   17804:	bl	140a4 <strerror@plt>
   17808:	mov	r2, r4
   1780c:	ldr	r1, [pc, #448]	; 179d4 <fputs@plt+0x2a48>
   17810:	mov	r3, r0
   17814:	ldr	r0, [pc, #592]	; 17a6c <fputs@plt+0x2ae0>
   17818:	bl	2bb40 <fputs@plt+0x16bb4>
   1781c:	ldr	r0, [sp, #48]	; 0x30
   17820:	bl	19d58 <fputs@plt+0x4dcc>
   17824:	ldr	r0, [pc, #580]	; 17a70 <fputs@plt+0x2ae4>
   17828:	bl	2bb40 <fputs@plt+0x16bb4>
   1782c:	ldr	r0, [pc, #576]	; 17a74 <fputs@plt+0x2ae8>
   17830:	bl	2bb40 <fputs@plt+0x16bb4>
   17834:	mov	r2, #15
   17838:	ldr	r1, [pc, #568]	; 17a78 <fputs@plt+0x2aec>
   1783c:	mov	r0, r8
   17840:	bl	149d4 <strncasecmp@plt>
   17844:	cmp	r0, #0
   17848:	bne	17888 <fputs@plt+0x28fc>
   1784c:	ldrb	r3, [r8, #15]
   17850:	add	r8, r8, #15
   17854:	cmp	r3, #0
   17858:	beq	179b8 <fputs@plt+0x2a2c>
   1785c:	ldr	r3, [fp, #32]
   17860:	cmp	r3, #0
   17864:	bne	179b0 <fputs@plt+0x2a24>
   17868:	mov	r1, r8
   1786c:	bl	304f4 <error@@Base+0x2b64>
   17870:	cmp	r0, #0
   17874:	bne	179c0 <fputs@plt+0x2a34>
   17878:	mov	r0, r8
   1787c:	bl	2fcc8 <error@@Base+0x2338>
   17880:	str	r0, [fp, #32]
   17884:	b	15060 <fputs@plt+0xd4>
   17888:	mov	r2, #10
   1788c:	ldr	r1, [pc, #488]	; 17a7c <fputs@plt+0x2af0>
   17890:	mov	r0, r8
   17894:	bl	149d4 <strncasecmp@plt>
   17898:	subs	r3, r0, #0
   1789c:	str	r3, [sp, #76]	; 0x4c
   178a0:	beq	178c4 <fputs@plt+0x2938>
   178a4:	mov	r2, #9
   178a8:	ldr	r1, [pc, #464]	; 17a80 <fputs@plt+0x2af4>
   178ac:	mov	r0, r8
   178b0:	bl	149d4 <strncasecmp@plt>
   178b4:	cmp	r0, #0
   178b8:	bne	179c8 <fputs@plt+0x2a3c>
   178bc:	mov	r3, #1
   178c0:	str	r3, [sp, #76]	; 0x4c
   178c4:	mov	r1, #58	; 0x3a
   178c8:	mov	r0, r8
   178cc:	bl	142b4 <strchr@plt>
   178d0:	ldr	r9, [pc, #428]	; 17a84 <fputs@plt+0x2af8>
   178d4:	add	r0, r0, #1
   178d8:	bl	2fcc8 <error@@Base+0x2338>
   178dc:	mov	r1, #61	; 0x3d
   178e0:	str	r0, [sp, #80]	; 0x50
   178e4:	bl	142b4 <strchr@plt>
   178e8:	subs	r8, r0, #0
   178ec:	beq	17974 <fputs@plt+0x29e8>
   178f0:	ldr	r3, [pc, #400]	; 17a88 <fputs@plt+0x2afc>
   178f4:	mov	r2, #0
   178f8:	strb	r2, [r8], #1
   178fc:	ldr	r1, [r9]
   17900:	ldr	r0, [r3]
   17904:	add	r1, r1, #1
   17908:	mov	r2, #12
   1790c:	str	r3, [sp, #84]	; 0x54
   17910:	bl	2fc70 <error@@Base+0x22e0>
   17914:	ldr	r1, [r9]
   17918:	mov	r2, #12
   1791c:	ldr	r3, [sp, #84]	; 0x54
   17920:	mul	r2, r2, r1
   17924:	ldr	r1, [sp, #80]	; 0x50
   17928:	cmp	r8, #0
   1792c:	str	r0, [r3]
   17930:	str	r1, [r0, r2]
   17934:	beq	1794c <fputs@plt+0x29c0>
   17938:	mov	r0, r8
   1793c:	str	r3, [sp, #80]	; 0x50
   17940:	bl	2fcc8 <error@@Base+0x2338>
   17944:	ldr	r3, [sp, #80]	; 0x50
   17948:	mov	r8, r0
   1794c:	ldr	r2, [r9]
   17950:	ldr	r3, [r3]
   17954:	mov	r0, #12
   17958:	add	r1, r2, #1
   1795c:	mla	r3, r0, r2, r3
   17960:	ldr	r2, [sp, #76]	; 0x4c
   17964:	str	r1, [r9]
   17968:	str	r8, [r3, #4]
   1796c:	str	r2, [r3, #8]
   17970:	b	15060 <fputs@plt+0xd4>
   17974:	ldr	r3, [pc, #268]	; 17a88 <fputs@plt+0x2afc>
   17978:	ldr	r1, [r9]
   1797c:	mov	r2, #12
   17980:	ldr	r0, [r3]
   17984:	add	r1, r1, #1
   17988:	str	r3, [sp, #84]	; 0x54
   1798c:	bl	2fc70 <error@@Base+0x22e0>
   17990:	ldr	r1, [r9]
   17994:	mov	r2, #12
   17998:	ldr	r3, [sp, #84]	; 0x54
   1799c:	mul	r2, r2, r1
   179a0:	ldr	r1, [sp, #80]	; 0x50
   179a4:	str	r0, [r3]
   179a8:	str	r1, [r0, r2]
   179ac:	b	1794c <fputs@plt+0x29c0>
   179b0:	ldr	r0, [pc, #212]	; 17a8c <fputs@plt+0x2b00>
   179b4:	bl	2bb40 <fputs@plt+0x16bb4>
   179b8:	ldr	r0, [pc, #208]	; 17a90 <fputs@plt+0x2b04>
   179bc:	bl	2bb40 <fputs@plt+0x16bb4>
   179c0:	ldr	r0, [pc, #204]	; 17a94 <fputs@plt+0x2b08>
   179c4:	bl	2bb40 <fputs@plt+0x16bb4>
   179c8:	mov	r1, r8
   179cc:	ldr	r0, [pc, #196]	; 17a98 <fputs@plt+0x2b0c>
   179d0:	bl	2bb40 <fputs@plt+0x16bb4>
   179d4:	andeq	r6, r7, ip, lsl r0
   179d8:	andeq	r1, r4, r0, lsr #23
   179dc:	ldrdeq	r2, [r4], -ip
   179e0:	andeq	r3, r4, r0, lsr #17
   179e4:	andeq	r3, r4, r4, lsr r9
   179e8:	andeq	r2, r4, ip, ror #18
   179ec:	andeq	r3, r4, r0, asr r9
   179f0:			; <UNDEFINED> instruction: 0x000438b8
   179f4:	andeq	r3, r4, ip, ror #17
   179f8:	andeq	r3, r4, ip, lsl #18
   179fc:	andeq	r5, r7, ip, asr r0
   17a00:	andeq	r3, r4, r4, ror sl
   17a04:	andeq	r3, r4, ip, ror #16
   17a08:	andeq	r1, r4, ip, lsl #23
   17a0c:	andeq	r2, r4, ip, lsl #30
   17a10:	andeq	r3, r4, ip, lsl #19
   17a14:	andeq	r1, r4, r8, ror fp
   17a18:	andeq	r5, r7, r8, lsl ip
   17a1c:	andeq	r3, r4, r4, lsr #19
   17a20:	ldrdeq	r3, [r4], -r0
   17a24:	andeq	r3, r4, r4, lsr #24
   17a28:	strdeq	r3, [r4], -r0
   17a2c:	andeq	r3, r4, r0, lsl #20
   17a30:	andeq	r3, r4, r0, lsr #20
   17a34:	andeq	r3, r4, r8, asr sl
   17a38:	andeq	r3, r4, ip, lsr sl
   17a3c:	andeq	r3, r4, r8, lsl #14
   17a40:	andeq	r5, r4, r8, lsl r7
   17a44:	strdeq	r3, [r4], -r0
   17a48:	andeq	r3, r4, r4, lsl lr
   17a4c:	andeq	r3, r4, r8, lsr r7
   17a50:	andeq	r3, r4, r8, asr #14
   17a54:	andeq	r3, r4, ip, ror #14
   17a58:	muleq	r4, r4, r7
   17a5c:	andeq	r8, r1, ip, ror r3
   17a60:	andeq	r2, r4, ip, lsr #17
   17a64:	andeq	r5, r4, r0, ror #13
   17a68:	andeq	r3, r4, r0, lsr #14
   17a6c:	andeq	r5, r4, r0, lsr r7
   17a70:	andeq	r3, r4, r8, lsl #5
   17a74:	andeq	r3, r4, ip, ror #4
   17a78:	andeq	r3, r4, r8, lsr #5
   17a7c:	andeq	r3, r4, r4, lsl r3
   17a80:	andeq	r3, r4, r0, lsr #6
   17a84:	andeq	r6, r7, ip, lsl r4
   17a88:	andeq	r6, r7, r0, lsr #8
   17a8c:	ldrdeq	r3, [r4], -r4
   17a90:			; <UNDEFINED> instruction: 0x000432b8
   17a94:	strdeq	r3, [r4], -r8
   17a98:	andeq	r3, r4, ip, lsr #6
   17a9c:	mov	fp, #0
   17aa0:	mov	lr, #0
   17aa4:	pop	{r1}		; (ldr r1, [sp], #4)
   17aa8:	mov	r2, sp
   17aac:	push	{r2}		; (str r2, [sp, #-4]!)
   17ab0:	push	{r0}		; (str r0, [sp, #-4]!)
   17ab4:	ldr	ip, [pc, #16]	; 17acc <fputs@plt+0x2b40>
   17ab8:	push	{ip}		; (str ip, [sp, #-4]!)
   17abc:	ldr	r0, [pc, #12]	; 17ad0 <fputs@plt+0x2b44>
   17ac0:	ldr	r3, [pc, #12]	; 17ad4 <fputs@plt+0x2b48>
   17ac4:	bl	14188 <__libc_start_main@plt>
   17ac8:	bl	140f8 <abort@plt>
   17acc:	ldrdeq	r1, [r4], -r8
   17ad0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   17ad4:	andeq	r1, r4, r8, ror r9
   17ad8:	ldr	r3, [pc, #20]	; 17af4 <fputs@plt+0x2b68>
   17adc:	ldr	r2, [pc, #20]	; 17af8 <fputs@plt+0x2b6c>
   17ae0:	add	r3, pc, r3
   17ae4:	ldr	r2, [r3, r2]
   17ae8:	cmp	r2, #0
   17aec:	bxeq	lr
   17af0:	b	141e8 <__gmon_start__@plt>
   17af4:	strdeq	ip, [r5], -r4
   17af8:	andeq	r0, r0, ip, lsl r5
   17afc:	ldr	r0, [pc, #24]	; 17b1c <fputs@plt+0x2b90>
   17b00:	ldr	r3, [pc, #24]	; 17b20 <fputs@plt+0x2b94>
   17b04:	cmp	r3, r0
   17b08:	bxeq	lr
   17b0c:	ldr	r3, [pc, #16]	; 17b24 <fputs@plt+0x2b98>
   17b10:	cmp	r3, #0
   17b14:	bxeq	lr
   17b18:	bx	r3
   17b1c:	andeq	r5, r7, r0, asr r0
   17b20:	andeq	r5, r7, r0, asr r0
   17b24:	andeq	r0, r0, r0
   17b28:	ldr	r0, [pc, #36]	; 17b54 <fputs@plt+0x2bc8>
   17b2c:	ldr	r1, [pc, #36]	; 17b58 <fputs@plt+0x2bcc>
   17b30:	sub	r1, r1, r0
   17b34:	asr	r1, r1, #2
   17b38:	add	r1, r1, r1, lsr #31
   17b3c:	asrs	r1, r1, #1
   17b40:	bxeq	lr
   17b44:	ldr	r3, [pc, #16]	; 17b5c <fputs@plt+0x2bd0>
   17b48:	cmp	r3, #0
   17b4c:	bxeq	lr
   17b50:	bx	r3
   17b54:	andeq	r5, r7, r0, asr r0
   17b58:	andeq	r5, r7, r0, asr r0
   17b5c:	andeq	r0, r0, r0
   17b60:	push	{r4, lr}
   17b64:	ldr	r4, [pc, #24]	; 17b84 <fputs@plt+0x2bf8>
   17b68:	ldrb	r3, [r4]
   17b6c:	cmp	r3, #0
   17b70:	popne	{r4, pc}
   17b74:	bl	17afc <fputs@plt+0x2b70>
   17b78:	mov	r3, #1
   17b7c:	strb	r3, [r4]
   17b80:	pop	{r4, pc}
   17b84:	andeq	r5, r7, r4, rrx
   17b88:	b	17b28 <fputs@plt+0x2b9c>
   17b8c:	push	{r4, r5, r6, lr}
   17b90:	mov	r5, r0
   17b94:	ldrb	r3, [r0], #1
   17b98:	mov	r4, r1
   17b9c:	cmp	r3, #45	; 0x2d
   17ba0:	beq	17bc4 <fputs@plt+0x2c38>
   17ba4:	bl	3156c <error@@Base+0x3bdc>
   17ba8:	cmn	r0, #1
   17bac:	mov	r2, r0
   17bb0:	asr	r3, r0, #31
   17bb4:	beq	17bf0 <fputs@plt+0x2c64>
   17bb8:	adds	r0, r2, r4
   17bbc:	adc	r1, r3, r4, asr #31
   17bc0:	pop	{r4, r5, r6, pc}
   17bc4:	bl	3156c <error@@Base+0x3bdc>
   17bc8:	cmn	r0, #1
   17bcc:	asr	r3, r0, #31
   17bd0:	beq	17bf0 <fputs@plt+0x2c64>
   17bd4:	cmp	r4, r0
   17bd8:	blt	17bfc <fputs@plt+0x2c70>
   17bdc:	mov	r1, r3
   17be0:	bl	417cc <mkdtemp@@Base+0x241c>
   17be4:	mov	r2, r0
   17be8:	mov	r3, r1
   17bec:	b	17bb8 <fputs@plt+0x2c2c>
   17bf0:	mov	r1, r5
   17bf4:	ldr	r0, [pc, #12]	; 17c08 <fputs@plt+0x2c7c>
   17bf8:	bl	2bb40 <fputs@plt+0x16bb4>
   17bfc:	mov	r1, r5
   17c00:	ldr	r0, [pc, #4]	; 17c0c <fputs@plt+0x2c80>
   17c04:	bl	2bb40 <fputs@plt+0x16bb4>
   17c08:			; <UNDEFINED> instruction: 0x00041bb0
   17c0c:	ldrdeq	r1, [r4], -r8
   17c10:	push	{r4, r5, r6, lr}
   17c14:	mov	r5, r0
   17c18:	mov	r0, #11
   17c1c:	bl	1d938 <fputs@plt+0x89ac>
   17c20:	subs	r4, r0, #0
   17c24:	beq	17c54 <fputs@plt+0x2cc8>
   17c28:	mov	r1, r5
   17c2c:	bl	218d8 <fputs@plt+0xc94c>
   17c30:	cmp	r0, #0
   17c34:	bne	17c40 <fputs@plt+0x2cb4>
   17c38:	mov	r0, r4
   17c3c:	pop	{r4, r5, r6, pc}
   17c40:	mov	r0, r4
   17c44:	mov	r4, #0
   17c48:	bl	1d72c <fputs@plt+0x87a0>
   17c4c:	mov	r0, r4
   17c50:	pop	{r4, r5, r6, pc}
   17c54:	ldr	r0, [pc]	; 17c5c <fputs@plt+0x2cd0>
   17c58:	bl	2bb40 <fputs@plt+0x16bb4>
   17c5c:	andeq	r5, r4, r8, lsr #12
   17c60:	push	{r4, lr}
   17c64:	ldr	lr, [sp, #8]
   17c68:	ldr	ip, [sp, #20]
   17c6c:	ldr	r4, [sp, #12]
   17c70:	str	lr, [sp, #12]
   17c74:	ldr	lr, [sp, #16]
   17c78:	str	r3, [sp, #8]
   17c7c:	str	r4, [sp, #16]
   17c80:	str	lr, [sp, #20]
   17c84:	mov	r3, r2
   17c88:	pop	{r4, lr}
   17c8c:	mov	r2, r1
   17c90:	mov	r1, r0
   17c94:	ldr	r0, [ip]
   17c98:	b	29f74 <fputs@plt+0x14fe8>
   17c9c:	push	{r4, r5, r6, lr}
   17ca0:	mov	r2, r1
   17ca4:	mov	r4, r1
   17ca8:	mov	r5, r0
   17cac:	ldr	r1, [pc, #68]	; 17cf8 <fputs@plt+0x2d6c>
   17cb0:	ldr	r0, [pc, #68]	; 17cfc <fputs@plt+0x2d70>
   17cb4:	bl	2db84 <error@@Base+0x1f4>
   17cb8:	mov	r1, r4
   17cbc:	mov	r0, r5
   17cc0:	bl	24620 <fputs@plt+0xf694>
   17cc4:	subs	r2, r0, #0
   17cc8:	bne	17ce0 <fputs@plt+0x2d54>
   17ccc:	mov	r1, r2
   17cd0:	mov	r0, r5
   17cd4:	bl	2456c <fputs@plt+0xf5e0>
   17cd8:	subs	r2, r0, #0
   17cdc:	popeq	{r4, r5, r6, pc}
   17ce0:	mov	r0, r2
   17ce4:	bl	1b52c <fputs@plt+0x65a0>
   17ce8:	ldr	r1, [pc, #8]	; 17cf8 <fputs@plt+0x2d6c>
   17cec:	mov	r2, r0
   17cf0:	ldr	r0, [pc, #8]	; 17d00 <fputs@plt+0x2d74>
   17cf4:	bl	2bb40 <fputs@plt+0x16bb4>
   17cf8:	andeq	r1, r4, r8, ror #19
   17cfc:	muleq	r4, r0, r9
   17d00:	andeq	r1, r4, r4, lsl #24
   17d04:	push	{r4, r5, r6, r7, lr}
   17d08:	sub	sp, sp, #12
   17d0c:	ldr	r6, [pc, #188]	; 17dd0 <fputs@plt+0x2e44>
   17d10:	mov	r7, r1
   17d14:	mov	r1, sp
   17d18:	ldr	r3, [r6]
   17d1c:	mov	r5, r0
   17d20:	str	r3, [sp, #4]
   17d24:	bl	23d50 <fputs@plt+0xedc4>
   17d28:	cmp	r0, #0
   17d2c:	bne	17d94 <fputs@plt+0x2e08>
   17d30:	mov	r0, r5
   17d34:	ldr	r4, [sp]
   17d38:	bl	1c04c <fputs@plt+0x70c0>
   17d3c:	add	r4, r4, #7
   17d40:	lsr	r4, r4, #3
   17d44:	cmp	r0, r4
   17d48:	mov	r0, r5
   17d4c:	bcc	17db8 <fputs@plt+0x2e2c>
   17d50:	bl	1c19c <fputs@plt+0x7210>
   17d54:	mov	r2, r7
   17d58:	mov	r1, r4
   17d5c:	bl	14338 <BN_bin2bn@plt>
   17d60:	cmp	r0, #0
   17d64:	beq	17dac <fputs@plt+0x2e20>
   17d68:	mov	r1, r4
   17d6c:	mov	r0, r5
   17d70:	bl	1c4c8 <fputs@plt+0x753c>
   17d74:	cmp	r0, #0
   17d78:	bne	17d94 <fputs@plt+0x2e08>
   17d7c:	ldr	r2, [sp, #4]
   17d80:	ldr	r3, [r6]
   17d84:	cmp	r2, r3
   17d88:	bne	17da8 <fputs@plt+0x2e1c>
   17d8c:	add	sp, sp, #12
   17d90:	pop	{r4, r5, r6, r7, pc}
   17d94:	bl	1b52c <fputs@plt+0x65a0>
   17d98:	ldr	r1, [pc, #52]	; 17dd4 <fputs@plt+0x2e48>
   17d9c:	mov	r2, r0
   17da0:	ldr	r0, [pc, #48]	; 17dd8 <fputs@plt+0x2e4c>
   17da4:	bl	2bb40 <fputs@plt+0x16bb4>
   17da8:	bl	14aac <__stack_chk_fail@plt>
   17dac:	ldr	r1, [pc, #32]	; 17dd4 <fputs@plt+0x2e48>
   17db0:	ldr	r0, [pc, #36]	; 17ddc <fputs@plt+0x2e50>
   17db4:	bl	2bb40 <fputs@plt+0x16bb4>
   17db8:	bl	1c04c <fputs@plt+0x70c0>
   17dbc:	mov	r2, r4
   17dc0:	ldr	r1, [pc, #12]	; 17dd4 <fputs@plt+0x2e48>
   17dc4:	mov	r3, r0
   17dc8:	ldr	r0, [pc, #16]	; 17de0 <fputs@plt+0x2e54>
   17dcc:	bl	2bb40 <fputs@plt+0x16bb4>
   17dd0:	andeq	r4, r7, r0, asr #19
   17dd4:	strdeq	r1, [r4], -r8
   17dd8:	andeq	r1, r4, r4, lsl #24
   17ddc:	andeq	r1, r4, ip, asr #24
   17de0:	andeq	r1, r4, ip, lsl ip
   17de4:	push	{r4, r5, r6, r7, lr}
   17de8:	sub	sp, sp, #12
   17dec:	ldr	r5, [pc, #204]	; 17ec0 <fputs@plt+0x2f34>
   17df0:	mov	r3, #0
   17df4:	mov	r2, sp
   17df8:	ldr	ip, [r5]
   17dfc:	ldr	r1, [pc, #192]	; 17ec4 <fputs@plt+0x2f38>
   17e00:	str	ip, [sp, #4]
   17e04:	mov	r6, r0
   17e08:	bl	2ace4 <fputs@plt+0x15d58>
   17e0c:	subs	r3, r0, #0
   17e10:	beq	17e74 <fputs@plt+0x2ee8>
   17e14:	cmn	r3, #43	; 0x2b
   17e18:	bne	17ea8 <fputs@plt+0x2f1c>
   17e1c:	ldr	r3, [pc, #164]	; 17ec8 <fputs@plt+0x2f3c>
   17e20:	ldr	r0, [r3]
   17e24:	cmp	r0, #0
   17e28:	beq	17e90 <fputs@plt+0x2f04>
   17e2c:	bl	2fcc8 <error@@Base+0x2338>
   17e30:	mov	r4, r0
   17e34:	mov	r3, #0
   17e38:	mov	r2, sp
   17e3c:	mov	r1, r4
   17e40:	mov	r0, r6
   17e44:	bl	2ace4 <fputs@plt+0x15d58>
   17e48:	mov	r7, r0
   17e4c:	mov	r0, r4
   17e50:	bl	14710 <strlen@plt>
   17e54:	mvn	r2, #0
   17e58:	mov	r1, r0
   17e5c:	mov	r0, r4
   17e60:	bl	1483c <__explicit_bzero_chk@plt>
   17e64:	mov	r0, r4
   17e68:	bl	14548 <free@plt>
   17e6c:	cmp	r7, #0
   17e70:	bne	17ea4 <fputs@plt+0x2f18>
   17e74:	ldr	r2, [sp, #4]
   17e78:	ldr	r3, [r5]
   17e7c:	ldr	r0, [sp]
   17e80:	cmp	r2, r3
   17e84:	bne	17ebc <fputs@plt+0x2f30>
   17e88:	add	sp, sp, #12
   17e8c:	pop	{r4, r5, r6, r7, pc}
   17e90:	mov	r1, #2
   17e94:	ldr	r0, [pc, #48]	; 17ecc <fputs@plt+0x2f40>
   17e98:	bl	2f754 <error@@Base+0x1dc4>
   17e9c:	mov	r4, r0
   17ea0:	b	17e34 <fputs@plt+0x2ea8>
   17ea4:	mov	r0, r7
   17ea8:	bl	1b52c <fputs@plt+0x65a0>
   17eac:	mov	r1, r6
   17eb0:	mov	r2, r0
   17eb4:	ldr	r0, [pc, #20]	; 17ed0 <fputs@plt+0x2f44>
   17eb8:	bl	2bb40 <fputs@plt+0x16bb4>
   17ebc:	bl	14aac <__stack_chk_fail@plt>
   17ec0:	andeq	r4, r7, r0, asr #19
   17ec4:	andeq	r6, r4, r4, lsl #11
   17ec8:	andeq	r5, r7, r8, rrx
   17ecc:	andeq	r1, r4, r8, ror ip
   17ed0:	andeq	r1, r4, r4, ror #24
   17ed4:	push	{r4, lr}
   17ed8:	mov	r1, #1
   17edc:	ldr	r4, [pc, #60]	; 17f20 <fputs@plt+0x2f94>
   17ee0:	ldr	r2, [pc, #60]	; 17f24 <fputs@plt+0x2f98>
   17ee4:	ldr	r0, [pc, #60]	; 17f28 <fputs@plt+0x2f9c>
   17ee8:	ldr	r3, [r4]
   17eec:	bl	149a4 <fwrite@plt>
   17ef0:	ldr	r3, [r4]
   17ef4:	mov	r2, #28
   17ef8:	mov	r1, #1
   17efc:	ldr	r0, [pc, #40]	; 17f2c <fputs@plt+0x2fa0>
   17f00:	bl	149a4 <fwrite@plt>
   17f04:	ldr	r3, [r4]
   17f08:	ldr	r2, [pc, #32]	; 17f30 <fputs@plt+0x2fa4>
   17f0c:	mov	r1, #1
   17f10:	ldr	r0, [pc, #28]	; 17f34 <fputs@plt+0x2fa8>
   17f14:	bl	149a4 <fwrite@plt>
   17f18:	mov	r0, #1
   17f1c:	bl	14efc <exit@plt>
   17f20:	andeq	r5, r7, r0, rrx
   17f24:	andeq	r0, r0, r5, lsl r2
   17f28:	andeq	r1, r4, ip, lsl #25
   17f2c:	andeq	r1, r4, r4, lsr #29
   17f30:	andeq	r0, r0, r9, lsr r3
   17f34:	andeq	r1, r4, r4, asr #29
   17f38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17f3c:	sub	sp, sp, #16
   17f40:	ldr	r8, [pc, #464]	; 18118 <fputs@plt+0x318c>
   17f44:	ldr	r6, [r0, #24]
   17f48:	mov	r4, r0
   17f4c:	ldr	r3, [r8]
   17f50:	cmp	r6, #0
   17f54:	mov	r5, r1
   17f58:	str	r3, [sp, #12]
   17f5c:	ldr	r7, [r0, #8]
   17f60:	beq	18044 <fputs@plt+0x30b8>
   17f64:	ldr	r1, [pc, #432]	; 1811c <fputs@plt+0x3190>
   17f68:	mov	r0, r6
   17f6c:	bl	14d70 <strcspn@plt>
   17f70:	mov	r9, r0
   17f74:	mov	r0, r6
   17f78:	bl	14710 <strlen@plt>
   17f7c:	ldrb	r3, [r6]
   17f80:	cmp	r3, #124	; 0x7c
   17f84:	mov	sl, r0
   17f88:	beq	17fd4 <fputs@plt+0x3048>
   17f8c:	cmp	r7, #1
   17f90:	beq	1802c <fputs@plt+0x30a0>
   17f94:	cmp	r7, #0
   17f98:	beq	180ec <fputs@plt+0x3160>
   17f9c:	cmp	r7, #3
   17fa0:	beq	180ec <fputs@plt+0x3160>
   17fa4:	ldr	r3, [r4, #16]
   17fa8:	ldr	r0, [r5, #4]
   17fac:	ldr	r2, [pc, #364]	; 18120 <fputs@plt+0x3194>
   17fb0:	mov	r1, #1
   17fb4:	bl	14ad0 <__fprintf_chk@plt>
   17fb8:	ldr	r2, [sp, #12]
   17fbc:	ldr	r3, [r8]
   17fc0:	mov	r0, #0
   17fc4:	cmp	r2, r3
   17fc8:	bne	18114 <fputs@plt+0x3188>
   17fcc:	add	sp, sp, #16
   17fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17fd4:	cmp	r7, #1
   17fd8:	beq	1802c <fputs@plt+0x30a0>
   17fdc:	cmp	r7, #0
   17fe0:	beq	17fec <fputs@plt+0x3060>
   17fe4:	cmp	r7, #3
   17fe8:	bne	17fa4 <fputs@plt+0x3018>
   17fec:	ldr	r0, [r5, #4]
   17ff0:	ldr	r3, [r4, #16]
   17ff4:	ldr	r2, [pc, #292]	; 18120 <fputs@plt+0x3194>
   17ff8:	mov	r1, #1
   17ffc:	bl	14ad0 <__fprintf_chk@plt>
   18000:	cmp	r9, sl
   18004:	beq	17fb8 <fputs@plt+0x302c>
   18008:	ldr	r3, [pc, #276]	; 18124 <fputs@plt+0x3198>
   1800c:	ldr	r3, [r3, #4]
   18010:	cmp	r3, #0
   18014:	bne	17fb8 <fputs@plt+0x302c>
   18018:	ldr	r3, [r4, #24]
   1801c:	ldm	r4, {r1, r2}
   18020:	ldr	r0, [pc, #256]	; 18128 <fputs@plt+0x319c>
   18024:	bl	2da24 <error@@Base+0x94>
   18028:	b	17fb8 <fputs@plt+0x302c>
   1802c:	mov	r3, #1
   18030:	str	r3, [r5, #16]
   18034:	ldr	r0, [pc, #240]	; 1812c <fputs@plt+0x31a0>
   18038:	ldm	r4, {r1, r2}
   1803c:	bl	2da24 <error@@Base+0x94>
   18040:	b	17fa4 <fputs@plt+0x3018>
   18044:	cmp	r7, #1
   18048:	beq	1802c <fputs@plt+0x30a0>
   1804c:	cmp	r7, #0
   18050:	beq	1805c <fputs@plt+0x30d0>
   18054:	cmp	r7, #3
   18058:	bne	17fa4 <fputs@plt+0x3018>
   1805c:	ldr	r3, [r4, #20]
   18060:	cmp	r3, #1
   18064:	bne	17fa4 <fputs@plt+0x3018>
   18068:	mov	r0, r6
   1806c:	bl	2fcc8 <error@@Base+0x2338>
   18070:	ldr	r7, [pc, #184]	; 18130 <fputs@plt+0x31a4>
   18074:	ldr	r9, [pc, #184]	; 18134 <fputs@plt+0x31a8>
   18078:	mov	sl, r0
   1807c:	str	r0, [sp, #8]
   18080:	b	180cc <fputs@plt+0x3140>
   18084:	ldrb	r3, [r6]
   18088:	cmp	r3, #0
   1808c:	beq	180e0 <fputs@plt+0x3154>
   18090:	bl	32cd8 <error@@Base+0x5348>
   18094:	mov	r2, #0
   18098:	mov	r0, r6
   1809c:	mov	r1, r2
   180a0:	bl	2c068 <fputs@plt+0x170dc>
   180a4:	subs	r3, r0, #0
   180a8:	beq	1810c <fputs@plt+0x3180>
   180ac:	ldr	r2, [r4, #28]
   180b0:	mov	r1, #1
   180b4:	str	r2, [sp]
   180b8:	mov	r2, r9
   180bc:	ldr	r0, [r5, #4]
   180c0:	bl	14ad0 <__fprintf_chk@plt>
   180c4:	mov	r3, #1
   180c8:	str	r3, [r5, #8]
   180cc:	mov	r1, r7
   180d0:	add	r0, sp, #8
   180d4:	bl	14230 <strsep@plt>
   180d8:	subs	r6, r0, #0
   180dc:	bne	18084 <fputs@plt+0x30f8>
   180e0:	mov	r0, sl
   180e4:	bl	14548 <free@plt>
   180e8:	b	17fb8 <fputs@plt+0x302c>
   180ec:	cmp	r9, sl
   180f0:	beq	1805c <fputs@plt+0x30d0>
   180f4:	ldr	r0, [r5, #4]
   180f8:	ldr	r3, [r4, #16]
   180fc:	ldr	r2, [pc, #28]	; 18120 <fputs@plt+0x3194>
   18100:	mov	r1, #1
   18104:	bl	14ad0 <__fprintf_chk@plt>
   18108:	b	18008 <fputs@plt+0x307c>
   1810c:	ldr	r0, [pc, #36]	; 18138 <fputs@plt+0x31ac>
   18110:	bl	2bb40 <fputs@plt+0x16bb4>
   18114:	bl	14aac <__stack_chk_fail@plt>
   18118:	andeq	r4, r7, r0, asr #19
   1811c:	andeq	r2, r4, r0, lsl #4
   18120:	andeq	r3, r4, r4, lsr #24
   18124:	andeq	r5, r7, r8, rrx
   18128:	andeq	r2, r4, r4, lsl #4
   1812c:	andeq	r2, r4, ip, asr #4
   18130:	andeq	r2, r4, r8, asr #4
   18134:	andeq	r2, r4, r8, lsr sl
   18138:	andeq	r2, r4, r4, lsr r2
   1813c:	ldr	r3, [pc, #508]	; 18340 <fputs@plt+0x33b4>
   18140:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18144:	sub	sp, sp, #20
   18148:	ldr	r3, [r3]
   1814c:	mov	r2, #0
   18150:	mov	r7, r1
   18154:	str	r2, [sp, #8]
   18158:	str	r3, [sp, #12]
   1815c:	bl	1bc50 <fputs@plt+0x6cc4>
   18160:	subs	r4, r0, #0
   18164:	beq	18330 <fputs@plt+0x33a4>
   18168:	ldr	r6, [pc, #468]	; 18344 <fputs@plt+0x33b8>
   1816c:	ldr	sl, [pc, #468]	; 18348 <fputs@plt+0x33bc>
   18170:	ldr	r9, [pc, #468]	; 1834c <fputs@plt+0x33c0>
   18174:	ldr	fp, [pc, #468]	; 18350 <fputs@plt+0x33c4>
   18178:	ldr	r8, [pc, #468]	; 18354 <fputs@plt+0x33c8>
   1817c:	b	181f0 <fputs@plt+0x3264>
   18180:	mov	r1, r9
   18184:	mov	r0, r5
   18188:	bl	14ee4 <strcmp@plt>
   1818c:	cmp	r0, #0
   18190:	beq	181a8 <fputs@plt+0x321c>
   18194:	mov	r0, r5
   18198:	mov	r1, fp
   1819c:	bl	14ee4 <strcmp@plt>
   181a0:	cmp	r0, #0
   181a4:	bne	182bc <fputs@plt+0x3330>
   181a8:	mov	r2, #0
   181ac:	add	r1, sp, #4
   181b0:	ldr	r0, [sp, #8]
   181b4:	bl	24008 <fputs@plt+0xf07c>
   181b8:	cmp	r0, #0
   181bc:	bne	18314 <fputs@plt+0x3388>
   181c0:	ldr	r2, [sp, #4]
   181c4:	ldr	r1, [pc, #396]	; 18358 <fputs@plt+0x33cc>
   181c8:	mov	r0, #1
   181cc:	bl	14290 <__printf_chk@plt>
   181d0:	ldr	r0, [sp, #4]
   181d4:	bl	14548 <free@plt>
   181d8:	ldr	r0, [sp]
   181dc:	bl	14548 <free@plt>
   181e0:	ldr	r0, [sp, #8]
   181e4:	bl	1c04c <fputs@plt+0x70c0>
   181e8:	cmp	r0, #0
   181ec:	bne	18328 <fputs@plt+0x339c>
   181f0:	mov	r0, r4
   181f4:	bl	1c04c <fputs@plt+0x70c0>
   181f8:	cmp	r0, #0
   181fc:	ldr	r0, [sp, #8]
   18200:	beq	182ec <fputs@plt+0x3360>
   18204:	bl	1bb5c <fputs@plt+0x6bd0>
   18208:	mov	r3, #0
   1820c:	mov	r2, r3
   18210:	mov	r1, sp
   18214:	mov	r0, r4
   18218:	str	r3, [sp, #8]
   1821c:	bl	24008 <fputs@plt+0xf07c>
   18220:	cmp	r0, #0
   18224:	bne	18314 <fputs@plt+0x3388>
   18228:	add	r1, sp, #8
   1822c:	mov	r0, r4
   18230:	bl	24684 <fputs@plt+0xf6f8>
   18234:	cmp	r0, #0
   18238:	bne	18314 <fputs@plt+0x3388>
   1823c:	ldr	r2, [sp]
   18240:	mov	r1, r6
   18244:	mov	r0, #1
   18248:	bl	14290 <__printf_chk@plt>
   1824c:	cmp	r7, #0
   18250:	ldr	r5, [sp]
   18254:	bne	18180 <fputs@plt+0x31f4>
   18258:	mov	r1, r8
   1825c:	mov	r0, r5
   18260:	bl	14ee4 <strcmp@plt>
   18264:	cmp	r0, #0
   18268:	beq	182e0 <fputs@plt+0x3354>
   1826c:	ldr	r1, [pc, #232]	; 1835c <fputs@plt+0x33d0>
   18270:	mov	r0, r5
   18274:	bl	14ee4 <strcmp@plt>
   18278:	cmp	r0, #0
   1827c:	beq	182e0 <fputs@plt+0x3354>
   18280:	ldr	r1, [pc, #216]	; 18360 <fputs@plt+0x33d4>
   18284:	mov	r0, r5
   18288:	bl	14ee4 <strcmp@plt>
   1828c:	cmp	r0, #0
   18290:	beq	182e0 <fputs@plt+0x3354>
   18294:	ldr	r1, [pc, #200]	; 18364 <fputs@plt+0x33d8>
   18298:	mov	r0, r5
   1829c:	bl	14ee4 <strcmp@plt>
   182a0:	cmp	r0, #0
   182a4:	beq	182e0 <fputs@plt+0x3354>
   182a8:	mov	r0, r5
   182ac:	ldr	r1, [pc, #180]	; 18368 <fputs@plt+0x33dc>
   182b0:	bl	14ee4 <strcmp@plt>
   182b4:	cmp	r0, #0
   182b8:	beq	182e0 <fputs@plt+0x3354>
   182bc:	ldr	r0, [sp, #8]
   182c0:	bl	1c04c <fputs@plt+0x70c0>
   182c4:	mov	r1, sl
   182c8:	mov	r2, r0
   182cc:	mov	r0, #1
   182d0:	bl	14290 <__printf_chk@plt>
   182d4:	ldr	r0, [sp, #8]
   182d8:	bl	1bde0 <fputs@plt+0x6e54>
   182dc:	b	181d8 <fputs@plt+0x324c>
   182e0:	mov	r0, #10
   182e4:	bl	142c0 <putchar@plt>
   182e8:	b	181d8 <fputs@plt+0x324c>
   182ec:	bl	1bb5c <fputs@plt+0x6bd0>
   182f0:	mov	r0, r4
   182f4:	bl	1bb5c <fputs@plt+0x6bd0>
   182f8:	ldr	r3, [pc, #64]	; 18340 <fputs@plt+0x33b4>
   182fc:	ldr	r2, [sp, #12]
   18300:	ldr	r3, [r3]
   18304:	cmp	r2, r3
   18308:	bne	1833c <fputs@plt+0x33b0>
   1830c:	add	sp, sp, #20
   18310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18314:	bl	1b52c <fputs@plt+0x65a0>
   18318:	ldr	r1, [pc, #76]	; 1836c <fputs@plt+0x33e0>
   1831c:	mov	r2, r0
   18320:	ldr	r0, [pc, #72]	; 18370 <fputs@plt+0x33e4>
   18324:	bl	2bb40 <fputs@plt+0x16bb4>
   18328:	ldr	r0, [pc, #68]	; 18374 <fputs@plt+0x33e8>
   1832c:	bl	2bb40 <fputs@plt+0x16bb4>
   18330:	ldr	r1, [pc, #52]	; 1836c <fputs@plt+0x33e0>
   18334:	ldr	r0, [pc, #60]	; 18378 <fputs@plt+0x33ec>
   18338:	bl	2bb40 <fputs@plt+0x16bb4>
   1833c:	bl	14aac <__stack_chk_fail@plt>
   18340:	andeq	r4, r7, r0, asr #19
   18344:	andeq	r2, r4, ip, ror r2
   18348:	andeq	r2, r4, r4, lsl r3
   1834c:	strdeq	r2, [r4], -r4
   18350:	andeq	r2, r4, r4, lsl #6
   18354:	muleq	r4, r0, r2
   18358:	andeq	r6, r4, r0, lsl r9
   1835c:	andeq	r2, r4, r8, lsr #5
   18360:	andeq	r2, r4, r0, asr #5
   18364:	ldrdeq	r2, [r4], -r8
   18368:	andeq	r2, r4, r4, ror #5
   1836c:	andeq	r1, r4, r0, lsl sl
   18370:	andeq	r1, r4, r4, lsl #24
   18374:	andeq	r2, r4, r0, lsr r3
   18378:	andeq	r2, r4, r4, ror #4
   1837c:	push	{r4, r5, r6, r7, r8, lr}
   18380:	mov	r6, r0
   18384:	ldr	r5, [pc, #376]	; 18504 <fputs@plt+0x3578>
   18388:	sub	sp, sp, #8
   1838c:	mov	r7, r1
   18390:	ldr	r2, [r5, #8]
   18394:	cmp	r2, #0
   18398:	moveq	r4, r2
   1839c:	ldreq	r3, [pc, #356]	; 18508 <fputs@plt+0x357c>
   183a0:	movne	r8, #1
   183a4:	movne	r4, #3
   183a8:	ldreq	r8, [r3]
   183ac:	ldr	r3, [r0, #8]
   183b0:	ldr	r2, [r5, #12]
   183b4:	cmp	r3, #3
   183b8:	beq	183ec <fputs@plt+0x3460>
   183bc:	cmp	r2, #0
   183c0:	beq	183e0 <fputs@plt+0x3454>
   183c4:	cmp	r3, #1
   183c8:	beq	184d8 <fputs@plt+0x354c>
   183cc:	ldr	r3, [r6, #16]
   183d0:	ldr	r0, [r7, #4]
   183d4:	ldr	r2, [pc, #304]	; 1850c <fputs@plt+0x3580>
   183d8:	mov	r1, #1
   183dc:	bl	14ad0 <__fprintf_chk@plt>
   183e0:	mov	r0, #0
   183e4:	add	sp, sp, #8
   183e8:	pop	{r4, r5, r6, r7, r8, pc}
   183ec:	cmp	r2, #0
   183f0:	bne	184a8 <fputs@plt+0x351c>
   183f4:	ldr	r3, [r5, #4]
   183f8:	cmp	r3, #0
   183fc:	beq	183e0 <fputs@plt+0x3454>
   18400:	ldr	r2, [r5, #16]
   18404:	mov	r3, #1
   18408:	cmp	r2, #0
   1840c:	str	r3, [r1, #12]
   18410:	bne	18448 <fputs@plt+0x34bc>
   18414:	ldr	r0, [r0, #20]
   18418:	ldr	r2, [r1]
   1841c:	cmp	r0, #3
   18420:	ldr	r3, [r6, #4]
   18424:	beq	184fc <fputs@plt+0x3570>
   18428:	ldr	ip, [pc, #224]	; 18510 <fputs@plt+0x3584>
   1842c:	cmp	r0, #2
   18430:	ldr	r1, [pc, #220]	; 18514 <fputs@plt+0x3588>
   18434:	movne	r1, ip
   18438:	str	r1, [sp]
   1843c:	mov	r0, #1
   18440:	ldr	r1, [pc, #208]	; 18518 <fputs@plt+0x358c>
   18444:	bl	14290 <__printf_chk@plt>
   18448:	ldr	r3, [r5, #20]
   1844c:	cmp	r3, #0
   18450:	bne	184ec <fputs@plt+0x3560>
   18454:	ldr	r3, [r5, #24]
   18458:	cmp	r3, #0
   1845c:	beq	183cc <fputs@plt+0x3440>
   18460:	mov	r2, r4
   18464:	mov	r1, r8
   18468:	ldr	r0, [r6, #36]	; 0x24
   1846c:	bl	1e0bc <fputs@plt+0x9130>
   18470:	ldr	r5, [r7]
   18474:	mov	r4, r0
   18478:	ldr	r0, [r6, #36]	; 0x24
   1847c:	bl	1cf68 <fputs@plt+0x7fdc>
   18480:	ldr	r3, [r6, #40]	; 0x28
   18484:	mov	r1, r5
   18488:	str	r3, [sp]
   1848c:	mov	r3, r4
   18490:	mov	r2, r0
   18494:	ldr	r0, [pc, #128]	; 1851c <fputs@plt+0x3590>
   18498:	bl	34968 <error@@Base+0x6fd8>
   1849c:	mov	r0, r4
   184a0:	bl	14548 <free@plt>
   184a4:	b	183e0 <fputs@plt+0x3454>
   184a8:	ldr	r0, [r0, #20]
   184ac:	cmp	r0, #1
   184b0:	bne	183cc <fputs@plt+0x3440>
   184b4:	ldr	r3, [r5, #16]
   184b8:	str	r0, [r1, #12]
   184bc:	cmp	r3, #0
   184c0:	bne	183e0 <fputs@plt+0x3454>
   184c4:	ldr	r2, [r1]
   184c8:	ldr	r3, [r6, #4]
   184cc:	ldr	r1, [pc, #76]	; 18520 <fputs@plt+0x3594>
   184d0:	bl	14290 <__printf_chk@plt>
   184d4:	b	183e0 <fputs@plt+0x3454>
   184d8:	str	r3, [r1, #16]
   184dc:	ldr	r0, [pc, #64]	; 18524 <fputs@plt+0x3598>
   184e0:	ldm	r6, {r1, r2}
   184e4:	bl	2da24 <error@@Base+0x94>
   184e8:	b	183cc <fputs@plt+0x3440>
   184ec:	mov	r1, r7
   184f0:	mov	r0, r6
   184f4:	bl	17f38 <fputs@plt+0x2fac>
   184f8:	b	183e0 <fputs@plt+0x3454>
   184fc:	ldr	r1, [pc, #36]	; 18528 <fputs@plt+0x359c>
   18500:	b	18438 <fputs@plt+0x34ac>
   18504:	andeq	r5, r7, r8, rrx
   18508:	andeq	r5, r7, r8
   1850c:	andeq	r3, r4, r4, lsr #24
   18510:	andeq	r6, r4, r4, lsl #11
   18514:	andeq	r2, r4, r8, asr r3
   18518:	andeq	r2, r4, ip, ror r3
   1851c:	muleq	r4, ip, r3
   18520:	andeq	r2, r4, r0, ror #6
   18524:	andeq	r2, r4, ip, asr #4
   18528:	andeq	r2, r4, r4, asr r3
   1852c:	ldr	r3, [pc, #192]	; 185f4 <fputs@plt+0x3668>
   18530:	push	{r4, r5, r6, r7, r8, r9, lr}
   18534:	mov	r5, r1
   18538:	ldr	r2, [r3, #8]
   1853c:	ldr	r7, [pc, #180]	; 185f8 <fputs@plt+0x366c>
   18540:	cmp	r2, #0
   18544:	movne	r1, #1
   18548:	ldreq	r1, [r7]
   1854c:	movne	r2, #3
   18550:	sub	sp, sp, #12
   18554:	mov	r4, r0
   18558:	bl	1e0bc <fputs@plt+0x9130>
   1855c:	mov	r2, #4
   18560:	ldr	r1, [r7]
   18564:	mov	r6, r0
   18568:	mov	r0, r4
   1856c:	bl	1e0bc <fputs@plt+0x9130>
   18570:	cmp	r0, #0
   18574:	cmpne	r6, #0
   18578:	mov	r8, r0
   1857c:	beq	185e8 <fputs@plt+0x365c>
   18580:	mov	r0, r4
   18584:	bl	1d40c <fputs@plt+0x8480>
   18588:	ldr	r3, [pc, #108]	; 185fc <fputs@plt+0x3670>
   1858c:	cmp	r5, #0
   18590:	moveq	r5, r3
   18594:	mov	r9, r0
   18598:	mov	r0, r4
   1859c:	bl	1cf68 <fputs@plt+0x7fdc>
   185a0:	mov	r3, r5
   185a4:	mov	r1, r9
   185a8:	mov	r2, r6
   185ac:	str	r0, [sp]
   185b0:	ldr	r0, [pc, #72]	; 18600 <fputs@plt+0x3674>
   185b4:	bl	34968 <error@@Base+0x6fd8>
   185b8:	ldr	r3, [r7, #4]
   185bc:	cmp	r3, #3
   185c0:	bgt	185dc <fputs@plt+0x3650>
   185c4:	mov	r0, r8
   185c8:	bl	14548 <free@plt>
   185cc:	mov	r0, r6
   185d0:	add	sp, sp, #12
   185d4:	pop	{r4, r5, r6, r7, r8, r9, lr}
   185d8:	b	14548 <free@plt>
   185dc:	mov	r0, r8
   185e0:	bl	14be4 <puts@plt>
   185e4:	b	185c4 <fputs@plt+0x3638>
   185e8:	ldr	r1, [pc, #20]	; 18604 <fputs@plt+0x3678>
   185ec:	ldr	r0, [pc, #20]	; 18608 <fputs@plt+0x367c>
   185f0:	bl	2bb40 <fputs@plt+0x16bb4>
   185f4:	andeq	r5, r7, r8, rrx
   185f8:	andeq	r5, r7, r8
   185fc:	andeq	r2, r4, ip, ror fp
   18600:	andeq	r2, r4, ip, asr #7
   18604:	andeq	r1, r4, r0, lsr #20
   18608:	andeq	r2, r4, ip, lsr #7
   1860c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18610:	sub	sp, sp, #76	; 0x4c
   18614:	mov	r4, r1
   18618:	str	r1, [sp, #36]	; 0x24
   1861c:	ldr	r1, [pc, #1864]	; 18d6c <fputs@plt+0x3de0>
   18620:	mov	r9, r3
   18624:	ldr	r3, [sp, #112]	; 0x70
   18628:	ldr	lr, [r1]
   1862c:	mov	ip, #0
   18630:	mov	r1, r0
   18634:	mov	r0, r4
   18638:	str	r2, [sp, #24]
   1863c:	str	lr, [sp, #68]	; 0x44
   18640:	str	ip, [sp, #52]	; 0x34
   18644:	str	ip, [sp, #56]	; 0x38
   18648:	str	ip, [sp, #60]	; 0x3c
   1864c:	str	ip, [sp, #64]	; 0x40
   18650:	str	r3, [sp, #20]
   18654:	bl	31d5c <error@@Base+0x43cc>
   18658:	ldr	r1, [pc, #1808]	; 18d70 <fputs@plt+0x3de4>
   1865c:	mov	r4, r0
   18660:	str	r0, [sp, #28]
   18664:	bl	14ee4 <strcmp@plt>
   18668:	cmp	r0, #0
   1866c:	bne	18c6c <fputs@plt+0x3ce0>
   18670:	ldr	r3, [pc, #1788]	; 18d74 <fputs@plt+0x3de8>
   18674:	mov	r0, r4
   18678:	ldr	r8, [r3]
   1867c:	bl	14548 <free@plt>
   18680:	ldr	r0, [pc, #1776]	; 18d78 <fputs@plt+0x3dec>
   18684:	bl	2fcc8 <error@@Base+0x2338>
   18688:	str	r0, [sp, #28]
   1868c:	ldr	r3, [pc, #1768]	; 18d7c <fputs@plt+0x3df0>
   18690:	ldr	r3, [r3, #16]
   18694:	cmp	r3, #0
   18698:	beq	18c9c <fputs@plt+0x3d10>
   1869c:	ldr	r5, [pc, #1756]	; 18d80 <fputs@plt+0x3df4>
   186a0:	ldr	fp, [pc, #1756]	; 18d84 <fputs@plt+0x3df8>
   186a4:	mov	r4, #0
   186a8:	mov	r3, r8
   186ac:	mov	r2, #10
   186b0:	add	r1, sp, #64	; 0x40
   186b4:	add	r0, sp, #52	; 0x34
   186b8:	bl	14af4 <__getdelim@plt>
   186bc:	cmn	r0, #1
   186c0:	beq	18c18 <fputs@plt+0x3c8c>
   186c4:	ldr	r7, [sp, #52]	; 0x34
   186c8:	mov	r1, r5
   186cc:	mov	r0, r7
   186d0:	bl	14ce0 <strspn@plt>
   186d4:	add	r4, r4, #1
   186d8:	add	r6, r7, r0
   186dc:	str	r6, [sp, #44]	; 0x2c
   186e0:	ldrb	r3, [r7, r0]
   186e4:	cmp	r3, #0
   186e8:	beq	186a8 <fputs@plt+0x371c>
   186ec:	cmp	r3, #35	; 0x23
   186f0:	cmpne	r3, #10
   186f4:	addne	r2, r6, #1
   186f8:	mvnne	r1, #0
   186fc:	mvnne	r0, r6
   18700:	bne	18714 <fputs@plt+0x3788>
   18704:	b	18b6c <fputs@plt+0x3be0>
   18708:	cmp	r3, #10
   1870c:	cmpne	r3, #35	; 0x23
   18710:	beq	18850 <fputs@plt+0x38c4>
   18714:	cmp	r3, #9
   18718:	cmpne	r3, #32
   1871c:	mvnne	r1, #0
   18720:	add	r3, r0, r2
   18724:	bne	18730 <fputs@plt+0x37a4>
   18728:	cmn	r1, #1
   1872c:	moveq	r1, r3
   18730:	mov	ip, r2
   18734:	ldrb	r3, [r2], #1
   18738:	cmp	r3, #0
   1873c:	bne	18708 <fputs@plt+0x377c>
   18740:	cmn	r1, #1
   18744:	beq	18760 <fputs@plt+0x37d4>
   18748:	mov	r3, #0
   1874c:	strb	r3, [r6, r1]
   18750:	ldr	r6, [sp, #44]	; 0x2c
   18754:	ldrb	r3, [r6]
   18758:	cmp	r3, #0
   1875c:	beq	186a8 <fputs@plt+0x371c>
   18760:	mov	r2, #7
   18764:	mov	r1, fp
   18768:	mov	r0, r6
   1876c:	bl	149d4 <strncasecmp@plt>
   18770:	cmp	r0, #0
   18774:	bne	18868 <fputs@plt+0x38dc>
   18778:	ldr	r3, [sp, #24]
   1877c:	cmp	r9, #0
   18780:	eor	r7, r3, #1
   18784:	andeq	r7, r7, #1
   18788:	movne	r7, #0
   1878c:	cmp	r7, #0
   18790:	bne	18d34 <fputs@plt+0x3da8>
   18794:	add	r6, r6, #7
   18798:	mov	r1, r5
   1879c:	mov	r0, r6
   187a0:	str	r6, [sp, #44]	; 0x2c
   187a4:	bl	14ce0 <strspn@plt>
   187a8:	add	r6, r6, r0
   187ac:	str	r6, [sp, #44]	; 0x2c
   187b0:	bl	14f14 <__errno_location@plt>
   187b4:	mov	r2, r7
   187b8:	add	r1, sp, #48	; 0x30
   187bc:	mov	sl, r0
   187c0:	mov	r0, r6
   187c4:	str	r7, [sl]
   187c8:	bl	14530 <strtoull@plt>
   187cc:	ldr	r3, [sp, #44]	; 0x2c
   187d0:	ldrb	r2, [r3]
   187d4:	cmp	r2, #0
   187d8:	mov	r6, r0
   187dc:	mov	r7, r1
   187e0:	beq	18d4c <fputs@plt+0x3dc0>
   187e4:	ldr	r0, [sp, #48]	; 0x30
   187e8:	ldrb	r1, [r0]
   187ec:	cmp	r1, #0
   187f0:	cmpne	r1, #45	; 0x2d
   187f4:	bne	18d4c <fputs@plt+0x3dc0>
   187f8:	ldr	r2, [sl]
   187fc:	and	r3, r6, r7
   18800:	cmp	r2, #34	; 0x22
   18804:	cmneq	r3, #1
   18808:	moveq	r2, #1
   1880c:	movne	r2, #0
   18810:	beq	18d3c <fputs@plt+0x3db0>
   18814:	cmp	r1, #45	; 0x2d
   18818:	movne	r0, r6
   1881c:	movne	r1, r7
   18820:	beq	189c0 <fputs@plt+0x3a34>
   18824:	strd	r0, [sp]
   18828:	mov	r2, r6
   1882c:	mov	r3, r7
   18830:	mov	r1, r9
   18834:	ldr	r0, [sp, #20]
   18838:	bl	26e4c <fputs@plt+0x11ec0>
   1883c:	cmp	r0, #0
   18840:	beq	186a8 <fputs@plt+0x371c>
   18844:	ldr	r1, [pc, #1340]	; 18d88 <fputs@plt+0x3dfc>
   18848:	ldr	r0, [pc, #1340]	; 18d8c <fputs@plt+0x3e00>
   1884c:	bl	2bb40 <fputs@plt+0x16bb4>
   18850:	cmn	r1, #1
   18854:	mov	r3, #0
   18858:	strb	r3, [ip]
   1885c:	ldrne	r6, [sp, #44]	; 0x2c
   18860:	bne	18748 <fputs@plt+0x37bc>
   18864:	b	18750 <fputs@plt+0x37c4>
   18868:	mov	r2, #3
   1886c:	ldr	r1, [pc, #1308]	; 18d90 <fputs@plt+0x3e04>
   18870:	mov	r0, r6
   18874:	bl	149d4 <strncasecmp@plt>
   18878:	cmp	r0, #0
   1887c:	bne	188dc <fputs@plt+0x3950>
   18880:	ldr	r3, [sp, #24]
   18884:	cmp	r9, #0
   18888:	eor	r3, r3, #1
   1888c:	andeq	r3, r3, #1
   18890:	movne	r3, #0
   18894:	cmp	r3, #0
   18898:	bne	18d64 <fputs@plt+0x3dd8>
   1889c:	add	r6, r6, #3
   188a0:	mov	r0, r6
   188a4:	mov	r1, r5
   188a8:	str	r6, [sp, #44]	; 0x2c
   188ac:	bl	14ce0 <strspn@plt>
   188b0:	mov	r1, r9
   188b4:	add	r6, r6, r0
   188b8:	mov	r2, r6
   188bc:	ldr	r0, [sp, #20]
   188c0:	str	r6, [sp, #44]	; 0x2c
   188c4:	bl	273c0 <fputs@plt+0x12434>
   188c8:	cmp	r0, #0
   188cc:	beq	186a8 <fputs@plt+0x371c>
   188d0:	ldr	r1, [pc, #1200]	; 18d88 <fputs@plt+0x3dfc>
   188d4:	ldr	r0, [pc, #1208]	; 18d94 <fputs@plt+0x3e08>
   188d8:	bl	2bb40 <fputs@plt+0x16bb4>
   188dc:	mov	r2, #5
   188e0:	ldr	r1, [pc, #1200]	; 18d98 <fputs@plt+0x3e0c>
   188e4:	mov	r0, r6
   188e8:	bl	149d4 <strncasecmp@plt>
   188ec:	cmp	r0, #0
   188f0:	beq	18a70 <fputs@plt+0x3ae4>
   188f4:	mov	r2, #4
   188f8:	ldr	r1, [pc, #1180]	; 18d9c <fputs@plt+0x3e10>
   188fc:	mov	r0, r6
   18900:	bl	149d4 <strncasecmp@plt>
   18904:	subs	sl, r0, #0
   18908:	bne	18a30 <fputs@plt+0x3aa4>
   1890c:	add	r6, r6, #4
   18910:	mov	r0, r6
   18914:	mov	r1, r5
   18918:	str	r6, [sp, #44]	; 0x2c
   1891c:	bl	14ce0 <strspn@plt>
   18920:	mov	r7, #1
   18924:	str	sl, [sp, #32]
   18928:	add	r6, r6, r0
   1892c:	str	r6, [sp, #44]	; 0x2c
   18930:	mov	r0, #11
   18934:	bl	1d938 <fputs@plt+0x89ac>
   18938:	subs	r6, r0, #0
   1893c:	beq	18d5c <fputs@plt+0x3dd0>
   18940:	add	r1, sp, #44	; 0x2c
   18944:	bl	218d8 <fputs@plt+0xc94c>
   18948:	cmp	r0, #0
   1894c:	bne	18d18 <fputs@plt+0x3d8c>
   18950:	cmp	r7, #0
   18954:	bne	18b78 <fputs@plt+0x3bec>
   18958:	cmp	sl, #0
   1895c:	bne	18be4 <fputs@plt+0x3c58>
   18960:	ldr	r3, [sp, #32]
   18964:	cmp	r3, #0
   18968:	beq	18bd0 <fputs@plt+0x3c44>
   1896c:	add	r3, sp, #60	; 0x3c
   18970:	add	r2, sp, #56	; 0x38
   18974:	mov	r1, #2
   18978:	mov	r0, r6
   1897c:	bl	1df78 <fputs@plt+0x8fec>
   18980:	cmp	r0, #0
   18984:	bne	18d08 <fputs@plt+0x3d7c>
   18988:	ldr	r2, [sp, #60]	; 0x3c
   1898c:	ldr	r1, [sp, #56]	; 0x38
   18990:	ldr	r0, [sp, #20]
   18994:	bl	277ac <fputs@plt+0x12820>
   18998:	mov	r7, r0
   1899c:	cmp	r7, #0
   189a0:	bne	18cf0 <fputs@plt+0x3d64>
   189a4:	ldrd	r0, [sp, #56]	; 0x38
   189a8:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   189ac:	mov	r0, r6
   189b0:	str	r7, [sp, #56]	; 0x38
   189b4:	str	r7, [sp, #60]	; 0x3c
   189b8:	bl	1d72c <fputs@plt+0x87a0>
   189bc:	b	186a8 <fputs@plt+0x371c>
   189c0:	add	r3, r0, #1
   189c4:	mov	r0, r3
   189c8:	str	r2, [sl]
   189cc:	add	r1, sp, #48	; 0x30
   189d0:	str	r3, [sp, #44]	; 0x2c
   189d4:	bl	14530 <strtoull@plt>
   189d8:	ldr	r3, [sp, #44]	; 0x2c
   189dc:	ldrb	r2, [r3]
   189e0:	cmp	r2, #0
   189e4:	beq	18d4c <fputs@plt+0x3dc0>
   189e8:	ldr	r2, [sp, #48]	; 0x30
   189ec:	ldrb	r2, [r2]
   189f0:	cmp	r2, #0
   189f4:	bne	18d4c <fputs@plt+0x3dc0>
   189f8:	ldr	r2, [sl]
   189fc:	and	r3, r0, r1
   18a00:	cmp	r2, #34	; 0x22
   18a04:	cmneq	r3, #1
   18a08:	beq	18d3c <fputs@plt+0x3db0>
   18a0c:	cmp	r7, r1
   18a10:	cmpeq	r6, r0
   18a14:	bcc	18824 <fputs@plt+0x3898>
   18a18:	strd	r0, [sp, #8]
   18a1c:	strd	r6, [sp]
   18a20:	mov	r2, r4
   18a24:	ldr	r1, [sp, #28]
   18a28:	ldr	r0, [pc, #880]	; 18da0 <fputs@plt+0x3e14>
   18a2c:	bl	2bb40 <fputs@plt+0x16bb4>
   18a30:	mov	r2, #5
   18a34:	ldr	r1, [pc, #872]	; 18da4 <fputs@plt+0x3e18>
   18a38:	mov	r0, r6
   18a3c:	bl	149d4 <strncasecmp@plt>
   18a40:	subs	r7, r0, #0
   18a44:	bne	18b8c <fputs@plt+0x3c00>
   18a48:	add	r6, r6, #5
   18a4c:	mov	r0, r6
   18a50:	mov	r1, r5
   18a54:	str	r6, [sp, #44]	; 0x2c
   18a58:	bl	14ce0 <strspn@plt>
   18a5c:	mov	sl, #1
   18a60:	str	r7, [sp, #32]
   18a64:	add	r6, r6, r0
   18a68:	str	r6, [sp, #44]	; 0x2c
   18a6c:	b	18930 <fputs@plt+0x39a4>
   18a70:	add	r6, r6, #5
   18a74:	mov	r0, r6
   18a78:	mov	r1, r5
   18a7c:	str	r6, [sp, #44]	; 0x2c
   18a80:	bl	14ce0 <strspn@plt>
   18a84:	mov	r2, #7
   18a88:	ldr	r1, [pc, #792]	; 18da8 <fputs@plt+0x3e1c>
   18a8c:	add	r6, r6, r0
   18a90:	mov	r0, r6
   18a94:	str	r6, [sp, #44]	; 0x2c
   18a98:	bl	14d94 <strncmp@plt>
   18a9c:	subs	sl, r0, #0
   18aa0:	bne	18ce0 <fputs@plt+0x3d54>
   18aa4:	add	r1, r6, #7
   18aa8:	mov	r0, r1
   18aac:	str	r1, [sp, #32]
   18ab0:	bl	14710 <strlen@plt>
   18ab4:	mov	r6, r0
   18ab8:	add	r0, r0, #5
   18abc:	bl	2fbe4 <error@@Base+0x2254>
   18ac0:	ldr	r1, [sp, #32]
   18ac4:	add	r2, r6, #1
   18ac8:	mov	r7, r0
   18acc:	bl	40148 <mkdtemp@@Base+0xd98>
   18ad0:	tst	r6, #3
   18ad4:	addne	r3, r7, r6
   18ad8:	movne	r1, sl
   18adc:	rsbne	ip, r7, #1
   18ae0:	movne	r0, #61	; 0x3d
   18ae4:	beq	18afc <fputs@plt+0x3b70>
   18ae8:	add	r2, ip, r3
   18aec:	tst	r2, #3
   18af0:	strb	r0, [r3]
   18af4:	strb	r1, [r3, #1]!
   18af8:	bne	18ae8 <fputs@plt+0x3b5c>
   18afc:	bl	1b974 <fputs@plt+0x69e8>
   18b00:	subs	r6, r0, #0
   18b04:	beq	18cd4 <fputs@plt+0x3d48>
   18b08:	mov	r1, r7
   18b0c:	bl	24cb4 <fputs@plt+0xfd28>
   18b10:	cmp	r0, #0
   18b14:	bne	18cbc <fputs@plt+0x3d30>
   18b18:	mov	r0, r7
   18b1c:	bl	14548 <free@plt>
   18b20:	mov	r0, r6
   18b24:	bl	1c04c <fputs@plt+0x70c0>
   18b28:	str	r0, [sp, #60]	; 0x3c
   18b2c:	bl	2fbe4 <error@@Base+0x2254>
   18b30:	mov	r7, r0
   18b34:	mov	r0, r6
   18b38:	str	r7, [sp, #56]	; 0x38
   18b3c:	bl	1c19c <fputs@plt+0x7210>
   18b40:	ldr	r2, [sp, #60]	; 0x3c
   18b44:	mov	r1, r0
   18b48:	mov	r0, r7
   18b4c:	bl	14788 <memcpy@plt>
   18b50:	mov	r0, r6
   18b54:	bl	1bb5c <fputs@plt+0x6bd0>
   18b58:	ldr	r2, [sp, #60]	; 0x3c
   18b5c:	ldr	r1, [sp, #56]	; 0x38
   18b60:	ldr	r0, [sp, #20]
   18b64:	bl	277ac <fputs@plt+0x12820>
   18b68:	b	186a8 <fputs@plt+0x371c>
   18b6c:	mov	r3, #0
   18b70:	strb	r3, [r7, r0]
   18b74:	b	18750 <fputs@plt+0x37c4>
   18b78:	mov	r1, r6
   18b7c:	ldr	r0, [sp, #20]
   18b80:	bl	276e4 <fputs@plt+0x12758>
   18b84:	mov	r7, r0
   18b88:	b	1899c <fputs@plt+0x3a10>
   18b8c:	mov	r2, #7
   18b90:	ldr	r1, [pc, #532]	; 18dac <fputs@plt+0x3e20>
   18b94:	mov	r0, r6
   18b98:	bl	149d4 <strncasecmp@plt>
   18b9c:	subs	r7, r0, #0
   18ba0:	bne	18c58 <fputs@plt+0x3ccc>
   18ba4:	add	r6, r6, #7
   18ba8:	mov	r0, r6
   18bac:	mov	r1, r5
   18bb0:	str	r6, [sp, #44]	; 0x2c
   18bb4:	bl	14ce0 <strspn@plt>
   18bb8:	mov	r3, #1
   18bbc:	mov	sl, r7
   18bc0:	str	r3, [sp, #32]
   18bc4:	add	r6, r6, r0
   18bc8:	str	r6, [sp, #44]	; 0x2c
   18bcc:	b	18930 <fputs@plt+0x39a4>
   18bd0:	mov	r1, r6
   18bd4:	ldr	r0, [sp, #20]
   18bd8:	bl	277f4 <fputs@plt+0x12868>
   18bdc:	mov	r7, r0
   18be0:	b	1899c <fputs@plt+0x3a10>
   18be4:	add	r3, sp, #60	; 0x3c
   18be8:	add	r2, sp, #56	; 0x38
   18bec:	mov	r1, #1
   18bf0:	mov	r0, r6
   18bf4:	bl	1df78 <fputs@plt+0x8fec>
   18bf8:	cmp	r0, #0
   18bfc:	bne	18d08 <fputs@plt+0x3d7c>
   18c00:	ldr	r2, [sp, #60]	; 0x3c
   18c04:	ldr	r1, [sp, #56]	; 0x38
   18c08:	ldr	r0, [sp, #20]
   18c0c:	bl	27764 <fputs@plt+0x127d8>
   18c10:	mov	r7, r0
   18c14:	b	1899c <fputs@plt+0x3a10>
   18c18:	ldr	r1, [pc, #336]	; 18d70 <fputs@plt+0x3de4>
   18c1c:	ldr	r0, [sp, #28]
   18c20:	bl	14ee4 <strcmp@plt>
   18c24:	cmp	r0, #0
   18c28:	bne	18cb0 <fputs@plt+0x3d24>
   18c2c:	ldr	r0, [sp, #52]	; 0x34
   18c30:	bl	14548 <free@plt>
   18c34:	ldr	r0, [sp, #28]
   18c38:	bl	14548 <free@plt>
   18c3c:	ldr	r3, [pc, #296]	; 18d6c <fputs@plt+0x3de0>
   18c40:	ldr	r2, [sp, #68]	; 0x44
   18c44:	ldr	r3, [r3]
   18c48:	cmp	r2, r3
   18c4c:	bne	18d30 <fputs@plt+0x3da4>
   18c50:	add	sp, sp, #76	; 0x4c
   18c54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c58:	mov	r3, #0
   18c5c:	str	r3, [sp, #32]
   18c60:	mov	sl, r3
   18c64:	mov	r7, r3
   18c68:	b	18930 <fputs@plt+0x39a4>
   18c6c:	ldr	r1, [pc, #316]	; 18db0 <fputs@plt+0x3e24>
   18c70:	ldr	r0, [sp, #28]
   18c74:	bl	147ac <fopen64@plt>
   18c78:	subs	r8, r0, #0
   18c7c:	bne	1868c <fputs@plt+0x3700>
   18c80:	bl	14f14 <__errno_location@plt>
   18c84:	ldr	r0, [r0]
   18c88:	bl	140a4 <strerror@plt>
   18c8c:	ldr	r1, [sp, #28]
   18c90:	mov	r2, r0
   18c94:	ldr	r0, [pc, #280]	; 18db4 <fputs@plt+0x3e28>
   18c98:	bl	2bb40 <fputs@plt+0x16bb4>
   18c9c:	ldr	r2, [sp, #28]
   18ca0:	ldr	r1, [pc, #272]	; 18db8 <fputs@plt+0x3e2c>
   18ca4:	mov	r0, #1
   18ca8:	bl	14290 <__printf_chk@plt>
   18cac:	b	1869c <fputs@plt+0x3710>
   18cb0:	mov	r0, r8
   18cb4:	bl	14260 <fclose@plt>
   18cb8:	b	18c2c <fputs@plt+0x3ca0>
   18cbc:	bl	1b52c <fputs@plt+0x65a0>
   18cc0:	mov	r2, r4
   18cc4:	ldr	r1, [sp, #36]	; 0x24
   18cc8:	mov	r3, r0
   18ccc:	ldr	r0, [pc, #232]	; 18dbc <fputs@plt+0x3e30>
   18cd0:	bl	2bb40 <fputs@plt+0x16bb4>
   18cd4:	ldr	r1, [pc, #228]	; 18dc0 <fputs@plt+0x3e34>
   18cd8:	ldr	r0, [pc, #228]	; 18dc4 <fputs@plt+0x3e38>
   18cdc:	bl	2bb40 <fputs@plt+0x16bb4>
   18ce0:	mov	r2, r4
   18ce4:	ldr	r1, [sp, #36]	; 0x24
   18ce8:	ldr	r0, [pc, #216]	; 18dc8 <fputs@plt+0x3e3c>
   18cec:	bl	2bb40 <fputs@plt+0x16bb4>
   18cf0:	mov	r0, r7
   18cf4:	bl	1b52c <fputs@plt+0x65a0>
   18cf8:	ldr	r1, [pc, #136]	; 18d88 <fputs@plt+0x3dfc>
   18cfc:	mov	r2, r0
   18d00:	ldr	r0, [pc, #196]	; 18dcc <fputs@plt+0x3e40>
   18d04:	bl	2bb40 <fputs@plt+0x16bb4>
   18d08:	mov	r2, r4
   18d0c:	ldr	r1, [sp, #36]	; 0x24
   18d10:	ldr	r0, [pc, #184]	; 18dd0 <fputs@plt+0x3e44>
   18d14:	bl	2bb40 <fputs@plt+0x16bb4>
   18d18:	bl	1b52c <fputs@plt+0x65a0>
   18d1c:	mov	r2, r4
   18d20:	ldr	r1, [sp, #28]
   18d24:	mov	r3, r0
   18d28:	ldr	r0, [pc, #164]	; 18dd4 <fputs@plt+0x3e48>
   18d2c:	bl	2bb40 <fputs@plt+0x16bb4>
   18d30:	bl	14aac <__stack_chk_fail@plt>
   18d34:	ldr	r0, [pc, #156]	; 18dd8 <fputs@plt+0x3e4c>
   18d38:	bl	2bb40 <fputs@plt+0x16bb4>
   18d3c:	mov	r2, r4
   18d40:	ldr	r1, [sp, #28]
   18d44:	ldr	r0, [pc, #144]	; 18ddc <fputs@plt+0x3e50>
   18d48:	bl	2bb40 <fputs@plt+0x16bb4>
   18d4c:	mov	r2, r4
   18d50:	ldr	r1, [sp, #28]
   18d54:	ldr	r0, [pc, #132]	; 18de0 <fputs@plt+0x3e54>
   18d58:	bl	2bb40 <fputs@plt+0x16bb4>
   18d5c:	ldr	r0, [pc, #128]	; 18de4 <fputs@plt+0x3e58>
   18d60:	bl	2bb40 <fputs@plt+0x16bb4>
   18d64:	ldr	r0, [pc, #124]	; 18de8 <fputs@plt+0x3e5c>
   18d68:	bl	2bb40 <fputs@plt+0x16bb4>
   18d6c:	andeq	r4, r7, r0, asr #19
   18d70:	andeq	r3, r4, ip, lsl sl
   18d74:	andeq	r5, r7, r8, asr r0
   18d78:	ldrdeq	r2, [r4], -ip
   18d7c:	andeq	r5, r7, r8, rrx
   18d80:	andeq	r2, r4, r4, lsl r4
   18d84:	andeq	r2, r4, r8, lsl r4
   18d88:	andeq	r1, r4, r4, lsr sl
   18d8c:	andeq	r2, r4, ip, asr #9
   18d90:	andeq	r2, r4, r8, ror #9
   18d94:	andeq	r2, r4, r0, lsr r5
   18d98:	andeq	r2, r4, ip, asr #10
   18d9c:			; <UNDEFINED> instruction: 0x000425b8
   18da0:	andeq	r2, r4, r4, lsr #9
   18da4:	andeq	r2, r4, r0, asr #11
   18da8:	andeq	r2, r4, r4, asr r5
   18dac:	andeq	r2, r4, r8, asr #11
   18db0:	strdeq	r3, [r4], -r0
   18db4:	strdeq	r2, [r4], -r0
   18db8:	andeq	r2, r4, r0, lsl #8
   18dbc:	muleq	r4, r8, r5
   18dc0:	andeq	r1, r4, ip, asr #20
   18dc4:	andeq	r2, r4, r0, lsl #11
   18dc8:	andeq	r2, r4, ip, asr r5
   18dcc:	andeq	r2, r4, r0, lsl r6
   18dd0:	strdeq	r2, [r4], -r4
   18dd4:	ldrdeq	r2, [r4], -ip
   18dd8:	andeq	r2, r4, r0, lsr #8
   18ddc:	andeq	r2, r4, r8, lsl #9
   18de0:	andeq	r2, r4, ip, ror #8
   18de4:	ldrdeq	r2, [r4], -r0
   18de8:	andeq	r2, r4, ip, ror #9
   18dec:	push	{r4, r5, r6, r7, r8, lr}
   18df0:	mov	r3, r2
   18df4:	mov	r4, r1
   18df8:	mov	r5, r2
   18dfc:	mov	r6, r0
   18e00:	mov	r2, r1
   18e04:	ldr	r0, [pc, #116]	; 18e80 <fputs@plt+0x3ef4>
   18e08:	ldr	r1, [pc, #116]	; 18e84 <fputs@plt+0x3ef8>
   18e0c:	bl	2db84 <error@@Base+0x1f4>
   18e10:	bl	1b974 <fputs@plt+0x69e8>
   18e14:	subs	r7, r0, #0
   18e18:	beq	18e74 <fputs@plt+0x3ee8>
   18e1c:	mov	r1, r5
   18e20:	bl	24620 <fputs@plt+0xf694>
   18e24:	cmp	r0, #0
   18e28:	bne	18e60 <fputs@plt+0x3ed4>
   18e2c:	mov	r1, r4
   18e30:	mov	r0, r6
   18e34:	bl	24620 <fputs@plt+0xf694>
   18e38:	cmp	r0, #0
   18e3c:	bne	18e60 <fputs@plt+0x3ed4>
   18e40:	mov	r0, r6
   18e44:	mov	r1, r7
   18e48:	bl	24650 <fputs@plt+0xf6c4>
   18e4c:	cmp	r0, #0
   18e50:	bne	18e60 <fputs@plt+0x3ed4>
   18e54:	mov	r0, r7
   18e58:	pop	{r4, r5, r6, r7, r8, lr}
   18e5c:	b	1bb5c <fputs@plt+0x6bd0>
   18e60:	bl	1b52c <fputs@plt+0x65a0>
   18e64:	ldr	r1, [pc, #24]	; 18e84 <fputs@plt+0x3ef8>
   18e68:	mov	r2, r0
   18e6c:	ldr	r0, [pc, #20]	; 18e88 <fputs@plt+0x3efc>
   18e70:	bl	2bb40 <fputs@plt+0x16bb4>
   18e74:	ldr	r1, [pc, #8]	; 18e84 <fputs@plt+0x3ef8>
   18e78:	ldr	r0, [pc, #12]	; 18e8c <fputs@plt+0x3f00>
   18e7c:	bl	2bb40 <fputs@plt+0x16bb4>
   18e80:	andeq	r2, r4, ip, lsr #12
   18e84:	andeq	r1, r4, ip, asr sl
   18e88:	andeq	r1, r4, r4, lsl #24
   18e8c:	andeq	r2, r4, r0, lsl #11
   18e90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18e94:	mov	r6, r1
   18e98:	mov	r5, r0
   18e9c:	bl	1bde0 <fputs@plt+0x6e54>
   18ea0:	ands	r8, r6, #1
   18ea4:	and	r6, r6, #2
   18ea8:	beq	18f6c <fputs@plt+0x3fe0>
   18eac:	ldr	r4, [pc, #380]	; 19030 <fputs@plt+0x40a4>
   18eb0:	ldr	r2, [r4, #28]
   18eb4:	cmp	r2, #0
   18eb8:	beq	18ec8 <fputs@plt+0x3f3c>
   18ebc:	ldr	r1, [pc, #368]	; 19034 <fputs@plt+0x40a8>
   18ec0:	mov	r0, r5
   18ec4:	bl	18dec <fputs@plt+0x3e60>
   18ec8:	cmp	r6, #0
   18ecc:	bne	18f74 <fputs@plt+0x3fe8>
   18ed0:	ldr	r2, [r4, #32]
   18ed4:	cmp	r2, #0
   18ed8:	beq	18ee8 <fputs@plt+0x3f5c>
   18edc:	ldr	r1, [pc, #340]	; 19038 <fputs@plt+0x40ac>
   18ee0:	mov	r0, r5
   18ee4:	bl	18dec <fputs@plt+0x3e60>
   18ee8:	ldr	r9, [pc, #332]	; 1903c <fputs@plt+0x40b0>
   18eec:	ldr	r3, [r9]
   18ef0:	cmp	r3, #0
   18ef4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18ef8:	ldr	r7, [pc, #320]	; 19040 <fputs@plt+0x40b4>
   18efc:	mov	r4, #0
   18f00:	b	18f38 <fputs@plt+0x3fac>
   18f04:	cmp	r8, #0
   18f08:	bne	18f28 <fputs@plt+0x3f9c>
   18f0c:	ldr	ip, [ip, #4]
   18f10:	ldr	r3, [r3, r2, lsl #2]
   18f14:	cmp	ip, #0
   18f18:	mov	r2, ip
   18f1c:	mov	r1, r3
   18f20:	beq	18f60 <fputs@plt+0x3fd4>
   18f24:	bl	18dec <fputs@plt+0x3e60>
   18f28:	ldr	r3, [r9]
   18f2c:	add	r4, r4, #1
   18f30:	cmp	r3, r4
   18f34:	popls	{r4, r5, r6, r7, r8, r9, sl, pc}
   18f38:	add	r2, r4, r4, lsl #1
   18f3c:	ldr	r3, [r7]
   18f40:	mov	r0, r5
   18f44:	add	ip, r3, r2, lsl #2
   18f48:	ldr	r1, [ip, #8]
   18f4c:	cmp	r1, #0
   18f50:	beq	18f04 <fputs@plt+0x3f78>
   18f54:	cmp	r6, #0
   18f58:	beq	18f0c <fputs@plt+0x3f80>
   18f5c:	b	18f28 <fputs@plt+0x3f9c>
   18f60:	mov	r0, r5
   18f64:	bl	17c9c <fputs@plt+0x2d10>
   18f68:	b	18f28 <fputs@plt+0x3f9c>
   18f6c:	cmp	r6, #0
   18f70:	beq	18ee8 <fputs@plt+0x3f5c>
   18f74:	ldr	r4, [pc, #200]	; 19044 <fputs@plt+0x40b8>
   18f78:	ldr	r3, [r4, #8]
   18f7c:	tst	r3, #1
   18f80:	bne	18fc0 <fputs@plt+0x4034>
   18f84:	tst	r3, #2
   18f88:	bne	18fd8 <fputs@plt+0x404c>
   18f8c:	tst	r3, #4
   18f90:	bne	18ff0 <fputs@plt+0x4064>
   18f94:	tst	r3, #8
   18f98:	bne	19008 <fputs@plt+0x407c>
   18f9c:	tst	r3, #16
   18fa0:	bne	19020 <fputs@plt+0x4094>
   18fa4:	cmp	r8, #0
   18fa8:	beq	18ee8 <fputs@plt+0x3f5c>
   18fac:	ldr	r4, [pc, #124]	; 19030 <fputs@plt+0x40a4>
   18fb0:	ldr	r2, [r4, #32]
   18fb4:	cmp	r2, #0
   18fb8:	bne	18edc <fputs@plt+0x3f50>
   18fbc:	b	18ee8 <fputs@plt+0x3f5c>
   18fc0:	ldr	r1, [pc, #128]	; 19048 <fputs@plt+0x40bc>
   18fc4:	mov	r0, r5
   18fc8:	bl	17c9c <fputs@plt+0x2d10>
   18fcc:	ldr	r3, [r4, #8]
   18fd0:	tst	r3, #2
   18fd4:	beq	18f8c <fputs@plt+0x4000>
   18fd8:	ldr	r1, [pc, #108]	; 1904c <fputs@plt+0x40c0>
   18fdc:	mov	r0, r5
   18fe0:	bl	17c9c <fputs@plt+0x2d10>
   18fe4:	ldr	r3, [r4, #8]
   18fe8:	tst	r3, #4
   18fec:	beq	18f94 <fputs@plt+0x4008>
   18ff0:	ldr	r1, [pc, #88]	; 19050 <fputs@plt+0x40c4>
   18ff4:	mov	r0, r5
   18ff8:	bl	17c9c <fputs@plt+0x2d10>
   18ffc:	ldr	r3, [r4, #8]
   19000:	tst	r3, #8
   19004:	beq	18f9c <fputs@plt+0x4010>
   19008:	ldr	r1, [pc, #68]	; 19054 <fputs@plt+0x40c8>
   1900c:	mov	r0, r5
   19010:	bl	17c9c <fputs@plt+0x2d10>
   19014:	ldr	r3, [r4, #8]
   19018:	tst	r3, #16
   1901c:	beq	18fa4 <fputs@plt+0x4018>
   19020:	ldr	r1, [pc, #48]	; 19058 <fputs@plt+0x40cc>
   19024:	mov	r0, r5
   19028:	bl	17c9c <fputs@plt+0x2d10>
   1902c:	b	18fa4 <fputs@plt+0x4018>
   19030:	andeq	r5, r7, r8, rrx
   19034:	strdeq	r2, [r4], -r4
   19038:	andeq	r2, r4, r4, lsl #6
   1903c:	andeq	r6, r7, ip, lsl r4
   19040:	andeq	r6, r7, r0, lsr #8
   19044:	andeq	r5, r7, r8
   19048:	muleq	r4, r0, r2
   1904c:	andeq	r2, r4, r8, lsr #5
   19050:	andeq	r2, r4, r0, asr #5
   19054:	ldrdeq	r2, [r4], -r8
   19058:	andeq	r2, r4, r4, ror #5
   1905c:	ldr	r3, [pc, #1652]	; 196d8 <fputs@plt+0x474c>
   19060:	ldr	r6, [pc, #1652]	; 196dc <fputs@plt+0x4750>
   19064:	push	{r7, fp, lr}
   19068:	mov	r9, r0
   1906c:	sub	sp, sp, #148	; 0x94
   19070:	ldr	ip, [r3]
   19074:	mov	r0, #1
   19078:	mvn	r3, #0
   1907c:	mov	r4, r2
   19080:	str	r1, [sp, #28]
   19084:	str	ip, [sp, #140]	; 0x8c
   19088:	str	r3, [sp, #48]	; 0x30
   1908c:	bl	37190 <error@@Base+0x9800>
   19090:	ldr	r1, [r9]
   19094:	ldr	r0, [r6, #36]	; 0x24
   19098:	bl	31d5c <error@@Base+0x43cc>
   1909c:	ldr	r2, [r6, #40]	; 0x28
   190a0:	cmp	r2, #0
   190a4:	str	r0, [sp, #60]	; 0x3c
   190a8:	beq	19448 <fputs@plt+0x44bc>
   190ac:	mov	r3, #0
   190b0:	mov	r2, r3
   190b4:	add	r1, sp, #72	; 0x48
   190b8:	mov	r7, r0
   190bc:	str	r3, [sp, #68]	; 0x44
   190c0:	bl	2adb8 <fputs@plt+0x15e2c>
   190c4:	subs	r5, r0, #0
   190c8:	bne	196c4 <fputs@plt+0x4738>
   190cc:	add	r2, sp, #68	; 0x44
   190d0:	ldr	r1, [r6]
   190d4:	ldr	r0, [r6, #40]	; 0x28
   190d8:	bl	37264 <error@@Base+0x98d4>
   190dc:	ldr	r1, [pc, #1532]	; 196e0 <fputs@plt+0x4754>
   190e0:	mov	r8, r0
   190e4:	mov	r2, r0
   190e8:	ldr	r0, [pc, #1524]	; 196e4 <fputs@plt+0x4758>
   190ec:	bl	2db84 <error@@Base+0x1f4>
   190f0:	cmp	r8, #0
   190f4:	movgt	sl, r5
   190f8:	ldrgt	r7, [sp, #68]	; 0x44
   190fc:	bgt	19124 <fputs@plt+0x4198>
   19100:	b	196bc <fputs@plt+0x4730>
   19104:	ldr	r7, [sp, #68]	; 0x44
   19108:	ldr	sl, [r7, r5, lsl #2]
   1910c:	mov	r0, r5
   19110:	mov	r1, #1
   19114:	bl	416ac <mkdtemp@@Base+0x22fc>
   19118:	cmp	r8, r0
   1911c:	mov	r5, r0
   19120:	beq	1914c <fputs@plt+0x41c0>
   19124:	ldr	r1, [r7, r5, lsl #2]
   19128:	ldr	r0, [sp, #72]	; 0x48
   1912c:	bl	1da64 <fputs@plt+0x8ad8>
   19130:	cmp	r0, #0
   19134:	bne	19104 <fputs@plt+0x4178>
   19138:	ldr	r3, [sp, #68]	; 0x44
   1913c:	ldr	r0, [r3, r5, lsl #2]
   19140:	bl	1d72c <fputs@plt+0x87a0>
   19144:	ldr	r7, [sp, #68]	; 0x44
   19148:	b	1910c <fputs@plt+0x4180>
   1914c:	mov	r0, r7
   19150:	bl	14548 <free@plt>
   19154:	ldr	r0, [sp, #72]	; 0x48
   19158:	bl	1d72c <fputs@plt+0x87a0>
   1915c:	cmp	sl, #0
   19160:	str	sl, [sp, #52]	; 0x34
   19164:	beq	19568 <fputs@plt+0x45dc>
   19168:	ldr	r0, [sp, #60]	; 0x3c
   1916c:	bl	14548 <free@plt>
   19170:	ldr	r0, [r6, #48]	; 0x30
   19174:	cmp	r0, #0
   19178:	beq	19190 <fputs@plt+0x4204>
   1917c:	bl	1d0f8 <fputs@plt+0x816c>
   19180:	ldr	r3, [sp, #52]	; 0x34
   19184:	ldr	r2, [r3]
   19188:	cmp	r0, r2
   1918c:	bne	19538 <fputs@plt+0x45ac>
   19190:	ldr	r3, [sp, #28]
   19194:	cmp	r3, #0
   19198:	ble	193b4 <fputs@plt+0x4428>
   1919c:	mov	r5, #0
   191a0:	sub	r3, r4, #4
   191a4:	ldr	r7, [pc, #1340]	; 196e8 <fputs@plt+0x475c>
   191a8:	ldr	sl, [pc, #1340]	; 196ec <fputs@plt+0x4760>
   191ac:	str	r9, [sp, #36]	; 0x24
   191b0:	mov	r8, r5
   191b4:	mov	r9, r3
   191b8:	str	r5, [sp, #32]
   191bc:	ldr	r0, [r6, #52]	; 0x34
   191c0:	cmp	r0, #0
   191c4:	moveq	r4, r0
   191c8:	bne	193c0 <fputs@plt+0x4434>
   191cc:	ldr	r3, [sp, #36]	; 0x24
   191d0:	ldr	r0, [r9, #4]!
   191d4:	ldr	r1, [r3]
   191d8:	bl	31d5c <error@@Base+0x43cc>
   191dc:	add	r2, sp, #68	; 0x44
   191e0:	add	r1, sp, #56	; 0x38
   191e4:	str	r0, [sp, #60]	; 0x3c
   191e8:	bl	2adb8 <fputs@plt+0x15e2c>
   191ec:	cmp	r0, #0
   191f0:	bne	195d0 <fputs@plt+0x4644>
   191f4:	ldr	r0, [sp, #56]	; 0x38
   191f8:	ldr	r3, [r0]
   191fc:	cmp	r3, #8
   19200:	cmpne	r3, #3
   19204:	bhi	195ec <fputs@plt+0x4660>
   19208:	bl	1f6f0 <fputs@plt+0xa764>
   1920c:	cmp	r0, #0
   19210:	bne	19608 <fputs@plt+0x467c>
   19214:	ldr	r1, [sp, #56]	; 0x38
   19218:	ldr	r2, [sl, #12]
   1921c:	ldr	r0, [r6, #64]	; 0x40
   19220:	ldr	r3, [r1, #52]	; 0x34
   19224:	str	r2, [r3, #4]
   19228:	ldr	ip, [r1, #52]	; 0x34
   1922c:	ldrd	r2, [r6, #56]	; 0x38
   19230:	strd	r2, [ip, #8]
   19234:	ldr	fp, [r1, #52]	; 0x34
   19238:	bl	2fcc8 <error@@Base+0x2338>
   1923c:	ldr	ip, [sp, #56]	; 0x38
   19240:	ldr	lr, [sp, #32]
   19244:	ldrd	r2, [r6, #72]	; 0x48
   19248:	mov	r1, #1
   1924c:	str	r0, [fp, #16]
   19250:	ldr	r0, [ip, #52]	; 0x34
   19254:	str	r4, [r0, #20]
   19258:	ldr	r0, [ip, #52]	; 0x34
   1925c:	ldrd	r4, [sl, #16]
   19260:	str	lr, [r0, #24]
   19264:	ldr	r0, [ip, #52]	; 0x34
   19268:	strd	r2, [r0, #32]
   1926c:	ldr	r3, [ip, #52]	; 0x34
   19270:	strd	r4, [r3, #40]	; 0x28
   19274:	ldr	r3, [ip, #52]	; 0x34
   19278:	ldr	r0, [r3, #48]	; 0x30
   1927c:	bl	18e90 <fputs@plt+0x3f04>
   19280:	ldr	r3, [sp, #56]	; 0x38
   19284:	mov	r1, #2
   19288:	ldr	r3, [r3, #52]	; 0x34
   1928c:	ldr	r0, [r3, #52]	; 0x34
   19290:	bl	18e90 <fputs@plt+0x3f04>
   19294:	ldr	r3, [sp, #56]	; 0x38
   19298:	ldr	r0, [sp, #52]	; 0x34
   1929c:	ldr	r1, [r3, #52]	; 0x34
   192a0:	add	r1, r1, #56	; 0x38
   192a4:	bl	1ee68 <fputs@plt+0x9edc>
   192a8:	cmp	r0, #0
   192ac:	bne	19620 <fputs@plt+0x4694>
   192b0:	ldr	r3, [sp, #48]	; 0x30
   192b4:	ldr	r1, [sp, #52]	; 0x34
   192b8:	cmn	r3, #1
   192bc:	ldr	r0, [sp, #56]	; 0x38
   192c0:	ldr	r2, [r6, #48]	; 0x30
   192c4:	beq	192d4 <fputs@plt+0x4348>
   192c8:	ldr	r3, [r1, #4]
   192cc:	tst	r3, #1
   192d0:	bne	194fc <fputs@plt+0x4570>
   192d4:	bl	1fd8c <fputs@plt+0xae00>
   192d8:	cmp	r0, #0
   192dc:	bne	196a0 <fputs@plt+0x4714>
   192e0:	ldr	fp, [sp, #60]	; 0x3c
   192e4:	mov	r1, #46	; 0x2e
   192e8:	mov	r0, fp
   192ec:	bl	143ec <strrchr@plt>
   192f0:	subs	r4, r0, #0
   192f4:	beq	1930c <fputs@plt+0x4380>
   192f8:	ldr	r1, [pc, #1008]	; 196f0 <fputs@plt+0x4764>
   192fc:	bl	14ee4 <strcmp@plt>
   19300:	cmp	r0, #0
   19304:	strbeq	r0, [r4]
   19308:	ldreq	fp, [sp, #60]	; 0x3c
   1930c:	mov	r2, fp
   19310:	ldr	r1, [pc, #988]	; 196f4 <fputs@plt+0x4768>
   19314:	add	r0, sp, #64	; 0x40
   19318:	bl	2fcf8 <error@@Base+0x2368>
   1931c:	ldr	r0, [sp, #60]	; 0x3c
   19320:	bl	14548 <free@plt>
   19324:	mov	r2, #420	; 0x1a4
   19328:	ldr	r1, [pc, #968]	; 196f8 <fputs@plt+0x476c>
   1932c:	ldr	r0, [sp, #64]	; 0x40
   19330:	bl	148b4 <open64@plt>
   19334:	cmn	r0, #1
   19338:	beq	19630 <fputs@plt+0x46a4>
   1933c:	ldr	r1, [pc, #952]	; 196fc <fputs@plt+0x4770>
   19340:	bl	1492c <fdopen@plt>
   19344:	subs	r4, r0, #0
   19348:	beq	1966c <fputs@plt+0x46e0>
   1934c:	mov	r1, r4
   19350:	ldr	r0, [sp, #56]	; 0x38
   19354:	bl	1e9d0 <fputs@plt+0x9a44>
   19358:	cmp	r0, #0
   1935c:	bne	19688 <fputs@plt+0x46fc>
   19360:	ldr	r3, [sp, #68]	; 0x44
   19364:	ldr	r2, [pc, #916]	; 19700 <fputs@plt+0x4774>
   19368:	mov	r1, #1
   1936c:	mov	r0, r4
   19370:	bl	14ad0 <__fprintf_chk@plt>
   19374:	mov	r0, r4
   19378:	bl	14260 <fclose@plt>
   1937c:	ldr	r3, [r6, #16]
   19380:	cmp	r3, #0
   19384:	beq	1948c <fputs@plt+0x4500>
   19388:	ldr	r0, [sp, #56]	; 0x38
   1938c:	bl	1d72c <fputs@plt+0x87a0>
   19390:	ldr	r0, [sp, #64]	; 0x40
   19394:	bl	14548 <free@plt>
   19398:	mov	r0, r8
   1939c:	mov	r1, #1
   193a0:	bl	416ac <mkdtemp@@Base+0x22fc>
   193a4:	ldr	r3, [sp, #28]
   193a8:	cmp	r0, r3
   193ac:	mov	r8, r0
   193b0:	bne	191bc <fputs@plt+0x4230>
   193b4:	bl	371b4 <error@@Base+0x9824>
   193b8:	mov	r0, #0
   193bc:	bl	14efc <exit@plt>
   193c0:	bl	2fcc8 <error@@Base+0x2338>
   193c4:	mov	r5, #0
   193c8:	mov	r4, r5
   193cc:	str	r8, [sp, #44]	; 0x2c
   193d0:	str	r0, [sp, #40]	; 0x28
   193d4:	str	r0, [sp, #60]	; 0x3c
   193d8:	b	19414 <fputs@plt+0x4488>
   193dc:	add	r4, r4, #1
   193e0:	mov	r0, r5
   193e4:	mov	r1, r4
   193e8:	mov	r2, #4
   193ec:	bl	2fc70 <error@@Base+0x22e0>
   193f0:	lsl	fp, r4, #2
   193f4:	sub	fp, fp, #4
   193f8:	mov	r5, r0
   193fc:	mov	r0, r8
   19400:	bl	2fcc8 <error@@Base+0x2338>
   19404:	str	r0, [r5, fp]
   19408:	ldrb	r3, [r0]
   1940c:	cmp	r3, #0
   19410:	beq	19484 <fputs@plt+0x44f8>
   19414:	mov	r1, r7
   19418:	add	r0, sp, #60	; 0x3c
   1941c:	bl	14230 <strsep@plt>
   19420:	subs	r8, r0, #0
   19424:	bne	193dc <fputs@plt+0x4450>
   19428:	ldr	r0, [sp, #40]	; 0x28
   1942c:	str	r5, [sp, #32]
   19430:	ldr	r8, [sp, #44]	; 0x2c
   19434:	bl	14548 <free@plt>
   19438:	cmp	r4, #256	; 0x100
   1943c:	bls	191cc <fputs@plt+0x4240>
   19440:	ldr	r0, [pc, #700]	; 19704 <fputs@plt+0x4778>
   19444:	bl	2bb40 <fputs@plt+0x16bb4>
   19448:	ldr	r3, [r6, #44]	; 0x2c
   1944c:	cmp	r3, #0
   19450:	beq	1952c <fputs@plt+0x45a0>
   19454:	add	r1, sp, #52	; 0x34
   19458:	bl	2adb8 <fputs@plt+0x15e2c>
   1945c:	cmp	r0, #0
   19460:	bne	19550 <fputs@plt+0x45c4>
   19464:	add	r0, sp, #48	; 0x30
   19468:	bl	29af4 <fputs@plt+0x14b68>
   1946c:	cmp	r0, #0
   19470:	beq	19574 <fputs@plt+0x45e8>
   19474:	bl	1b52c <fputs@plt+0x65a0>
   19478:	mov	r1, r0
   1947c:	ldr	r0, [pc, #644]	; 19708 <fputs@plt+0x477c>
   19480:	bl	2bb40 <fputs@plt+0x16bb4>
   19484:	ldr	r0, [pc, #640]	; 1970c <fputs@plt+0x4780>
   19488:	bl	2bb40 <fputs@plt+0x16bb4>
   1948c:	ldr	r3, [sp, #56]	; 0x38
   19490:	add	r4, sp, #76	; 0x4c
   19494:	mov	r1, r4
   19498:	ldr	r0, [r3, #52]	; 0x34
   1949c:	mov	r2, #64	; 0x40
   194a0:	bl	1fef8 <fputs@plt+0xaf6c>
   194a4:	ldr	r0, [sp, #56]	; 0x38
   194a8:	bl	1ea6c <fputs@plt+0x9ae0>
   194ac:	ldr	r3, [sp, #56]	; 0x38
   194b0:	ldr	ip, [r6, #52]	; 0x34
   194b4:	ldr	r3, [r3, #52]	; 0x34
   194b8:	cmp	ip, #0
   194bc:	ldr	fp, [r3, #16]
   194c0:	ldreq	lr, [pc, #584]	; 19710 <fputs@plt+0x4784>
   194c4:	ldrd	r2, [r3, #8]
   194c8:	ldrne	lr, [pc, #580]	; 19714 <fputs@plt+0x4788>
   194cc:	str	r4, [sp, #16]
   194d0:	strd	r2, [sp]
   194d4:	mov	r3, fp
   194d8:	mov	r1, r0
   194dc:	ldr	r0, [sp, #64]	; 0x40
   194e0:	moveq	ip, lr
   194e4:	mov	r2, r0
   194e8:	str	ip, [sp, #12]
   194ec:	str	lr, [sp, #8]
   194f0:	ldr	r0, [pc, #544]	; 19718 <fputs@plt+0x478c>
   194f4:	bl	2da24 <error@@Base+0x94>
   194f8:	b	19388 <fputs@plt+0x43fc>
   194fc:	add	r3, sp, #48	; 0x30
   19500:	str	r3, [sp]
   19504:	ldr	r3, [pc, #528]	; 1971c <fputs@plt+0x4790>
   19508:	bl	1f804 <fputs@plt+0xa878>
   1950c:	cmp	r0, #0
   19510:	beq	192e0 <fputs@plt+0x4354>
   19514:	ldr	r4, [sp, #60]	; 0x3c
   19518:	bl	1b52c <fputs@plt+0x65a0>
   1951c:	mov	r1, r4
   19520:	mov	r2, r0
   19524:	ldr	r0, [pc, #500]	; 19720 <fputs@plt+0x4794>
   19528:	bl	2bb40 <fputs@plt+0x16bb4>
   1952c:	bl	17de4 <fputs@plt+0x2e58>
   19530:	str	r0, [sp, #52]	; 0x34
   19534:	b	19168 <fputs@plt+0x41dc>
   19538:	mov	r0, r3
   1953c:	bl	1d004 <fputs@plt+0x8078>
   19540:	ldr	r2, [r6, #48]	; 0x30
   19544:	mov	r1, r0
   19548:	ldr	r0, [pc, #468]	; 19724 <fputs@plt+0x4798>
   1954c:	bl	2bb40 <fputs@plt+0x16bb4>
   19550:	ldr	r4, [sp, #60]	; 0x3c
   19554:	bl	1b52c <fputs@plt+0x65a0>
   19558:	mov	r1, r4
   1955c:	mov	r2, r0
   19560:	ldr	r0, [pc, #448]	; 19728 <fputs@plt+0x479c>
   19564:	bl	2bb40 <fputs@plt+0x16bb4>
   19568:	ldr	r1, [r6, #36]	; 0x24
   1956c:	ldr	r0, [pc, #440]	; 1972c <fputs@plt+0x47a0>
   19570:	bl	2bb40 <fputs@plt+0x16bb4>
   19574:	add	r1, sp, #72	; 0x48
   19578:	ldr	r0, [sp, #48]	; 0x30
   1957c:	bl	29d20 <fputs@plt+0x14d94>
   19580:	subs	r5, r0, #0
   19584:	beq	195b4 <fputs@plt+0x4628>
   19588:	bl	1b52c <fputs@plt+0x65a0>
   1958c:	mov	r1, r0
   19590:	ldr	r0, [pc, #408]	; 19730 <fputs@plt+0x47a4>
   19594:	bl	2bb40 <fputs@plt+0x16bb4>
   19598:	ldr	r3, [r3, #4]
   1959c:	ldr	r0, [sp, #52]	; 0x34
   195a0:	ldr	r1, [r3, r5, lsl #2]
   195a4:	bl	1ddfc <fputs@plt+0x8e70>
   195a8:	cmp	r0, #0
   195ac:	bne	19650 <fputs@plt+0x46c4>
   195b0:	add	r5, r5, #1
   195b4:	ldr	r3, [sp, #72]	; 0x48
   195b8:	ldr	r2, [r3]
   195bc:	cmp	r5, r2
   195c0:	bcc	19598 <fputs@plt+0x460c>
   195c4:	ldr	r1, [sp, #60]	; 0x3c
   195c8:	ldr	r0, [pc, #356]	; 19734 <fputs@plt+0x47a8>
   195cc:	bl	2bb40 <fputs@plt+0x16bb4>
   195d0:	ldr	r4, [sp, #60]	; 0x3c
   195d4:	bl	1b52c <fputs@plt+0x65a0>
   195d8:	mov	r2, r4
   195dc:	ldr	r1, [pc, #340]	; 19738 <fputs@plt+0x47ac>
   195e0:	mov	r3, r0
   195e4:	ldr	r0, [pc, #336]	; 1973c <fputs@plt+0x47b0>
   195e8:	bl	2bb40 <fputs@plt+0x16bb4>
   195ec:	ldr	r4, [sp, #60]	; 0x3c
   195f0:	bl	1cf68 <fputs@plt+0x7fdc>
   195f4:	mov	r2, r4
   195f8:	ldr	r1, [pc, #312]	; 19738 <fputs@plt+0x47ac>
   195fc:	mov	r3, r0
   19600:	ldr	r0, [pc, #312]	; 19740 <fputs@plt+0x47b4>
   19604:	bl	2bb40 <fputs@plt+0x16bb4>
   19608:	ldr	r4, [sp, #60]	; 0x3c
   1960c:	bl	1b52c <fputs@plt+0x65a0>
   19610:	mov	r1, r4
   19614:	mov	r2, r0
   19618:	ldr	r0, [pc, #292]	; 19744 <fputs@plt+0x47b8>
   1961c:	bl	2bb40 <fputs@plt+0x16bb4>
   19620:	bl	1b52c <fputs@plt+0x65a0>
   19624:	mov	r1, r0
   19628:	ldr	r0, [pc, #280]	; 19748 <fputs@plt+0x47bc>
   1962c:	bl	2bb40 <fputs@plt+0x16bb4>
   19630:	bl	14f14 <__errno_location@plt>
   19634:	ldr	r4, [sp, #64]	; 0x40
   19638:	ldr	r0, [r0]
   1963c:	bl	140a4 <strerror@plt>
   19640:	mov	r1, r4
   19644:	mov	r2, r0
   19648:	ldr	r0, [pc, #252]	; 1974c <fputs@plt+0x47c0>
   1964c:	bl	2bb40 <fputs@plt+0x16bb4>
   19650:	ldr	r0, [sp, #72]	; 0x48
   19654:	bl	29f68 <fputs@plt+0x14fdc>
   19658:	ldr	r2, [sp, #52]	; 0x34
   1965c:	ldr	r3, [r2, #4]
   19660:	orr	r3, r3, #1
   19664:	str	r3, [r2, #4]
   19668:	b	19168 <fputs@plt+0x41dc>
   1966c:	bl	14f14 <__errno_location@plt>
   19670:	ldr	r0, [r0]
   19674:	bl	140a4 <strerror@plt>
   19678:	ldr	r1, [pc, #184]	; 19738 <fputs@plt+0x47ac>
   1967c:	mov	r2, r0
   19680:	ldr	r0, [pc, #200]	; 19750 <fputs@plt+0x47c4>
   19684:	bl	2bb40 <fputs@plt+0x16bb4>
   19688:	ldr	r4, [sp, #64]	; 0x40
   1968c:	bl	1b52c <fputs@plt+0x65a0>
   19690:	mov	r1, r4
   19694:	mov	r2, r0
   19698:	ldr	r0, [pc, #180]	; 19754 <fputs@plt+0x47c8>
   1969c:	bl	2bb40 <fputs@plt+0x16bb4>
   196a0:	mov	r0, #0
   196a4:	ldr	r4, [sp, #60]	; 0x3c
   196a8:	bl	1b52c <fputs@plt+0x65a0>
   196ac:	mov	r1, r4
   196b0:	mov	r2, r0
   196b4:	ldr	r0, [pc, #156]	; 19758 <fputs@plt+0x47cc>
   196b8:	bl	2bb40 <fputs@plt+0x16bb4>
   196bc:	ldr	r0, [pc, #152]	; 1975c <fputs@plt+0x47d0>
   196c0:	bl	2bb40 <fputs@plt+0x16bb4>
   196c4:	bl	1b52c <fputs@plt+0x65a0>
   196c8:	mov	r1, r7
   196cc:	mov	r2, r0
   196d0:	ldr	r0, [pc, #136]	; 19760 <fputs@plt+0x47d4>
   196d4:	bl	2bb40 <fputs@plt+0x16bb4>
   196d8:	andeq	r4, r7, r0, asr #19
   196dc:	andeq	r5, r7, r8, rrx
   196e0:	andeq	r1, r4, r0, ror sl
   196e4:	andeq	r2, r4, r8, ror #12
   196e8:	andeq	r2, r4, r8, asr #4
   196ec:	andeq	r5, r7, r8
   196f0:	andeq	r3, r4, r4, lsr r0
   196f4:	andeq	r2, r4, r4, ror r8
   196f8:	andeq	r0, r0, r1, asr #4
   196fc:	andeq	r2, r4, r4, lsr #17
   19700:	andeq	r6, r4, r0, lsl r9
   19704:	andeq	r2, r4, ip, ror #14
   19708:	andeq	r2, r4, r0, ror #13
   1970c:	andeq	r2, r4, r4, asr r7
   19710:	andeq	r6, r4, r4, lsl #11
   19714:	andeq	r2, r4, r8, lsr r6
   19718:	andeq	r2, r4, r0, ror #17
   1971c:	andeq	r7, r1, r0, ror #24
   19720:	andeq	r2, r4, r0, lsr r8
   19724:	andeq	r2, r4, r8, lsr #14
   19728:			; <UNDEFINED> instruction: 0x000426bc
   1972c:	muleq	r4, r8, r6
   19730:	andeq	r2, r4, ip, lsl #14
   19734:	andeq	r2, r4, r4, lsl r9
   19738:	andeq	r1, r4, r0, lsl #21
   1973c:	muleq	r4, r8, r7
   19740:			; <UNDEFINED> instruction: 0x000427b4
   19744:	andeq	r2, r4, r0, ror #15
   19748:	andeq	r2, r4, ip, lsl #16
   1974c:	andeq	r2, r4, r0, lsl #17
   19750:	andeq	r2, r4, r8, lsr #17
   19754:			; <UNDEFINED> instruction: 0x000428b8
   19758:	andeq	r2, r4, r8, asr r8
   1975c:	andeq	r2, r4, r4, ror r6
   19760:	andeq	r2, r4, r0, asr #12
   19764:	push	{r4, r5, r6, r7, lr}
   19768:	mov	r7, r0
   1976c:	ldr	r4, [pc, #280]	; 1988c <fputs@plt+0x4900>
   19770:	ldr	r5, [pc, #280]	; 19890 <fputs@plt+0x4904>
   19774:	sub	sp, sp, #1040	; 0x410
   19778:	ldr	r0, [r4, #48]	; 0x30
   1977c:	sub	sp, sp, #12
   19780:	ldr	r3, [r5]
   19784:	cmp	r0, #0
   19788:	mov	r6, r1
   1978c:	str	r3, [sp, #1044]	; 0x414
   19790:	beq	19870 <fputs@plt+0x48e4>
   19794:	bl	1d0f8 <fputs@plt+0x816c>
   19798:	cmp	r0, #9
   1979c:	bhi	19884 <fputs@plt+0x48f8>
   197a0:	ldr	r3, [pc, #236]	; 19894 <fputs@plt+0x4908>
   197a4:	add	r3, r3, r0, lsl #2
   197a8:	ldr	r1, [r3, #164]	; 0xa4
   197ac:	ldr	r0, [r7]
   197b0:	ldr	r2, [pc, #224]	; 19898 <fputs@plt+0x490c>
   197b4:	mov	r3, #1024	; 0x400
   197b8:	strd	r0, [sp, #4]
   197bc:	str	r2, [sp]
   197c0:	mov	r1, r3
   197c4:	mov	r2, #1
   197c8:	ldr	r0, [pc, #204]	; 1989c <fputs@plt+0x4910>
   197cc:	bl	14914 <__snprintf_chk@plt>
   197d0:	mov	r2, r6
   197d4:	ldr	r1, [pc, #196]	; 198a0 <fputs@plt+0x4914>
   197d8:	ldr	r3, [pc, #188]	; 1989c <fputs@plt+0x4910>
   197dc:	mov	r0, #1
   197e0:	bl	14290 <__printf_chk@plt>
   197e4:	ldr	r3, [pc, #184]	; 198a4 <fputs@plt+0x4918>
   197e8:	ldr	r0, [r3]
   197ec:	bl	14680 <fflush@plt>
   197f0:	ldr	r3, [pc, #176]	; 198a8 <fputs@plt+0x491c>
   197f4:	add	r0, sp, #20
   197f8:	mov	r1, #1024	; 0x400
   197fc:	ldr	r2, [r3]
   19800:	bl	1426c <fgets@plt>
   19804:	cmp	r0, #0
   19808:	beq	1987c <fputs@plt+0x48f0>
   1980c:	ldr	r1, [pc, #152]	; 198ac <fputs@plt+0x4920>
   19810:	add	r0, sp, #20
   19814:	bl	14d70 <strcspn@plt>
   19818:	add	r2, sp, #1040	; 0x410
   1981c:	add	r2, r2, #8
   19820:	mov	r3, #0
   19824:	add	r0, r2, r0
   19828:	strb	r3, [r0, #-1028]	; 0xfffffbfc
   1982c:	ldrb	r3, [sp, #20]
   19830:	cmp	r3, #0
   19834:	bne	1985c <fputs@plt+0x48d0>
   19838:	ldr	r1, [sp, #1044]	; 0x414
   1983c:	ldr	r2, [r5]
   19840:	mov	r3, #1
   19844:	cmp	r1, r2
   19848:	str	r3, [r4, #80]	; 0x50
   1984c:	bne	19878 <fputs@plt+0x48ec>
   19850:	add	sp, sp, #1040	; 0x410
   19854:	add	sp, sp, #12
   19858:	pop	{r4, r5, r6, r7, pc}
   1985c:	add	r1, sp, #20
   19860:	mov	r2, #1024	; 0x400
   19864:	ldr	r0, [pc, #48]	; 1989c <fputs@plt+0x4910>
   19868:	bl	40148 <mkdtemp@@Base+0xd98>
   1986c:	b	19838 <fputs@plt+0x48ac>
   19870:	ldr	r1, [pc, #56]	; 198b0 <fputs@plt+0x4924>
   19874:	b	197ac <fputs@plt+0x4820>
   19878:	bl	14aac <__stack_chk_fail@plt>
   1987c:	mov	r0, #1
   19880:	bl	14efc <exit@plt>
   19884:	ldr	r0, [pc, #40]	; 198b4 <fputs@plt+0x4928>
   19888:	bl	2bb40 <fputs@plt+0x16bb4>
   1988c:	andeq	r5, r7, r8, rrx
   19890:	andeq	r4, r7, r0, asr #19
   19894:	andeq	r1, r4, r8, ror #19
   19898:	andeq	r2, r4, r0, asr r9
   1989c:	andeq	r6, r7, ip, lsl r0
   198a0:	andeq	r2, r4, r8, asr r9
   198a4:	andeq	r5, r7, ip, asr r0
   198a8:	andeq	r5, r7, r8, asr r0
   198ac:	andeq	r2, r4, r4, asr sl
   198b0:	andeq	r2, r4, r4, lsr r9
   198b4:	andeq	r2, r4, r0, asr #18
   198b8:	ldr	r1, [pc, #1052]	; 19cdc <fputs@plt+0x4d50>
   198bc:	ldr	r2, [pc, #1052]	; 19ce0 <fputs@plt+0x4d54>
   198c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   198c4:	mov	r3, #0
   198c8:	ldr	r1, [r1, #80]	; 0x50
   198cc:	sub	sp, sp, #212	; 0xd4
   198d0:	ldr	r2, [r2]
   198d4:	cmp	r1, r3
   198d8:	str	r2, [sp, #204]	; 0xcc
   198dc:	str	r3, [sp, #24]
   198e0:	str	r3, [sp, #28]
   198e4:	beq	19c20 <fputs@plt+0x4c94>
   198e8:	ldr	r1, [pc, #1012]	; 19ce4 <fputs@plt+0x4d58>
   198ec:	ldr	r0, [pc, #1012]	; 19ce8 <fputs@plt+0x4d5c>
   198f0:	bl	14ee4 <strcmp@plt>
   198f4:	cmp	r0, #0
   198f8:	bne	19c30 <fputs@plt+0x4ca4>
   198fc:	ldr	r3, [pc, #1000]	; 19cec <fputs@plt+0x4d60>
   19900:	ldr	r2, [pc, #1000]	; 19cf0 <fputs@plt+0x4d64>
   19904:	ldr	r7, [r3]
   19908:	str	r2, [sp, #4]
   1990c:	mov	r2, #1
   19910:	str	r2, [sp, #12]
   19914:	mov	r6, #0
   19918:	ldr	r8, [pc, #980]	; 19cf4 <fputs@plt+0x4d68>
   1991c:	ldr	fp, [pc, #980]	; 19cf8 <fputs@plt+0x4d6c>
   19920:	mov	r5, r6
   19924:	mov	r4, r6
   19928:	mov	r3, r7
   1992c:	mov	r2, #10
   19930:	add	r1, sp, #28
   19934:	add	r0, sp, #24
   19938:	bl	14af4 <__getdelim@plt>
   1993c:	cmn	r0, #1
   19940:	beq	19c00 <fputs@plt+0x4c74>
   19944:	mov	r0, r4
   19948:	bl	1d72c <fputs@plt+0x87a0>
   1994c:	ldr	r4, [sp, #24]
   19950:	mov	r1, r8
   19954:	mov	r0, r4
   19958:	bl	14ce0 <strspn@plt>
   1995c:	add	r6, r6, #1
   19960:	add	r3, r4, r0
   19964:	str	r3, [sp, #20]
   19968:	ldrb	r3, [r4, r0]
   1996c:	cmp	r3, #0
   19970:	cmpne	r3, #35	; 0x23
   19974:	beq	19b6c <fputs@plt+0x4be0>
   19978:	mov	r0, #11
   1997c:	bl	1d938 <fputs@plt+0x89ac>
   19980:	subs	r4, r0, #0
   19984:	beq	19c84 <fputs@plt+0x4cf8>
   19988:	add	r1, sp, #20
   1998c:	bl	218d8 <fputs@plt+0xc94c>
   19990:	cmp	r0, #0
   19994:	bne	19b74 <fputs@plt+0x4be8>
   19998:	mov	r0, r4
   1999c:	bl	1d514 <fputs@plt+0x8588>
   199a0:	cmp	r0, #0
   199a4:	beq	19bec <fputs@plt+0x4c60>
   199a8:	ldr	r3, [sp, #12]
   199ac:	eor	r3, r3, #1
   199b0:	cmp	r6, #1
   199b4:	movne	r3, #0
   199b8:	andeq	r3, r3, #1
   199bc:	cmp	r3, #0
   199c0:	beq	19b90 <fputs@plt+0x4c04>
   199c4:	ldr	r2, [sp, #4]
   199c8:	ldr	r1, [pc, #812]	; 19cfc <fputs@plt+0x4d70>
   199cc:	mov	r0, #1
   199d0:	bl	14290 <__printf_chk@plt>
   199d4:	mov	r2, #0
   199d8:	ldr	r1, [fp]
   199dc:	mov	r0, r4
   199e0:	bl	1e0bc <fputs@plt+0x9130>
   199e4:	ldr	r3, [r4, #52]	; 0x34
   199e8:	mov	r2, #0
   199ec:	ldr	r1, [fp]
   199f0:	mov	sl, r0
   199f4:	ldr	r0, [r3, #56]	; 0x38
   199f8:	bl	1e0bc <fputs@plt+0x9130>
   199fc:	cmp	sl, #0
   19a00:	clz	r5, r0
   19a04:	lsr	r5, r5, #5
   19a08:	moveq	r5, #1
   19a0c:	cmp	r5, #0
   19a10:	mov	r9, r0
   19a14:	bne	19cd0 <fputs@plt+0x4d44>
   19a18:	add	r1, sp, #140	; 0x8c
   19a1c:	mov	r2, #64	; 0x40
   19a20:	ldr	r0, [r4, #52]	; 0x34
   19a24:	bl	1fef8 <fputs@plt+0xaf6c>
   19a28:	mov	r0, r4
   19a2c:	bl	1d004 <fputs@plt+0x8078>
   19a30:	str	r0, [sp, #8]
   19a34:	mov	r0, r4
   19a38:	bl	1ea6c <fputs@plt+0x9ae0>
   19a3c:	ldr	r2, [sp, #8]
   19a40:	ldr	r1, [pc, #696]	; 19d00 <fputs@plt+0x4d74>
   19a44:	mov	r3, r0
   19a48:	mov	r0, #1
   19a4c:	bl	14290 <__printf_chk@plt>
   19a50:	mov	r0, r4
   19a54:	bl	1cf68 <fputs@plt+0x7fdc>
   19a58:	ldr	r1, [pc, #676]	; 19d04 <fputs@plt+0x4d78>
   19a5c:	mov	r3, sl
   19a60:	mov	r2, r0
   19a64:	mov	r0, #1
   19a68:	bl	14290 <__printf_chk@plt>
   19a6c:	ldr	r3, [r4, #52]	; 0x34
   19a70:	ldr	r0, [r3, #56]	; 0x38
   19a74:	bl	1cf68 <fputs@plt+0x7fdc>
   19a78:	mov	r3, r9
   19a7c:	ldr	r1, [pc, #644]	; 19d08 <fputs@plt+0x4d7c>
   19a80:	mov	r2, r0
   19a84:	mov	r0, #1
   19a88:	bl	14290 <__printf_chk@plt>
   19a8c:	ldr	r3, [r4, #52]	; 0x34
   19a90:	ldr	r1, [pc, #628]	; 19d0c <fputs@plt+0x4d80>
   19a94:	mov	r0, #1
   19a98:	ldr	r2, [r3, #16]
   19a9c:	bl	14290 <__printf_chk@plt>
   19aa0:	ldr	r3, [r4, #52]	; 0x34
   19aa4:	ldr	r1, [pc, #612]	; 19d10 <fputs@plt+0x4d84>
   19aa8:	mov	r0, #1
   19aac:	ldrd	r2, [r3, #8]
   19ab0:	bl	14290 <__printf_chk@plt>
   19ab4:	add	r2, sp, #140	; 0x8c
   19ab8:	ldr	r1, [pc, #596]	; 19d14 <fputs@plt+0x4d88>
   19abc:	mov	r0, #1
   19ac0:	bl	14290 <__printf_chk@plt>
   19ac4:	ldr	r1, [pc, #588]	; 19d18 <fputs@plt+0x4d8c>
   19ac8:	mov	r0, #1
   19acc:	bl	14290 <__printf_chk@plt>
   19ad0:	ldr	r3, [r4, #52]	; 0x34
   19ad4:	ldr	r2, [r3, #20]
   19ad8:	cmp	r2, #0
   19adc:	ldrne	r9, [pc, #568]	; 19d1c <fputs@plt+0x4d90>
   19ae0:	beq	19be0 <fputs@plt+0x4c54>
   19ae4:	ldr	r3, [r3, #24]
   19ae8:	mov	r1, r9
   19aec:	mov	r0, #1
   19af0:	ldr	r2, [r3, r5, lsl #2]
   19af4:	bl	14290 <__printf_chk@plt>
   19af8:	ldr	r3, [r4, #52]	; 0x34
   19afc:	add	r5, r5, #1
   19b00:	ldr	r2, [r3, #20]
   19b04:	cmp	r5, r2
   19b08:	bcc	19ae4 <fputs@plt+0x4b58>
   19b0c:	mov	r0, #10
   19b10:	bl	142c0 <putchar@plt>
   19b14:	ldr	r1, [pc, #516]	; 19d20 <fputs@plt+0x4d94>
   19b18:	mov	r0, #1
   19b1c:	bl	14290 <__printf_chk@plt>
   19b20:	ldr	r3, [r4, #52]	; 0x34
   19b24:	ldr	r0, [r3, #48]	; 0x30
   19b28:	bl	1c04c <fputs@plt+0x70c0>
   19b2c:	cmp	r0, #0
   19b30:	bne	19bc4 <fputs@plt+0x4c38>
   19b34:	ldr	r0, [pc, #488]	; 19d24 <fputs@plt+0x4d98>
   19b38:	bl	14be4 <puts@plt>
   19b3c:	ldr	r1, [pc, #484]	; 19d28 <fputs@plt+0x4d9c>
   19b40:	mov	r0, #1
   19b44:	bl	14290 <__printf_chk@plt>
   19b48:	ldr	r3, [r4, #52]	; 0x34
   19b4c:	ldr	r0, [r3, #52]	; 0x34
   19b50:	bl	1c04c <fputs@plt+0x70c0>
   19b54:	cmp	r0, #0
   19b58:	bne	19ba8 <fputs@plt+0x4c1c>
   19b5c:	ldr	r0, [pc, #448]	; 19d24 <fputs@plt+0x4d98>
   19b60:	bl	14be4 <puts@plt>
   19b64:	mov	r5, #1
   19b68:	b	19928 <fputs@plt+0x499c>
   19b6c:	mov	r4, #0
   19b70:	b	19928 <fputs@plt+0x499c>
   19b74:	bl	1b52c <fputs@plt+0x65a0>
   19b78:	mov	r2, r6
   19b7c:	ldr	r1, [sp, #4]
   19b80:	mov	r3, r0
   19b84:	ldr	r0, [pc, #416]	; 19d2c <fputs@plt+0x4da0>
   19b88:	bl	2d990 <error@@Base>
   19b8c:	b	19928 <fputs@plt+0x499c>
   19b90:	mov	r3, r6
   19b94:	ldr	r2, [sp, #4]
   19b98:	ldr	r1, [pc, #400]	; 19d30 <fputs@plt+0x4da4>
   19b9c:	mov	r0, #1
   19ba0:	bl	14290 <__printf_chk@plt>
   19ba4:	b	199d4 <fputs@plt+0x4a48>
   19ba8:	mov	r0, #10
   19bac:	bl	142c0 <putchar@plt>
   19bb0:	ldr	r3, [r4, #52]	; 0x34
   19bb4:	mov	r1, #0
   19bb8:	ldr	r0, [r3, #52]	; 0x34
   19bbc:	bl	1813c <fputs@plt+0x31b0>
   19bc0:	b	19b64 <fputs@plt+0x4bd8>
   19bc4:	mov	r0, #10
   19bc8:	bl	142c0 <putchar@plt>
   19bcc:	ldr	r3, [r4, #52]	; 0x34
   19bd0:	mov	r1, #1
   19bd4:	ldr	r0, [r3, #48]	; 0x30
   19bd8:	bl	1813c <fputs@plt+0x31b0>
   19bdc:	b	19b3c <fputs@plt+0x4bb0>
   19be0:	ldr	r0, [pc, #316]	; 19d24 <fputs@plt+0x4d98>
   19be4:	bl	14be4 <puts@plt>
   19be8:	b	19b14 <fputs@plt+0x4b88>
   19bec:	mov	r2, r6
   19bf0:	ldr	r1, [sp, #4]
   19bf4:	ldr	r0, [pc, #312]	; 19d34 <fputs@plt+0x4da8>
   19bf8:	bl	2d990 <error@@Base>
   19bfc:	b	19928 <fputs@plt+0x499c>
   19c00:	ldr	r0, [sp, #24]
   19c04:	bl	14548 <free@plt>
   19c08:	mov	r0, r4
   19c0c:	bl	1d72c <fputs@plt+0x87a0>
   19c10:	mov	r0, r7
   19c14:	bl	14260 <fclose@plt>
   19c18:	eor	r0, r5, #1
   19c1c:	bl	14efc <exit@plt>
   19c20:	add	r0, r0, #20
   19c24:	ldr	r1, [pc, #268]	; 19d38 <fputs@plt+0x4dac>
   19c28:	bl	19764 <fputs@plt+0x47d8>
   19c2c:	b	198e8 <fputs@plt+0x495c>
   19c30:	add	r2, sp, #32
   19c34:	ldr	r1, [pc, #172]	; 19ce8 <fputs@plt+0x4d5c>
   19c38:	mov	r0, #3
   19c3c:	bl	14a34 <__xstat64@plt>
   19c40:	cmp	r0, #0
   19c44:	blt	19c8c <fputs@plt+0x4d00>
   19c48:	ldr	r1, [pc, #148]	; 19ce4 <fputs@plt+0x4d58>
   19c4c:	ldr	r0, [pc, #148]	; 19ce8 <fputs@plt+0x4d5c>
   19c50:	bl	14ee4 <strcmp@plt>
   19c54:	cmp	r0, #0
   19c58:	beq	198fc <fputs@plt+0x4970>
   19c5c:	ldr	r1, [pc, #216]	; 19d3c <fputs@plt+0x4db0>
   19c60:	ldr	r0, [pc, #128]	; 19ce8 <fputs@plt+0x4d5c>
   19c64:	bl	147ac <fopen64@plt>
   19c68:	subs	r7, r0, #0
   19c6c:	beq	19cb4 <fputs@plt+0x4d28>
   19c70:	ldr	r3, [pc, #112]	; 19ce8 <fputs@plt+0x4d5c>
   19c74:	str	r3, [sp, #4]
   19c78:	mov	r3, #0
   19c7c:	str	r3, [sp, #12]
   19c80:	b	19914 <fputs@plt+0x4988>
   19c84:	ldr	r0, [pc, #180]	; 19d40 <fputs@plt+0x4db4>
   19c88:	bl	2bb40 <fputs@plt+0x16bb4>
   19c8c:	ldr	r3, [pc, #176]	; 19d44 <fputs@plt+0x4db8>
   19c90:	ldr	r4, [r3]
   19c94:	bl	14f14 <__errno_location@plt>
   19c98:	ldr	r0, [r0]
   19c9c:	bl	140a4 <strerror@plt>
   19ca0:	mov	r1, r4
   19ca4:	ldr	r2, [pc, #60]	; 19ce8 <fputs@plt+0x4d5c>
   19ca8:	mov	r3, r0
   19cac:	ldr	r0, [pc, #148]	; 19d48 <fputs@plt+0x4dbc>
   19cb0:	bl	2bb40 <fputs@plt+0x16bb4>
   19cb4:	bl	14f14 <__errno_location@plt>
   19cb8:	ldr	r0, [r0]
   19cbc:	bl	140a4 <strerror@plt>
   19cc0:	ldr	r1, [pc, #32]	; 19ce8 <fputs@plt+0x4d5c>
   19cc4:	mov	r2, r0
   19cc8:	ldr	r0, [pc, #124]	; 19d4c <fputs@plt+0x4dc0>
   19ccc:	bl	2bb40 <fputs@plt+0x16bb4>
   19cd0:	ldr	r1, [pc, #120]	; 19d50 <fputs@plt+0x4dc4>
   19cd4:	ldr	r0, [pc, #120]	; 19d54 <fputs@plt+0x4dc8>
   19cd8:	bl	2bb40 <fputs@plt+0x16bb4>
   19cdc:	andeq	r5, r7, r8, rrx
   19ce0:	andeq	r4, r7, r0, asr #19
   19ce4:	andeq	r3, r4, ip, lsl sl
   19ce8:	andeq	r6, r7, ip, lsl r0
   19cec:	andeq	r5, r7, r8, asr r0
   19cf0:	andeq	r2, r4, r4, ror #18
   19cf4:	andeq	r2, r4, r4, lsl r4
   19cf8:	andeq	r5, r7, r8
   19cfc:			; <UNDEFINED> instruction: 0x000429b4
   19d00:	andeq	r2, r4, r4, ror #19
   19d04:	andeq	r2, r4, r8, lsl #20
   19d08:	andeq	r2, r4, r4, lsr #20
   19d0c:	andeq	r2, r4, r0, asr #20
   19d10:	andeq	r2, r4, r8, asr sl
   19d14:	andeq	r2, r4, r0, ror sl
   19d18:	andeq	r2, r4, r4, lsl #21
   19d1c:	andeq	r2, r4, r4, lsr #21
   19d20:			; <UNDEFINED> instruction: 0x00042ab8
   19d24:	muleq	r4, ip, sl
   19d28:	ldrdeq	r2, [r4], -r4
   19d2c:	ldrdeq	r2, [r4], -ip
   19d30:			; <UNDEFINED> instruction: 0x000429bc
   19d34:	muleq	r4, r8, r9
   19d38:	andeq	r2, r4, ip, ror #18
   19d3c:	strdeq	r3, [r4], -r0
   19d40:	ldrdeq	r2, [r4], -r0
   19d44:	andeq	r5, r7, r0, asr r0
   19d48:	andeq	r2, r4, ip, lsl #19
   19d4c:	strdeq	r2, [r4], -r0
   19d50:			; <UNDEFINED> instruction: 0x00041ab4
   19d54:	andeq	r2, r4, r8, asr #19
   19d58:	push	{r4, r5, r6, r7, lr}
   19d5c:	sub	sp, sp, #1168	; 0x490
   19d60:	ldr	r4, [pc, #908]	; 1a0f4 <fputs@plt+0x5168>
   19d64:	ldr	r3, [pc, #908]	; 1a0f8 <fputs@plt+0x516c>
   19d68:	sub	sp, sp, #4
   19d6c:	ldr	r2, [r4, #80]	; 0x50
   19d70:	ldr	r3, [r3]
   19d74:	cmp	r2, #0
   19d78:	str	r3, [sp, #1164]	; 0x48c
   19d7c:	beq	19e40 <fputs@plt+0x4eb4>
   19d80:	add	r2, sp, #32
   19d84:	ldr	r1, [pc, #880]	; 1a0fc <fputs@plt+0x5170>
   19d88:	mov	r0, #3
   19d8c:	bl	14a34 <__xstat64@plt>
   19d90:	cmp	r0, #0
   19d94:	blt	19e24 <fputs@plt+0x4e98>
   19d98:	add	r3, sp, #20
   19d9c:	add	r2, sp, #24
   19da0:	ldr	r1, [pc, #856]	; 1a100 <fputs@plt+0x5174>
   19da4:	ldr	r0, [pc, #848]	; 1a0fc <fputs@plt+0x5170>
   19da8:	bl	2ace4 <fputs@plt+0x15d58>
   19dac:	subs	r3, r0, #0
   19db0:	beq	19e50 <fputs@plt+0x4ec4>
   19db4:	cmn	r3, #43	; 0x2b
   19db8:	bne	19e10 <fputs@plt+0x4e84>
   19dbc:	ldr	r0, [r4]
   19dc0:	cmp	r0, #0
   19dc4:	beq	19f38 <fputs@plt+0x4fac>
   19dc8:	bl	2fcc8 <error@@Base+0x2338>
   19dcc:	mov	r5, r0
   19dd0:	add	r3, sp, #20
   19dd4:	add	r2, sp, #24
   19dd8:	mov	r1, r5
   19ddc:	ldr	r0, [pc, #792]	; 1a0fc <fputs@plt+0x5170>
   19de0:	bl	2ace4 <fputs@plt+0x15d58>
   19de4:	subs	r6, r0, #0
   19de8:	beq	19e5c <fputs@plt+0x4ed0>
   19dec:	mov	r0, r5
   19df0:	bl	14710 <strlen@plt>
   19df4:	mvn	r2, #0
   19df8:	mov	r1, r0
   19dfc:	mov	r0, r5
   19e00:	bl	1483c <__explicit_bzero_chk@plt>
   19e04:	mov	r0, r5
   19e08:	bl	14548 <free@plt>
   19e0c:	mov	r0, r6
   19e10:	bl	1b52c <fputs@plt+0x65a0>
   19e14:	ldr	r1, [pc, #736]	; 1a0fc <fputs@plt+0x5170>
   19e18:	mov	r2, r0
   19e1c:	ldr	r0, [pc, #736]	; 1a104 <fputs@plt+0x5178>
   19e20:	bl	2bb40 <fputs@plt+0x16bb4>
   19e24:	bl	14f14 <__errno_location@plt>
   19e28:	ldr	r0, [r0]
   19e2c:	bl	140a4 <strerror@plt>
   19e30:	ldr	r1, [pc, #708]	; 1a0fc <fputs@plt+0x5170>
   19e34:	mov	r2, r0
   19e38:	ldr	r0, [pc, #712]	; 1a108 <fputs@plt+0x517c>
   19e3c:	bl	2bb40 <fputs@plt+0x16bb4>
   19e40:	add	r0, r0, #20
   19e44:	ldr	r1, [pc, #704]	; 1a10c <fputs@plt+0x5180>
   19e48:	bl	19764 <fputs@plt+0x47d8>
   19e4c:	b	19d80 <fputs@plt+0x4df4>
   19e50:	ldr	r0, [pc, #680]	; 1a100 <fputs@plt+0x5174>
   19e54:	bl	2fcc8 <error@@Base+0x2338>
   19e58:	mov	r5, r0
   19e5c:	ldr	r3, [sp, #24]
   19e60:	ldr	r3, [r3]
   19e64:	cmp	r3, #3
   19e68:	cmpne	r3, #8
   19e6c:	beq	19e80 <fputs@plt+0x4ef4>
   19e70:	ldr	r3, [pc, #664]	; 1a110 <fputs@plt+0x5184>
   19e74:	ldr	r3, [r3, #24]
   19e78:	cmp	r3, #0
   19e7c:	beq	19ffc <fputs@plt+0x5070>
   19e80:	ldr	r2, [sp, #20]
   19e84:	cmp	r2, #0
   19e88:	beq	19ff0 <fputs@plt+0x5064>
   19e8c:	ldr	r1, [pc, #640]	; 1a114 <fputs@plt+0x5188>
   19e90:	mov	r0, #1
   19e94:	bl	14290 <__printf_chk@plt>
   19e98:	ldr	r7, [r4, #88]	; 0x58
   19e9c:	cmp	r7, #0
   19ea0:	beq	19f9c <fputs@plt+0x5010>
   19ea4:	add	r6, sp, #140	; 0x8c
   19ea8:	mov	r1, r7
   19eac:	mov	r0, r6
   19eb0:	mov	r2, #1024	; 0x400
   19eb4:	bl	40148 <mkdtemp@@Base+0xd98>
   19eb8:	ldr	r2, [pc, #592]	; 1a110 <fputs@plt+0x5184>
   19ebc:	ldr	r3, [r4, #96]	; 0x60
   19ec0:	ldr	r1, [r4, #92]	; 0x5c
   19ec4:	ldr	r2, [r2, #24]
   19ec8:	ldr	r0, [sp, #24]
   19ecc:	str	r1, [sp, #8]
   19ed0:	strd	r2, [sp]
   19ed4:	ldr	r1, [pc, #544]	; 1a0fc <fputs@plt+0x5170>
   19ed8:	mov	r3, r6
   19edc:	mov	r2, r5
   19ee0:	bl	2a818 <fputs@plt+0x1588c>
   19ee4:	cmp	r0, #0
   19ee8:	beq	19f58 <fputs@plt+0x4fcc>
   19eec:	bl	1b52c <fputs@plt+0x65a0>
   19ef0:	ldr	r1, [pc, #516]	; 1a0fc <fputs@plt+0x5170>
   19ef4:	mov	r2, r0
   19ef8:	ldr	r0, [pc, #536]	; 1a118 <fputs@plt+0x518c>
   19efc:	bl	2d990 <error@@Base>
   19f00:	mov	r0, r5
   19f04:	bl	14710 <strlen@plt>
   19f08:	mvn	r2, #0
   19f0c:	mov	r1, r0
   19f10:	mov	r0, r5
   19f14:	bl	1483c <__explicit_bzero_chk@plt>
   19f18:	mov	r0, r5
   19f1c:	bl	14548 <free@plt>
   19f20:	ldr	r0, [sp, #24]
   19f24:	bl	1d72c <fputs@plt+0x87a0>
   19f28:	ldr	r0, [sp, #20]
   19f2c:	bl	14548 <free@plt>
   19f30:	mov	r0, #1
   19f34:	bl	14efc <exit@plt>
   19f38:	ldr	r0, [r4, #84]	; 0x54
   19f3c:	cmp	r0, #0
   19f40:	bne	19dc8 <fputs@plt+0x4e3c>
   19f44:	mov	r1, #2
   19f48:	ldr	r0, [pc, #460]	; 1a11c <fputs@plt+0x5190>
   19f4c:	bl	2f754 <error@@Base+0x1dc4>
   19f50:	mov	r5, r0
   19f54:	b	19dd0 <fputs@plt+0x4e44>
   19f58:	mov	r0, r5
   19f5c:	bl	14710 <strlen@plt>
   19f60:	mvn	r2, #0
   19f64:	mov	r1, r0
   19f68:	mov	r0, r5
   19f6c:	bl	1483c <__explicit_bzero_chk@plt>
   19f70:	mov	r0, r5
   19f74:	bl	14548 <free@plt>
   19f78:	add	r1, sp, #28
   19f7c:	ldr	r0, [sp, #24]
   19f80:	bl	1ee68 <fputs@plt+0x9edc>
   19f84:	cmp	r0, #0
   19f88:	beq	1a02c <fputs@plt+0x50a0>
   19f8c:	bl	1b52c <fputs@plt+0x65a0>
   19f90:	mov	r1, r0
   19f94:	ldr	r0, [pc, #388]	; 1a120 <fputs@plt+0x5194>
   19f98:	bl	2bb40 <fputs@plt+0x16bb4>
   19f9c:	ldr	r1, [pc, #384]	; 1a124 <fputs@plt+0x5198>
   19fa0:	mov	r0, #1
   19fa4:	bl	14290 <__printf_chk@plt>
   19fa8:	ldr	r3, [pc, #376]	; 1a128 <fputs@plt+0x519c>
   19fac:	add	r6, sp, #140	; 0x8c
   19fb0:	ldr	r0, [r3]
   19fb4:	bl	14680 <fflush@plt>
   19fb8:	ldr	r3, [pc, #364]	; 1a12c <fputs@plt+0x51a0>
   19fbc:	mov	r0, r6
   19fc0:	mov	r1, #1024	; 0x400
   19fc4:	ldr	r2, [r3]
   19fc8:	bl	1426c <fgets@plt>
   19fcc:	cmp	r0, #0
   19fd0:	beq	1a004 <fputs@plt+0x5078>
   19fd4:	ldr	r1, [pc, #340]	; 1a130 <fputs@plt+0x51a4>
   19fd8:	mov	r0, r6
   19fdc:	bl	14d70 <strcspn@plt>
   19fe0:	add	r3, sp, #1168	; 0x490
   19fe4:	add	r0, r3, r0
   19fe8:	strb	r7, [r0, #-1028]	; 0xfffffbfc
   19fec:	b	19eb8 <fputs@plt+0x4f2c>
   19ff0:	ldr	r0, [pc, #316]	; 1a134 <fputs@plt+0x51a8>
   19ff4:	bl	14be4 <puts@plt>
   19ff8:	b	19e98 <fputs@plt+0x4f0c>
   19ffc:	ldr	r0, [pc, #308]	; 1a138 <fputs@plt+0x51ac>
   1a000:	bl	2d990 <error@@Base>
   1a004:	mov	r0, r5
   1a008:	bl	14710 <strlen@plt>
   1a00c:	mvn	r2, #0
   1a010:	mov	r1, r0
   1a014:	mov	r0, r5
   1a018:	bl	1483c <__explicit_bzero_chk@plt>
   1a01c:	ldr	r0, [sp, #24]
   1a020:	bl	1d72c <fputs@plt+0x87a0>
   1a024:	mov	r0, #1
   1a028:	bl	14efc <exit@plt>
   1a02c:	ldr	r0, [sp, #24]
   1a030:	bl	1d72c <fputs@plt+0x87a0>
   1a034:	mov	r2, #1024	; 0x400
   1a038:	ldr	r1, [pc, #252]	; 1a13c <fputs@plt+0x51b0>
   1a03c:	ldr	r0, [pc, #184]	; 1a0fc <fputs@plt+0x5170>
   1a040:	bl	40080 <mkdtemp@@Base+0xcd0>
   1a044:	mov	r2, #420	; 0x1a4
   1a048:	ldr	r1, [pc, #240]	; 1a140 <fputs@plt+0x51b4>
   1a04c:	ldr	r0, [pc, #168]	; 1a0fc <fputs@plt+0x5170>
   1a050:	bl	148b4 <open64@plt>
   1a054:	cmn	r0, #1
   1a058:	beq	1a090 <fputs@plt+0x5104>
   1a05c:	ldr	r1, [pc, #224]	; 1a144 <fputs@plt+0x51b8>
   1a060:	bl	1492c <fdopen@plt>
   1a064:	subs	r4, r0, #0
   1a068:	beq	1a0d8 <fputs@plt+0x514c>
   1a06c:	mov	r1, r4
   1a070:	ldr	r0, [sp, #28]
   1a074:	bl	1e9d0 <fputs@plt+0x9a44>
   1a078:	subs	r5, r0, #0
   1a07c:	beq	1a09c <fputs@plt+0x5110>
   1a080:	bl	1b52c <fputs@plt+0x65a0>
   1a084:	mov	r1, r0
   1a088:	ldr	r0, [pc, #184]	; 1a148 <fputs@plt+0x51bc>
   1a08c:	bl	2bb40 <fputs@plt+0x16bb4>
   1a090:	ldr	r1, [pc, #100]	; 1a0fc <fputs@plt+0x5170>
   1a094:	ldr	r0, [pc, #176]	; 1a14c <fputs@plt+0x51c0>
   1a098:	bl	2bb40 <fputs@plt+0x16bb4>
   1a09c:	ldr	r0, [sp, #28]
   1a0a0:	bl	1d72c <fputs@plt+0x87a0>
   1a0a4:	mov	r3, r6
   1a0a8:	ldr	r2, [pc, #160]	; 1a150 <fputs@plt+0x51c4>
   1a0ac:	mov	r1, #1
   1a0b0:	mov	r0, r4
   1a0b4:	bl	14ad0 <__fprintf_chk@plt>
   1a0b8:	mov	r0, r4
   1a0bc:	bl	14260 <fclose@plt>
   1a0c0:	ldr	r0, [sp, #20]
   1a0c4:	bl	14548 <free@plt>
   1a0c8:	ldr	r0, [pc, #132]	; 1a154 <fputs@plt+0x51c8>
   1a0cc:	bl	14be4 <puts@plt>
   1a0d0:	mov	r0, r5
   1a0d4:	bl	14efc <exit@plt>
   1a0d8:	bl	14f14 <__errno_location@plt>
   1a0dc:	ldr	r0, [r0]
   1a0e0:	bl	140a4 <strerror@plt>
   1a0e4:	ldr	r1, [pc, #16]	; 1a0fc <fputs@plt+0x5170>
   1a0e8:	mov	r2, r0
   1a0ec:	ldr	r0, [pc, #100]	; 1a158 <fputs@plt+0x51cc>
   1a0f0:	bl	2bb40 <fputs@plt+0x16bb4>
   1a0f4:	andeq	r5, r7, r8, rrx
   1a0f8:	andeq	r4, r7, r0, asr #19
   1a0fc:	andeq	r6, r7, ip, lsl r0
   1a100:	andeq	r6, r4, r4, lsl #11
   1a104:	andeq	r2, r4, ip, ror #21
   1a108:	muleq	r4, r0, r9
   1a10c:	andeq	r2, r4, ip, ror #18
   1a110:	andeq	r5, r7, r8
   1a114:	andeq	r2, r4, r4, asr fp
   1a118:	muleq	r4, ip, fp
   1a11c:	andeq	r1, r4, r8, ror ip
   1a120:			; <UNDEFINED> instruction: 0x00042bb8
   1a124:	andeq	r2, r4, r8, lsl #23
   1a128:	andeq	r5, r7, ip, asr r0
   1a12c:	andeq	r5, r7, r8, asr r0
   1a130:	andeq	r2, r4, r4, asr sl
   1a134:	andeq	r2, r4, r0, ror fp
   1a138:	andeq	r2, r4, r0, lsl fp
   1a13c:	andeq	r3, r4, r4, lsr r0
   1a140:	andeq	r0, r0, r1, asr #4
   1a144:	andeq	r2, r4, r4, lsr #17
   1a148:	andeq	r2, r4, r8, lsl ip
   1a14c:	ldrdeq	r2, [r4], -r8
   1a150:	andeq	r6, r4, r0, lsl r9
   1a154:	andeq	r2, r4, r0, lsr ip
   1a158:	andeq	r2, r4, r0, lsl #24
   1a15c:	push	{r4, r5, r6, r7, lr}
   1a160:	sub	sp, sp, #124	; 0x7c
   1a164:	ldr	r5, [pc, #208]	; 1a23c <fputs@plt+0x52b0>
   1a168:	mov	r4, #0
   1a16c:	mov	r6, r0
   1a170:	ldr	r3, [r5]
   1a174:	mov	r7, r1
   1a178:	add	r2, sp, #8
   1a17c:	mov	r1, r0
   1a180:	mov	r0, #3
   1a184:	str	r3, [sp, #116]	; 0x74
   1a188:	str	r4, [sp, #4]
   1a18c:	bl	14a34 <__xstat64@plt>
   1a190:	cmp	r0, r4
   1a194:	bge	1a1c4 <fputs@plt+0x5238>
   1a198:	bl	14f14 <__errno_location@plt>
   1a19c:	ldr	r0, [r0]
   1a1a0:	cmp	r0, #2
   1a1a4:	moveq	r0, r4
   1a1a8:	bne	1a214 <fputs@plt+0x5288>
   1a1ac:	ldr	r2, [sp, #116]	; 0x74
   1a1b0:	ldr	r3, [r5]
   1a1b4:	cmp	r2, r3
   1a1b8:	bne	1a210 <fputs@plt+0x5284>
   1a1bc:	add	sp, sp, #124	; 0x7c
   1a1c0:	pop	{r4, r5, r6, r7, pc}
   1a1c4:	add	r2, sp, #4
   1a1c8:	mov	r1, sp
   1a1cc:	mov	r0, r6
   1a1d0:	bl	2adb8 <fputs@plt+0x15e2c>
   1a1d4:	cmp	r0, #0
   1a1d8:	bne	1a228 <fputs@plt+0x529c>
   1a1dc:	ldr	r3, [pc, #92]	; 1a240 <fputs@plt+0x52b4>
   1a1e0:	ldr	r2, [pc, #92]	; 1a244 <fputs@plt+0x52b8>
   1a1e4:	ldr	r1, [sp]
   1a1e8:	ldr	r3, [r3, #100]	; 0x64
   1a1ec:	ldr	r2, [r2]
   1a1f0:	mov	r0, r7
   1a1f4:	bl	363bc <error@@Base+0x8a2c>
   1a1f8:	ldr	r0, [sp]
   1a1fc:	bl	1d72c <fputs@plt+0x87a0>
   1a200:	ldr	r0, [sp, #4]
   1a204:	bl	14548 <free@plt>
   1a208:	mov	r0, #1
   1a20c:	b	1a1ac <fputs@plt+0x5220>
   1a210:	bl	14aac <__stack_chk_fail@plt>
   1a214:	bl	140a4 <strerror@plt>
   1a218:	mov	r1, r6
   1a21c:	mov	r2, r0
   1a220:	ldr	r0, [pc, #32]	; 1a248 <fputs@plt+0x52bc>
   1a224:	bl	2bb40 <fputs@plt+0x16bb4>
   1a228:	bl	1b52c <fputs@plt+0x65a0>
   1a22c:	mov	r1, r6
   1a230:	mov	r2, r0
   1a234:	ldr	r0, [pc, #16]	; 1a24c <fputs@plt+0x52c0>
   1a238:	bl	2bb40 <fputs@plt+0x16bb4>
   1a23c:	andeq	r4, r7, r0, asr #19
   1a240:	andeq	r5, r7, r8, rrx
   1a244:	andeq	r5, r7, ip, asr r0
   1a248:	muleq	r4, r0, r9
   1a24c:	andeq	r2, r4, r0, ror #24
   1a250:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a254:	sub	sp, sp, #17152	; 0x4300
   1a258:	ldr	fp, [pc, #2016]	; 1aa40 <fputs@plt+0x5ab4>
   1a25c:	sub	sp, sp, #156	; 0x9c
   1a260:	add	r2, sp, #17152	; 0x4300
   1a264:	ldr	r3, [fp]
   1a268:	add	r2, r2, #148	; 0x94
   1a26c:	str	r0, [sp, #20]
   1a270:	mov	r7, r1
   1a274:	ldr	r0, [pc, #1992]	; 1aa44 <fputs@plt+0x5ab8>
   1a278:	ldr	r1, [pc, #1992]	; 1aa48 <fputs@plt+0x5abc>
   1a27c:	str	r3, [r2]
   1a280:	bl	147ac <fopen64@plt>
   1a284:	subs	r4, r0, #0
   1a288:	beq	1a9a8 <fputs@plt+0x5a1c>
   1a28c:	mov	r3, #0
   1a290:	add	r2, sp, #9152	; 0x23c0
   1a294:	ldr	r9, [pc, #1968]	; 1aa4c <fputs@plt+0x5ac0>
   1a298:	add	r2, r2, #52	; 0x34
   1a29c:	mov	r6, r3
   1a2a0:	mov	r5, r3
   1a2a4:	strb	r3, [r2]
   1a2a8:	add	sl, sp, #84	; 0x54
   1a2ac:	mov	r8, #0
   1a2b0:	strb	r5, [sp, #84]	; 0x54
   1a2b4:	mov	r0, r4
   1a2b8:	bl	14830 <fgetc@plt>
   1a2bc:	cmn	r0, #1
   1a2c0:	beq	1a374 <fputs@plt+0x53e8>
   1a2c4:	cmp	r8, r9
   1a2c8:	beq	1a994 <fputs@plt+0x5a08>
   1a2cc:	cmp	r0, #10
   1a2d0:	beq	1a2f0 <fputs@plt+0x5364>
   1a2d4:	cmp	r0, #13
   1a2d8:	bne	1a64c <fputs@plt+0x56c0>
   1a2dc:	mov	r0, r4
   1a2e0:	bl	14830 <fgetc@plt>
   1a2e4:	cmp	r0, #10
   1a2e8:	cmnne	r0, #1
   1a2ec:	bne	1a6a4 <fputs@plt+0x5718>
   1a2f0:	cmp	r8, #0
   1a2f4:	beq	1a31c <fputs@plt+0x5390>
   1a2f8:	add	r3, sp, #920	; 0x398
   1a2fc:	add	r8, r3, r8
   1a300:	ldrb	r3, [r8, #-837]	; 0xfffffcbb
   1a304:	cmp	r3, #92	; 0x5c
   1a308:	bne	1a31c <fputs@plt+0x5390>
   1a30c:	mov	r0, r6
   1a310:	mov	r1, #1
   1a314:	bl	416ac <mkdtemp@@Base+0x22fc>
   1a318:	mov	r6, r0
   1a31c:	mov	r2, #4
   1a320:	ldr	r1, [pc, #1832]	; 1aa50 <fputs@plt+0x5ac4>
   1a324:	add	r0, sp, #84	; 0x54
   1a328:	bl	14d94 <strncmp@plt>
   1a32c:	cmp	r0, #0
   1a330:	beq	1a348 <fputs@plt+0x53bc>
   1a334:	ldr	r1, [pc, #1816]	; 1aa54 <fputs@plt+0x5ac8>
   1a338:	add	r0, sp, #84	; 0x54
   1a33c:	bl	14968 <strstr@plt>
   1a340:	cmp	r0, #0
   1a344:	beq	1a714 <fputs@plt+0x5788>
   1a348:	ldr	r1, [pc, #1800]	; 1aa58 <fputs@plt+0x5acc>
   1a34c:	add	r0, sp, #84	; 0x54
   1a350:	bl	14968 <strstr@plt>
   1a354:	ldr	r1, [pc, #1792]	; 1aa5c <fputs@plt+0x5ad0>
   1a358:	cmp	r0, #0
   1a35c:	movne	r3, #1
   1a360:	strne	r3, [r7]
   1a364:	add	r0, sp, #84	; 0x54
   1a368:	bl	14968 <strstr@plt>
   1a36c:	cmp	r0, #0
   1a370:	beq	1a2a8 <fputs@plt+0x531c>
   1a374:	add	r0, sp, #9152	; 0x23c0
   1a378:	add	r0, r0, #52	; 0x34
   1a37c:	bl	14710 <strlen@plt>
   1a380:	and	r3, r0, #3
   1a384:	cmp	r3, #3
   1a388:	beq	1a6cc <fputs@plt+0x5740>
   1a38c:	add	r0, sp, #9152	; 0x23c0
   1a390:	add	r1, sp, #1104	; 0x450
   1a394:	add	r0, r0, #52	; 0x34
   1a398:	add	r1, r1, #4
   1a39c:	ldr	r2, [pc, #1724]	; 1aa60 <fputs@plt+0x5ad4>
   1a3a0:	bl	30ac4 <error@@Base+0x3134>
   1a3a4:	subs	ip, r0, #0
   1a3a8:	blt	1a9d4 <fputs@plt+0x5a48>
   1a3ac:	ldr	r3, [r7]
   1a3b0:	cmp	r3, #0
   1a3b4:	beq	1a65c <fputs@plt+0x56d0>
   1a3b8:	ldr	r2, [pc, #1700]	; 1aa64 <fputs@plt+0x5ad8>
   1a3bc:	add	r3, sp, #72	; 0x48
   1a3c0:	mov	lr, #0
   1a3c4:	ldm	r2, {r0, r1, r2}
   1a3c8:	str	lr, [sp, #44]	; 0x2c
   1a3cc:	stmia	r3!, {r0, r1}
   1a3d0:	add	r0, sp, #1104	; 0x450
   1a3d4:	lsr	lr, r2, #16
   1a3d8:	mov	r1, ip
   1a3dc:	add	r0, r0, #4
   1a3e0:	strh	r2, [r3], #2
   1a3e4:	strb	lr, [r3]
   1a3e8:	bl	1b9e0 <fputs@plt+0x6a54>
   1a3ec:	subs	r6, r0, #0
   1a3f0:	beq	1a9f4 <fputs@plt+0x5a68>
   1a3f4:	add	r1, sp, #48	; 0x30
   1a3f8:	bl	23d50 <fputs@plt+0xedc4>
   1a3fc:	subs	r5, r0, #0
   1a400:	bne	1a958 <fputs@plt+0x59cc>
   1a404:	ldr	r1, [sp, #48]	; 0x30
   1a408:	ldr	r2, [pc, #1624]	; 1aa68 <fputs@plt+0x5adc>
   1a40c:	cmp	r1, r2
   1a410:	bne	1a8a4 <fputs@plt+0x5918>
   1a414:	add	r1, sp, #52	; 0x34
   1a418:	mov	r0, r6
   1a41c:	bl	23d50 <fputs@plt+0xedc4>
   1a420:	subs	r5, r0, #0
   1a424:	bne	1a98c <fputs@plt+0x5a00>
   1a428:	mov	r2, r5
   1a42c:	add	r1, sp, #36	; 0x24
   1a430:	mov	r0, r6
   1a434:	bl	24008 <fputs@plt+0xf07c>
   1a438:	subs	r5, r0, #0
   1a43c:	bne	1a98c <fputs@plt+0x5a00>
   1a440:	mov	r2, r5
   1a444:	add	r1, sp, #40	; 0x28
   1a448:	mov	r0, r6
   1a44c:	bl	24008 <fputs@plt+0xf07c>
   1a450:	subs	r5, r0, #0
   1a454:	bne	1a98c <fputs@plt+0x5a00>
   1a458:	add	r1, sp, #56	; 0x38
   1a45c:	mov	r0, r6
   1a460:	bl	23d50 <fputs@plt+0xedc4>
   1a464:	subs	r5, r0, #0
   1a468:	bne	1a98c <fputs@plt+0x5a00>
   1a46c:	add	r1, sp, #60	; 0x3c
   1a470:	mov	r0, r6
   1a474:	bl	23d50 <fputs@plt+0xedc4>
   1a478:	subs	r5, r0, #0
   1a47c:	bne	1a98c <fputs@plt+0x5a00>
   1a480:	add	r1, sp, #64	; 0x40
   1a484:	mov	r0, r6
   1a488:	bl	23d50 <fputs@plt+0xedc4>
   1a48c:	subs	r5, r0, #0
   1a490:	bne	1a98c <fputs@plt+0x5a00>
   1a494:	ldr	r2, [sp, #64]	; 0x40
   1a498:	ldr	r3, [sp, #60]	; 0x3c
   1a49c:	str	r2, [sp]
   1a4a0:	ldr	r1, [sp, #52]	; 0x34
   1a4a4:	ldr	r2, [sp, #56]	; 0x38
   1a4a8:	ldr	r0, [pc, #1468]	; 1aa6c <fputs@plt+0x5ae0>
   1a4ac:	bl	2dad4 <error@@Base+0x144>
   1a4b0:	ldr	r7, [sp, #40]	; 0x28
   1a4b4:	ldr	r1, [pc, #1460]	; 1aa70 <fputs@plt+0x5ae4>
   1a4b8:	mov	r0, r7
   1a4bc:	bl	14ee4 <strcmp@plt>
   1a4c0:	subs	r8, r0, #0
   1a4c4:	bne	1a8d0 <fputs@plt+0x5944>
   1a4c8:	mov	r0, r7
   1a4cc:	bl	14548 <free@plt>
   1a4d0:	ldr	r5, [sp, #36]	; 0x24
   1a4d4:	ldr	r1, [pc, #1432]	; 1aa74 <fputs@plt+0x5ae8>
   1a4d8:	mov	r0, r5
   1a4dc:	bl	14968 <strstr@plt>
   1a4e0:	cmp	r0, #0
   1a4e4:	movne	r8, #1
   1a4e8:	beq	1a730 <fputs@plt+0x57a4>
   1a4ec:	mov	r0, r8
   1a4f0:	bl	1d938 <fputs@plt+0x89ac>
   1a4f4:	subs	r5, r0, #0
   1a4f8:	beq	1a9ec <fputs@plt+0x5a60>
   1a4fc:	ldr	r0, [sp, #36]	; 0x24
   1a500:	bl	14548 <free@plt>
   1a504:	ldr	r3, [r5]
   1a508:	cmp	r3, #0
   1a50c:	beq	1a758 <fputs@plt+0x57cc>
   1a510:	cmp	r3, #1
   1a514:	bne	1a5c8 <fputs@plt+0x563c>
   1a518:	bl	14890 <BN_new@plt>
   1a51c:	subs	r9, r0, #0
   1a520:	beq	1a99c <fputs@plt+0x5a10>
   1a524:	bl	14890 <BN_new@plt>
   1a528:	subs	sl, r0, #0
   1a52c:	beq	1a99c <fputs@plt+0x5a10>
   1a530:	bl	14890 <BN_new@plt>
   1a534:	subs	r3, r0, #0
   1a538:	str	r3, [sp, #24]
   1a53c:	beq	1a99c <fputs@plt+0x5a10>
   1a540:	bl	14890 <BN_new@plt>
   1a544:	subs	r7, r0, #0
   1a548:	beq	1a99c <fputs@plt+0x5a10>
   1a54c:	bl	14890 <BN_new@plt>
   1a550:	subs	r8, r0, #0
   1a554:	beq	1a99c <fputs@plt+0x5a10>
   1a558:	mov	r1, r9
   1a55c:	mov	r0, r6
   1a560:	bl	17d04 <fputs@plt+0x2d78>
   1a564:	ldr	r1, [sp, #24]
   1a568:	mov	r0, r6
   1a56c:	bl	17d04 <fputs@plt+0x2d78>
   1a570:	mov	r1, sl
   1a574:	mov	r0, r6
   1a578:	bl	17d04 <fputs@plt+0x2d78>
   1a57c:	mov	r1, r7
   1a580:	mov	r0, r6
   1a584:	bl	17d04 <fputs@plt+0x2d78>
   1a588:	mov	r1, r8
   1a58c:	mov	r0, r6
   1a590:	bl	17d04 <fputs@plt+0x2d78>
   1a594:	ldr	r3, [sp, #24]
   1a598:	mov	r2, sl
   1a59c:	mov	r1, r9
   1a5a0:	ldr	r0, [r5, #12]
   1a5a4:	bl	146d4 <DSA_set0_pqg@plt>
   1a5a8:	cmp	r0, #0
   1a5ac:	beq	1aa00 <fputs@plt+0x5a74>
   1a5b0:	mov	r2, r8
   1a5b4:	mov	r1, r7
   1a5b8:	ldr	r0, [r5, #12]
   1a5bc:	bl	14518 <DSA_set0_key@plt>
   1a5c0:	cmp	r0, #0
   1a5c4:	beq	1aa0c <fputs@plt+0x5a80>
   1a5c8:	mov	r0, r6
   1a5cc:	bl	1c04c <fputs@plt+0x70c0>
   1a5d0:	subs	r1, r0, #0
   1a5d4:	bne	1a880 <fputs@plt+0x58f4>
   1a5d8:	mov	r0, r6
   1a5dc:	bl	1bb5c <fputs@plt+0x6bd0>
   1a5e0:	mov	r6, #11
   1a5e4:	mov	r2, #0
   1a5e8:	str	r2, [sp, #8]
   1a5ec:	str	r2, [sp, #4]
   1a5f0:	add	r3, sp, #72	; 0x48
   1a5f4:	str	r6, [sp]
   1a5f8:	add	r2, sp, #68	; 0x44
   1a5fc:	add	r1, sp, #44	; 0x2c
   1a600:	mov	r0, r5
   1a604:	bl	1f57c <fputs@plt+0xa5f0>
   1a608:	cmp	r0, #0
   1a60c:	bne	1a88c <fputs@plt+0x5900>
   1a610:	str	r0, [sp, #8]
   1a614:	str	r0, [sp, #4]
   1a618:	str	r6, [sp]
   1a61c:	add	r3, sp, #72	; 0x48
   1a620:	ldr	r2, [sp, #68]	; 0x44
   1a624:	ldr	r1, [sp, #44]	; 0x2c
   1a628:	mov	r0, r5
   1a62c:	bl	1f644 <fputs@plt+0xa6b8>
   1a630:	cmp	r0, #0
   1a634:	bne	1a88c <fputs@plt+0x5900>
   1a638:	ldr	r0, [sp, #44]	; 0x2c
   1a63c:	bl	14548 <free@plt>
   1a640:	ldr	r3, [sp, #20]
   1a644:	str	r5, [r3]
   1a648:	b	1a678 <fputs@plt+0x56ec>
   1a64c:	strb	r0, [sl]
   1a650:	add	r8, r8, #1
   1a654:	strb	r5, [sl, #1]!
   1a658:	b	1a2b4 <fputs@plt+0x5328>
   1a65c:	add	r0, sp, #1104	; 0x450
   1a660:	ldr	r2, [sp, #20]
   1a664:	mov	r1, ip
   1a668:	add	r0, r0, #4
   1a66c:	bl	21894 <fputs@plt+0xc908>
   1a670:	cmp	r0, #0
   1a674:	bne	1a9dc <fputs@plt+0x5a50>
   1a678:	mov	r0, r4
   1a67c:	bl	14260 <fclose@plt>
   1a680:	add	r3, sp, #17152	; 0x4300
   1a684:	add	r3, r3, #148	; 0x94
   1a688:	ldr	r2, [r3]
   1a68c:	ldr	r3, [fp]
   1a690:	cmp	r2, r3
   1a694:	bne	1a9d0 <fputs@plt+0x5a44>
   1a698:	add	sp, sp, #17152	; 0x4300
   1a69c:	add	sp, sp, #156	; 0x9c
   1a6a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a6a4:	mov	r1, r4
   1a6a8:	bl	1441c <ungetc@plt>
   1a6ac:	cmn	r0, #1
   1a6b0:	bne	1a2f0 <fputs@plt+0x5364>
   1a6b4:	bl	14f14 <__errno_location@plt>
   1a6b8:	ldr	r0, [r0]
   1a6bc:	bl	140a4 <strerror@plt>
   1a6c0:	mov	r1, r0
   1a6c4:	ldr	r0, [pc, #940]	; 1aa78 <fputs@plt+0x5aec>
   1a6c8:	bl	2bb40 <fputs@plt+0x16bb4>
   1a6cc:	add	r3, sp, #13184	; 0x3380
   1a6d0:	add	r3, r3, #24
   1a6d4:	add	r3, r3, r0
   1a6d8:	ldrb	r2, [r3, #-4005]	; 0xfffff05b
   1a6dc:	cmp	r2, #61	; 0x3d
   1a6e0:	bne	1a38c <fputs@plt+0x5400>
   1a6e4:	ldrb	r3, [r3, #-4006]	; 0xfffff05a
   1a6e8:	cmp	r3, #61	; 0x3d
   1a6ec:	bne	1a38c <fputs@plt+0x5400>
   1a6f0:	add	r3, sp, #13184	; 0x3380
   1a6f4:	add	r3, r3, #24
   1a6f8:	sub	r0, r0, #3
   1a6fc:	add	r8, r3, r0
   1a700:	ldrb	r3, [r8, #-4004]	; 0xfffff05c
   1a704:	cmp	r3, #61	; 0x3d
   1a708:	moveq	r3, #0
   1a70c:	strbeq	r3, [r8, #-4004]	; 0xfffff05c
   1a710:	b	1a38c <fputs@plt+0x5400>
   1a714:	cmp	r6, #0
   1a718:	beq	1a8b8 <fputs@plt+0x592c>
   1a71c:	mov	r0, r6
   1a720:	mvn	r1, #0
   1a724:	bl	416ac <mkdtemp@@Base+0x22fc>
   1a728:	mov	r6, r0
   1a72c:	b	1a2a8 <fputs@plt+0x531c>
   1a730:	mov	r0, r5
   1a734:	ldr	r1, [pc, #832]	; 1aa7c <fputs@plt+0x5af0>
   1a738:	bl	14968 <strstr@plt>
   1a73c:	subs	r5, r0, #0
   1a740:	bne	1a4ec <fputs@plt+0x5560>
   1a744:	mov	r0, r6
   1a748:	bl	1bb5c <fputs@plt+0x6bd0>
   1a74c:	ldr	r0, [sp, #36]	; 0x24
   1a750:	bl	14548 <free@plt>
   1a754:	b	1a640 <fputs@plt+0x56b4>
   1a758:	add	r1, sp, #33	; 0x21
   1a75c:	mov	r0, r6
   1a760:	bl	23ddc <fputs@plt+0xee50>
   1a764:	cmp	r0, #0
   1a768:	bne	1a958 <fputs@plt+0x59cc>
   1a76c:	ldrb	r3, [sp, #33]	; 0x21
   1a770:	cmp	r3, #29
   1a774:	bls	1a924 <fputs@plt+0x5998>
   1a778:	ldrb	r7, [sp, #33]	; 0x21
   1a77c:	ldr	r0, [pc, #764]	; 1aa80 <fputs@plt+0x5af4>
   1a780:	mov	r1, r7
   1a784:	bl	2dad4 <error@@Base+0x144>
   1a788:	cmp	r7, #29
   1a78c:	bls	1a8f8 <fputs@plt+0x596c>
   1a790:	bl	14890 <BN_new@plt>
   1a794:	subs	r3, r0, #0
   1a798:	str	r3, [sp, #28]
   1a79c:	beq	1a99c <fputs@plt+0x5a10>
   1a7a0:	mov	r1, r7
   1a7a4:	bl	14320 <BN_set_word@plt>
   1a7a8:	subs	r7, r0, #0
   1a7ac:	beq	1a96c <fputs@plt+0x59e0>
   1a7b0:	bl	14890 <BN_new@plt>
   1a7b4:	subs	r9, r0, #0
   1a7b8:	beq	1a99c <fputs@plt+0x5a10>
   1a7bc:	bl	14890 <BN_new@plt>
   1a7c0:	subs	sl, r0, #0
   1a7c4:	beq	1a99c <fputs@plt+0x5a10>
   1a7c8:	bl	14890 <BN_new@plt>
   1a7cc:	subs	r3, r0, #0
   1a7d0:	str	r3, [sp, #24]
   1a7d4:	beq	1a99c <fputs@plt+0x5a10>
   1a7d8:	bl	14890 <BN_new@plt>
   1a7dc:	subs	r8, r0, #0
   1a7e0:	beq	1a99c <fputs@plt+0x5a10>
   1a7e4:	bl	14890 <BN_new@plt>
   1a7e8:	subs	r7, r0, #0
   1a7ec:	beq	1a99c <fputs@plt+0x5a10>
   1a7f0:	mov	r1, sl
   1a7f4:	mov	r0, r6
   1a7f8:	bl	17d04 <fputs@plt+0x2d78>
   1a7fc:	mov	r1, r9
   1a800:	mov	r0, r6
   1a804:	bl	17d04 <fputs@plt+0x2d78>
   1a808:	mov	r1, r7
   1a80c:	mov	r0, r6
   1a810:	bl	17d04 <fputs@plt+0x2d78>
   1a814:	mov	r1, r8
   1a818:	mov	r0, r6
   1a81c:	bl	17d04 <fputs@plt+0x2d78>
   1a820:	ldr	r1, [sp, #24]
   1a824:	mov	r0, r6
   1a828:	bl	17d04 <fputs@plt+0x2d78>
   1a82c:	mov	r3, sl
   1a830:	ldr	r2, [sp, #28]
   1a834:	mov	r1, r9
   1a838:	ldr	r0, [r5, #8]
   1a83c:	bl	143f8 <RSA_set0_key@plt>
   1a840:	cmp	r0, #0
   1a844:	beq	1aa18 <fputs@plt+0x5a8c>
   1a848:	mov	r2, r8
   1a84c:	ldr	r1, [sp, #24]
   1a850:	ldr	r0, [r5, #8]
   1a854:	bl	14080 <RSA_set0_factors@plt>
   1a858:	cmp	r0, #0
   1a85c:	beq	1aa34 <fputs@plt+0x5aa8>
   1a860:	mov	r1, r7
   1a864:	mov	r0, r5
   1a868:	bl	355f0 <error@@Base+0x7c60>
   1a86c:	cmp	r0, #0
   1a870:	bne	1aa24 <fputs@plt+0x5a98>
   1a874:	mov	r0, r7
   1a878:	bl	14614 <BN_clear_free@plt>
   1a87c:	b	1a5c8 <fputs@plt+0x563c>
   1a880:	ldr	r0, [pc, #508]	; 1aa84 <fputs@plt+0x5af8>
   1a884:	bl	2d990 <error@@Base>
   1a888:	b	1a5d8 <fputs@plt+0x564c>
   1a88c:	mov	r0, r5
   1a890:	bl	1d72c <fputs@plt+0x87a0>
   1a894:	ldr	r0, [sp, #44]	; 0x2c
   1a898:	bl	14548 <free@plt>
   1a89c:	mov	r5, #0
   1a8a0:	b	1a640 <fputs@plt+0x56b4>
   1a8a4:	ldr	r0, [pc, #476]	; 1aa88 <fputs@plt+0x5afc>
   1a8a8:	bl	2d990 <error@@Base>
   1a8ac:	mov	r0, r6
   1a8b0:	bl	1bb5c <fputs@plt+0x6bd0>
   1a8b4:	b	1a640 <fputs@plt+0x56b4>
   1a8b8:	add	r0, sp, #9152	; 0x23c0
   1a8bc:	ldr	r2, [pc, #412]	; 1aa60 <fputs@plt+0x5ad4>
   1a8c0:	add	r1, sp, #84	; 0x54
   1a8c4:	add	r0, r0, #52	; 0x34
   1a8c8:	bl	40080 <mkdtemp@@Base+0xcd0>
   1a8cc:	b	1a2a8 <fputs@plt+0x531c>
   1a8d0:	mov	r1, r7
   1a8d4:	ldr	r0, [pc, #432]	; 1aa8c <fputs@plt+0x5b00>
   1a8d8:	bl	2d990 <error@@Base>
   1a8dc:	ldr	r0, [sp, #40]	; 0x28
   1a8e0:	bl	14548 <free@plt>
   1a8e4:	mov	r0, r6
   1a8e8:	bl	1bb5c <fputs@plt+0x6bd0>
   1a8ec:	ldr	r0, [sp, #36]	; 0x24
   1a8f0:	bl	14548 <free@plt>
   1a8f4:	b	1a640 <fputs@plt+0x56b4>
   1a8f8:	ldrb	r3, [sp, #34]	; 0x22
   1a8fc:	ldr	r0, [pc, #380]	; 1aa80 <fputs@plt+0x5af4>
   1a900:	add	r7, r3, r7, lsl #8
   1a904:	mov	r1, r7
   1a908:	bl	2dad4 <error@@Base+0x144>
   1a90c:	ldrb	r3, [sp, #35]	; 0x23
   1a910:	ldr	r0, [pc, #360]	; 1aa80 <fputs@plt+0x5af4>
   1a914:	add	r7, r3, r7, lsl #8
   1a918:	mov	r1, r7
   1a91c:	bl	2dad4 <error@@Base+0x144>
   1a920:	b	1a790 <fputs@plt+0x5804>
   1a924:	add	r1, sp, #34	; 0x22
   1a928:	mov	r0, r6
   1a92c:	bl	23ddc <fputs@plt+0xee50>
   1a930:	cmp	r0, #0
   1a934:	bne	1a958 <fputs@plt+0x59cc>
   1a938:	ldrb	r3, [sp, #33]	; 0x21
   1a93c:	cmp	r3, #29
   1a940:	bhi	1a778 <fputs@plt+0x57ec>
   1a944:	add	r1, sp, #35	; 0x23
   1a948:	mov	r0, r6
   1a94c:	bl	23ddc <fputs@plt+0xee50>
   1a950:	cmp	r0, #0
   1a954:	beq	1a778 <fputs@plt+0x57ec>
   1a958:	bl	1b52c <fputs@plt+0x65a0>
   1a95c:	ldr	r1, [pc, #300]	; 1aa90 <fputs@plt+0x5b04>
   1a960:	mov	r2, r0
   1a964:	ldr	r0, [pc, #296]	; 1aa94 <fputs@plt+0x5b08>
   1a968:	bl	2bb40 <fputs@plt+0x16bb4>
   1a96c:	ldr	r0, [sp, #28]
   1a970:	bl	14614 <BN_clear_free@plt>
   1a974:	mov	r0, r6
   1a978:	bl	1bb5c <fputs@plt+0x6bd0>
   1a97c:	mov	r0, r5
   1a980:	bl	1d72c <fputs@plt+0x87a0>
   1a984:	mov	r5, r7
   1a988:	b	1a640 <fputs@plt+0x56b4>
   1a98c:	mov	r0, r5
   1a990:	b	1a958 <fputs@plt+0x59cc>
   1a994:	ldr	r0, [pc, #252]	; 1aa98 <fputs@plt+0x5b0c>
   1a998:	bl	2bb40 <fputs@plt+0x16bb4>
   1a99c:	ldr	r1, [pc, #236]	; 1aa90 <fputs@plt+0x5b04>
   1a9a0:	ldr	r0, [pc, #244]	; 1aa9c <fputs@plt+0x5b10>
   1a9a4:	bl	2bb40 <fputs@plt+0x16bb4>
   1a9a8:	ldr	r3, [pc, #240]	; 1aaa0 <fputs@plt+0x5b14>
   1a9ac:	ldr	r4, [r3]
   1a9b0:	bl	14f14 <__errno_location@plt>
   1a9b4:	ldr	r0, [r0]
   1a9b8:	bl	140a4 <strerror@plt>
   1a9bc:	mov	r1, r4
   1a9c0:	ldr	r2, [pc, #124]	; 1aa44 <fputs@plt+0x5ab8>
   1a9c4:	mov	r3, r0
   1a9c8:	ldr	r0, [pc, #212]	; 1aaa4 <fputs@plt+0x5b18>
   1a9cc:	bl	2bb40 <fputs@plt+0x16bb4>
   1a9d0:	bl	14aac <__stack_chk_fail@plt>
   1a9d4:	ldr	r0, [pc, #204]	; 1aaa8 <fputs@plt+0x5b1c>
   1a9d8:	bl	2bb40 <fputs@plt+0x16bb4>
   1a9dc:	bl	1b52c <fputs@plt+0x65a0>
   1a9e0:	mov	r1, r0
   1a9e4:	ldr	r0, [pc, #192]	; 1aaac <fputs@plt+0x5b20>
   1a9e8:	bl	2bb40 <fputs@plt+0x16bb4>
   1a9ec:	ldr	r0, [pc, #188]	; 1aab0 <fputs@plt+0x5b24>
   1a9f0:	bl	2bb40 <fputs@plt+0x16bb4>
   1a9f4:	ldr	r1, [pc, #148]	; 1aa90 <fputs@plt+0x5b04>
   1a9f8:	ldr	r0, [pc, #180]	; 1aab4 <fputs@plt+0x5b28>
   1a9fc:	bl	2bb40 <fputs@plt+0x16bb4>
   1aa00:	ldr	r1, [pc, #136]	; 1aa90 <fputs@plt+0x5b04>
   1aa04:	ldr	r0, [pc, #172]	; 1aab8 <fputs@plt+0x5b2c>
   1aa08:	bl	2bb40 <fputs@plt+0x16bb4>
   1aa0c:	ldr	r1, [pc, #124]	; 1aa90 <fputs@plt+0x5b04>
   1aa10:	ldr	r0, [pc, #164]	; 1aabc <fputs@plt+0x5b30>
   1aa14:	bl	2bb40 <fputs@plt+0x16bb4>
   1aa18:	ldr	r1, [pc, #112]	; 1aa90 <fputs@plt+0x5b04>
   1aa1c:	ldr	r0, [pc, #156]	; 1aac0 <fputs@plt+0x5b34>
   1aa20:	bl	2bb40 <fputs@plt+0x16bb4>
   1aa24:	bl	1b52c <fputs@plt+0x65a0>
   1aa28:	mov	r1, r0
   1aa2c:	ldr	r0, [pc, #144]	; 1aac4 <fputs@plt+0x5b38>
   1aa30:	bl	2bb40 <fputs@plt+0x16bb4>
   1aa34:	ldr	r1, [pc, #84]	; 1aa90 <fputs@plt+0x5b04>
   1aa38:	ldr	r0, [pc, #136]	; 1aac8 <fputs@plt+0x5b3c>
   1aa3c:	bl	2bb40 <fputs@plt+0x16bb4>
   1aa40:	andeq	r4, r7, r0, asr #19
   1aa44:	andeq	r6, r7, ip, lsl r0
   1aa48:	strdeq	r3, [r4], -r0
   1aa4c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1aa50:	andeq	r2, r4, ip, lsl #25
   1aa54:	andeq	r3, r4, r0, lsl #17
   1aa58:	muleq	r4, r4, ip
   1aa5c:	andeq	r2, r4, r0, asr #25
   1aa60:	andeq	r1, r0, r0, lsr #31
   1aa64:	andeq	r2, r4, r8, asr lr
   1aa68:	svccc	0x006ff9eb
   1aa6c:	andeq	r2, r4, r0, lsr sp
   1aa70:	andeq	r2, r4, r8, asr #26
   1aa74:	andeq	r3, r4, r8, asr lr
   1aa78:	andeq	r2, r4, r0, ror #25
   1aa7c:	andeq	r4, r4, ip, lsr sl
   1aa80:	strdeq	r7, [r4], -r4
   1aa84:	strdeq	r2, [r4], -ip
   1aa88:	andeq	r2, r4, r8, lsl sp
   1aa8c:	andeq	r2, r4, r0, asr sp
   1aa90:	andeq	r1, r4, r0, asr #21
   1aa94:	andeq	r1, r4, r4, lsl #24
   1aa98:	andeq	r2, r4, r8, asr #25
   1aa9c:	andeq	r2, r4, r8, ror #26
   1aaa0:	andeq	r5, r7, r0, asr r0
   1aaa4:	andeq	r2, r4, ip, lsl #19
   1aaa8:	andeq	r2, r4, ip, ror #25
   1aaac:	andeq	r2, r4, r0, asr #28
   1aab0:	andeq	r5, r4, r8, lsr #12
   1aab4:	andeq	r2, r4, r0, lsl #26
   1aab8:	andeq	r2, r4, r4, ror sp
   1aabc:	andeq	r2, r4, ip, lsl #27
   1aac0:	andeq	r2, r4, r4, lsr #27
   1aac4:	ldrdeq	r2, [r4], -r8
   1aac8:			; <UNDEFINED> instruction: 0x00042dbc
   1aacc:	push	{r4, r5, r6, lr}
   1aad0:	mov	r3, #0
   1aad4:	ldr	r4, [pc, #816]	; 1ae0c <fputs@plt+0x5e80>
   1aad8:	ldr	r2, [pc, #816]	; 1ae10 <fputs@plt+0x5e84>
   1aadc:	sub	sp, sp, #136	; 0x88
   1aae0:	ldr	r1, [r4, #80]	; 0x50
   1aae4:	ldr	r2, [r2]
   1aae8:	cmp	r1, r3
   1aaec:	str	r2, [sp, #132]	; 0x84
   1aaf0:	str	r3, [sp, #16]
   1aaf4:	str	r3, [sp, #20]
   1aaf8:	beq	1abc8 <fputs@plt+0x5c3c>
   1aafc:	add	r2, sp, #24
   1ab00:	ldr	r1, [pc, #780]	; 1ae14 <fputs@plt+0x5e88>
   1ab04:	mov	r0, #3
   1ab08:	bl	14a34 <__xstat64@plt>
   1ab0c:	cmp	r0, #0
   1ab10:	blt	1abd8 <fputs@plt+0x5c4c>
   1ab14:	ldr	r4, [r4, #104]	; 0x68
   1ab18:	cmp	r4, #1
   1ab1c:	beq	1ac20 <fputs@plt+0x5c94>
   1ab20:	cmp	r4, #0
   1ab24:	beq	1ac10 <fputs@plt+0x5c84>
   1ab28:	cmp	r4, #2
   1ab2c:	bne	1ac00 <fputs@plt+0x5c74>
   1ab30:	ldr	r1, [pc, #736]	; 1ae18 <fputs@plt+0x5e8c>
   1ab34:	ldr	r0, [pc, #728]	; 1ae14 <fputs@plt+0x5e88>
   1ab38:	bl	147ac <fopen64@plt>
   1ab3c:	subs	r5, r0, #0
   1ab40:	beq	1abd8 <fputs@plt+0x5c4c>
   1ab44:	mov	r3, #0
   1ab48:	mov	r2, r3
   1ab4c:	mov	r1, r3
   1ab50:	bl	14a4c <PEM_read_RSAPublicKey@plt>
   1ab54:	subs	r4, r0, #0
   1ab58:	beq	1ade8 <fputs@plt+0x5e5c>
   1ab5c:	mov	r0, #11
   1ab60:	bl	1d938 <fputs@plt+0x89ac>
   1ab64:	cmp	r0, #0
   1ab68:	str	r0, [sp, #16]
   1ab6c:	beq	1ae04 <fputs@plt+0x5e78>
   1ab70:	mov	r3, #0
   1ab74:	str	r3, [r0]
   1ab78:	ldr	r3, [sp, #16]
   1ab7c:	mov	r0, r5
   1ab80:	str	r4, [r3, #8]
   1ab84:	bl	14260 <fclose@plt>
   1ab88:	ldrd	r2, [sp, #16]
   1ab8c:	cmp	r3, #0
   1ab90:	beq	1acd4 <fputs@plt+0x5d48>
   1ab94:	ldr	r3, [r2]
   1ab98:	cmp	r3, #1
   1ab9c:	beq	1ad2c <fputs@plt+0x5da0>
   1aba0:	cmp	r3, #2
   1aba4:	beq	1ad54 <fputs@plt+0x5dc8>
   1aba8:	cmp	r3, #0
   1abac:	beq	1acf4 <fputs@plt+0x5d68>
   1abb0:	mov	r0, r2
   1abb4:	bl	1cf68 <fputs@plt+0x7fdc>
   1abb8:	ldr	r1, [pc, #604]	; 1ae1c <fputs@plt+0x5e90>
   1abbc:	mov	r2, r0
   1abc0:	ldr	r0, [pc, #600]	; 1ae20 <fputs@plt+0x5e94>
   1abc4:	bl	2bb40 <fputs@plt+0x16bb4>
   1abc8:	add	r0, r0, #20
   1abcc:	ldr	r1, [pc, #592]	; 1ae24 <fputs@plt+0x5e98>
   1abd0:	bl	19764 <fputs@plt+0x47d8>
   1abd4:	b	1aafc <fputs@plt+0x5b70>
   1abd8:	ldr	r3, [pc, #584]	; 1ae28 <fputs@plt+0x5e9c>
   1abdc:	ldr	r4, [r3]
   1abe0:	bl	14f14 <__errno_location@plt>
   1abe4:	ldr	r0, [r0]
   1abe8:	bl	140a4 <strerror@plt>
   1abec:	mov	r1, r4
   1abf0:	ldr	r2, [pc, #540]	; 1ae14 <fputs@plt+0x5e88>
   1abf4:	mov	r3, r0
   1abf8:	ldr	r0, [pc, #556]	; 1ae2c <fputs@plt+0x5ea0>
   1abfc:	bl	2bb40 <fputs@plt+0x16bb4>
   1ac00:	mov	r2, r4
   1ac04:	ldr	r1, [pc, #528]	; 1ae1c <fputs@plt+0x5e90>
   1ac08:	ldr	r0, [pc, #544]	; 1ae30 <fputs@plt+0x5ea4>
   1ac0c:	bl	2bb40 <fputs@plt+0x16bb4>
   1ac10:	add	r1, sp, #20
   1ac14:	add	r0, sp, #16
   1ac18:	bl	1a250 <fputs@plt+0x52c4>
   1ac1c:	b	1ab88 <fputs@plt+0x5bfc>
   1ac20:	ldr	r1, [pc, #496]	; 1ae18 <fputs@plt+0x5e8c>
   1ac24:	ldr	r0, [pc, #488]	; 1ae14 <fputs@plt+0x5e88>
   1ac28:	bl	147ac <fopen64@plt>
   1ac2c:	subs	r6, r0, #0
   1ac30:	beq	1abd8 <fputs@plt+0x5c4c>
   1ac34:	mov	r3, #0
   1ac38:	mov	r2, r3
   1ac3c:	mov	r1, r3
   1ac40:	bl	14b18 <PEM_read_PUBKEY@plt>
   1ac44:	subs	r5, r0, #0
   1ac48:	beq	1adf4 <fputs@plt+0x5e68>
   1ac4c:	mov	r0, r6
   1ac50:	bl	14260 <fclose@plt>
   1ac54:	mov	r0, r5
   1ac58:	bl	143bc <EVP_PKEY_base_id@plt>
   1ac5c:	cmp	r0, #116	; 0x74
   1ac60:	beq	1ad7c <fputs@plt+0x5df0>
   1ac64:	cmp	r0, #408	; 0x198
   1ac68:	bne	1acb4 <fputs@plt+0x5d28>
   1ac6c:	mov	r0, #11
   1ac70:	bl	1d938 <fputs@plt+0x89ac>
   1ac74:	cmp	r0, #0
   1ac78:	str	r0, [sp, #16]
   1ac7c:	beq	1ae04 <fputs@plt+0x5e78>
   1ac80:	mov	r3, #2
   1ac84:	str	r3, [r0]
   1ac88:	mov	r0, r5
   1ac8c:	ldr	r6, [sp, #16]
   1ac90:	bl	141a0 <EVP_PKEY_get1_EC_KEY@plt>
   1ac94:	ldr	r4, [sp, #16]
   1ac98:	str	r0, [r6, #20]
   1ac9c:	ldr	r0, [r4, #20]
   1aca0:	bl	1eaa4 <fputs@plt+0x9b18>
   1aca4:	str	r0, [r4, #16]
   1aca8:	mov	r0, r5
   1acac:	bl	14c80 <EVP_PKEY_free@plt>
   1acb0:	b	1ab88 <fputs@plt+0x5bfc>
   1acb4:	cmp	r0, #6
   1acb8:	beq	1ada8 <fputs@plt+0x5e1c>
   1acbc:	mov	r0, r5
   1acc0:	bl	143bc <EVP_PKEY_base_id@plt>
   1acc4:	ldr	r1, [pc, #360]	; 1ae34 <fputs@plt+0x5ea8>
   1acc8:	mov	r2, r0
   1accc:	ldr	r0, [pc, #356]	; 1ae38 <fputs@plt+0x5eac>
   1acd0:	bl	2bb40 <fputs@plt+0x16bb4>
   1acd4:	ldr	r4, [pc, #352]	; 1ae3c <fputs@plt+0x5eb0>
   1acd8:	mov	r0, r2
   1acdc:	ldr	r1, [r4]
   1ace0:	bl	1e9d0 <fputs@plt+0x9a44>
   1ace4:	cmp	r0, #0
   1ace8:	beq	1add8 <fputs@plt+0x5e4c>
   1acec:	ldr	r0, [pc, #332]	; 1ae40 <fputs@plt+0x5eb4>
   1acf0:	bl	2bb40 <fputs@plt+0x16bb4>
   1acf4:	ldr	r1, [pc, #320]	; 1ae3c <fputs@plt+0x5eb0>
   1acf8:	str	r3, [sp, #8]
   1acfc:	str	r3, [sp, #4]
   1ad00:	str	r3, [sp]
   1ad04:	ldr	r0, [r1]
   1ad08:	ldr	r1, [r2, #8]
   1ad0c:	mov	r2, r3
   1ad10:	bl	140bc <PEM_write_RSAPrivateKey@plt>
   1ad14:	cmp	r0, #0
   1ad18:	beq	1acec <fputs@plt+0x5d60>
   1ad1c:	ldr	r0, [sp, #16]
   1ad20:	bl	1d72c <fputs@plt+0x87a0>
   1ad24:	mov	r0, #0
   1ad28:	bl	14efc <exit@plt>
   1ad2c:	ldr	r0, [pc, #264]	; 1ae3c <fputs@plt+0x5eb0>
   1ad30:	mov	r3, #0
   1ad34:	str	r3, [sp, #8]
   1ad38:	str	r3, [sp, #4]
   1ad3c:	str	r3, [sp]
   1ad40:	ldr	r1, [r2, #12]
   1ad44:	ldr	r0, [r0]
   1ad48:	mov	r2, r3
   1ad4c:	bl	1468c <PEM_write_DSAPrivateKey@plt>
   1ad50:	b	1ad14 <fputs@plt+0x5d88>
   1ad54:	ldr	r0, [pc, #224]	; 1ae3c <fputs@plt+0x5eb0>
   1ad58:	mov	r3, #0
   1ad5c:	str	r3, [sp, #8]
   1ad60:	str	r3, [sp, #4]
   1ad64:	str	r3, [sp]
   1ad68:	ldr	r1, [r2, #20]
   1ad6c:	ldr	r0, [r0]
   1ad70:	mov	r2, r3
   1ad74:	bl	145c0 <PEM_write_ECPrivateKey@plt>
   1ad78:	b	1ad14 <fputs@plt+0x5d88>
   1ad7c:	mov	r0, #11
   1ad80:	bl	1d938 <fputs@plt+0x89ac>
   1ad84:	cmp	r0, #0
   1ad88:	str	r0, [sp, #16]
   1ad8c:	beq	1ae04 <fputs@plt+0x5e78>
   1ad90:	str	r4, [r0]
   1ad94:	mov	r0, r5
   1ad98:	ldr	r4, [sp, #16]
   1ad9c:	bl	14404 <EVP_PKEY_get1_DSA@plt>
   1ada0:	str	r0, [r4, #12]
   1ada4:	b	1aca8 <fputs@plt+0x5d1c>
   1ada8:	mov	r0, #11
   1adac:	bl	1d938 <fputs@plt+0x89ac>
   1adb0:	cmp	r0, #0
   1adb4:	str	r0, [sp, #16]
   1adb8:	beq	1ae04 <fputs@plt+0x5e78>
   1adbc:	mov	r3, #0
   1adc0:	str	r3, [r0]
   1adc4:	mov	r0, r5
   1adc8:	ldr	r4, [sp, #16]
   1adcc:	bl	14d7c <EVP_PKEY_get1_RSA@plt>
   1add0:	str	r0, [r4, #8]
   1add4:	b	1aca8 <fputs@plt+0x5d1c>
   1add8:	ldr	r1, [r4]
   1addc:	mov	r0, #10
   1ade0:	bl	14b24 <fputc@plt>
   1ade4:	b	1ad1c <fputs@plt+0x5d90>
   1ade8:	ldr	r1, [pc, #84]	; 1ae44 <fputs@plt+0x5eb8>
   1adec:	ldr	r0, [pc, #84]	; 1ae48 <fputs@plt+0x5ebc>
   1adf0:	bl	2bb40 <fputs@plt+0x16bb4>
   1adf4:	ldr	r2, [pc, #24]	; 1ae14 <fputs@plt+0x5e88>
   1adf8:	ldr	r1, [pc, #52]	; 1ae34 <fputs@plt+0x5ea8>
   1adfc:	ldr	r0, [pc, #72]	; 1ae4c <fputs@plt+0x5ec0>
   1ae00:	bl	2bb40 <fputs@plt+0x16bb4>
   1ae04:	ldr	r0, [pc, #68]	; 1ae50 <fputs@plt+0x5ec4>
   1ae08:	bl	2bb40 <fputs@plt+0x16bb4>
   1ae0c:	andeq	r5, r7, r8, rrx
   1ae10:	andeq	r4, r7, r0, asr #19
   1ae14:	andeq	r6, r7, ip, lsl r0
   1ae18:	strdeq	r3, [r4], -r0
   1ae1c:	andeq	r1, r4, r0, lsl fp
   1ae20:	andeq	r2, r4, ip, lsl #30
   1ae24:	andeq	r2, r4, ip, ror #18
   1ae28:	andeq	r5, r7, r0, asr r0
   1ae2c:	andeq	r2, r4, ip, lsl #19
   1ae30:	ldrdeq	r2, [r4], -ip
   1ae34:	andeq	r1, r4, r4, ror #21
   1ae38:	muleq	r4, r4, lr
   1ae3c:	andeq	r5, r7, ip, asr r0
   1ae40:	strdeq	r2, [r4], -r8
   1ae44:	strdeq	r1, [r4], -ip
   1ae48:			; <UNDEFINED> instruction: 0x00042eb4
   1ae4c:	andeq	r2, r4, r4, ror #28
   1ae50:	andeq	r5, r4, r8, lsr #12
   1ae54:	cmp	r0, #11
   1ae58:	push	{r4, lr}
   1ae5c:	beq	1af58 <fputs@plt+0x5fcc>
   1ae60:	ldr	r4, [pc, #256]	; 1af68 <fputs@plt+0x5fdc>
   1ae64:	ldr	r3, [r4, #108]	; 0x6c
   1ae68:	cmp	r3, #0
   1ae6c:	beq	1aea8 <fputs@plt+0x5f1c>
   1ae70:	cmp	r0, #1
   1ae74:	beq	1aee4 <fputs@plt+0x5f58>
   1ae78:	cmp	r3, #16384	; 0x4000
   1ae7c:	bhi	1af24 <fputs@plt+0x5f98>
   1ae80:	cmp	r0, #0
   1ae84:	beq	1aec4 <fputs@plt+0x5f38>
   1ae88:	cmp	r0, #2
   1ae8c:	popne	{r4, pc}
   1ae90:	mov	r0, r3
   1ae94:	bl	1d660 <fputs@plt+0x86d4>
   1ae98:	cmn	r0, #1
   1ae9c:	popne	{r4, pc}
   1aea0:	ldr	r0, [pc, #196]	; 1af6c <fputs@plt+0x5fe0>
   1aea4:	bl	2bb40 <fputs@plt+0x16bb4>
   1aea8:	cmp	r0, #1
   1aeac:	beq	1aed8 <fputs@plt+0x5f4c>
   1aeb0:	cmp	r0, #2
   1aeb4:	beq	1aef8 <fputs@plt+0x5f6c>
   1aeb8:	mov	r3, #2048	; 0x800
   1aebc:	str	r3, [r4, #108]	; 0x6c
   1aec0:	pop	{r4, pc}
   1aec4:	cmp	r3, #1024	; 0x400
   1aec8:	popcs	{r4, pc}
   1aecc:	mov	r1, #1024	; 0x400
   1aed0:	ldr	r0, [pc, #152]	; 1af70 <fputs@plt+0x5fe4>
   1aed4:	bl	2bb40 <fputs@plt+0x16bb4>
   1aed8:	mov	r3, #1024	; 0x400
   1aedc:	str	r3, [r4, #108]	; 0x6c
   1aee0:	pop	{r4, pc}
   1aee4:	ldr	r1, [pc, #136]	; 1af74 <fputs@plt+0x5fe8>
   1aee8:	cmp	r3, r1
   1aeec:	bls	1af2c <fputs@plt+0x5fa0>
   1aef0:	ldr	r0, [pc, #128]	; 1af78 <fputs@plt+0x5fec>
   1aef4:	bl	2bb40 <fputs@plt+0x16bb4>
   1aef8:	cmp	r1, #0
   1aefc:	beq	1af3c <fputs@plt+0x5fb0>
   1af00:	mov	r0, r1
   1af04:	bl	1d170 <fputs@plt+0x81e4>
   1af08:	cmp	r0, #0
   1af0c:	bne	1af48 <fputs@plt+0x5fbc>
   1af10:	ldr	r3, [r4, #108]	; 0x6c
   1af14:	cmp	r3, #0
   1af18:	beq	1af3c <fputs@plt+0x5fb0>
   1af1c:	cmp	r3, #16384	; 0x4000
   1af20:	bls	1ae90 <fputs@plt+0x5f04>
   1af24:	mov	r1, #16384	; 0x4000
   1af28:	b	1aef0 <fputs@plt+0x5f64>
   1af2c:	cmp	r3, #1024	; 0x400
   1af30:	popeq	{r4, pc}
   1af34:	ldr	r0, [pc, #64]	; 1af7c <fputs@plt+0x5ff0>
   1af38:	bl	2bb40 <fputs@plt+0x16bb4>
   1af3c:	mov	r3, #256	; 0x100
   1af40:	str	r3, [r4, #108]	; 0x6c
   1af44:	b	1ae90 <fputs@plt+0x5f04>
   1af48:	bl	1d620 <fputs@plt+0x8694>
   1af4c:	mov	r3, r0
   1af50:	str	r0, [r4, #108]	; 0x6c
   1af54:	b	1af14 <fputs@plt+0x5f88>
   1af58:	ldr	r3, [pc, #8]	; 1af68 <fputs@plt+0x5fdc>
   1af5c:	ldr	r0, [pc, #28]	; 1af80 <fputs@plt+0x5ff4>
   1af60:	ldr	r1, [r3, #48]	; 0x30
   1af64:	bl	2bb40 <fputs@plt+0x16bb4>
   1af68:	andeq	r5, r7, r8, rrx
   1af6c:			; <UNDEFINED> instruction: 0x00042fb0
   1af70:	andeq	r2, r4, r4, lsl #31
   1af74:	andeq	r2, r0, r0, lsl r7
   1af78:	andeq	r2, r4, ip, lsr pc
   1af7c:	andeq	r2, r4, r8, asr pc
   1af80:	andeq	r2, r4, r8, lsr #30
   1af84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af88:	mov	fp, r0
   1af8c:	ldr	lr, [pc, #1116]	; 1b3f0 <fputs@plt+0x6464>
   1af90:	sub	sp, sp, #1232	; 0x4d0
   1af94:	sub	sp, sp, #4
   1af98:	ldm	lr!, {r0, r1, r2, r3}
   1af9c:	add	ip, sp, #144	; 0x90
   1afa0:	ldr	r4, [pc, #1100]	; 1b3f4 <fputs@plt+0x6468>
   1afa4:	stmia	ip!, {r0, r1, r2, r3}
   1afa8:	ldm	lr!, {r0, r1, r2, r3}
   1afac:	ldr	r4, [r4]
   1afb0:	stmia	ip!, {r0, r1, r2, r3}
   1afb4:	ldm	lr!, {r0, r1, r2, r3}
   1afb8:	str	r4, [sp, #1228]	; 0x4cc
   1afbc:	stmia	ip!, {r0, r1, r2, r3}
   1afc0:	ldm	lr, {r0, r1, r2}
   1afc4:	stm	ip, {r0, r1, r2}
   1afc8:	ldr	r9, [sp, #144]	; 0x90
   1afcc:	cmp	r9, #0
   1afd0:	beq	1b254 <fputs@plt+0x62c8>
   1afd4:	ldr	r8, [pc, #1052]	; 1b3f8 <fputs@plt+0x646c>
   1afd8:	ldr	sl, [pc, #1052]	; 1b3fc <fputs@plt+0x6470>
   1afdc:	add	r6, sp, #144	; 0x90
   1afe0:	mov	r7, #0
   1afe4:	ldr	r5, [r6, #8]
   1afe8:	mov	r4, #0
   1afec:	mov	r3, r5
   1aff0:	mov	r2, r8
   1aff4:	mov	r1, sl
   1aff8:	add	r0, sp, #32
   1affc:	str	r4, [sp, #16]
   1b000:	str	r4, [sp, #20]
   1b004:	str	r4, [sp, #36]	; 0x24
   1b008:	str	r4, [sp, #32]
   1b00c:	str	r4, [sp, #28]
   1b010:	str	r4, [sp, #24]
   1b014:	bl	2fcf8 <error@@Base+0x2368>
   1b018:	add	r2, sp, #40	; 0x28
   1b01c:	ldr	r1, [sp, #32]
   1b020:	mov	r0, #3
   1b024:	bl	14a34 <__xstat64@plt>
   1b028:	cmp	r0, r4
   1b02c:	bne	1b274 <fputs@plt+0x62e8>
   1b030:	ldrd	r2, [sp, #88]	; 0x58
   1b034:	orrs	r3, r2, r3
   1b038:	bne	1b208 <fputs@plt+0x627c>
   1b03c:	mov	r3, r5
   1b040:	mov	r2, r8
   1b044:	ldr	r1, [pc, #948]	; 1b400 <fputs@plt+0x6474>
   1b048:	add	r0, sp, #24
   1b04c:	bl	2fcf8 <error@@Base+0x2368>
   1b050:	mov	r3, r5
   1b054:	mov	r2, r8
   1b058:	ldr	r1, [pc, #932]	; 1b404 <fputs@plt+0x6478>
   1b05c:	add	r0, sp, #28
   1b060:	bl	2fcf8 <error@@Base+0x2368>
   1b064:	mov	r3, r5
   1b068:	mov	r2, r8
   1b06c:	ldr	r1, [pc, #916]	; 1b408 <fputs@plt+0x647c>
   1b070:	add	r0, sp, #36	; 0x24
   1b074:	bl	2fcf8 <error@@Base+0x2368>
   1b078:	cmp	r7, #0
   1b07c:	beq	1b2a0 <fputs@plt+0x6314>
   1b080:	ldr	r2, [r6, #4]
   1b084:	ldr	r1, [pc, #896]	; 1b40c <fputs@plt+0x6480>
   1b088:	mov	r0, #1
   1b08c:	bl	14290 <__printf_chk@plt>
   1b090:	ldr	r3, [pc, #888]	; 1b410 <fputs@plt+0x6484>
   1b094:	ldr	r0, [r3]
   1b098:	bl	14680 <fflush@plt>
   1b09c:	mov	r0, r9
   1b0a0:	bl	1d0f8 <fputs@plt+0x816c>
   1b0a4:	mov	r9, r0
   1b0a8:	ldr	r0, [sp, #24]
   1b0ac:	bl	3f39c <mkstemp64@@Base>
   1b0b0:	cmn	r0, #1
   1b0b4:	beq	1b2cc <fputs@plt+0x6340>
   1b0b8:	ldr	r4, [pc, #852]	; 1b414 <fputs@plt+0x6488>
   1b0bc:	mov	r7, #0
   1b0c0:	bl	14980 <close@plt>
   1b0c4:	mov	r1, r7
   1b0c8:	mov	r0, r9
   1b0cc:	str	r7, [r4, #108]	; 0x6c
   1b0d0:	bl	1ae54 <fputs@plt+0x5ec8>
   1b0d4:	mov	r0, r9
   1b0d8:	ldr	r1, [r4, #108]	; 0x6c
   1b0dc:	add	r2, sp, #16
   1b0e0:	bl	1ebb0 <fputs@plt+0x9c24>
   1b0e4:	cmp	r0, r7
   1b0e8:	bne	1b2b8 <fputs@plt+0x632c>
   1b0ec:	add	r1, sp, #20
   1b0f0:	ldr	r0, [sp, #16]
   1b0f4:	bl	1ee68 <fputs@plt+0x9edc>
   1b0f8:	subs	r7, r0, #0
   1b0fc:	bne	1b3dc <fputs@plt+0x6450>
   1b100:	ldr	r1, [fp]
   1b104:	ldr	r0, [pc, #780]	; 1b418 <fputs@plt+0x648c>
   1b108:	ldr	r2, [pc, #780]	; 1b41c <fputs@plt+0x6490>
   1b10c:	mov	r3, #1024	; 0x400
   1b110:	str	r0, [sp, #8]
   1b114:	str	r1, [sp, #4]
   1b118:	str	r2, [sp]
   1b11c:	mov	r1, r3
   1b120:	mov	r2, #1
   1b124:	add	r0, sp, #204	; 0xcc
   1b128:	bl	14914 <__snprintf_chk@plt>
   1b12c:	ldr	r3, [pc, #748]	; 1b420 <fputs@plt+0x6494>
   1b130:	ldr	r1, [r4, #92]	; 0x5c
   1b134:	ldr	r2, [r4, #96]	; 0x60
   1b138:	ldr	r0, [r3, #24]
   1b13c:	str	r1, [sp, #8]
   1b140:	str	r0, [sp]
   1b144:	str	r2, [sp, #4]
   1b148:	add	r3, sp, #204	; 0xcc
   1b14c:	ldr	r2, [pc, #720]	; 1b424 <fputs@plt+0x6498>
   1b150:	ldr	r1, [sp, #24]
   1b154:	ldr	r0, [sp, #16]
   1b158:	bl	2a818 <fputs@plt+0x1588c>
   1b15c:	cmp	r0, #0
   1b160:	bne	1b2f4 <fputs@plt+0x6368>
   1b164:	ldr	r0, [sp, #28]
   1b168:	bl	3f39c <mkstemp64@@Base>
   1b16c:	cmn	r0, #1
   1b170:	mov	r9, r0
   1b174:	beq	1b32c <fputs@plt+0x63a0>
   1b178:	mov	r1, #420	; 0x1a4
   1b17c:	bl	14ecc <fchmod@plt>
   1b180:	ldr	r1, [pc, #672]	; 1b428 <fputs@plt+0x649c>
   1b184:	mov	r0, r9
   1b188:	bl	1492c <fdopen@plt>
   1b18c:	subs	r4, r0, #0
   1b190:	beq	1b34c <fputs@plt+0x63c0>
   1b194:	mov	r1, r4
   1b198:	ldr	r0, [sp, #20]
   1b19c:	bl	1e9d0 <fputs@plt+0x9a44>
   1b1a0:	subs	r9, r0, #0
   1b1a4:	bne	1b310 <fputs@plt+0x6384>
   1b1a8:	add	r3, sp, #204	; 0xcc
   1b1ac:	ldr	r2, [pc, #632]	; 1b42c <fputs@plt+0x64a0>
   1b1b0:	mov	r1, #1
   1b1b4:	mov	r0, r4
   1b1b8:	bl	14ad0 <__fprintf_chk@plt>
   1b1bc:	mov	r0, r4
   1b1c0:	bl	14e0c <ferror@plt>
   1b1c4:	subs	r7, r0, #0
   1b1c8:	bne	1b338 <fputs@plt+0x63ac>
   1b1cc:	mov	r0, r4
   1b1d0:	bl	14260 <fclose@plt>
   1b1d4:	cmp	r0, #0
   1b1d8:	bne	1b3a0 <fputs@plt+0x6414>
   1b1dc:	ldr	r1, [sp, #36]	; 0x24
   1b1e0:	ldr	r0, [sp, #28]
   1b1e4:	bl	14254 <rename@plt>
   1b1e8:	subs	r7, r0, #0
   1b1ec:	bne	1b378 <fputs@plt+0x63ec>
   1b1f0:	ldr	r1, [sp, #32]
   1b1f4:	ldr	r0, [sp, #24]
   1b1f8:	bl	14254 <rename@plt>
   1b1fc:	cmp	r0, #0
   1b200:	moveq	r7, #1
   1b204:	bne	1b3bc <fputs@plt+0x6430>
   1b208:	ldr	r0, [sp, #16]
   1b20c:	bl	1d72c <fputs@plt+0x87a0>
   1b210:	ldr	r0, [sp, #20]
   1b214:	bl	1d72c <fputs@plt+0x87a0>
   1b218:	ldr	r0, [sp, #24]
   1b21c:	bl	14548 <free@plt>
   1b220:	ldr	r0, [sp, #28]
   1b224:	bl	14548 <free@plt>
   1b228:	ldr	r0, [sp, #32]
   1b22c:	bl	14548 <free@plt>
   1b230:	ldr	r0, [sp, #36]	; 0x24
   1b234:	bl	14548 <free@plt>
   1b238:	ldr	r9, [r6, #12]!
   1b23c:	cmp	r9, #0
   1b240:	bne	1afe4 <fputs@plt+0x6058>
   1b244:	cmp	r7, #0
   1b248:	beq	1b254 <fputs@plt+0x62c8>
   1b24c:	mov	r0, #10
   1b250:	bl	142c0 <putchar@plt>
   1b254:	ldr	r3, [pc, #408]	; 1b3f4 <fputs@plt+0x6468>
   1b258:	ldr	r2, [sp, #1228]	; 0x4cc
   1b25c:	ldr	r3, [r3]
   1b260:	cmp	r2, r3
   1b264:	bne	1b3ec <fputs@plt+0x6460>
   1b268:	add	sp, sp, #1232	; 0x4d0
   1b26c:	add	sp, sp, #4
   1b270:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b274:	bl	14f14 <__errno_location@plt>
   1b278:	ldr	r0, [r0]
   1b27c:	cmp	r0, #2
   1b280:	beq	1b03c <fputs@plt+0x60b0>
   1b284:	bl	140a4 <strerror@plt>
   1b288:	mov	r1, r5
   1b28c:	mov	r7, r4
   1b290:	mov	r2, r0
   1b294:	ldr	r0, [pc, #404]	; 1b430 <fputs@plt+0x64a4>
   1b298:	bl	2d990 <error@@Base>
   1b29c:	b	1b208 <fputs@plt+0x627c>
   1b2a0:	ldr	r3, [pc, #396]	; 1b434 <fputs@plt+0x64a8>
   1b2a4:	ldr	r1, [pc, #396]	; 1b438 <fputs@plt+0x64ac>
   1b2a8:	mov	r0, #1
   1b2ac:	ldr	r2, [r3]
   1b2b0:	bl	14290 <__printf_chk@plt>
   1b2b4:	b	1b080 <fputs@plt+0x60f4>
   1b2b8:	bl	1b52c <fputs@plt+0x65a0>
   1b2bc:	mov	r1, r0
   1b2c0:	ldr	r0, [pc, #372]	; 1b43c <fputs@plt+0x64b0>
   1b2c4:	bl	2d990 <error@@Base>
   1b2c8:	b	1b208 <fputs@plt+0x627c>
   1b2cc:	bl	14f14 <__errno_location@plt>
   1b2d0:	ldr	r4, [sp, #24]
   1b2d4:	mov	r7, #0
   1b2d8:	ldr	r0, [r0]
   1b2dc:	bl	140a4 <strerror@plt>
   1b2e0:	mov	r1, r4
   1b2e4:	mov	r2, r0
   1b2e8:	ldr	r0, [pc, #336]	; 1b440 <fputs@plt+0x64b4>
   1b2ec:	bl	2d990 <error@@Base>
   1b2f0:	b	1b208 <fputs@plt+0x627c>
   1b2f4:	ldr	r4, [sp, #24]
   1b2f8:	bl	1b52c <fputs@plt+0x65a0>
   1b2fc:	mov	r1, r4
   1b300:	mov	r2, r0
   1b304:	ldr	r0, [pc, #312]	; 1b444 <fputs@plt+0x64b8>
   1b308:	bl	2d990 <error@@Base>
   1b30c:	b	1b208 <fputs@plt+0x627c>
   1b310:	bl	1b52c <fputs@plt+0x65a0>
   1b314:	mov	r1, r0
   1b318:	ldr	r0, [pc, #296]	; 1b448 <fputs@plt+0x64bc>
   1b31c:	bl	2d990 <error@@Base>
   1b320:	mov	r0, r4
   1b324:	bl	14260 <fclose@plt>
   1b328:	b	1b208 <fputs@plt+0x627c>
   1b32c:	bl	14f14 <__errno_location@plt>
   1b330:	ldr	r4, [sp, #28]
   1b334:	b	1b2d8 <fputs@plt+0x634c>
   1b338:	bl	14f14 <__errno_location@plt>
   1b33c:	mov	r7, r9
   1b340:	ldr	r0, [r0]
   1b344:	bl	140a4 <strerror@plt>
   1b348:	b	1b314 <fputs@plt+0x6388>
   1b34c:	bl	14f14 <__errno_location@plt>
   1b350:	ldr	r4, [sp, #28]
   1b354:	ldr	r0, [r0]
   1b358:	bl	140a4 <strerror@plt>
   1b35c:	mov	r1, r4
   1b360:	mov	r2, r0
   1b364:	ldr	r0, [pc, #224]	; 1b44c <fputs@plt+0x64c0>
   1b368:	bl	2d990 <error@@Base>
   1b36c:	mov	r0, r9
   1b370:	bl	14980 <close@plt>
   1b374:	b	1b208 <fputs@plt+0x627c>
   1b378:	bl	14f14 <__errno_location@plt>
   1b37c:	ldr	r4, [sp, #36]	; 0x24
   1b380:	mov	r7, #0
   1b384:	ldr	r0, [r0]
   1b388:	bl	140a4 <strerror@plt>
   1b38c:	mov	r1, r4
   1b390:	mov	r2, r0
   1b394:	ldr	r0, [pc, #180]	; 1b450 <fputs@plt+0x64c4>
   1b398:	bl	2d990 <error@@Base>
   1b39c:	b	1b208 <fputs@plt+0x627c>
   1b3a0:	bl	14f14 <__errno_location@plt>
   1b3a4:	ldr	r0, [r0]
   1b3a8:	bl	140a4 <strerror@plt>
   1b3ac:	mov	r1, r0
   1b3b0:	ldr	r0, [pc, #156]	; 1b454 <fputs@plt+0x64c8>
   1b3b4:	bl	2d990 <error@@Base>
   1b3b8:	b	1b208 <fputs@plt+0x627c>
   1b3bc:	bl	14f14 <__errno_location@plt>
   1b3c0:	ldr	r0, [r0]
   1b3c4:	bl	140a4 <strerror@plt>
   1b3c8:	mov	r1, r5
   1b3cc:	mov	r2, r0
   1b3d0:	ldr	r0, [pc, #120]	; 1b450 <fputs@plt+0x64c4>
   1b3d4:	bl	2d990 <error@@Base>
   1b3d8:	b	1b208 <fputs@plt+0x627c>
   1b3dc:	bl	1b52c <fputs@plt+0x65a0>
   1b3e0:	mov	r1, r0
   1b3e4:	ldr	r0, [pc, #108]	; 1b458 <fputs@plt+0x64cc>
   1b3e8:	bl	2bb40 <fputs@plt+0x16bb4>
   1b3ec:	bl	14aac <__stack_chk_fail@plt>
   1b3f0:	andeq	r1, r4, r0, lsr #22
   1b3f4:	andeq	r4, r7, r0, asr #19
   1b3f8:	andeq	r6, r7, ip, lsl r0
   1b3fc:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   1b400:	andeq	r3, r4, ip
   1b404:	andeq	r3, r4, ip, lsl r0
   1b408:	andeq	r3, r4, r0, lsr r0
   1b40c:	andeq	r3, r4, ip, asr r0
   1b410:	andeq	r5, r7, ip, asr r0
   1b414:	andeq	r5, r7, r8, rrx
   1b418:	andeq	r5, r7, r8, lsl ip
   1b41c:	andeq	r3, r4, r8, lsr #1
   1b420:	andeq	r5, r7, r8
   1b424:	andeq	r6, r4, r4, lsl #11
   1b428:	andeq	r2, r4, r4, lsr #17
   1b42c:	andeq	r6, r4, r0, lsl r9
   1b430:	strdeq	r2, [r4], -r4
   1b434:	andeq	r5, r7, r0, asr r0
   1b438:	andeq	r3, r4, ip, lsr r0
   1b43c:	andeq	r3, r4, ip, lsl #1
   1b440:	andeq	r3, r4, r0, rrx
   1b444:	muleq	r4, ip, fp
   1b448:	andeq	r2, r4, r8, lsl ip
   1b44c:	andeq	r2, r4, r0, lsl #24
   1b450:	andeq	r3, r4, r8, asr #1
   1b454:	strheq	r3, [r4], -r0
   1b458:			; <UNDEFINED> instruction: 0x00042bb8
   1b45c:	push	{r4, r5, r6, r7, r8, lr}
   1b460:	mov	r5, r0
   1b464:	bl	1b974 <fputs@plt+0x69e8>
   1b468:	subs	r4, r0, #0
   1b46c:	beq	1b510 <fputs@plt+0x6584>
   1b470:	mov	r1, #0
   1b474:	ldr	r0, [pc, #156]	; 1b518 <fputs@plt+0x658c>
   1b478:	bl	148b4 <open64@plt>
   1b47c:	cmn	r0, #1
   1b480:	mov	r6, r0
   1b484:	beq	1b4f4 <fputs@plt+0x6568>
   1b488:	mov	r1, r4
   1b48c:	bl	2a924 <fputs@plt+0x15998>
   1b490:	subs	r7, r0, #0
   1b494:	bne	1b4e4 <fputs@plt+0x6558>
   1b498:	mov	r0, r6
   1b49c:	bl	14980 <close@plt>
   1b4a0:	mov	r3, r7
   1b4a4:	mov	r2, r7
   1b4a8:	mov	r1, r5
   1b4ac:	mov	r0, r4
   1b4b0:	bl	287ec <fputs@plt+0x13860>
   1b4b4:	cmp	r0, #0
   1b4b8:	bne	1b4d4 <fputs@plt+0x6548>
   1b4bc:	ldr	r3, [r5]
   1b4c0:	cmp	r3, #0
   1b4c4:	beq	1b4d4 <fputs@plt+0x6548>
   1b4c8:	mov	r0, r4
   1b4cc:	pop	{r4, r5, r6, r7, r8, lr}
   1b4d0:	b	1bb5c <fputs@plt+0x6bd0>
   1b4d4:	bl	1b52c <fputs@plt+0x65a0>
   1b4d8:	mov	r1, r0
   1b4dc:	ldr	r0, [pc, #56]	; 1b51c <fputs@plt+0x6590>
   1b4e0:	bl	2bb40 <fputs@plt+0x16bb4>
   1b4e4:	bl	1b52c <fputs@plt+0x65a0>
   1b4e8:	mov	r1, r0
   1b4ec:	ldr	r0, [pc, #44]	; 1b520 <fputs@plt+0x6594>
   1b4f0:	bl	2bb40 <fputs@plt+0x16bb4>
   1b4f4:	bl	14f14 <__errno_location@plt>
   1b4f8:	ldr	r0, [r0]
   1b4fc:	bl	140a4 <strerror@plt>
   1b500:	ldr	r1, [pc, #16]	; 1b518 <fputs@plt+0x658c>
   1b504:	mov	r2, r0
   1b508:	ldr	r0, [pc, #20]	; 1b524 <fputs@plt+0x6598>
   1b50c:	bl	2bb40 <fputs@plt+0x16bb4>
   1b510:	ldr	r0, [pc, #16]	; 1b528 <fputs@plt+0x659c>
   1b514:	bl	2bb40 <fputs@plt+0x16bb4>
   1b518:	andeq	r6, r7, ip, lsl r0
   1b51c:	andeq	r3, r4, r0, lsl r1
   1b520:	strdeq	r3, [r4], -r8
   1b524:	andeq	r3, r4, ip, ror #1
   1b528:	andeq	r2, r4, r4, lsl #11
   1b52c:	add	r0, r0, #58	; 0x3a
   1b530:	cmp	r0, #58	; 0x3a
   1b534:	ldrls	pc, [pc, r0, lsl #2]
   1b538:	b	1b80c <fputs@plt+0x6880>
   1b53c:	strdeq	fp, [r1], -ip
   1b540:	strdeq	fp, [r1], -r4
   1b544:	andeq	fp, r1, ip, ror #15
   1b548:	andeq	fp, r1, r4, ror #15
   1b54c:	ldrdeq	fp, [r1], -ip
   1b550:	ldrdeq	fp, [r1], -r4
   1b554:	andeq	fp, r1, ip, asr #15
   1b558:	andeq	fp, r1, r4, asr #15
   1b55c:			; <UNDEFINED> instruction: 0x0001b7bc
   1b560:			; <UNDEFINED> instruction: 0x0001b7b4
   1b564:	andeq	fp, r1, ip, lsr #15
   1b568:	andeq	fp, r1, r4, lsr #15
   1b56c:	muleq	r1, ip, r7
   1b570:	muleq	r1, r4, r7
   1b574:	andeq	fp, r1, ip, lsl #15
   1b578:	andeq	fp, r1, r4, lsl #15
   1b57c:	andeq	fp, r1, ip, ror r7
   1b580:	andeq	fp, r1, r4, ror r7
   1b584:	andeq	fp, r1, ip, ror #14
   1b588:	andeq	fp, r1, r4, ror #14
   1b58c:	andeq	fp, r1, ip, asr r7
   1b590:	andeq	fp, r1, r4, asr r7
   1b594:	andeq	fp, r1, ip, asr #14
   1b598:	andeq	fp, r1, r4, asr #14
   1b59c:	andeq	fp, r1, ip, lsr r7
   1b5a0:	andeq	fp, r1, r4, lsr r7
   1b5a4:	andeq	fp, r1, ip, lsr #14
   1b5a8:	andeq	fp, r1, r4, lsr #14
   1b5ac:	andeq	fp, r1, ip, lsl r7
   1b5b0:	andeq	fp, r1, r4, lsl r7
   1b5b4:	andeq	fp, r1, ip, lsl #14
   1b5b8:	andeq	fp, r1, r4, lsl #14
   1b5bc:	strdeq	fp, [r1], -ip
   1b5c0:	strdeq	fp, [r1], -r4
   1b5c4:	andeq	fp, r1, r0, ror #13
   1b5c8:	ldrdeq	fp, [r1], -r8
   1b5cc:	ldrdeq	fp, [r1], -r0
   1b5d0:	andeq	fp, r1, r8, asr #13
   1b5d4:	andeq	fp, r1, r0, asr #13
   1b5d8:			; <UNDEFINED> instruction: 0x0001b6b8
   1b5dc:			; <UNDEFINED> instruction: 0x0001b6b0
   1b5e0:	andeq	fp, r1, r8, lsr #13
   1b5e4:	andeq	fp, r1, r0, lsr #13
   1b5e8:	muleq	r1, r8, r6
   1b5ec:	muleq	r1, r0, r6
   1b5f0:	andeq	fp, r1, r8, lsl #13
   1b5f4:	andeq	fp, r1, r0, lsl #13
   1b5f8:	andeq	fp, r1, r8, ror r6
   1b5fc:	andeq	fp, r1, r0, ror r6
   1b600:	andeq	fp, r1, r8, ror #12
   1b604:	andeq	fp, r1, r0, ror #12
   1b608:	andeq	fp, r1, r8, asr r6
   1b60c:	andeq	fp, r1, r0, asr r6
   1b610:	andeq	fp, r1, r8, asr #12
   1b614:	andeq	fp, r1, r0, asr #12
   1b618:	andeq	fp, r1, r8, lsr r6
   1b61c:	andeq	fp, r1, r0, lsr r6
   1b620:	andeq	fp, r1, r4, lsl #16
   1b624:	andeq	fp, r1, r8, lsr #12
   1b628:	ldr	r0, [pc, #484]	; 1b814 <fputs@plt+0x6888>
   1b62c:	bx	lr
   1b630:	ldr	r0, [pc, #480]	; 1b818 <fputs@plt+0x688c>
   1b634:	bx	lr
   1b638:	ldr	r0, [pc, #476]	; 1b81c <fputs@plt+0x6890>
   1b63c:	bx	lr
   1b640:	ldr	r0, [pc, #472]	; 1b820 <fputs@plt+0x6894>
   1b644:	bx	lr
   1b648:	ldr	r0, [pc, #468]	; 1b824 <fputs@plt+0x6898>
   1b64c:	bx	lr
   1b650:	ldr	r0, [pc, #464]	; 1b828 <fputs@plt+0x689c>
   1b654:	bx	lr
   1b658:	ldr	r0, [pc, #460]	; 1b82c <fputs@plt+0x68a0>
   1b65c:	bx	lr
   1b660:	ldr	r0, [pc, #456]	; 1b830 <fputs@plt+0x68a4>
   1b664:	bx	lr
   1b668:	ldr	r0, [pc, #452]	; 1b834 <fputs@plt+0x68a8>
   1b66c:	bx	lr
   1b670:	ldr	r0, [pc, #448]	; 1b838 <fputs@plt+0x68ac>
   1b674:	bx	lr
   1b678:	ldr	r0, [pc, #444]	; 1b83c <fputs@plt+0x68b0>
   1b67c:	bx	lr
   1b680:	ldr	r0, [pc, #440]	; 1b840 <fputs@plt+0x68b4>
   1b684:	bx	lr
   1b688:	ldr	r0, [pc, #436]	; 1b844 <fputs@plt+0x68b8>
   1b68c:	bx	lr
   1b690:	ldr	r0, [pc, #432]	; 1b848 <fputs@plt+0x68bc>
   1b694:	bx	lr
   1b698:	ldr	r0, [pc, #428]	; 1b84c <fputs@plt+0x68c0>
   1b69c:	bx	lr
   1b6a0:	ldr	r0, [pc, #424]	; 1b850 <fputs@plt+0x68c4>
   1b6a4:	bx	lr
   1b6a8:	ldr	r0, [pc, #420]	; 1b854 <fputs@plt+0x68c8>
   1b6ac:	bx	lr
   1b6b0:	ldr	r0, [pc, #416]	; 1b858 <fputs@plt+0x68cc>
   1b6b4:	bx	lr
   1b6b8:	ldr	r0, [pc, #412]	; 1b85c <fputs@plt+0x68d0>
   1b6bc:	bx	lr
   1b6c0:	ldr	r0, [pc, #408]	; 1b860 <fputs@plt+0x68d4>
   1b6c4:	bx	lr
   1b6c8:	ldr	r0, [pc, #404]	; 1b864 <fputs@plt+0x68d8>
   1b6cc:	bx	lr
   1b6d0:	ldr	r0, [pc, #400]	; 1b868 <fputs@plt+0x68dc>
   1b6d4:	bx	lr
   1b6d8:	ldr	r0, [pc, #396]	; 1b86c <fputs@plt+0x68e0>
   1b6dc:	bx	lr
   1b6e0:	push	{r4, lr}
   1b6e4:	bl	14f14 <__errno_location@plt>
   1b6e8:	pop	{r4, lr}
   1b6ec:	ldr	r0, [r0]
   1b6f0:	b	140a4 <strerror@plt>
   1b6f4:	ldr	r0, [pc, #372]	; 1b870 <fputs@plt+0x68e4>
   1b6f8:	bx	lr
   1b6fc:	ldr	r0, [pc, #368]	; 1b874 <fputs@plt+0x68e8>
   1b700:	bx	lr
   1b704:	ldr	r0, [pc, #364]	; 1b878 <fputs@plt+0x68ec>
   1b708:	bx	lr
   1b70c:	ldr	r0, [pc, #360]	; 1b87c <fputs@plt+0x68f0>
   1b710:	bx	lr
   1b714:	ldr	r0, [pc, #356]	; 1b880 <fputs@plt+0x68f4>
   1b718:	bx	lr
   1b71c:	ldr	r0, [pc, #352]	; 1b884 <fputs@plt+0x68f8>
   1b720:	bx	lr
   1b724:	ldr	r0, [pc, #348]	; 1b888 <fputs@plt+0x68fc>
   1b728:	bx	lr
   1b72c:	ldr	r0, [pc, #344]	; 1b88c <fputs@plt+0x6900>
   1b730:	bx	lr
   1b734:	ldr	r0, [pc, #340]	; 1b890 <fputs@plt+0x6904>
   1b738:	bx	lr
   1b73c:	ldr	r0, [pc, #336]	; 1b894 <fputs@plt+0x6908>
   1b740:	bx	lr
   1b744:	ldr	r0, [pc, #332]	; 1b898 <fputs@plt+0x690c>
   1b748:	bx	lr
   1b74c:	ldr	r0, [pc, #328]	; 1b89c <fputs@plt+0x6910>
   1b750:	bx	lr
   1b754:	ldr	r0, [pc, #324]	; 1b8a0 <fputs@plt+0x6914>
   1b758:	bx	lr
   1b75c:	ldr	r0, [pc, #320]	; 1b8a4 <fputs@plt+0x6918>
   1b760:	bx	lr
   1b764:	ldr	r0, [pc, #316]	; 1b8a8 <fputs@plt+0x691c>
   1b768:	bx	lr
   1b76c:	ldr	r0, [pc, #312]	; 1b8ac <fputs@plt+0x6920>
   1b770:	bx	lr
   1b774:	ldr	r0, [pc, #308]	; 1b8b0 <fputs@plt+0x6924>
   1b778:	bx	lr
   1b77c:	ldr	r0, [pc, #304]	; 1b8b4 <fputs@plt+0x6928>
   1b780:	bx	lr
   1b784:	ldr	r0, [pc, #300]	; 1b8b8 <fputs@plt+0x692c>
   1b788:	bx	lr
   1b78c:	ldr	r0, [pc, #296]	; 1b8bc <fputs@plt+0x6930>
   1b790:	bx	lr
   1b794:	ldr	r0, [pc, #292]	; 1b8c0 <fputs@plt+0x6934>
   1b798:	bx	lr
   1b79c:	ldr	r0, [pc, #288]	; 1b8c4 <fputs@plt+0x6938>
   1b7a0:	bx	lr
   1b7a4:	ldr	r0, [pc, #284]	; 1b8c8 <fputs@plt+0x693c>
   1b7a8:	bx	lr
   1b7ac:	ldr	r0, [pc, #280]	; 1b8cc <fputs@plt+0x6940>
   1b7b0:	bx	lr
   1b7b4:	ldr	r0, [pc, #276]	; 1b8d0 <fputs@plt+0x6944>
   1b7b8:	bx	lr
   1b7bc:	ldr	r0, [pc, #272]	; 1b8d4 <fputs@plt+0x6948>
   1b7c0:	bx	lr
   1b7c4:	ldr	r0, [pc, #268]	; 1b8d8 <fputs@plt+0x694c>
   1b7c8:	bx	lr
   1b7cc:	ldr	r0, [pc, #264]	; 1b8dc <fputs@plt+0x6950>
   1b7d0:	bx	lr
   1b7d4:	ldr	r0, [pc, #260]	; 1b8e0 <fputs@plt+0x6954>
   1b7d8:	bx	lr
   1b7dc:	ldr	r0, [pc, #256]	; 1b8e4 <fputs@plt+0x6958>
   1b7e0:	bx	lr
   1b7e4:	ldr	r0, [pc, #252]	; 1b8e8 <fputs@plt+0x695c>
   1b7e8:	bx	lr
   1b7ec:	ldr	r0, [pc, #248]	; 1b8ec <fputs@plt+0x6960>
   1b7f0:	bx	lr
   1b7f4:	ldr	r0, [pc, #244]	; 1b8f0 <fputs@plt+0x6964>
   1b7f8:	bx	lr
   1b7fc:	ldr	r0, [pc, #240]	; 1b8f4 <fputs@plt+0x6968>
   1b800:	bx	lr
   1b804:	ldr	r0, [pc, #236]	; 1b8f8 <fputs@plt+0x696c>
   1b808:	bx	lr
   1b80c:	ldr	r0, [pc, #232]	; 1b8fc <fputs@plt+0x6970>
   1b810:	bx	lr
   1b814:			; <UNDEFINED> instruction: 0x00043eb4
   1b818:			; <UNDEFINED> instruction: 0x00043ebc
   1b81c:	ldrdeq	r3, [r4], -r8
   1b820:	andeq	r6, r4, r4, asr #17
   1b824:	andeq	r3, r4, ip, ror #29
   1b828:	andeq	r3, r4, r0, lsl #30
   1b82c:	andeq	r3, r4, r4, lsl pc
   1b830:	andeq	r3, r4, r8, lsr #30
   1b834:	andeq	r3, r4, ip, asr #30
   1b838:	andeq	r3, r4, r8, ror #30
   1b83c:	andeq	r3, r4, ip, ror pc
   1b840:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   1b844:	andeq	r3, r4, ip, lsr #31
   1b848:	andeq	r3, r4, r4, asr #31
   1b84c:	andeq	r3, r4, r4, ror #31
   1b850:	andeq	r4, r4, r4
   1b854:	andeq	r4, r4, r4, lsr r0
   1b858:	andeq	r4, r4, r0, asr r0
   1b85c:	andeq	r4, r4, r8, ror r0
   1b860:	muleq	r4, r8, r0
   1b864:	strheq	r4, [r4], -r8
   1b868:	andeq	r4, r4, ip, asr #1
   1b86c:	andeq	r4, r4, r0, ror #1
   1b870:	andeq	r4, r4, r8, lsl #2
   1b874:	andeq	r4, r4, ip, lsl r1
   1b878:	andeq	r4, r4, ip, lsr r1
   1b87c:	andeq	r4, r4, r4, asr r1
   1b880:	andeq	r4, r4, r0, ror r1
   1b884:	andeq	r4, r4, r0, lsl #3
   1b888:	andeq	r4, r4, r8, lsr #3
   1b88c:	andeq	r4, r4, r4, asr #3
   1b890:	ldrdeq	r4, [r4], -ip
   1b894:	andeq	r4, r4, r4, lsl #4
   1b898:	andeq	r4, r4, ip, lsr #4
   1b89c:	andeq	r4, r4, r8, lsl #5
   1b8a0:	andeq	r4, r4, ip, asr #4
   1b8a4:	andeq	r4, r4, r8, ror #4
   1b8a8:	andeq	r4, r4, r0, lsr #5
   1b8ac:	andeq	r4, r4, r0, asr #5
   1b8b0:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   1b8b4:	andeq	r4, r4, r0, lsl r3
   1b8b8:	andeq	r4, r4, r8, lsr r3
   1b8bc:	andeq	r4, r4, r0, ror r3
   1b8c0:	andeq	r4, r4, r0, lsl #7
   1b8c4:	andeq	r4, r4, r0, lsr #7
   1b8c8:			; <UNDEFINED> instruction: 0x000443b0
   1b8cc:	andeq	r4, r4, r4, asr #7
   1b8d0:	andeq	r4, r4, r4, ror #7
   1b8d4:	andeq	r4, r4, r8, lsl #8
   1b8d8:	andeq	r4, r4, ip, lsr #8
   1b8dc:	andeq	r4, r4, ip, lsr r4
   1b8e0:	andeq	r4, r4, r0, asr r4
   1b8e4:	andeq	r4, r4, r8, ror #8
   1b8e8:	andeq	r4, r4, r0, lsl #9
   1b8ec:	muleq	r4, r0, r4
   1b8f0:	andeq	r4, r4, r4, lsr #9
   1b8f4:			; <UNDEFINED> instruction: 0x000444b8
   1b8f8:	ldrdeq	r4, [r4], -ip
   1b8fc:	andeq	r3, r4, r4, lsr #29
   1b900:	ldr	r3, [r0, #8]
   1b904:	cmp	r3, #0
   1b908:	bxeq	lr
   1b90c:	ldr	r2, [r0, #24]
   1b910:	cmp	r2, #0
   1b914:	bxne	lr
   1b918:	ldr	r2, [r0, #32]
   1b91c:	cmp	r2, #1
   1b920:	bxhi	lr
   1b924:	cmp	r1, #0
   1b928:	ldrne	r2, [r0, #12]
   1b92c:	bne	1b944 <fputs@plt+0x69b8>
   1b930:	cmp	r3, #8192	; 0x2000
   1b934:	bxcc	lr
   1b938:	ldr	r2, [r0, #12]
   1b93c:	cmp	r3, r2, lsr #1
   1b940:	bxcc	lr
   1b944:	push	{r4, lr}
   1b948:	mov	r4, r0
   1b94c:	ldr	r0, [r0]
   1b950:	sub	r2, r2, r3
   1b954:	add	r1, r0, r3
   1b958:	bl	14b84 <memmove@plt>
   1b95c:	ldr	r3, [r4, #12]
   1b960:	ldr	r1, [r4, #8]
   1b964:	mov	r2, #0
   1b968:	sub	r3, r3, r1
   1b96c:	strd	r2, [r4, #8]
   1b970:	pop	{r4, pc}
   1b974:	push	{r4, r5, r6, lr}
   1b978:	mov	r1, #1
   1b97c:	mov	r0, #40	; 0x28
   1b980:	bl	14314 <calloc@plt>
   1b984:	subs	r4, r0, #0
   1b988:	beq	1b9c8 <fputs@plt+0x6a3c>
   1b98c:	mov	r3, #0
   1b990:	mov	r1, #256	; 0x100
   1b994:	mov	r2, #134217728	; 0x8000000
   1b998:	mov	r0, #1
   1b99c:	str	r1, [r4, #20]
   1b9a0:	str	r2, [r4, #16]
   1b9a4:	str	r3, [r4, #24]
   1b9a8:	str	r3, [r4, #36]	; 0x24
   1b9ac:	str	r0, [r4, #32]
   1b9b0:	bl	14314 <calloc@plt>
   1b9b4:	cmp	r0, #0
   1b9b8:	mov	r5, r0
   1b9bc:	str	r0, [r4]
   1b9c0:	str	r0, [r4, #4]
   1b9c4:	beq	1b9d0 <fputs@plt+0x6a44>
   1b9c8:	mov	r0, r4
   1b9cc:	pop	{r4, r5, r6, pc}
   1b9d0:	mov	r0, r4
   1b9d4:	bl	14548 <free@plt>
   1b9d8:	mov	r4, r5
   1b9dc:	b	1b9c8 <fputs@plt+0x6a3c>
   1b9e0:	cmp	r1, #134217728	; 0x8000000
   1b9e4:	push	{r4, r5, r6, lr}
   1b9e8:	movls	r5, #0
   1b9ec:	movhi	r5, #1
   1b9f0:	cmp	r0, #0
   1b9f4:	moveq	r5, #1
   1b9f8:	cmp	r5, #0
   1b9fc:	bne	1ba40 <fputs@plt+0x6ab4>
   1ba00:	mov	r6, r0
   1ba04:	mov	r4, r1
   1ba08:	mov	r0, #40	; 0x28
   1ba0c:	mov	r1, #1
   1ba10:	bl	14314 <calloc@plt>
   1ba14:	cmp	r0, #0
   1ba18:	popeq	{r4, r5, r6, pc}
   1ba1c:	mov	r3, #1
   1ba20:	str	r4, [r0, #16]
   1ba24:	str	r4, [r0, #12]
   1ba28:	str	r4, [r0, #20]
   1ba2c:	str	r5, [r0, #36]	; 0x24
   1ba30:	stm	r0, {r5, r6}
   1ba34:	str	r3, [r0, #24]
   1ba38:	str	r3, [r0, #32]
   1ba3c:	pop	{r4, r5, r6, pc}
   1ba40:	mov	r0, #0
   1ba44:	pop	{r4, r5, r6, pc}
   1ba48:	cmp	r0, #0
   1ba4c:	beq	1ba6c <fputs@plt+0x6ae0>
   1ba50:	ldr	r3, [r0, #24]
   1ba54:	cmp	r3, #0
   1ba58:	beq	1ba8c <fputs@plt+0x6b00>
   1ba5c:	ldr	r3, [r0, #32]
   1ba60:	sub	r3, r3, #1
   1ba64:	cmp	r3, #1048576	; 0x100000
   1ba68:	bcc	1ba9c <fputs@plt+0x6b10>
   1ba6c:	push	{r4, lr}
   1ba70:	mov	r1, #0
   1ba74:	mov	r0, #11
   1ba78:	bl	3c64c <setlogin@@Base+0x10>
   1ba7c:	mov	r0, #11
   1ba80:	bl	148cc <raise@plt>
   1ba84:	mvn	r0, #0
   1ba88:	pop	{r4, pc}
   1ba8c:	ldrd	r2, [r0]
   1ba90:	cmp	r2, r3
   1ba94:	bne	1ba6c <fputs@plt+0x6ae0>
   1ba98:	b	1ba5c <fputs@plt+0x6ad0>
   1ba9c:	ldr	r3, [r0, #4]
   1baa0:	cmp	r3, #0
   1baa4:	beq	1ba6c <fputs@plt+0x6ae0>
   1baa8:	ldr	r3, [r0, #16]
   1baac:	cmp	r3, #134217728	; 0x8000000
   1bab0:	bhi	1ba6c <fputs@plt+0x6ae0>
   1bab4:	ldr	r2, [r0, #20]
   1bab8:	cmp	r3, r2
   1babc:	bcc	1ba6c <fputs@plt+0x6ae0>
   1bac0:	ldr	r3, [r0, #12]
   1bac4:	cmp	r2, r3
   1bac8:	bcc	1ba6c <fputs@plt+0x6ae0>
   1bacc:	ldr	r2, [r0, #8]
   1bad0:	cmp	r3, r2
   1bad4:	bcc	1ba6c <fputs@plt+0x6ae0>
   1bad8:	cmp	r1, #0
   1badc:	beq	1ba6c <fputs@plt+0x6ae0>
   1bae0:	ldr	r3, [r1, #24]
   1bae4:	cmp	r3, #0
   1bae8:	bne	1baf8 <fputs@plt+0x6b6c>
   1baec:	ldrd	r2, [r1]
   1baf0:	cmp	r2, r3
   1baf4:	bne	1ba6c <fputs@plt+0x6ae0>
   1baf8:	ldr	r3, [r1, #32]
   1bafc:	sub	r3, r3, #1
   1bb00:	cmp	r3, #1048576	; 0x100000
   1bb04:	bcs	1ba6c <fputs@plt+0x6ae0>
   1bb08:	ldr	r3, [r1, #4]
   1bb0c:	cmp	r3, #0
   1bb10:	beq	1ba6c <fputs@plt+0x6ae0>
   1bb14:	ldr	r3, [r1, #16]
   1bb18:	cmp	r3, #134217728	; 0x8000000
   1bb1c:	bhi	1ba6c <fputs@plt+0x6ae0>
   1bb20:	ldr	r2, [r1, #20]
   1bb24:	cmp	r3, r2
   1bb28:	bcc	1ba6c <fputs@plt+0x6ae0>
   1bb2c:	ldr	r3, [r1, #12]
   1bb30:	cmp	r2, r3
   1bb34:	bcc	1ba6c <fputs@plt+0x6ae0>
   1bb38:	ldr	r2, [r1, #8]
   1bb3c:	cmp	r3, r2
   1bb40:	bcc	1ba6c <fputs@plt+0x6ae0>
   1bb44:	str	r1, [r0, #36]	; 0x24
   1bb48:	ldr	r3, [r1, #32]
   1bb4c:	mov	r0, #0
   1bb50:	add	r3, r3, #1
   1bb54:	str	r3, [r1, #32]
   1bb58:	bx	lr
   1bb5c:	push	{r4, lr}
   1bb60:	subs	r4, r0, #0
   1bb64:	popeq	{r4, pc}
   1bb68:	ldr	r3, [r4, #24]
   1bb6c:	cmp	r3, #0
   1bb70:	beq	1bb9c <fputs@plt+0x6c10>
   1bb74:	ldr	r3, [r4, #32]
   1bb78:	sub	r3, r3, #1
   1bb7c:	cmp	r3, #1048576	; 0x100000
   1bb80:	bcc	1bbac <fputs@plt+0x6c20>
   1bb84:	mov	r1, #0
   1bb88:	mov	r0, #11
   1bb8c:	bl	3c64c <setlogin@@Base+0x10>
   1bb90:	mov	r0, #11
   1bb94:	pop	{r4, lr}
   1bb98:	b	148cc <raise@plt>
   1bb9c:	ldrd	r2, [r4]
   1bba0:	cmp	r2, r3
   1bba4:	bne	1bb84 <fputs@plt+0x6bf8>
   1bba8:	b	1bb74 <fputs@plt+0x6be8>
   1bbac:	ldr	r3, [r4, #4]
   1bbb0:	cmp	r3, #0
   1bbb4:	beq	1bb84 <fputs@plt+0x6bf8>
   1bbb8:	ldr	r3, [r4, #16]
   1bbbc:	cmp	r3, #134217728	; 0x8000000
   1bbc0:	bhi	1bb84 <fputs@plt+0x6bf8>
   1bbc4:	ldr	r2, [r4, #20]
   1bbc8:	cmp	r3, r2
   1bbcc:	bcc	1bb84 <fputs@plt+0x6bf8>
   1bbd0:	ldr	r3, [r4, #12]
   1bbd4:	cmp	r2, r3
   1bbd8:	bcc	1bb84 <fputs@plt+0x6bf8>
   1bbdc:	ldr	r2, [r4, #8]
   1bbe0:	cmp	r3, r2
   1bbe4:	bcc	1bb84 <fputs@plt+0x6bf8>
   1bbe8:	ldr	r0, [r4, #36]	; 0x24
   1bbec:	bl	1bb5c <fputs@plt+0x6bd0>
   1bbf0:	ldr	r3, [r4, #32]
   1bbf4:	mov	r2, #0
   1bbf8:	sub	r3, r3, #1
   1bbfc:	cmp	r3, r2
   1bc00:	str	r3, [r4, #32]
   1bc04:	str	r2, [r4, #36]	; 0x24
   1bc08:	popne	{r4, pc}
   1bc0c:	ldr	r3, [r4, #24]
   1bc10:	cmp	r3, #0
   1bc14:	beq	1bc34 <fputs@plt+0x6ca8>
   1bc18:	mov	r0, r4
   1bc1c:	mvn	r2, #0
   1bc20:	mov	r1, #40	; 0x28
   1bc24:	bl	1483c <__explicit_bzero_chk@plt>
   1bc28:	mov	r0, r4
   1bc2c:	pop	{r4, lr}
   1bc30:	b	14548 <free@plt>
   1bc34:	ldr	r0, [r4]
   1bc38:	mvn	r2, #0
   1bc3c:	ldr	r1, [r4, #20]
   1bc40:	bl	1483c <__explicit_bzero_chk@plt>
   1bc44:	ldr	r0, [r4]
   1bc48:	bl	14548 <free@plt>
   1bc4c:	b	1bc18 <fputs@plt+0x6c8c>
   1bc50:	push	{r4, r5, r6, lr}
   1bc54:	subs	r4, r0, #0
   1bc58:	beq	1bc78 <fputs@plt+0x6cec>
   1bc5c:	ldr	r1, [r4, #24]
   1bc60:	cmp	r1, #0
   1bc64:	beq	1bc98 <fputs@plt+0x6d0c>
   1bc68:	ldr	r3, [r4, #32]
   1bc6c:	sub	r3, r3, #1
   1bc70:	cmp	r3, #1048576	; 0x100000
   1bc74:	bcc	1bcb4 <fputs@plt+0x6d28>
   1bc78:	mov	r1, #0
   1bc7c:	mov	r0, #11
   1bc80:	bl	3c64c <setlogin@@Base+0x10>
   1bc84:	mov	r0, #11
   1bc88:	bl	148cc <raise@plt>
   1bc8c:	mov	r5, #0
   1bc90:	mov	r0, r5
   1bc94:	pop	{r4, r5, r6, pc}
   1bc98:	ldrd	r2, [r4]
   1bc9c:	cmp	r2, r3
   1bca0:	bne	1bc78 <fputs@plt+0x6cec>
   1bca4:	ldr	r3, [r4, #32]
   1bca8:	sub	r3, r3, #1
   1bcac:	cmp	r3, #1048576	; 0x100000
   1bcb0:	bcs	1bc78 <fputs@plt+0x6cec>
   1bcb4:	ldr	r3, [r4, #4]
   1bcb8:	cmp	r3, #0
   1bcbc:	beq	1bc78 <fputs@plt+0x6cec>
   1bcc0:	ldr	r2, [r4, #16]
   1bcc4:	cmp	r2, #134217728	; 0x8000000
   1bcc8:	bhi	1bc78 <fputs@plt+0x6cec>
   1bccc:	ldr	r0, [r4, #20]
   1bcd0:	cmp	r2, r0
   1bcd4:	bcc	1bc78 <fputs@plt+0x6cec>
   1bcd8:	ldr	ip, [r4, #12]
   1bcdc:	cmp	r0, ip
   1bce0:	bcc	1bc78 <fputs@plt+0x6cec>
   1bce4:	ldr	r5, [r4, #8]
   1bce8:	cmp	ip, r5
   1bcec:	bcc	1bc78 <fputs@plt+0x6cec>
   1bcf0:	cmp	r1, #0
   1bcf4:	beq	1bd74 <fputs@plt+0x6de8>
   1bcf8:	add	r5, r3, r5
   1bcfc:	cmp	r2, #134217728	; 0x8000000
   1bd00:	bhi	1bd2c <fputs@plt+0x6da0>
   1bd04:	ldr	r3, [r4, #20]
   1bd08:	cmp	r2, r3
   1bd0c:	bcc	1bd2c <fputs@plt+0x6da0>
   1bd10:	ldr	r1, [r4, #12]
   1bd14:	cmp	r3, r1
   1bd18:	bcc	1bd2c <fputs@plt+0x6da0>
   1bd1c:	ldr	r3, [r4, #8]
   1bd20:	cmp	r1, r3
   1bd24:	subcs	r1, r1, r3
   1bd28:	bcs	1bd44 <fputs@plt+0x6db8>
   1bd2c:	mov	r1, #0
   1bd30:	mov	r0, #11
   1bd34:	bl	3c64c <setlogin@@Base+0x10>
   1bd38:	mov	r0, #11
   1bd3c:	bl	148cc <raise@plt>
   1bd40:	mov	r1, #0
   1bd44:	mov	r0, r5
   1bd48:	bl	1b9e0 <fputs@plt+0x6a54>
   1bd4c:	subs	r5, r0, #0
   1bd50:	beq	1bc90 <fputs@plt+0x6d04>
   1bd54:	mov	r1, r4
   1bd58:	bl	1ba48 <fputs@plt+0x6abc>
   1bd5c:	cmp	r0, #0
   1bd60:	beq	1bc90 <fputs@plt+0x6d04>
   1bd64:	mov	r0, r5
   1bd68:	bl	1bb5c <fputs@plt+0x6bd0>
   1bd6c:	mov	r5, #0
   1bd70:	b	1bc90 <fputs@plt+0x6d04>
   1bd74:	ldr	r2, [r4]
   1bd78:	cmp	r3, r2
   1bd7c:	beq	1bdb0 <fputs@plt+0x6e24>
   1bd80:	mov	r0, #11
   1bd84:	bl	3c64c <setlogin@@Base+0x10>
   1bd88:	mov	r0, #11
   1bd8c:	bl	148cc <raise@plt>
   1bd90:	ldr	r3, [r4, #24]
   1bd94:	cmp	r3, #0
   1bd98:	bne	1bdc4 <fputs@plt+0x6e38>
   1bd9c:	ldrd	r2, [r4]
   1bda0:	cmp	r3, r2
   1bda4:	beq	1bdc4 <fputs@plt+0x6e38>
   1bda8:	mov	r5, #0
   1bdac:	b	1bd2c <fputs@plt+0x6da0>
   1bdb0:	add	r5, r3, r5
   1bdb4:	cmp	r3, #0
   1bdb8:	beq	1bd2c <fputs@plt+0x6da0>
   1bdbc:	ldr	r2, [r4, #16]
   1bdc0:	b	1bcfc <fputs@plt+0x6d70>
   1bdc4:	ldr	r3, [r4, #32]
   1bdc8:	sub	r3, r3, #1
   1bdcc:	cmp	r3, #1048576	; 0x100000
   1bdd0:	bcs	1bda8 <fputs@plt+0x6e1c>
   1bdd4:	ldr	r3, [r4, #4]
   1bdd8:	mov	r5, #0
   1bddc:	b	1bdb4 <fputs@plt+0x6e28>
   1bde0:	ldr	r3, [r0, #24]
   1bde4:	cmp	r3, #0
   1bde8:	bne	1bdf8 <fputs@plt+0x6e6c>
   1bdec:	ldr	r3, [r0, #32]
   1bdf0:	cmp	r3, #1
   1bdf4:	bls	1be04 <fputs@plt+0x6e78>
   1bdf8:	ldr	r3, [r0, #12]
   1bdfc:	str	r3, [r0, #8]
   1be00:	bx	lr
   1be04:	push	{r4, lr}
   1be08:	mov	r4, r0
   1be0c:	ldm	r0, {r0, r2}
   1be10:	eor	r3, r3, #1
   1be14:	cmp	r0, r2
   1be18:	orrne	r3, r3, #1
   1be1c:	tst	r3, #1
   1be20:	beq	1be88 <fputs@plt+0x6efc>
   1be24:	mov	r1, #0
   1be28:	mov	r0, #11
   1be2c:	bl	3c64c <setlogin@@Base+0x10>
   1be30:	mov	r0, #11
   1be34:	bl	148cc <raise@plt>
   1be38:	ldr	r1, [r4, #20]
   1be3c:	ldr	r0, [r4]
   1be40:	mov	r3, #0
   1be44:	cmp	r1, #256	; 0x100
   1be48:	str	r3, [r4, #12]
   1be4c:	str	r3, [r4, #8]
   1be50:	beq	1be78 <fputs@plt+0x6eec>
   1be54:	mov	r3, #1
   1be58:	mov	r2, #256	; 0x100
   1be5c:	bl	3ff24 <mkdtemp@@Base+0xb74>
   1be60:	cmp	r0, #0
   1be64:	movne	r3, #256	; 0x100
   1be68:	ldreq	r0, [r4]
   1be6c:	strne	r0, [r4]
   1be70:	strne	r0, [r4, #4]
   1be74:	strne	r3, [r4, #20]
   1be78:	mvn	r2, #0
   1be7c:	mov	r1, #256	; 0x100
   1be80:	pop	{r4, lr}
   1be84:	b	1483c <__explicit_bzero_chk@plt>
   1be88:	cmp	r2, #0
   1be8c:	beq	1be24 <fputs@plt+0x6e98>
   1be90:	ldr	r3, [r4, #16]
   1be94:	cmp	r3, #134217728	; 0x8000000
   1be98:	bhi	1be24 <fputs@plt+0x6e98>
   1be9c:	ldr	r1, [r4, #20]
   1bea0:	cmp	r3, r1
   1bea4:	bcc	1be24 <fputs@plt+0x6e98>
   1bea8:	ldr	r3, [r4, #12]
   1beac:	cmp	r1, r3
   1beb0:	bcc	1be24 <fputs@plt+0x6e98>
   1beb4:	ldr	r2, [r4, #8]
   1beb8:	cmp	r3, r2
   1bebc:	bcs	1be40 <fputs@plt+0x6eb4>
   1bec0:	b	1be24 <fputs@plt+0x6e98>
   1bec4:	ldr	r0, [r0, #16]
   1bec8:	bx	lr
   1becc:	ldr	r0, [r0, #20]
   1bed0:	bx	lr
   1bed4:	ldr	r0, [r0, #36]	; 0x24
   1bed8:	bx	lr
   1bedc:	ldr	r0, [r0, #32]
   1bee0:	bx	lr
   1bee4:	push	{r4, r5, r6, r7, r8, lr}
   1bee8:	subs	r4, r0, #0
   1beec:	beq	1bf10 <fputs@plt+0x6f84>
   1bef0:	ldr	r6, [r4, #24]
   1bef4:	mov	r5, r1
   1bef8:	cmp	r6, #0
   1befc:	beq	1bf30 <fputs@plt+0x6fa4>
   1bf00:	ldr	r3, [r4, #32]
   1bf04:	sub	r2, r3, #1
   1bf08:	cmp	r2, #1048576	; 0x100000
   1bf0c:	bcc	1bf4c <fputs@plt+0x6fc0>
   1bf10:	mov	r1, #0
   1bf14:	mov	r0, #11
   1bf18:	bl	3c64c <setlogin@@Base+0x10>
   1bf1c:	mov	r0, #11
   1bf20:	bl	148cc <raise@plt>
   1bf24:	mvn	r6, #0
   1bf28:	mov	r0, r6
   1bf2c:	pop	{r4, r5, r6, r7, r8, pc}
   1bf30:	ldrd	r2, [r4]
   1bf34:	cmp	r2, r3
   1bf38:	bne	1bf10 <fputs@plt+0x6f84>
   1bf3c:	ldr	r3, [r4, #32]
   1bf40:	sub	r2, r3, #1
   1bf44:	cmp	r2, #1048576	; 0x100000
   1bf48:	bcs	1bf10 <fputs@plt+0x6f84>
   1bf4c:	ldr	r2, [r4, #4]
   1bf50:	cmp	r2, #0
   1bf54:	beq	1bf10 <fputs@plt+0x6f84>
   1bf58:	ldr	r2, [r4, #16]
   1bf5c:	cmp	r2, #134217728	; 0x8000000
   1bf60:	bhi	1bf10 <fputs@plt+0x6f84>
   1bf64:	ldr	r0, [r4, #20]
   1bf68:	cmp	r2, r0
   1bf6c:	bcc	1bf10 <fputs@plt+0x6f84>
   1bf70:	ldr	r1, [r4, #12]
   1bf74:	cmp	r0, r1
   1bf78:	bcc	1bf10 <fputs@plt+0x6f84>
   1bf7c:	ldr	r0, [r4, #8]
   1bf80:	cmp	r1, r0
   1bf84:	bcc	1bf10 <fputs@plt+0x6f84>
   1bf88:	cmp	r5, r2
   1bf8c:	beq	1c024 <fputs@plt+0x7098>
   1bf90:	cmp	r6, #0
   1bf94:	bne	1c03c <fputs@plt+0x70b0>
   1bf98:	cmp	r3, #1
   1bf9c:	bne	1c03c <fputs@plt+0x70b0>
   1bfa0:	cmp	r5, #134217728	; 0x8000000
   1bfa4:	bhi	1c030 <fputs@plt+0x70a4>
   1bfa8:	cmp	r5, r1
   1bfac:	movcs	r1, #0
   1bfb0:	movcc	r1, #1
   1bfb4:	mov	r0, r4
   1bfb8:	bl	1b900 <fputs@plt+0x6974>
   1bfbc:	ldr	r1, [r4, #20]
   1bfc0:	cmp	r1, r5
   1bfc4:	bls	1c018 <fputs@plt+0x708c>
   1bfc8:	ldr	r3, [r4, #12]
   1bfcc:	cmp	r3, r5
   1bfd0:	bcs	1c030 <fputs@plt+0x70a4>
   1bfd4:	cmp	r3, #255	; 0xff
   1bfd8:	addhi	r7, r3, #255	; 0xff
   1bfdc:	bichi	r7, r7, #255	; 0xff
   1bfe0:	movls	r7, #256	; 0x100
   1bfe4:	cmp	r7, r5
   1bfe8:	movcs	r7, r5
   1bfec:	mov	r2, r7
   1bff0:	mov	r3, #1
   1bff4:	ldr	r0, [r4]
   1bff8:	bl	3ff24 <mkdtemp@@Base+0xb74>
   1bffc:	cmp	r0, #0
   1c000:	beq	1c044 <fputs@plt+0x70b8>
   1c004:	cmp	r5, r7
   1c008:	str	r0, [r4]
   1c00c:	str	r0, [r4, #4]
   1c010:	str	r7, [r4, #20]
   1c014:	bcc	1c030 <fputs@plt+0x70a4>
   1c018:	str	r5, [r4, #16]
   1c01c:	mov	r0, r6
   1c020:	pop	{r4, r5, r6, r7, r8, pc}
   1c024:	mov	r6, #0
   1c028:	mov	r0, r6
   1c02c:	pop	{r4, r5, r6, r7, r8, pc}
   1c030:	mvn	r6, #8
   1c034:	mov	r0, r6
   1c038:	pop	{r4, r5, r6, r7, r8, pc}
   1c03c:	mvn	r6, #48	; 0x30
   1c040:	b	1bf28 <fputs@plt+0x6f9c>
   1c044:	mvn	r6, #1
   1c048:	b	1bf28 <fputs@plt+0x6f9c>
   1c04c:	cmp	r0, #0
   1c050:	beq	1c070 <fputs@plt+0x70e4>
   1c054:	ldr	r3, [r0, #24]
   1c058:	cmp	r3, #0
   1c05c:	beq	1c090 <fputs@plt+0x7104>
   1c060:	ldr	r3, [r0, #32]
   1c064:	sub	r3, r3, #1
   1c068:	cmp	r3, #1048576	; 0x100000
   1c06c:	bcc	1c0a0 <fputs@plt+0x7114>
   1c070:	push	{r4, lr}
   1c074:	mov	r1, #0
   1c078:	mov	r0, #11
   1c07c:	bl	3c64c <setlogin@@Base+0x10>
   1c080:	mov	r0, #11
   1c084:	bl	148cc <raise@plt>
   1c088:	mov	r0, #0
   1c08c:	pop	{r4, pc}
   1c090:	ldrd	r2, [r0]
   1c094:	cmp	r2, r3
   1c098:	bne	1c070 <fputs@plt+0x70e4>
   1c09c:	b	1c060 <fputs@plt+0x70d4>
   1c0a0:	ldr	r3, [r0, #4]
   1c0a4:	cmp	r3, #0
   1c0a8:	beq	1c070 <fputs@plt+0x70e4>
   1c0ac:	ldr	r3, [r0, #16]
   1c0b0:	cmp	r3, #134217728	; 0x8000000
   1c0b4:	bhi	1c070 <fputs@plt+0x70e4>
   1c0b8:	ldr	r2, [r0, #20]
   1c0bc:	cmp	r3, r2
   1c0c0:	bcc	1c070 <fputs@plt+0x70e4>
   1c0c4:	ldr	r3, [r0, #12]
   1c0c8:	cmp	r2, r3
   1c0cc:	bcc	1c070 <fputs@plt+0x70e4>
   1c0d0:	ldr	r0, [r0, #8]
   1c0d4:	cmp	r3, r0
   1c0d8:	bcc	1c070 <fputs@plt+0x70e4>
   1c0dc:	sub	r0, r3, r0
   1c0e0:	bx	lr
   1c0e4:	cmp	r0, #0
   1c0e8:	push	{r4, lr}
   1c0ec:	beq	1c10c <fputs@plt+0x7180>
   1c0f0:	ldr	r3, [r0, #24]
   1c0f4:	cmp	r3, #0
   1c0f8:	beq	1c128 <fputs@plt+0x719c>
   1c0fc:	ldr	r2, [r0, #32]
   1c100:	sub	r1, r2, #1
   1c104:	cmp	r1, #1048576	; 0x100000
   1c108:	bcc	1c144 <fputs@plt+0x71b8>
   1c10c:	mov	r1, #0
   1c110:	mov	r0, #11
   1c114:	bl	3c64c <setlogin@@Base+0x10>
   1c118:	mov	r0, #11
   1c11c:	bl	148cc <raise@plt>
   1c120:	mov	r0, #0
   1c124:	pop	{r4, pc}
   1c128:	ldm	r0, {r1, r2}
   1c12c:	cmp	r1, r2
   1c130:	bne	1c10c <fputs@plt+0x7180>
   1c134:	ldr	r2, [r0, #32]
   1c138:	sub	r1, r2, #1
   1c13c:	cmp	r1, #1048576	; 0x100000
   1c140:	bcs	1c10c <fputs@plt+0x7180>
   1c144:	ldr	r1, [r0, #4]
   1c148:	cmp	r1, #0
   1c14c:	beq	1c10c <fputs@plt+0x7180>
   1c150:	ldr	r1, [r0, #16]
   1c154:	cmp	r1, #134217728	; 0x8000000
   1c158:	bhi	1c10c <fputs@plt+0x7180>
   1c15c:	ldr	lr, [r0, #20]
   1c160:	cmp	r1, lr
   1c164:	bcc	1c10c <fputs@plt+0x7180>
   1c168:	ldr	ip, [r0, #12]
   1c16c:	cmp	lr, ip
   1c170:	bcc	1c10c <fputs@plt+0x7180>
   1c174:	ldr	r0, [r0, #8]
   1c178:	cmp	ip, r0
   1c17c:	bcc	1c10c <fputs@plt+0x7180>
   1c180:	cmp	r3, #0
   1c184:	bne	1c120 <fputs@plt+0x7194>
   1c188:	cmp	r2, #1
   1c18c:	bne	1c120 <fputs@plt+0x7194>
   1c190:	add	r0, r1, r0
   1c194:	sub	r0, r0, ip
   1c198:	pop	{r4, pc}
   1c19c:	cmp	r0, #0
   1c1a0:	beq	1c1c0 <fputs@plt+0x7234>
   1c1a4:	ldr	r3, [r0, #24]
   1c1a8:	cmp	r3, #0
   1c1ac:	beq	1c1e0 <fputs@plt+0x7254>
   1c1b0:	ldr	r3, [r0, #32]
   1c1b4:	sub	r3, r3, #1
   1c1b8:	cmp	r3, #1048576	; 0x100000
   1c1bc:	bcc	1c1f0 <fputs@plt+0x7264>
   1c1c0:	push	{r4, lr}
   1c1c4:	mov	r1, #0
   1c1c8:	mov	r0, #11
   1c1cc:	bl	3c64c <setlogin@@Base+0x10>
   1c1d0:	mov	r0, #11
   1c1d4:	bl	148cc <raise@plt>
   1c1d8:	mov	r0, #0
   1c1dc:	pop	{r4, pc}
   1c1e0:	ldrd	r2, [r0]
   1c1e4:	cmp	r2, r3
   1c1e8:	bne	1c1c0 <fputs@plt+0x7234>
   1c1ec:	b	1c1b0 <fputs@plt+0x7224>
   1c1f0:	ldr	r3, [r0, #4]
   1c1f4:	cmp	r3, #0
   1c1f8:	beq	1c1c0 <fputs@plt+0x7234>
   1c1fc:	ldr	r2, [r0, #16]
   1c200:	cmp	r2, #134217728	; 0x8000000
   1c204:	bhi	1c1c0 <fputs@plt+0x7234>
   1c208:	ldr	r1, [r0, #20]
   1c20c:	cmp	r2, r1
   1c210:	bcc	1c1c0 <fputs@plt+0x7234>
   1c214:	ldr	r2, [r0, #12]
   1c218:	cmp	r1, r2
   1c21c:	bcc	1c1c0 <fputs@plt+0x7234>
   1c220:	ldr	r0, [r0, #8]
   1c224:	cmp	r2, r0
   1c228:	bcc	1c1c0 <fputs@plt+0x7234>
   1c22c:	add	r0, r3, r0
   1c230:	bx	lr
   1c234:	cmp	r0, #0
   1c238:	push	{r4, lr}
   1c23c:	beq	1c25c <fputs@plt+0x72d0>
   1c240:	ldr	r3, [r0, #24]
   1c244:	cmp	r3, #0
   1c248:	beq	1c278 <fputs@plt+0x72ec>
   1c24c:	ldr	r2, [r0, #32]
   1c250:	sub	r1, r2, #1
   1c254:	cmp	r1, #1048576	; 0x100000
   1c258:	bcc	1c294 <fputs@plt+0x7308>
   1c25c:	mov	r1, #0
   1c260:	mov	r0, #11
   1c264:	bl	3c64c <setlogin@@Base+0x10>
   1c268:	mov	r0, #11
   1c26c:	bl	148cc <raise@plt>
   1c270:	mov	r0, #0
   1c274:	pop	{r4, pc}
   1c278:	ldm	r0, {r1, r2}
   1c27c:	cmp	r1, r2
   1c280:	bne	1c25c <fputs@plt+0x72d0>
   1c284:	ldr	r2, [r0, #32]
   1c288:	sub	r1, r2, #1
   1c28c:	cmp	r1, #1048576	; 0x100000
   1c290:	bcs	1c25c <fputs@plt+0x72d0>
   1c294:	ldr	r1, [r0, #4]
   1c298:	cmp	r1, #0
   1c29c:	beq	1c25c <fputs@plt+0x72d0>
   1c2a0:	ldr	r1, [r0, #16]
   1c2a4:	cmp	r1, #134217728	; 0x8000000
   1c2a8:	bhi	1c25c <fputs@plt+0x72d0>
   1c2ac:	ldr	ip, [r0, #20]
   1c2b0:	cmp	r1, ip
   1c2b4:	bcc	1c25c <fputs@plt+0x72d0>
   1c2b8:	ldr	lr, [r0, #12]
   1c2bc:	cmp	ip, lr
   1c2c0:	bcc	1c25c <fputs@plt+0x72d0>
   1c2c4:	ldr	r1, [r0, #8]
   1c2c8:	cmp	lr, r1
   1c2cc:	bcc	1c25c <fputs@plt+0x72d0>
   1c2d0:	cmp	r3, #0
   1c2d4:	bne	1c270 <fputs@plt+0x72e4>
   1c2d8:	cmp	r2, #1
   1c2dc:	bne	1c270 <fputs@plt+0x72e4>
   1c2e0:	ldr	r0, [r0]
   1c2e4:	add	r0, r0, r1
   1c2e8:	pop	{r4, pc}
   1c2ec:	subs	r3, r0, #0
   1c2f0:	push	{r4, lr}
   1c2f4:	beq	1c314 <fputs@plt+0x7388>
   1c2f8:	ldr	r0, [r3, #24]
   1c2fc:	cmp	r0, #0
   1c300:	beq	1c330 <fputs@plt+0x73a4>
   1c304:	ldr	lr, [r3, #32]
   1c308:	sub	r2, lr, #1
   1c30c:	cmp	r2, #1048576	; 0x100000
   1c310:	bcc	1c344 <fputs@plt+0x73b8>
   1c314:	mov	r1, #0
   1c318:	mov	r0, #11
   1c31c:	bl	3c64c <setlogin@@Base+0x10>
   1c320:	mov	r0, #11
   1c324:	bl	148cc <raise@plt>
   1c328:	mvn	r0, #0
   1c32c:	pop	{r4, pc}
   1c330:	ldr	ip, [r3]
   1c334:	ldr	r2, [r3, #4]
   1c338:	cmp	ip, r2
   1c33c:	bne	1c314 <fputs@plt+0x7388>
   1c340:	b	1c304 <fputs@plt+0x7378>
   1c344:	ldr	r2, [r3, #4]
   1c348:	cmp	r2, #0
   1c34c:	beq	1c314 <fputs@plt+0x7388>
   1c350:	ldr	r2, [r3, #16]
   1c354:	cmp	r2, #134217728	; 0x8000000
   1c358:	bhi	1c314 <fputs@plt+0x7388>
   1c35c:	ldr	r4, [r3, #20]
   1c360:	cmp	r2, r4
   1c364:	bcc	1c314 <fputs@plt+0x7388>
   1c368:	ldr	ip, [r3, #12]
   1c36c:	cmp	r4, ip
   1c370:	bcc	1c314 <fputs@plt+0x7388>
   1c374:	ldr	r3, [r3, #8]
   1c378:	cmp	ip, r3
   1c37c:	bcc	1c314 <fputs@plt+0x7388>
   1c380:	cmp	r0, #0
   1c384:	bne	1c3ac <fputs@plt+0x7420>
   1c388:	cmp	lr, #1
   1c38c:	bne	1c3ac <fputs@plt+0x7420>
   1c390:	cmp	r1, r2
   1c394:	bhi	1c3b4 <fputs@plt+0x7428>
   1c398:	sub	r2, r2, r1
   1c39c:	sub	r3, ip, r3
   1c3a0:	cmp	r2, r3
   1c3a4:	mvncc	r0, #8
   1c3a8:	pop	{r4, pc}
   1c3ac:	mvn	r0, #48	; 0x30
   1c3b0:	pop	{r4, pc}
   1c3b4:	mvn	r0, #8
   1c3b8:	pop	{r4, pc}
   1c3bc:	push	{r4, r5, r6, lr}
   1c3c0:	mov	r4, r0
   1c3c4:	mov	r6, r1
   1c3c8:	bl	1c2ec <fputs@plt+0x7360>
   1c3cc:	subs	r5, r0, #0
   1c3d0:	beq	1c3dc <fputs@plt+0x7450>
   1c3d4:	mov	r0, r5
   1c3d8:	pop	{r4, r5, r6, pc}
   1c3dc:	ldr	r3, [r4, #12]
   1c3e0:	ldr	r1, [r4, #16]
   1c3e4:	add	r3, r6, r3
   1c3e8:	cmp	r3, r1
   1c3ec:	movls	r1, #0
   1c3f0:	movhi	r1, #1
   1c3f4:	mov	r0, r4
   1c3f8:	bl	1b900 <fputs@plt+0x6974>
   1c3fc:	ldr	r3, [r4, #12]
   1c400:	ldr	r1, [r4, #20]
   1c404:	add	r3, r6, r3
   1c408:	cmp	r3, r1
   1c40c:	bls	1c3d4 <fputs@plt+0x7448>
   1c410:	ldr	r2, [r4, #16]
   1c414:	add	r5, r3, #255	; 0xff
   1c418:	bic	r5, r5, #255	; 0xff
   1c41c:	cmp	r5, r2
   1c420:	movhi	r5, r3
   1c424:	mov	r2, r5
   1c428:	mov	r3, #1
   1c42c:	ldr	r0, [r4]
   1c430:	bl	3ff24 <mkdtemp@@Base+0xb74>
   1c434:	cmp	r0, #0
   1c438:	beq	1c460 <fputs@plt+0x74d4>
   1c43c:	str	r5, [r4, #20]
   1c440:	str	r0, [r4]
   1c444:	str	r0, [r4, #4]
   1c448:	mov	r1, r6
   1c44c:	mov	r0, r4
   1c450:	bl	1c2ec <fputs@plt+0x7360>
   1c454:	and	r5, r0, r0, asr #31
   1c458:	mov	r0, r5
   1c45c:	pop	{r4, r5, r6, pc}
   1c460:	mvn	r5, #1
   1c464:	b	1c3d4 <fputs@plt+0x7448>
   1c468:	push	{r4, r5, r6, lr}
   1c46c:	subs	r6, r2, #0
   1c470:	mov	r4, r0
   1c474:	mov	r5, r1
   1c478:	beq	1c4ac <fputs@plt+0x7520>
   1c47c:	mov	r3, #0
   1c480:	str	r3, [r6]
   1c484:	bl	1c3bc <fputs@plt+0x7430>
   1c488:	cmp	r0, #0
   1c48c:	popne	{r4, r5, r6, pc}
   1c490:	ldr	r2, [r4, #12]
   1c494:	ldr	r3, [r4]
   1c498:	add	r5, r5, r2
   1c49c:	add	r3, r3, r2
   1c4a0:	str	r5, [r4, #12]
   1c4a4:	str	r3, [r6]
   1c4a8:	pop	{r4, r5, r6, pc}
   1c4ac:	bl	1c3bc <fputs@plt+0x7430>
   1c4b0:	cmp	r0, #0
   1c4b4:	popne	{r4, r5, r6, pc}
   1c4b8:	ldr	r3, [r4, #12]
   1c4bc:	add	r5, r3, r5
   1c4c0:	str	r5, [r4, #12]
   1c4c4:	pop	{r4, r5, r6, pc}
   1c4c8:	push	{r4, r5, r6, lr}
   1c4cc:	subs	r4, r0, #0
   1c4d0:	beq	1c4f4 <fputs@plt+0x7568>
   1c4d4:	ldr	r6, [r4, #24]
   1c4d8:	mov	r5, r1
   1c4dc:	cmp	r6, #0
   1c4e0:	beq	1c510 <fputs@plt+0x7584>
   1c4e4:	ldr	r3, [r4, #32]
   1c4e8:	sub	r3, r3, #1
   1c4ec:	cmp	r3, #1048576	; 0x100000
   1c4f0:	bcc	1c520 <fputs@plt+0x7594>
   1c4f4:	mov	r1, #0
   1c4f8:	mov	r0, #11
   1c4fc:	bl	3c64c <setlogin@@Base+0x10>
   1c500:	mov	r0, #11
   1c504:	bl	148cc <raise@plt>
   1c508:	mvn	r0, #0
   1c50c:	pop	{r4, r5, r6, pc}
   1c510:	ldrd	r2, [r4]
   1c514:	cmp	r2, r3
   1c518:	bne	1c4f4 <fputs@plt+0x7568>
   1c51c:	b	1c4e4 <fputs@plt+0x7558>
   1c520:	ldr	r2, [r4, #4]
   1c524:	cmp	r2, #0
   1c528:	beq	1c4f4 <fputs@plt+0x7568>
   1c52c:	ldr	r3, [r4, #16]
   1c530:	cmp	r3, #134217728	; 0x8000000
   1c534:	bhi	1c4f4 <fputs@plt+0x7568>
   1c538:	ldr	r1, [r4, #20]
   1c53c:	cmp	r3, r1
   1c540:	bcc	1c4f4 <fputs@plt+0x7568>
   1c544:	ldr	r3, [r4, #12]
   1c548:	cmp	r1, r3
   1c54c:	bcc	1c4f4 <fputs@plt+0x7568>
   1c550:	ldr	r1, [r4, #8]
   1c554:	cmp	r3, r1
   1c558:	bcc	1c4f4 <fputs@plt+0x7568>
   1c55c:	cmp	r5, #0
   1c560:	beq	1c5a8 <fputs@plt+0x761c>
   1c564:	cmp	r6, #0
   1c568:	bne	1c5b0 <fputs@plt+0x7624>
   1c56c:	ldr	r0, [r4]
   1c570:	cmp	r2, r0
   1c574:	beq	1c5b0 <fputs@plt+0x7624>
   1c578:	mov	r1, r6
   1c57c:	mov	r0, #11
   1c580:	bl	3c64c <setlogin@@Base+0x10>
   1c584:	mov	r0, #11
   1c588:	bl	148cc <raise@plt>
   1c58c:	cmp	r5, r6
   1c590:	bhi	1c5c8 <fputs@plt+0x763c>
   1c594:	ldrd	r2, [r4, #8]
   1c598:	add	r5, r5, r2
   1c59c:	cmp	r5, r3
   1c5a0:	str	r5, [r4, #8]
   1c5a4:	beq	1c5b8 <fputs@plt+0x762c>
   1c5a8:	mov	r0, #0
   1c5ac:	pop	{r4, r5, r6, pc}
   1c5b0:	sub	r6, r3, r1
   1c5b4:	b	1c58c <fputs@plt+0x7600>
   1c5b8:	mov	r0, #0
   1c5bc:	str	r0, [r4, #12]
   1c5c0:	str	r0, [r4, #8]
   1c5c4:	pop	{r4, r5, r6, pc}
   1c5c8:	mvn	r0, #2
   1c5cc:	pop	{r4, r5, r6, pc}
   1c5d0:	push	{r4, r5, r6, lr}
   1c5d4:	subs	r4, r0, #0
   1c5d8:	beq	1c5fc <fputs@plt+0x7670>
   1c5dc:	ldr	r6, [r4, #24]
   1c5e0:	mov	r5, r1
   1c5e4:	cmp	r6, #0
   1c5e8:	beq	1c618 <fputs@plt+0x768c>
   1c5ec:	ldr	r3, [r4, #32]
   1c5f0:	sub	r3, r3, #1
   1c5f4:	cmp	r3, #1048576	; 0x100000
   1c5f8:	bcc	1c628 <fputs@plt+0x769c>
   1c5fc:	mov	r1, #0
   1c600:	mov	r0, #11
   1c604:	bl	3c64c <setlogin@@Base+0x10>
   1c608:	mov	r0, #11
   1c60c:	bl	148cc <raise@plt>
   1c610:	mvn	r0, #0
   1c614:	pop	{r4, r5, r6, pc}
   1c618:	ldrd	r2, [r4]
   1c61c:	cmp	r2, r3
   1c620:	bne	1c5fc <fputs@plt+0x7670>
   1c624:	b	1c5ec <fputs@plt+0x7660>
   1c628:	ldr	r2, [r4, #4]
   1c62c:	cmp	r2, #0
   1c630:	beq	1c5fc <fputs@plt+0x7670>
   1c634:	ldr	r3, [r4, #16]
   1c638:	cmp	r3, #134217728	; 0x8000000
   1c63c:	bhi	1c5fc <fputs@plt+0x7670>
   1c640:	ldr	r1, [r4, #20]
   1c644:	cmp	r3, r1
   1c648:	bcc	1c5fc <fputs@plt+0x7670>
   1c64c:	ldr	r3, [r4, #12]
   1c650:	cmp	r1, r3
   1c654:	bcc	1c5fc <fputs@plt+0x7670>
   1c658:	ldr	r1, [r4, #8]
   1c65c:	cmp	r3, r1
   1c660:	bcc	1c5fc <fputs@plt+0x7670>
   1c664:	cmp	r5, #0
   1c668:	beq	1c6b0 <fputs@plt+0x7724>
   1c66c:	cmp	r6, #0
   1c670:	bne	1c6b8 <fputs@plt+0x772c>
   1c674:	ldr	r0, [r4]
   1c678:	cmp	r2, r0
   1c67c:	beq	1c6b8 <fputs@plt+0x772c>
   1c680:	mov	r1, r6
   1c684:	mov	r0, #11
   1c688:	bl	3c64c <setlogin@@Base+0x10>
   1c68c:	mov	r0, #11
   1c690:	bl	148cc <raise@plt>
   1c694:	cmp	r5, r6
   1c698:	bhi	1c6c0 <fputs@plt+0x7734>
   1c69c:	ldr	r3, [r4, #12]
   1c6a0:	mov	r0, #0
   1c6a4:	sub	r5, r3, r5
   1c6a8:	str	r5, [r4, #12]
   1c6ac:	pop	{r4, r5, r6, pc}
   1c6b0:	mov	r0, r5
   1c6b4:	pop	{r4, r5, r6, pc}
   1c6b8:	sub	r6, r3, r1
   1c6bc:	b	1c694 <fputs@plt+0x7708>
   1c6c0:	mvn	r0, #2
   1c6c4:	pop	{r4, r5, r6, pc}
   1c6c8:	lsl	r3, r0, #20
   1c6cc:	lsr	r0, r0, #24
   1c6d0:	cmp	r0, #9
   1c6d4:	lsr	r3, r3, #20
   1c6d8:	beq	1c70c <fputs@plt+0x7780>
   1c6dc:	cmp	r0, #13
   1c6e0:	beq	1c704 <fputs@plt+0x7778>
   1c6e4:	cmp	r0, #6
   1c6e8:	beq	1c6f4 <fputs@plt+0x7768>
   1c6ec:	mvn	r0, #21
   1c6f0:	bx	lr
   1c6f4:	cmp	r3, #114	; 0x72
   1c6f8:	beq	1c704 <fputs@plt+0x7778>
   1c6fc:	cmp	r3, #145	; 0x91
   1c700:	bne	1c72c <fputs@plt+0x77a0>
   1c704:	mvn	r0, #3
   1c708:	bx	lr
   1c70c:	cmp	r3, #104	; 0x68
   1c710:	beq	1c73c <fputs@plt+0x77b0>
   1c714:	cmp	r3, #109	; 0x6d
   1c718:	beq	1c73c <fputs@plt+0x77b0>
   1c71c:	cmp	r3, #101	; 0x65
   1c720:	mvneq	r0, #42	; 0x2a
   1c724:	mvnne	r0, #3
   1c728:	bx	lr
   1c72c:	cmp	r3, #100	; 0x64
   1c730:	mvneq	r0, #42	; 0x2a
   1c734:	mvnne	r0, #21
   1c738:	bx	lr
   1c73c:	mvn	r0, #42	; 0x2a
   1c740:	bx	lr
   1c744:	push	{r4, r5, r6, r7, r8, lr}
   1c748:	subs	r6, r3, #0
   1c74c:	beq	1c794 <fputs@plt+0x7808>
   1c750:	mov	r7, r0
   1c754:	mov	r0, r6
   1c758:	mov	r5, r1
   1c75c:	bl	14710 <strlen@plt>
   1c760:	subs	r4, r0, #0
   1c764:	beq	1c794 <fputs@plt+0x7808>
   1c768:	cmp	r5, r4
   1c76c:	movcs	r3, #0
   1c770:	movcc	r3, #1
   1c774:	orrs	r3, r3, r5, lsr #31
   1c778:	bne	1c794 <fputs@plt+0x7808>
   1c77c:	mov	r1, r6
   1c780:	mov	r0, r7
   1c784:	mov	r2, r4
   1c788:	bl	14788 <memcpy@plt>
   1c78c:	mov	r0, r4
   1c790:	pop	{r4, r5, r6, r7, r8, pc}
   1c794:	mvn	r0, #0
   1c798:	pop	{r4, r5, r6, r7, r8, pc}
   1c79c:	push	{r4, lr}
   1c7a0:	mov	r3, #0
   1c7a4:	ldr	r4, [pc, #68]	; 1c7f0 <fputs@plt+0x7864>
   1c7a8:	sub	sp, sp, #8
   1c7ac:	mov	r2, r3
   1c7b0:	ldr	ip, [r4]
   1c7b4:	mov	r1, sp
   1c7b8:	str	ip, [sp, #4]
   1c7bc:	bl	14f50 <RSA_get0_key@plt>
   1c7c0:	ldr	r0, [sp]
   1c7c4:	bl	14458 <BN_num_bits@plt>
   1c7c8:	ldr	r2, [sp, #4]
   1c7cc:	ldr	r3, [r4]
   1c7d0:	cmp	r0, #1024	; 0x400
   1c7d4:	mvnlt	r0, #55	; 0x37
   1c7d8:	movge	r0, #0
   1c7dc:	cmp	r2, r3
   1c7e0:	bne	1c7ec <fputs@plt+0x7860>
   1c7e4:	add	sp, sp, #8
   1c7e8:	pop	{r4, pc}
   1c7ec:	bl	14aac <__stack_chk_fail@plt>
   1c7f0:	andeq	r4, r7, r0, asr #19
   1c7f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c7f8:	sub	sp, sp, #32
   1c7fc:	ldr	sl, [pc, #220]	; 1c8e0 <fputs@plt+0x7954>
   1c800:	cmp	r2, #65536	; 0x10000
   1c804:	ldr	r3, [sl]
   1c808:	str	r3, [sp, #28]
   1c80c:	bhi	1c8d4 <fputs@plt+0x7948>
   1c810:	mov	r6, r2
   1c814:	mov	r4, r1
   1c818:	mov	r8, r0
   1c81c:	bl	14710 <strlen@plt>
   1c820:	add	r5, r6, r6, lsl #1
   1c824:	add	r5, r5, #2
   1c828:	add	r5, r5, r0
   1c82c:	mov	r1, r5
   1c830:	mov	r0, #1
   1c834:	bl	14314 <calloc@plt>
   1c838:	subs	r7, r0, #0
   1c83c:	beq	1c8d4 <fputs@plt+0x7948>
   1c840:	mov	r1, r8
   1c844:	mov	r2, r5
   1c848:	bl	40148 <mkdtemp@@Base+0xd98>
   1c84c:	mov	r2, r5
   1c850:	ldr	r1, [pc, #140]	; 1c8e4 <fputs@plt+0x7958>
   1c854:	mov	r0, r7
   1c858:	bl	40080 <mkdtemp@@Base+0xcd0>
   1c85c:	cmp	r6, #0
   1c860:	beq	1c8b8 <fputs@plt+0x792c>
   1c864:	sub	r4, r4, #1
   1c868:	ldr	r1, [pc, #120]	; 1c8e8 <fputs@plt+0x795c>
   1c86c:	ldr	r9, [pc, #120]	; 1c8ec <fputs@plt+0x7960>
   1c870:	ldr	r8, [pc, #108]	; 1c8e4 <fputs@plt+0x7958>
   1c874:	add	r6, r4, r6
   1c878:	ldrb	r2, [r4, #1]!
   1c87c:	mov	r3, #5
   1c880:	str	r1, [sp, #4]
   1c884:	str	r2, [sp, #8]
   1c888:	mov	r1, r3
   1c88c:	mov	r2, #1
   1c890:	str	r9, [sp]
   1c894:	add	r0, sp, #20
   1c898:	bl	14914 <__snprintf_chk@plt>
   1c89c:	add	r1, sp, #20
   1c8a0:	mov	r2, r5
   1c8a4:	mov	r0, r7
   1c8a8:	bl	40080 <mkdtemp@@Base+0xcd0>
   1c8ac:	cmp	r4, r6
   1c8b0:	mov	r1, r8
   1c8b4:	bne	1c878 <fputs@plt+0x78ec>
   1c8b8:	ldr	r2, [sp, #28]
   1c8bc:	ldr	r3, [sl]
   1c8c0:	mov	r0, r7
   1c8c4:	cmp	r2, r3
   1c8c8:	bne	1c8dc <fputs@plt+0x7950>
   1c8cc:	add	sp, sp, #32
   1c8d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c8d4:	mov	r7, #0
   1c8d8:	b	1c8b8 <fputs@plt+0x792c>
   1c8dc:	bl	14aac <__stack_chk_fail@plt>
   1c8e0:	andeq	r4, r7, r0, asr #19
   1c8e4:	andeq	r2, r4, r4, asr #11
   1c8e8:	andeq	r6, r4, r4, lsl #11
   1c8ec:	andeq	r4, r4, ip, lsr r7
   1c8f0:	cmp	r2, #65536	; 0x10000
   1c8f4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c8f8:	bhi	1c9b0 <fputs@plt+0x7a24>
   1c8fc:	mov	r5, r2
   1c900:	mov	r7, r1
   1c904:	mov	r6, r0
   1c908:	bl	14710 <strlen@plt>
   1c90c:	ldr	r3, [pc, #168]	; 1c9bc <fputs@plt+0x7a30>
   1c910:	add	r4, r5, #2
   1c914:	umull	r3, r4, r3, r4
   1c918:	add	r8, r0, #1
   1c91c:	mov	r9, r0
   1c920:	mov	r0, #1
   1c924:	lsr	r4, r4, r0
   1c928:	add	r4, r8, r4, lsl #2
   1c92c:	add	fp, r4, r0
   1c930:	mov	r1, fp
   1c934:	bl	14314 <calloc@plt>
   1c938:	subs	sl, r0, #0
   1c93c:	beq	1c9b0 <fputs@plt+0x7a24>
   1c940:	mov	r1, r6
   1c944:	mov	r2, fp
   1c948:	bl	40148 <mkdtemp@@Base+0xd98>
   1c94c:	mov	r2, fp
   1c950:	ldr	r1, [pc, #104]	; 1c9c0 <fputs@plt+0x7a34>
   1c954:	mov	r0, sl
   1c958:	bl	40080 <mkdtemp@@Base+0xcd0>
   1c95c:	cmp	r5, #0
   1c960:	bne	1c96c <fputs@plt+0x79e0>
   1c964:	mov	r0, sl
   1c968:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c96c:	sub	r3, r4, r9
   1c970:	add	r2, sl, r8
   1c974:	mov	r1, r5
   1c978:	mov	r0, r7
   1c97c:	bl	3c880 <__b64_ntop@@Base>
   1c980:	cmn	r0, #1
   1c984:	beq	1c9a4 <fputs@plt+0x7a18>
   1c988:	ldr	r1, [pc, #52]	; 1c9c4 <fputs@plt+0x7a38>
   1c98c:	mov	r0, sl
   1c990:	bl	14d70 <strcspn@plt>
   1c994:	mov	r3, #0
   1c998:	strb	r3, [sl, r0]
   1c99c:	mov	r0, sl
   1c9a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c9a4:	mov	r1, fp
   1c9a8:	mov	r0, sl
   1c9ac:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   1c9b0:	mov	sl, #0
   1c9b4:	mov	r0, sl
   1c9b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c9bc:	bge	feac7470 <stderr@@GLIBC_2.4+0xfea52410>
   1c9c0:	andeq	r2, r4, r4, asr #11
   1c9c4:	strdeq	r4, [r4], -r8
   1c9c8:	push	{r4, r5, r6, r7, lr}
   1c9cc:	subs	r6, r2, #0
   1c9d0:	ldr	r4, [pc, #128]	; 1ca58 <fputs@plt+0x7acc>
   1c9d4:	sub	sp, sp, #12
   1c9d8:	mov	r3, #0
   1c9dc:	ldr	r2, [r4]
   1c9e0:	strne	r3, [r6]
   1c9e4:	str	r2, [sp, #4]
   1c9e8:	str	r3, [sp]
   1c9ec:	bl	1b9e0 <fputs@plt+0x6a54>
   1c9f0:	subs	r7, r0, #0
   1c9f4:	beq	1ca4c <fputs@plt+0x7ac0>
   1c9f8:	mov	r2, #0
   1c9fc:	mov	r1, sp
   1ca00:	bl	24008 <fputs@plt+0xf07c>
   1ca04:	subs	r5, r0, #0
   1ca08:	ldrne	r0, [sp]
   1ca0c:	bne	1ca24 <fputs@plt+0x7a98>
   1ca10:	ldr	r0, [sp]
   1ca14:	cmp	r6, #0
   1ca18:	strne	r0, [r6]
   1ca1c:	movne	r0, r5
   1ca20:	strne	r5, [sp]
   1ca24:	bl	14548 <free@plt>
   1ca28:	mov	r0, r7
   1ca2c:	bl	1bb5c <fputs@plt+0x6bd0>
   1ca30:	ldr	r2, [sp, #4]
   1ca34:	ldr	r3, [r4]
   1ca38:	mov	r0, r5
   1ca3c:	cmp	r2, r3
   1ca40:	bne	1ca54 <fputs@plt+0x7ac8>
   1ca44:	add	sp, sp, #12
   1ca48:	pop	{r4, r5, r6, r7, pc}
   1ca4c:	mvn	r5, #1
   1ca50:	b	1ca30 <fputs@plt+0x7aa4>
   1ca54:	bl	14aac <__stack_chk_fail@plt>
   1ca58:	andeq	r4, r7, r0, asr #19
   1ca5c:	push	{r4, r5, r6, r7, lr}
   1ca60:	sub	sp, sp, #28
   1ca64:	ldr	r5, [pc, #804]	; 1cd90 <fputs@plt+0x7e04>
   1ca68:	subs	r4, r0, #0
   1ca6c:	ldr	r3, [r5]
   1ca70:	str	r3, [sp, #20]
   1ca74:	beq	1cd6c <fputs@plt+0x7de0>
   1ca78:	mov	r6, r1
   1ca7c:	ldr	r1, [r4]
   1ca80:	cmp	r1, #3
   1ca84:	beq	1cd54 <fputs@plt+0x7dc8>
   1ca88:	mov	r7, r2
   1ca8c:	mov	r0, #7
   1ca90:	ldr	r3, [pc, #764]	; 1cd94 <fputs@plt+0x7e08>
   1ca94:	b	1caa4 <fputs@plt+0x7b18>
   1ca98:	cmp	r1, r0
   1ca9c:	beq	1cb54 <fputs@plt+0x7bc8>
   1caa0:	ldr	r0, [r3, #40]	; 0x28
   1caa4:	cmn	r0, #1
   1caa8:	add	r3, r3, #28
   1caac:	bne	1ca98 <fputs@plt+0x7b0c>
   1cab0:	cmp	r7, #0
   1cab4:	ldr	r0, [r4, #16]
   1cab8:	beq	1cae8 <fputs@plt+0x7b5c>
   1cabc:	sub	r3, r1, #4
   1cac0:	cmp	r3, #5
   1cac4:	ldrls	pc, [pc, r3, lsl #2]
   1cac8:	b	1cae8 <fputs@plt+0x7b5c>
   1cacc:	andeq	ip, r1, ip, asr #26
   1cad0:	andeq	ip, r1, r4, ror #21
   1cad4:	andeq	ip, r1, r4, lsr sp
   1cad8:	andeq	ip, r1, r4, asr #26
   1cadc:	andeq	ip, r1, r8, ror #21
   1cae0:	andeq	ip, r1, ip, lsr sp
   1cae4:	mov	r1, r7
   1cae8:	ldr	r3, [pc, #676]	; 1cd94 <fputs@plt+0x7e08>
   1caec:	mov	r2, #3
   1caf0:	b	1cb04 <fputs@plt+0x7b78>
   1caf4:	add	r3, r3, #28
   1caf8:	ldr	r2, [r3, #12]
   1cafc:	cmn	r2, #1
   1cb00:	beq	1cb24 <fputs@plt+0x7b98>
   1cb04:	cmp	r1, r2
   1cb08:	bne	1caf4 <fputs@plt+0x7b68>
   1cb0c:	ldr	r2, [r3, #16]
   1cb10:	cmp	r0, r2
   1cb14:	cmpne	r2, #0
   1cb18:	bne	1caf4 <fputs@plt+0x7b68>
   1cb1c:	ldr	r7, [r3]
   1cb20:	b	1cb28 <fputs@plt+0x7b9c>
   1cb24:	ldr	r7, [pc, #620]	; 1cd98 <fputs@plt+0x7e0c>
   1cb28:	cmp	r1, #7
   1cb2c:	ldrls	pc, [pc, r1, lsl #2]
   1cb30:	b	1cd88 <fputs@plt+0x7dfc>
   1cb34:			; <UNDEFINED> instruction: 0x0001cbb8
   1cb38:	andeq	ip, r1, ip, lsl #24
   1cb3c:	muleq	r1, r8, ip
   1cb40:	andeq	ip, r1, r0, lsl #26
   1cb44:	muleq	r1, r0, fp
   1cb48:	muleq	r1, r0, fp
   1cb4c:	muleq	r1, r0, fp
   1cb50:	muleq	r1, r0, fp
   1cb54:	ldr	r3, [r3, #20]
   1cb58:	cmp	r3, #0
   1cb5c:	beq	1cab0 <fputs@plt+0x7b24>
   1cb60:	ldr	r3, [r4, #52]	; 0x34
   1cb64:	cmp	r3, #0
   1cb68:	beq	1cd7c <fputs@plt+0x7df0>
   1cb6c:	ldr	r0, [r3]
   1cb70:	bl	1c04c <fputs@plt+0x70c0>
   1cb74:	cmp	r0, #0
   1cb78:	beq	1cd74 <fputs@plt+0x7de8>
   1cb7c:	cmp	r7, #0
   1cb80:	ldr	r1, [r4]
   1cb84:	ldr	r0, [r4, #16]
   1cb88:	bne	1cabc <fputs@plt+0x7b30>
   1cb8c:	b	1cae8 <fputs@plt+0x7b5c>
   1cb90:	ldr	r3, [r4, #52]	; 0x34
   1cb94:	mov	r0, r6
   1cb98:	ldr	r1, [r3]
   1cb9c:	bl	24230 <fputs@plt+0xf2a4>
   1cba0:	ldr	r2, [sp, #20]
   1cba4:	ldr	r3, [r5]
   1cba8:	cmp	r2, r3
   1cbac:	bne	1cd84 <fputs@plt+0x7df8>
   1cbb0:	add	sp, sp, #28
   1cbb4:	pop	{r4, r5, r6, r7, pc}
   1cbb8:	ldr	r0, [r4, #8]
   1cbbc:	cmp	r0, #0
   1cbc0:	beq	1cd6c <fputs@plt+0x7de0>
   1cbc4:	mov	r3, #0
   1cbc8:	add	r2, sp, #16
   1cbcc:	add	r1, sp, #12
   1cbd0:	bl	14f50 <RSA_get0_key@plt>
   1cbd4:	mov	r1, r7
   1cbd8:	mov	r0, r6
   1cbdc:	bl	24620 <fputs@plt+0xf694>
   1cbe0:	cmp	r0, #0
   1cbe4:	bne	1cba0 <fputs@plt+0x7c14>
   1cbe8:	ldr	r1, [sp, #16]
   1cbec:	mov	r0, r6
   1cbf0:	bl	2514c <fputs@plt+0x101c0>
   1cbf4:	cmp	r0, #0
   1cbf8:	bne	1cba0 <fputs@plt+0x7c14>
   1cbfc:	mov	r0, r6
   1cc00:	ldr	r1, [sp, #12]
   1cc04:	bl	2514c <fputs@plt+0x101c0>
   1cc08:	b	1cba0 <fputs@plt+0x7c14>
   1cc0c:	ldr	r0, [r4, #12]
   1cc10:	cmp	r0, #0
   1cc14:	beq	1cd6c <fputs@plt+0x7de0>
   1cc18:	add	r3, sp, #12
   1cc1c:	add	r2, sp, #8
   1cc20:	add	r1, sp, #4
   1cc24:	bl	14bb4 <DSA_get0_pqg@plt>
   1cc28:	ldr	r0, [r4, #12]
   1cc2c:	mov	r2, #0
   1cc30:	add	r1, sp, #16
   1cc34:	bl	144f4 <DSA_get0_key@plt>
   1cc38:	mov	r1, r7
   1cc3c:	mov	r0, r6
   1cc40:	bl	24620 <fputs@plt+0xf694>
   1cc44:	cmp	r0, #0
   1cc48:	bne	1cba0 <fputs@plt+0x7c14>
   1cc4c:	ldr	r1, [sp, #4]
   1cc50:	mov	r0, r6
   1cc54:	bl	2514c <fputs@plt+0x101c0>
   1cc58:	cmp	r0, #0
   1cc5c:	bne	1cba0 <fputs@plt+0x7c14>
   1cc60:	ldr	r1, [sp, #8]
   1cc64:	mov	r0, r6
   1cc68:	bl	2514c <fputs@plt+0x101c0>
   1cc6c:	cmp	r0, #0
   1cc70:	bne	1cba0 <fputs@plt+0x7c14>
   1cc74:	ldr	r1, [sp, #12]
   1cc78:	mov	r0, r6
   1cc7c:	bl	2514c <fputs@plt+0x101c0>
   1cc80:	cmp	r0, #0
   1cc84:	bne	1cba0 <fputs@plt+0x7c14>
   1cc88:	mov	r0, r6
   1cc8c:	ldr	r1, [sp, #16]
   1cc90:	bl	2514c <fputs@plt+0x101c0>
   1cc94:	b	1cba0 <fputs@plt+0x7c14>
   1cc98:	ldr	r3, [r4, #20]
   1cc9c:	cmp	r3, #0
   1cca0:	beq	1cd6c <fputs@plt+0x7de0>
   1cca4:	mov	r1, r7
   1cca8:	mov	r0, r6
   1ccac:	bl	24620 <fputs@plt+0xf694>
   1ccb0:	cmp	r0, #0
   1ccb4:	bne	1cba0 <fputs@plt+0x7c14>
   1ccb8:	ldr	r3, [r4, #16]
   1ccbc:	ldr	r2, [pc, #216]	; 1cd9c <fputs@plt+0x7e10>
   1ccc0:	cmp	r3, r2
   1ccc4:	beq	1cd64 <fputs@plt+0x7dd8>
   1ccc8:	cmp	r3, #716	; 0x2cc
   1cccc:	beq	1cd5c <fputs@plt+0x7dd0>
   1ccd0:	sub	r2, r2, #300	; 0x12c
   1ccd4:	cmp	r3, r2
   1ccd8:	ldr	r1, [pc, #192]	; 1cda0 <fputs@plt+0x7e14>
   1ccdc:	movne	r1, #0
   1cce0:	mov	r0, r6
   1cce4:	bl	24620 <fputs@plt+0xf694>
   1cce8:	cmp	r0, #0
   1ccec:	bne	1cba0 <fputs@plt+0x7c14>
   1ccf0:	ldr	r1, [r4, #20]
   1ccf4:	mov	r0, r6
   1ccf8:	bl	25458 <fputs@plt+0x104cc>
   1ccfc:	b	1cba0 <fputs@plt+0x7c14>
   1cd00:	ldr	r3, [r4, #28]
   1cd04:	cmp	r3, #0
   1cd08:	beq	1cd6c <fputs@plt+0x7de0>
   1cd0c:	mov	r1, r7
   1cd10:	mov	r0, r6
   1cd14:	bl	24620 <fputs@plt+0xf694>
   1cd18:	cmp	r0, #0
   1cd1c:	bne	1cba0 <fputs@plt+0x7c14>
   1cd20:	ldr	r1, [r4, #28]
   1cd24:	mov	r0, r6
   1cd28:	mov	r2, #32
   1cd2c:	bl	2456c <fputs@plt+0xf5e0>
   1cd30:	b	1cba0 <fputs@plt+0x7c14>
   1cd34:	mov	r1, #2
   1cd38:	b	1cae8 <fputs@plt+0x7b5c>
   1cd3c:	mov	r1, #8
   1cd40:	b	1cae8 <fputs@plt+0x7b5c>
   1cd44:	mov	r1, #3
   1cd48:	b	1cae8 <fputs@plt+0x7b5c>
   1cd4c:	mov	r1, #0
   1cd50:	b	1cae8 <fputs@plt+0x7b5c>
   1cd54:	ldr	r0, [r4, #16]
   1cd58:	b	1cae8 <fputs@plt+0x7b5c>
   1cd5c:	ldr	r1, [pc, #64]	; 1cda4 <fputs@plt+0x7e18>
   1cd60:	b	1cce0 <fputs@plt+0x7d54>
   1cd64:	ldr	r1, [pc, #60]	; 1cda8 <fputs@plt+0x7e1c>
   1cd68:	b	1cce0 <fputs@plt+0x7d54>
   1cd6c:	mvn	r0, #9
   1cd70:	b	1cba0 <fputs@plt+0x7c14>
   1cd74:	mvn	r0, #16
   1cd78:	b	1cba0 <fputs@plt+0x7c14>
   1cd7c:	mvn	r0, #15
   1cd80:	b	1cba0 <fputs@plt+0x7c14>
   1cd84:	bl	14aac <__stack_chk_fail@plt>
   1cd88:	mvn	r0, #13
   1cd8c:	b	1cba0 <fputs@plt+0x7c14>
   1cd90:	andeq	r4, r7, r0, asr #19
   1cd94:	strdeq	r4, [r4], -r8
   1cd98:	andeq	r4, r4, r4, asr #14
   1cd9c:	andeq	r0, r0, fp, asr #5
   1cda0:	andeq	r4, r4, r0, asr r7
   1cda4:	andeq	r4, r4, ip, asr r7
   1cda8:	andeq	r4, r4, r8, ror #14
   1cdac:	push	{r4, r5, r6, r7, r8, lr}
   1cdb0:	subs	r6, r2, #0
   1cdb4:	mov	r8, r3
   1cdb8:	movne	r3, #0
   1cdbc:	strne	r3, [r6]
   1cdc0:	cmp	r1, #0
   1cdc4:	movne	r3, #0
   1cdc8:	strne	r3, [r1]
   1cdcc:	mov	r7, r0
   1cdd0:	mov	r5, r1
   1cdd4:	bl	1b974 <fputs@plt+0x69e8>
   1cdd8:	subs	r4, r0, #0
   1cddc:	beq	1ce58 <fputs@plt+0x7ecc>
   1cde0:	mov	r0, r7
   1cde4:	mov	r2, r8
   1cde8:	mov	r1, r4
   1cdec:	bl	1ca5c <fputs@plt+0x7ad0>
   1cdf0:	subs	r7, r0, #0
   1cdf4:	beq	1ce08 <fputs@plt+0x7e7c>
   1cdf8:	mov	r0, r4
   1cdfc:	bl	1bb5c <fputs@plt+0x6bd0>
   1ce00:	mov	r0, r7
   1ce04:	pop	{r4, r5, r6, r7, r8, pc}
   1ce08:	mov	r0, r4
   1ce0c:	bl	1c04c <fputs@plt+0x70c0>
   1ce10:	cmp	r6, #0
   1ce14:	strne	r0, [r6]
   1ce18:	cmp	r5, #0
   1ce1c:	mov	r8, r0
   1ce20:	beq	1cdf8 <fputs@plt+0x7e6c>
   1ce24:	bl	14a7c <malloc@plt>
   1ce28:	cmp	r0, #0
   1ce2c:	mov	r6, r0
   1ce30:	str	r0, [r5]
   1ce34:	mvneq	r7, #1
   1ce38:	beq	1cdf8 <fputs@plt+0x7e6c>
   1ce3c:	mov	r0, r4
   1ce40:	bl	1c19c <fputs@plt+0x7210>
   1ce44:	mov	r2, r8
   1ce48:	mov	r1, r0
   1ce4c:	mov	r0, r6
   1ce50:	bl	14788 <memcpy@plt>
   1ce54:	b	1cdf8 <fputs@plt+0x7e6c>
   1ce58:	mvn	r7, #1
   1ce5c:	b	1ce00 <fputs@plt+0x7e74>
   1ce60:	push	{r4, r5, r6, r7, r8, lr}
   1ce64:	mov	r6, r0
   1ce68:	ldr	r5, [pc, #236]	; 1cf5c <fputs@plt+0x7fd0>
   1ce6c:	ldr	r4, [pc, #236]	; 1cf60 <fputs@plt+0x7fd4>
   1ce70:	mov	r7, #3
   1ce74:	mov	r1, r6
   1ce78:	mov	r0, r5
   1ce7c:	bl	14ee4 <strcmp@plt>
   1ce80:	subs	r1, r0, #0
   1ce84:	bne	1cf0c <fputs@plt+0x7f80>
   1ce88:	ldr	r0, [r4, #8]
   1ce8c:	cmp	r0, #0
   1ce90:	popne	{r4, r5, r6, r7, r8, pc}
   1ce94:	ldr	r3, [r4, #20]
   1ce98:	cmp	r3, #0
   1ce9c:	beq	1cf2c <fputs@plt+0x7fa0>
   1cea0:	sub	r3, r7, #4
   1cea4:	cmp	r3, #5
   1cea8:	ldrls	pc, [pc, r3, lsl #2]
   1ceac:	b	1cec8 <fputs@plt+0x7f3c>
   1ceb0:	andeq	ip, r1, ip, asr #29
   1ceb4:	andeq	ip, r1, ip, lsr pc
   1ceb8:	andeq	ip, r1, r4, asr #30
   1cebc:	andeq	ip, r1, ip, asr #30
   1cec0:	andeq	ip, r1, r8, asr #29
   1cec4:	andeq	ip, r1, r4, lsr pc
   1cec8:	mov	r1, r7
   1cecc:	ldr	r0, [r4, #16]
   1ced0:	ldr	r3, [pc, #136]	; 1cf60 <fputs@plt+0x7fd4>
   1ced4:	mov	r2, #3
   1ced8:	b	1ceec <fputs@plt+0x7f60>
   1cedc:	add	r3, r3, #28
   1cee0:	ldr	r2, [r3, #12]
   1cee4:	cmn	r2, #1
   1cee8:	beq	1cf24 <fputs@plt+0x7f98>
   1ceec:	cmp	r1, r2
   1cef0:	bne	1cedc <fputs@plt+0x7f50>
   1cef4:	ldr	r2, [r3, #16]
   1cef8:	cmp	r0, r2
   1cefc:	cmpne	r2, #0
   1cf00:	bne	1cedc <fputs@plt+0x7f50>
   1cf04:	ldr	r0, [r3]
   1cf08:	pop	{r4, r5, r6, r7, r8, pc}
   1cf0c:	add	r4, r4, #28
   1cf10:	ldr	r7, [r4, #12]
   1cf14:	cmn	r7, #1
   1cf18:	beq	1cf54 <fputs@plt+0x7fc8>
   1cf1c:	ldr	r5, [r4]
   1cf20:	b	1ce74 <fputs@plt+0x7ee8>
   1cf24:	ldr	r0, [pc, #56]	; 1cf64 <fputs@plt+0x7fd8>
   1cf28:	pop	{r4, r5, r6, r7, r8, pc}
   1cf2c:	mov	r0, r5
   1cf30:	pop	{r4, r5, r6, r7, r8, pc}
   1cf34:	mov	r1, #8
   1cf38:	b	1cecc <fputs@plt+0x7f40>
   1cf3c:	mov	r1, #1
   1cf40:	b	1cecc <fputs@plt+0x7f40>
   1cf44:	mov	r1, #2
   1cf48:	b	1cecc <fputs@plt+0x7f40>
   1cf4c:	mov	r1, #3
   1cf50:	b	1cecc <fputs@plt+0x7f40>
   1cf54:	mov	r0, #0
   1cf58:	pop	{r4, r5, r6, r7, r8, pc}
   1cf5c:	andeq	r4, r4, r4, ror r7
   1cf60:	strdeq	r4, [r4], -r8
   1cf64:	andeq	r4, r4, r4, asr #14
   1cf68:	ldr	r0, [r0]
   1cf6c:	cmp	r0, #3
   1cf70:	beq	1cfac <fputs@plt+0x8020>
   1cf74:	mov	r3, #7
   1cf78:	ldr	r1, [pc, #52]	; 1cfb4 <fputs@plt+0x8028>
   1cf7c:	b	1cf90 <fputs@plt+0x8004>
   1cf80:	cmp	r3, r0
   1cf84:	beq	1cfa4 <fputs@plt+0x8018>
   1cf88:	ldr	r3, [r2, #40]	; 0x28
   1cf8c:	mov	r1, r2
   1cf90:	cmn	r3, #1
   1cf94:	add	r2, r1, #28
   1cf98:	bne	1cf80 <fputs@plt+0x7ff4>
   1cf9c:	ldr	r0, [pc, #20]	; 1cfb8 <fputs@plt+0x802c>
   1cfa0:	bx	lr
   1cfa4:	ldr	r0, [r1, #32]
   1cfa8:	bx	lr
   1cfac:	ldr	r0, [pc, #8]	; 1cfbc <fputs@plt+0x8030>
   1cfb0:	bx	lr
   1cfb4:	strdeq	r4, [r4], -r8
   1cfb8:	andeq	r4, r4, r8, asr #14
   1cfbc:	muleq	r4, ip, lr
   1cfc0:	cmp	r0, #3
   1cfc4:	beq	1cff0 <fputs@plt+0x8064>
   1cfc8:	mov	r3, #7
   1cfcc:	ldr	r1, [pc, #44]	; 1d000 <fputs@plt+0x8074>
   1cfd0:	b	1cfe4 <fputs@plt+0x8058>
   1cfd4:	cmp	r3, r0
   1cfd8:	beq	1cff8 <fputs@plt+0x806c>
   1cfdc:	ldr	r3, [r2, #40]	; 0x28
   1cfe0:	mov	r1, r2
   1cfe4:	cmn	r3, #1
   1cfe8:	add	r2, r1, #28
   1cfec:	bne	1cfd4 <fputs@plt+0x8048>
   1cff0:	mov	r0, #0
   1cff4:	bx	lr
   1cff8:	ldr	r0, [r1, #48]	; 0x30
   1cffc:	bx	lr
   1d000:	strdeq	r4, [r4], -r8
   1d004:	ldr	r1, [r0]
   1d008:	ldr	r3, [pc, #64]	; 1d050 <fputs@plt+0x80c4>
   1d00c:	ldr	r0, [r0, #16]
   1d010:	mov	r2, #3
   1d014:	b	1d028 <fputs@plt+0x809c>
   1d018:	add	r3, r3, #28
   1d01c:	ldr	r2, [r3, #12]
   1d020:	cmn	r2, #1
   1d024:	beq	1d048 <fputs@plt+0x80bc>
   1d028:	cmp	r1, r2
   1d02c:	bne	1d018 <fputs@plt+0x808c>
   1d030:	ldr	r2, [r3, #16]
   1d034:	cmp	r2, #0
   1d038:	cmpne	r0, r2
   1d03c:	bne	1d018 <fputs@plt+0x808c>
   1d040:	ldr	r0, [r3]
   1d044:	bx	lr
   1d048:	ldr	r0, [pc, #4]	; 1d054 <fputs@plt+0x80c8>
   1d04c:	bx	lr
   1d050:	strdeq	r4, [r4], -r8
   1d054:	andeq	r4, r4, r4, asr #14
   1d058:	ldr	r1, [r0]
   1d05c:	sub	r3, r1, #4
   1d060:	cmp	r3, #5
   1d064:	ldrls	pc, [pc, r3, lsl #2]
   1d068:	b	1d088 <fputs@plt+0x80fc>
   1d06c:	andeq	sp, r1, r4, lsl #1
   1d070:	andeq	sp, r1, r0, ror #1
   1d074:	ldrdeq	sp, [r1], -r0
   1d078:	ldrdeq	sp, [r1], -r8
   1d07c:	andeq	sp, r1, r8, lsl #1
   1d080:	andeq	sp, r1, r8, ror #1
   1d084:	mov	r1, #0
   1d088:	ldr	r0, [r0, #16]
   1d08c:	ldr	r3, [pc, #92]	; 1d0f0 <fputs@plt+0x8164>
   1d090:	mov	r2, #3
   1d094:	b	1d0a8 <fputs@plt+0x811c>
   1d098:	add	r3, r3, #28
   1d09c:	ldr	r2, [r3, #12]
   1d0a0:	cmn	r2, #1
   1d0a4:	beq	1d0c8 <fputs@plt+0x813c>
   1d0a8:	cmp	r1, r2
   1d0ac:	bne	1d098 <fputs@plt+0x810c>
   1d0b0:	ldr	r2, [r3, #16]
   1d0b4:	cmp	r2, #0
   1d0b8:	cmpne	r0, r2
   1d0bc:	bne	1d098 <fputs@plt+0x810c>
   1d0c0:	ldr	r0, [r3]
   1d0c4:	bx	lr
   1d0c8:	ldr	r0, [pc, #36]	; 1d0f4 <fputs@plt+0x8168>
   1d0cc:	bx	lr
   1d0d0:	mov	r1, #2
   1d0d4:	b	1d088 <fputs@plt+0x80fc>
   1d0d8:	mov	r1, #3
   1d0dc:	b	1d088 <fputs@plt+0x80fc>
   1d0e0:	mov	r1, #1
   1d0e4:	b	1d088 <fputs@plt+0x80fc>
   1d0e8:	mov	r1, #8
   1d0ec:	b	1d088 <fputs@plt+0x80fc>
   1d0f0:	strdeq	r4, [r4], -r8
   1d0f4:	andeq	r4, r4, r4, asr #14
   1d0f8:	push	{r4, r5, r6, lr}
   1d0fc:	mov	r6, r0
   1d100:	ldr	r4, [pc, #96]	; 1d168 <fputs@plt+0x81dc>
   1d104:	ldr	r3, [pc, #96]	; 1d16c <fputs@plt+0x81e0>
   1d108:	mov	r5, #3
   1d10c:	b	1d114 <fputs@plt+0x8188>
   1d110:	ldr	r3, [r4, #28]!
   1d114:	cmp	r3, #0
   1d118:	mov	r1, r3
   1d11c:	mov	r0, r6
   1d120:	beq	1d130 <fputs@plt+0x81a4>
   1d124:	bl	14ee4 <strcmp@plt>
   1d128:	cmp	r0, #0
   1d12c:	beq	1d160 <fputs@plt+0x81d4>
   1d130:	ldr	r3, [r4, #20]
   1d134:	mov	r1, r6
   1d138:	cmp	r3, #0
   1d13c:	bne	1d150 <fputs@plt+0x81c4>
   1d140:	ldr	r0, [r4, #4]
   1d144:	bl	142cc <strcasecmp@plt>
   1d148:	cmp	r0, #0
   1d14c:	beq	1d160 <fputs@plt+0x81d4>
   1d150:	ldr	r5, [r4, #40]	; 0x28
   1d154:	cmn	r5, #1
   1d158:	bne	1d110 <fputs@plt+0x8184>
   1d15c:	mov	r5, #11
   1d160:	mov	r0, r5
   1d164:	pop	{r4, r5, r6, pc}
   1d168:	strdeq	r4, [r4], -r8
   1d16c:	andeq	r4, r4, r4, ror r7
   1d170:	push	{r4, r5, r6, lr}
   1d174:	mov	r3, #7
   1d178:	mov	r5, r0
   1d17c:	ldr	r4, [pc, #76]	; 1d1d0 <fputs@plt+0x8244>
   1d180:	b	1d1a8 <fputs@plt+0x821c>
   1d184:	cmp	r2, #2
   1d188:	bne	1d1a4 <fputs@plt+0x8218>
   1d18c:	ldr	r3, [r4]
   1d190:	subs	r1, r3, #0
   1d194:	beq	1d1a4 <fputs@plt+0x8218>
   1d198:	bl	14ee4 <strcmp@plt>
   1d19c:	cmp	r0, #0
   1d1a0:	beq	1d1c4 <fputs@plt+0x8238>
   1d1a4:	ldr	r3, [r4, #40]	; 0x28
   1d1a8:	cmn	r3, #1
   1d1ac:	mov	r0, r5
   1d1b0:	bic	r2, r3, #4
   1d1b4:	add	r4, r4, #28
   1d1b8:	bne	1d184 <fputs@plt+0x81f8>
   1d1bc:	mov	r0, r3
   1d1c0:	pop	{r4, r5, r6, pc}
   1d1c4:	ldr	r3, [r4, #16]
   1d1c8:	mov	r0, r3
   1d1cc:	pop	{r4, r5, r6, pc}
   1d1d0:	strdeq	r4, [r4], -r8
   1d1d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d1d8:	sub	sp, sp, #20
   1d1dc:	mov	r7, #0
   1d1e0:	str	r3, [sp, #12]
   1d1e4:	ldr	r4, [pc, #236]	; 1d2d8 <fputs@plt+0x834c>
   1d1e8:	ldr	r5, [pc, #236]	; 1d2dc <fputs@plt+0x8350>
   1d1ec:	strd	r0, [sp, #4]
   1d1f0:	mov	r9, r2
   1d1f4:	mov	r6, r7
   1d1f8:	mov	r3, #3
   1d1fc:	b	1d278 <fputs@plt+0x82ec>
   1d200:	ldr	r3, [r4, #-8]
   1d204:	cmp	r3, #0
   1d208:	beq	1d264 <fputs@plt+0x82d8>
   1d20c:	ldr	r3, [sp, #8]
   1d210:	cmp	r3, #0
   1d214:	bne	1d264 <fputs@plt+0x82d8>
   1d218:	cmp	r6, #0
   1d21c:	mov	r0, r5
   1d220:	ldrne	r3, [sp, #12]
   1d224:	addne	r8, r7, #1
   1d228:	strbne	r3, [r6, r7]
   1d22c:	moveq	r8, r7
   1d230:	bl	14710 <strlen@plt>
   1d234:	add	r7, r8, r0
   1d238:	mov	sl, r0
   1d23c:	add	r1, r7, #2
   1d240:	mov	r0, r6
   1d244:	bl	14e24 <realloc@plt>
   1d248:	subs	fp, r0, #0
   1d24c:	beq	1d2c0 <fputs@plt+0x8334>
   1d250:	add	r2, sl, #1
   1d254:	mov	r1, r5
   1d258:	add	r0, fp, r8
   1d25c:	bl	14788 <memcpy@plt>
   1d260:	mov	r6, fp
   1d264:	add	r4, r4, #28
   1d268:	ldr	r3, [r4, #-16]
   1d26c:	cmn	r3, #1
   1d270:	beq	1d2cc <fputs@plt+0x8340>
   1d274:	ldr	r5, [r4, #-28]	; 0xffffffe4
   1d278:	cmp	r5, #0
   1d27c:	cmpne	r3, #10
   1d280:	beq	1d264 <fputs@plt+0x82d8>
   1d284:	cmp	r9, #0
   1d288:	bne	1d298 <fputs@plt+0x830c>
   1d28c:	ldr	r3, [r4, #-4]
   1d290:	cmp	r3, #0
   1d294:	bne	1d264 <fputs@plt+0x82d8>
   1d298:	ldr	r3, [sp, #4]
   1d29c:	cmp	r3, #0
   1d2a0:	bne	1d200 <fputs@plt+0x8274>
   1d2a4:	ldr	r3, [sp, #8]
   1d2a8:	cmp	r3, #0
   1d2ac:	beq	1d218 <fputs@plt+0x828c>
   1d2b0:	ldr	r3, [r4, #-8]
   1d2b4:	cmp	r3, #0
   1d2b8:	beq	1d218 <fputs@plt+0x828c>
   1d2bc:	b	1d264 <fputs@plt+0x82d8>
   1d2c0:	mov	r0, r6
   1d2c4:	bl	14548 <free@plt>
   1d2c8:	mov	r6, fp
   1d2cc:	mov	r0, r6
   1d2d0:	add	sp, sp, #20
   1d2d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d2d8:	andeq	r4, r4, r4, lsl r5
   1d2dc:	andeq	r4, r4, r4, ror r7
   1d2e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d2e4:	sub	sp, sp, #8
   1d2e8:	ldr	r6, [pc, #268]	; 1d3fc <fputs@plt+0x8470>
   1d2ec:	subs	r2, r0, #0
   1d2f0:	ldr	r3, [r6]
   1d2f4:	str	r3, [sp, #4]
   1d2f8:	beq	1d308 <fputs@plt+0x837c>
   1d2fc:	ldrb	r3, [r2]
   1d300:	cmp	r3, #0
   1d304:	bne	1d324 <fputs@plt+0x8398>
   1d308:	mov	r0, #0
   1d30c:	ldr	r2, [sp, #4]
   1d310:	ldr	r3, [r6]
   1d314:	cmp	r2, r3
   1d318:	bne	1d3f8 <fputs@plt+0x846c>
   1d31c:	add	sp, sp, #8
   1d320:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d324:	mov	r9, r1
   1d328:	bl	14a70 <strdup@plt>
   1d32c:	cmp	r0, #0
   1d330:	mov	r8, r0
   1d334:	str	r0, [sp]
   1d338:	beq	1d308 <fputs@plt+0x837c>
   1d33c:	mov	r0, sp
   1d340:	ldr	r1, [pc, #184]	; 1d400 <fputs@plt+0x8474>
   1d344:	bl	14230 <strsep@plt>
   1d348:	subs	r5, r0, #0
   1d34c:	beq	1d3e8 <fputs@plt+0x845c>
   1d350:	ldrb	r3, [r5]
   1d354:	cmp	r3, #0
   1d358:	beq	1d3e8 <fputs@plt+0x845c>
   1d35c:	ldr	sl, [pc, #160]	; 1d404 <fputs@plt+0x8478>
   1d360:	ldr	r7, [pc, #152]	; 1d400 <fputs@plt+0x8474>
   1d364:	b	1d388 <fputs@plt+0x83fc>
   1d368:	mov	r1, r7
   1d36c:	mov	r0, sp
   1d370:	bl	14230 <strsep@plt>
   1d374:	subs	r5, r0, #0
   1d378:	beq	1d3e8 <fputs@plt+0x845c>
   1d37c:	ldrb	r3, [r5]
   1d380:	cmp	r3, #0
   1d384:	beq	1d3e8 <fputs@plt+0x845c>
   1d388:	mov	r0, r5
   1d38c:	bl	1d0f8 <fputs@plt+0x816c>
   1d390:	cmp	r0, #11
   1d394:	bne	1d368 <fputs@plt+0x83dc>
   1d398:	cmp	r9, #0
   1d39c:	beq	1d3dc <fputs@plt+0x8450>
   1d3a0:	ldr	r4, [pc, #96]	; 1d408 <fputs@plt+0x847c>
   1d3a4:	mov	r0, sl
   1d3a8:	b	1d3bc <fputs@plt+0x8430>
   1d3ac:	ldr	r3, [r4, #40]	; 0x28
   1d3b0:	cmn	r3, #1
   1d3b4:	beq	1d3dc <fputs@plt+0x8450>
   1d3b8:	ldr	r0, [r4, #28]!
   1d3bc:	mov	r2, #0
   1d3c0:	mov	r1, r5
   1d3c4:	bl	2dd44 <error@@Base+0x3b4>
   1d3c8:	cmp	r0, #0
   1d3cc:	beq	1d3ac <fputs@plt+0x8420>
   1d3d0:	ldr	r3, [r4, #12]
   1d3d4:	cmn	r3, #1
   1d3d8:	bne	1d368 <fputs@plt+0x83dc>
   1d3dc:	mov	r0, r8
   1d3e0:	bl	14548 <free@plt>
   1d3e4:	b	1d308 <fputs@plt+0x837c>
   1d3e8:	mov	r0, r8
   1d3ec:	bl	14548 <free@plt>
   1d3f0:	mov	r0, #1
   1d3f4:	b	1d30c <fputs@plt+0x8380>
   1d3f8:	bl	14aac <__stack_chk_fail@plt>
   1d3fc:	andeq	r4, r7, r0, asr #19
   1d400:	andeq	r2, r4, r8, asr #4
   1d404:	andeq	r4, r4, r4, ror r7
   1d408:	strdeq	r4, [r4], -r8
   1d40c:	push	{r4, lr}
   1d410:	sub	sp, sp, #8
   1d414:	ldr	r4, [pc, #236]	; 1d508 <fputs@plt+0x857c>
   1d418:	ldr	r3, [r0]
   1d41c:	ldr	r2, [r4]
   1d420:	str	r2, [sp, #4]
   1d424:	cmp	r3, #9
   1d428:	ldrls	pc, [pc, r3, lsl #2]
   1d42c:	b	1d500 <fputs@plt+0x8574>
   1d430:	andeq	sp, r1, ip, asr #9
   1d434:	andeq	sp, r1, r4, lsr #9
   1d438:	andeq	sp, r1, r4, ror r4
   1d43c:	andeq	sp, r1, r8, asr r4
   1d440:	andeq	sp, r1, ip, asr #9
   1d444:	andeq	sp, r1, r4, lsr #9
   1d448:	andeq	sp, r1, r4, ror r4
   1d44c:	andeq	sp, r1, r8, asr r4
   1d450:	andeq	sp, r1, r8, asr r4
   1d454:	andeq	sp, r1, r8, asr r4
   1d458:	mov	r0, #256	; 0x100
   1d45c:	ldr	r2, [sp, #4]
   1d460:	ldr	r3, [r4]
   1d464:	cmp	r2, r3
   1d468:	bne	1d4fc <fputs@plt+0x8570>
   1d46c:	add	sp, sp, #8
   1d470:	pop	{r4, pc}
   1d474:	ldr	r0, [r0, #16]
   1d478:	ldr	r3, [pc, #140]	; 1d50c <fputs@plt+0x8580>
   1d47c:	cmp	r0, r3
   1d480:	moveq	r0, #384	; 0x180
   1d484:	beq	1d45c <fputs@plt+0x84d0>
   1d488:	cmp	r0, #716	; 0x2cc
   1d48c:	beq	1d4f4 <fputs@plt+0x8568>
   1d490:	sub	r3, r3, #300	; 0x12c
   1d494:	cmp	r0, r3
   1d498:	moveq	r0, #256	; 0x100
   1d49c:	movne	r0, #0
   1d4a0:	b	1d45c <fputs@plt+0x84d0>
   1d4a4:	ldr	r0, [r0, #12]
   1d4a8:	cmp	r0, #0
   1d4ac:	beq	1d45c <fputs@plt+0x84d0>
   1d4b0:	mov	r3, #0
   1d4b4:	mov	r2, r3
   1d4b8:	mov	r1, sp
   1d4bc:	bl	14bb4 <DSA_get0_pqg@plt>
   1d4c0:	ldr	r0, [sp]
   1d4c4:	bl	14458 <BN_num_bits@plt>
   1d4c8:	b	1d45c <fputs@plt+0x84d0>
   1d4cc:	ldr	r0, [r0, #8]
   1d4d0:	cmp	r0, #0
   1d4d4:	beq	1d45c <fputs@plt+0x84d0>
   1d4d8:	mov	r3, #0
   1d4dc:	mov	r2, r3
   1d4e0:	mov	r1, sp
   1d4e4:	bl	14f50 <RSA_get0_key@plt>
   1d4e8:	ldr	r0, [sp]
   1d4ec:	bl	14458 <BN_num_bits@plt>
   1d4f0:	b	1d45c <fputs@plt+0x84d0>
   1d4f4:	ldr	r0, [pc, #20]	; 1d510 <fputs@plt+0x8584>
   1d4f8:	b	1d45c <fputs@plt+0x84d0>
   1d4fc:	bl	14aac <__stack_chk_fail@plt>
   1d500:	mov	r0, #0
   1d504:	b	1d45c <fputs@plt+0x84d0>
   1d508:	andeq	r4, r7, r0, asr #19
   1d50c:	andeq	r0, r0, fp, asr #5
   1d510:	andeq	r0, r0, r9, lsl #4
   1d514:	cmp	r0, #0
   1d518:	bxeq	lr
   1d51c:	ldr	r0, [r0]
   1d520:	cmp	r0, #3
   1d524:	beq	1d550 <fputs@plt+0x85c4>
   1d528:	mov	r3, #7
   1d52c:	ldr	r1, [pc, #44]	; 1d560 <fputs@plt+0x85d4>
   1d530:	b	1d544 <fputs@plt+0x85b8>
   1d534:	cmp	r0, r3
   1d538:	beq	1d558 <fputs@plt+0x85cc>
   1d53c:	ldr	r3, [r2, #40]	; 0x28
   1d540:	mov	r1, r2
   1d544:	cmn	r3, #1
   1d548:	add	r2, r1, #28
   1d54c:	bne	1d534 <fputs@plt+0x85a8>
   1d550:	mov	r0, #0
   1d554:	bx	lr
   1d558:	ldr	r0, [r1, #48]	; 0x30
   1d55c:	bx	lr
   1d560:	strdeq	r4, [r4], -r8
   1d564:	sub	r3, r0, #4
   1d568:	cmp	r3, #5
   1d56c:	ldrls	pc, [pc, r3, lsl #2]
   1d570:	b	1d590 <fputs@plt+0x8604>
   1d574:	andeq	sp, r1, ip, lsl #11
   1d578:	andeq	sp, r1, ip, lsr #11
   1d57c:	muleq	r1, r4, r5
   1d580:	muleq	r1, ip, r5
   1d584:	muleq	r1, r0, r5
   1d588:	andeq	sp, r1, r4, lsr #11
   1d58c:	mov	r0, #0
   1d590:	bx	lr
   1d594:	mov	r0, #2
   1d598:	bx	lr
   1d59c:	mov	r0, #3
   1d5a0:	bx	lr
   1d5a4:	mov	r0, #8
   1d5a8:	bx	lr
   1d5ac:	mov	r0, #1
   1d5b0:	bx	lr
   1d5b4:	push	{r4, lr}
   1d5b8:	mov	r4, r0
   1d5bc:	ldr	r1, [pc, #72]	; 1d60c <fputs@plt+0x8680>
   1d5c0:	bl	14ee4 <strcmp@plt>
   1d5c4:	cmp	r0, #0
   1d5c8:	beq	1d5fc <fputs@plt+0x8670>
   1d5cc:	ldr	r1, [pc, #60]	; 1d610 <fputs@plt+0x8684>
   1d5d0:	mov	r0, r4
   1d5d4:	bl	14ee4 <strcmp@plt>
   1d5d8:	cmp	r0, #0
   1d5dc:	beq	1d604 <fputs@plt+0x8678>
   1d5e0:	mov	r0, r4
   1d5e4:	ldr	r1, [pc, #40]	; 1d614 <fputs@plt+0x8688>
   1d5e8:	bl	14ee4 <strcmp@plt>
   1d5ec:	cmp	r0, #0
   1d5f0:	moveq	r0, #716	; 0x2cc
   1d5f4:	mvnne	r0, #0
   1d5f8:	pop	{r4, pc}
   1d5fc:	ldr	r0, [pc, #20]	; 1d618 <fputs@plt+0x868c>
   1d600:	pop	{r4, pc}
   1d604:	ldr	r0, [pc, #16]	; 1d61c <fputs@plt+0x8690>
   1d608:	pop	{r4, pc}
   1d60c:	andeq	r4, r4, r0, asr r7
   1d610:	andeq	r4, r4, r8, ror #14
   1d614:	andeq	r4, r4, ip, asr r7
   1d618:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   1d61c:	andeq	r0, r0, fp, asr #5
   1d620:	ldr	r3, [pc, #48]	; 1d658 <fputs@plt+0x86cc>
   1d624:	cmp	r0, r3
   1d628:	beq	1d650 <fputs@plt+0x86c4>
   1d62c:	cmp	r0, #716	; 0x2cc
   1d630:	beq	1d648 <fputs@plt+0x86bc>
   1d634:	sub	r3, r3, #300	; 0x12c
   1d638:	cmp	r0, r3
   1d63c:	moveq	r0, #256	; 0x100
   1d640:	movne	r0, #0
   1d644:	bx	lr
   1d648:	ldr	r0, [pc, #12]	; 1d65c <fputs@plt+0x86d0>
   1d64c:	bx	lr
   1d650:	mov	r0, #384	; 0x180
   1d654:	bx	lr
   1d658:	andeq	r0, r0, fp, asr #5
   1d65c:	andeq	r0, r0, r9, lsl #4
   1d660:	cmp	r0, #384	; 0x180
   1d664:	beq	1d690 <fputs@plt+0x8704>
   1d668:	ldr	r3, [pc, #40]	; 1d698 <fputs@plt+0x870c>
   1d66c:	cmp	r0, r3
   1d670:	beq	1d688 <fputs@plt+0x86fc>
   1d674:	cmp	r0, #256	; 0x100
   1d678:	sub	r3, r3, #106	; 0x6a
   1d67c:	moveq	r0, r3
   1d680:	mvnne	r0, #0
   1d684:	bx	lr
   1d688:	mov	r0, #716	; 0x2cc
   1d68c:	bx	lr
   1d690:	ldr	r0, [pc, #4]	; 1d69c <fputs@plt+0x8710>
   1d694:	bx	lr
   1d698:	andeq	r0, r0, r9, lsl #4
   1d69c:	andeq	r0, r0, fp, asr #5
   1d6a0:	ldr	r3, [pc, #52]	; 1d6dc <fputs@plt+0x8750>
   1d6a4:	cmp	r0, r3
   1d6a8:	beq	1d6d4 <fputs@plt+0x8748>
   1d6ac:	cmp	r0, #716	; 0x2cc
   1d6b0:	beq	1d6cc <fputs@plt+0x8740>
   1d6b4:	ldr	r2, [pc, #36]	; 1d6e0 <fputs@plt+0x8754>
   1d6b8:	ldr	r3, [pc, #36]	; 1d6e4 <fputs@plt+0x8758>
   1d6bc:	cmp	r0, r2
   1d6c0:	moveq	r0, r3
   1d6c4:	movne	r0, #0
   1d6c8:	bx	lr
   1d6cc:	ldr	r0, [pc, #20]	; 1d6e8 <fputs@plt+0x875c>
   1d6d0:	bx	lr
   1d6d4:	ldr	r0, [pc, #16]	; 1d6ec <fputs@plt+0x8760>
   1d6d8:	bx	lr
   1d6dc:	andeq	r0, r0, fp, asr #5
   1d6e0:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   1d6e4:	andeq	r4, r4, r0, asr r7
   1d6e8:	andeq	r4, r4, ip, asr r7
   1d6ec:	andeq	r4, r4, r8, ror #14
   1d6f0:	ldr	r3, [pc, #48]	; 1d728 <fputs@plt+0x879c>
   1d6f4:	cmp	r0, r3
   1d6f8:	beq	1d720 <fputs@plt+0x8794>
   1d6fc:	cmp	r0, #716	; 0x2cc
   1d700:	beq	1d718 <fputs@plt+0x878c>
   1d704:	sub	r3, r3, #300	; 0x12c
   1d708:	cmp	r0, r3
   1d70c:	moveq	r0, #2
   1d710:	mvnne	r0, #0
   1d714:	bx	lr
   1d718:	mov	r0, #4
   1d71c:	bx	lr
   1d720:	mov	r0, #3
   1d724:	bx	lr
   1d728:	andeq	r0, r0, fp, asr #5
   1d72c:	push	{r4, r5, r6, lr}
   1d730:	subs	r4, r0, #0
   1d734:	popeq	{r4, r5, r6, pc}
   1d738:	ldr	r1, [r4]
   1d73c:	cmp	r1, #7
   1d740:	ldrls	pc, [pc, r1, lsl #2]
   1d744:	b	1d798 <fputs@plt+0x880c>
   1d748:	strdeq	sp, [r1], -r8
   1d74c:	andeq	sp, r1, r0, lsl r8
   1d750:	andeq	sp, r1, r8, lsr #16
   1d754:	andeq	sp, r1, r8, ror #14
   1d758:	strdeq	sp, [r1], -r8
   1d75c:	andeq	sp, r1, r0, lsl r8
   1d760:	andeq	sp, r1, r8, lsr #16
   1d764:	andeq	sp, r1, r8, ror #14
   1d768:	mov	r1, #32
   1d76c:	ldr	r0, [r4, #28]
   1d770:	mov	r5, #0
   1d774:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   1d778:	mov	r1, #64	; 0x40
   1d77c:	str	r5, [r4, #28]
   1d780:	ldr	r0, [r4, #24]
   1d784:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   1d788:	ldr	r1, [r4]
   1d78c:	str	r5, [r4, #24]
   1d790:	cmp	r1, #3
   1d794:	beq	1d7bc <fputs@plt+0x8830>
   1d798:	mov	r2, #7
   1d79c:	ldr	r3, [pc, #156]	; 1d840 <fputs@plt+0x88b4>
   1d7a0:	b	1d7b0 <fputs@plt+0x8824>
   1d7a4:	cmp	r2, r1
   1d7a8:	beq	1d7cc <fputs@plt+0x8840>
   1d7ac:	ldr	r2, [r3, #40]	; 0x28
   1d7b0:	cmn	r2, #1
   1d7b4:	add	r3, r3, #28
   1d7b8:	bne	1d7a4 <fputs@plt+0x8818>
   1d7bc:	mov	r0, r4
   1d7c0:	mov	r1, #56	; 0x38
   1d7c4:	pop	{r4, r5, r6, lr}
   1d7c8:	b	3e3a0 <__b64_pton@@Base+0x19b0>
   1d7cc:	ldr	r3, [r3, #20]
   1d7d0:	cmp	r3, #0
   1d7d4:	beq	1d7bc <fputs@plt+0x8830>
   1d7d8:	ldr	r0, [r4, #52]	; 0x34
   1d7dc:	cmp	r0, #0
   1d7e0:	beq	1d7bc <fputs@plt+0x8830>
   1d7e4:	bl	1d844 <fputs@plt+0x88b8>
   1d7e8:	mov	r0, r4
   1d7ec:	mov	r1, #56	; 0x38
   1d7f0:	pop	{r4, r5, r6, lr}
   1d7f4:	b	3e3a0 <__b64_pton@@Base+0x19b0>
   1d7f8:	ldr	r0, [r4, #8]
   1d7fc:	bl	14d04 <RSA_free@plt>
   1d800:	mov	r3, #0
   1d804:	str	r3, [r4, #8]
   1d808:	ldr	r1, [r4]
   1d80c:	b	1d790 <fputs@plt+0x8804>
   1d810:	ldr	r0, [r4, #12]
   1d814:	bl	14ac4 <DSA_free@plt>
   1d818:	mov	r3, #0
   1d81c:	str	r3, [r4, #12]
   1d820:	ldr	r1, [r4]
   1d824:	b	1d790 <fputs@plt+0x8804>
   1d828:	ldr	r0, [r4, #20]
   1d82c:	bl	140ec <EC_KEY_free@plt>
   1d830:	mov	r3, #0
   1d834:	str	r3, [r4, #20]
   1d838:	ldr	r1, [r4]
   1d83c:	b	1d790 <fputs@plt+0x8804>
   1d840:	strdeq	r4, [r4], -r8
   1d844:	push	{r4, r5, r6, lr}
   1d848:	mov	r5, r0
   1d84c:	ldr	r0, [r0]
   1d850:	bl	1bb5c <fputs@plt+0x6bd0>
   1d854:	ldr	r0, [r5, #48]	; 0x30
   1d858:	bl	1bb5c <fputs@plt+0x6bd0>
   1d85c:	ldr	r0, [r5, #52]	; 0x34
   1d860:	bl	1bb5c <fputs@plt+0x6bd0>
   1d864:	ldr	r0, [r5, #16]
   1d868:	bl	14548 <free@plt>
   1d86c:	ldr	r3, [r5, #20]
   1d870:	cmp	r3, #0
   1d874:	beq	1d898 <fputs@plt+0x890c>
   1d878:	mov	r4, #0
   1d87c:	ldr	r3, [r5, #24]
   1d880:	ldr	r0, [r3, r4, lsl #2]
   1d884:	bl	14548 <free@plt>
   1d888:	ldr	r3, [r5, #20]
   1d88c:	add	r4, r4, #1
   1d890:	cmp	r4, r3
   1d894:	bcc	1d87c <fputs@plt+0x88f0>
   1d898:	ldr	r0, [r5, #24]
   1d89c:	bl	14548 <free@plt>
   1d8a0:	ldr	r0, [r5, #56]	; 0x38
   1d8a4:	bl	1d72c <fputs@plt+0x87a0>
   1d8a8:	ldr	r0, [r5, #60]	; 0x3c
   1d8ac:	bl	14548 <free@plt>
   1d8b0:	mov	r0, r5
   1d8b4:	mov	r1, #64	; 0x40
   1d8b8:	pop	{r4, r5, r6, lr}
   1d8bc:	b	3e3a0 <__b64_pton@@Base+0x19b0>
   1d8c0:	push	{r4, lr}
   1d8c4:	mov	r1, #64	; 0x40
   1d8c8:	mov	r0, #1
   1d8cc:	bl	14314 <calloc@plt>
   1d8d0:	subs	r4, r0, #0
   1d8d4:	beq	1d91c <fputs@plt+0x8990>
   1d8d8:	bl	1b974 <fputs@plt+0x69e8>
   1d8dc:	cmp	r0, #0
   1d8e0:	str	r0, [r4]
   1d8e4:	beq	1d924 <fputs@plt+0x8998>
   1d8e8:	bl	1b974 <fputs@plt+0x69e8>
   1d8ec:	cmp	r0, #0
   1d8f0:	str	r0, [r4, #48]	; 0x30
   1d8f4:	beq	1d924 <fputs@plt+0x8998>
   1d8f8:	bl	1b974 <fputs@plt+0x69e8>
   1d8fc:	cmp	r0, #0
   1d900:	str	r0, [r4, #52]	; 0x34
   1d904:	beq	1d924 <fputs@plt+0x8998>
   1d908:	mov	r3, #0
   1d90c:	str	r3, [r4, #16]
   1d910:	str	r3, [r4, #24]
   1d914:	str	r3, [r4, #56]	; 0x38
   1d918:	str	r3, [r4, #60]	; 0x3c
   1d91c:	mov	r0, r4
   1d920:	pop	{r4, pc}
   1d924:	mov	r0, r4
   1d928:	mov	r4, #0
   1d92c:	bl	1d844 <fputs@plt+0x88b8>
   1d930:	mov	r0, r4
   1d934:	pop	{r4, pc}
   1d938:	push	{r4, r5, r6, lr}
   1d93c:	mov	r1, #56	; 0x38
   1d940:	mov	r5, r0
   1d944:	mov	r0, #1
   1d948:	bl	14314 <calloc@plt>
   1d94c:	subs	r4, r0, #0
   1d950:	beq	1da00 <fputs@plt+0x8a74>
   1d954:	mov	r3, #0
   1d958:	mvn	r2, #0
   1d95c:	str	r5, [r4]
   1d960:	str	r3, [r4, #20]
   1d964:	str	r3, [r4, #12]
   1d968:	str	r3, [r4, #8]
   1d96c:	str	r3, [r4, #52]	; 0x34
   1d970:	str	r3, [r4, #24]
   1d974:	str	r3, [r4, #28]
   1d978:	str	r3, [r4, #44]	; 0x2c
   1d97c:	str	r3, [r4, #48]	; 0x30
   1d980:	str	r2, [r4, #16]
   1d984:	cmp	r5, #11
   1d988:	ldrls	pc, [pc, r5, lsl #2]
   1d98c:	b	1da1c <fputs@plt+0x8a90>
   1d990:	andeq	sp, r1, r0, asr #19
   1d994:	andeq	sp, r1, r8, lsl #20
   1d998:	ldrdeq	sp, [r1], -r4
   1d99c:	ldrdeq	sp, [r1], -r4
   1d9a0:	andeq	sp, r1, r0, asr #19
   1d9a4:	andeq	sp, r1, r8, lsl #20
   1d9a8:	ldrdeq	sp, [r1], -r4
   1d9ac:	ldrdeq	sp, [r1], -r4
   1d9b0:	ldrdeq	sp, [r1], -r4
   1d9b4:	ldrdeq	sp, [r1], -r4
   1d9b8:	andeq	sp, r1, ip, lsl sl
   1d9bc:	ldrdeq	sp, [r1], -r4
   1d9c0:	bl	14698 <RSA_new@plt>
   1d9c4:	subs	r5, r0, #0
   1d9c8:	strne	r5, [r4, #8]
   1d9cc:	ldrne	r5, [r4]
   1d9d0:	beq	1da1c <fputs@plt+0x8a90>
   1d9d4:	cmp	r5, #3
   1d9d8:	beq	1da00 <fputs@plt+0x8a74>
   1d9dc:	mov	r2, #7
   1d9e0:	ldr	r3, [pc, #120]	; 1da60 <fputs@plt+0x8ad4>
   1d9e4:	b	1d9f4 <fputs@plt+0x8a68>
   1d9e8:	cmp	r5, r2
   1d9ec:	beq	1da30 <fputs@plt+0x8aa4>
   1d9f0:	ldr	r2, [r3, #40]	; 0x28
   1d9f4:	cmn	r2, #1
   1d9f8:	add	r3, r3, #28
   1d9fc:	bne	1d9e8 <fputs@plt+0x8a5c>
   1da00:	mov	r0, r4
   1da04:	pop	{r4, r5, r6, pc}
   1da08:	bl	14f20 <DSA_new@plt>
   1da0c:	subs	r5, r0, #0
   1da10:	strne	r5, [r4, #12]
   1da14:	ldrne	r5, [r4]
   1da18:	bne	1d9d4 <fputs@plt+0x8a48>
   1da1c:	mov	r0, r4
   1da20:	mov	r4, #0
   1da24:	bl	14548 <free@plt>
   1da28:	mov	r0, r4
   1da2c:	pop	{r4, r5, r6, pc}
   1da30:	ldr	r3, [r3, #20]
   1da34:	cmp	r3, #0
   1da38:	beq	1da00 <fputs@plt+0x8a74>
   1da3c:	bl	1d8c0 <fputs@plt+0x8934>
   1da40:	cmp	r0, #0
   1da44:	mov	r5, r0
   1da48:	str	r0, [r4, #52]	; 0x34
   1da4c:	bne	1da00 <fputs@plt+0x8a74>
   1da50:	mov	r0, r4
   1da54:	bl	1d72c <fputs@plt+0x87a0>
   1da58:	mov	r4, r5
   1da5c:	b	1da00 <fputs@plt+0x8a74>
   1da60:	strdeq	r4, [r4], -r8
   1da64:	push	{r4, r5, r6, r7, r8, lr}
   1da68:	sub	sp, sp, #40	; 0x28
   1da6c:	ldr	r4, [pc, #900]	; 1ddf8 <fputs@plt+0x8e6c>
   1da70:	cmp	r1, #0
   1da74:	cmpne	r0, #0
   1da78:	ldr	r3, [r4]
   1da7c:	str	r3, [sp, #36]	; 0x24
   1da80:	beq	1dae4 <fputs@plt+0x8b58>
   1da84:	ldr	r2, [r0]
   1da88:	mov	r6, r0
   1da8c:	sub	r3, r2, #4
   1da90:	mov	r5, r1
   1da94:	cmp	r3, #5
   1da98:	ldrls	pc, [pc, r3, lsl #2]
   1da9c:	b	1dda4 <fputs@plt+0x8e18>
   1daa0:	andeq	sp, r1, r8, lsr fp
   1daa4:	andeq	sp, r1, r0, asr #22
   1daa8:	andeq	sp, r1, r0, lsl #22
   1daac:	andeq	sp, r1, r0, lsr fp
   1dab0:	andeq	sp, r1, r4, lsr #27
   1dab4:	andeq	sp, r1, ip, ror #22
   1dab8:	ldr	r0, [r6, #28]
   1dabc:	cmp	r0, #0
   1dac0:	beq	1dae4 <fputs@plt+0x8b58>
   1dac4:	ldr	r1, [r5, #28]
   1dac8:	cmp	r1, #0
   1dacc:	beq	1dae4 <fputs@plt+0x8b58>
   1dad0:	mov	r2, #32
   1dad4:	bl	14170 <memcmp@plt>
   1dad8:	cmp	r0, #0
   1dadc:	moveq	r0, #1
   1dae0:	beq	1dae8 <fputs@plt+0x8b5c>
   1dae4:	mov	r0, #0
   1dae8:	ldr	r2, [sp, #36]	; 0x24
   1daec:	ldr	r3, [r4]
   1daf0:	cmp	r2, r3
   1daf4:	bne	1ddf4 <fputs@plt+0x8e68>
   1daf8:	add	sp, sp, #40	; 0x28
   1dafc:	pop	{r4, r5, r6, r7, r8, pc}
   1db00:	mov	r0, #2
   1db04:	ldr	r3, [r5]
   1db08:	sub	r1, r3, #4
   1db0c:	cmp	r1, #5
   1db10:	ldrls	pc, [pc, r1, lsl #2]
   1db14:	b	1db7c <fputs@plt+0x8bf0>
   1db18:	ldrdeq	sp, [r1], -r4
   1db1c:	andeq	sp, r1, r4, ror #21
   1db20:	andeq	sp, r1, r0, ror #25
   1db24:	andeq	sp, r1, r8, ror fp
   1db28:	andeq	sp, r1, ip, ror fp
   1db2c:	andeq	sp, r1, ip, ror #25
   1db30:	mov	r0, #3
   1db34:	b	1db04 <fputs@plt+0x8b78>
   1db38:	mov	r0, #0
   1db3c:	b	1db04 <fputs@plt+0x8b78>
   1db40:	ldr	r3, [r1]
   1db44:	sub	r1, r3, #4
   1db48:	cmp	r1, #5
   1db4c:	ldrls	pc, [pc, r1, lsl #2]
   1db50:	b	1dddc <fputs@plt+0x8e50>
   1db54:	ldrdeq	sp, [r1], -r0
   1db58:	strdeq	sp, [r1], -r4
   1db5c:	ldrdeq	sp, [r1], -ip
   1db60:	andeq	sp, r1, r4, ror fp
   1db64:	ldrdeq	sp, [r1], -ip
   1db68:	andeq	sp, r1, r8, ror #25
   1db6c:	mov	r0, #8
   1db70:	b	1db04 <fputs@plt+0x8b78>
   1db74:	mov	r0, #1
   1db78:	mov	r3, #3
   1db7c:	cmp	r3, r0
   1db80:	bne	1dae4 <fputs@plt+0x8b58>
   1db84:	cmp	r2, #7
   1db88:	ldrls	pc, [pc, r2, lsl #2]
   1db8c:	b	1dae4 <fputs@plt+0x8b58>
   1db90:	andeq	sp, r1, r8, ror #24
   1db94:	strdeq	sp, [r1], -r4
   1db98:			; <UNDEFINED> instruction: 0x0001dbb0
   1db9c:			; <UNDEFINED> instruction: 0x0001dab8
   1dba0:	andeq	sp, r1, r8, ror #24
   1dba4:	strdeq	sp, [r1], -r4
   1dba8:			; <UNDEFINED> instruction: 0x0001dbb0
   1dbac:			; <UNDEFINED> instruction: 0x0001dab8
   1dbb0:	ldr	r0, [r6, #20]
   1dbb4:	cmp	r0, #0
   1dbb8:	beq	1dae4 <fputs@plt+0x8b58>
   1dbbc:	ldr	r3, [r5, #20]
   1dbc0:	cmp	r3, #0
   1dbc4:	beq	1dae4 <fputs@plt+0x8b58>
   1dbc8:	bl	142e4 <EC_KEY_get0_public_key@plt>
   1dbcc:	cmp	r0, #0
   1dbd0:	beq	1dae4 <fputs@plt+0x8b58>
   1dbd4:	ldr	r0, [r5, #20]
   1dbd8:	bl	142e4 <EC_KEY_get0_public_key@plt>
   1dbdc:	cmp	r0, #0
   1dbe0:	beq	1dae4 <fputs@plt+0x8b58>
   1dbe4:	bl	14944 <BN_CTX_new@plt>
   1dbe8:	subs	r7, r0, #0
   1dbec:	beq	1dae4 <fputs@plt+0x8b58>
   1dbf0:	ldr	r0, [r6, #20]
   1dbf4:	bl	144d0 <EC_KEY_get0_group@plt>
   1dbf8:	mov	r8, r0
   1dbfc:	ldr	r0, [r5, #20]
   1dc00:	bl	144d0 <EC_KEY_get0_group@plt>
   1dc04:	mov	r2, r7
   1dc08:	mov	r1, r0
   1dc0c:	mov	r0, r8
   1dc10:	bl	14a58 <EC_GROUP_cmp@plt>
   1dc14:	cmp	r0, #0
   1dc18:	bne	1dde4 <fputs@plt+0x8e58>
   1dc1c:	ldr	r0, [r6, #20]
   1dc20:	bl	144d0 <EC_KEY_get0_group@plt>
   1dc24:	mov	r8, r0
   1dc28:	ldr	r0, [r6, #20]
   1dc2c:	bl	142e4 <EC_KEY_get0_public_key@plt>
   1dc30:	mov	r6, r0
   1dc34:	ldr	r0, [r5, #20]
   1dc38:	bl	142e4 <EC_KEY_get0_public_key@plt>
   1dc3c:	mov	r3, r7
   1dc40:	mov	r1, r6
   1dc44:	mov	r2, r0
   1dc48:	mov	r0, r8
   1dc4c:	bl	1474c <EC_POINT_cmp@plt>
   1dc50:	cmp	r0, #0
   1dc54:	bne	1dde4 <fputs@plt+0x8e58>
   1dc58:	mov	r0, r7
   1dc5c:	bl	14194 <BN_CTX_free@plt>
   1dc60:	mov	r0, #1
   1dc64:	b	1dae8 <fputs@plt+0x8b5c>
   1dc68:	ldr	r0, [r6, #8]
   1dc6c:	cmp	r0, #0
   1dc70:	beq	1dae4 <fputs@plt+0x8b58>
   1dc74:	ldr	r3, [r5, #8]
   1dc78:	cmp	r3, #0
   1dc7c:	beq	1dae4 <fputs@plt+0x8b58>
   1dc80:	mov	r3, #0
   1dc84:	add	r2, sp, #20
   1dc88:	add	r1, sp, #24
   1dc8c:	bl	14f50 <RSA_get0_key@plt>
   1dc90:	ldr	r0, [r5, #8]
   1dc94:	mov	r3, #0
   1dc98:	add	r2, sp, #28
   1dc9c:	add	r1, sp, #32
   1dca0:	bl	14f50 <RSA_get0_key@plt>
   1dca4:	ldr	r1, [sp, #28]
   1dca8:	ldr	r0, [sp, #20]
   1dcac:	bl	1450c <BN_cmp@plt>
   1dcb0:	cmp	r0, #0
   1dcb4:	bne	1dae4 <fputs@plt+0x8b58>
   1dcb8:	ldr	r1, [sp, #32]
   1dcbc:	ldr	r0, [sp, #24]
   1dcc0:	bl	1450c <BN_cmp@plt>
   1dcc4:	clz	r0, r0
   1dcc8:	lsr	r0, r0, #5
   1dccc:	b	1dae8 <fputs@plt+0x8b5c>
   1dcd0:	mov	r0, #1
   1dcd4:	mov	r3, #0
   1dcd8:	b	1db7c <fputs@plt+0x8bf0>
   1dcdc:	mov	r0, #1
   1dce0:	mov	r3, #2
   1dce4:	b	1db7c <fputs@plt+0x8bf0>
   1dce8:	mov	r0, #1
   1dcec:	mov	r3, #8
   1dcf0:	b	1db7c <fputs@plt+0x8bf0>
   1dcf4:	ldr	r0, [r6, #12]
   1dcf8:	cmp	r0, #0
   1dcfc:	beq	1dae4 <fputs@plt+0x8b58>
   1dd00:	ldr	r3, [r5, #12]
   1dd04:	cmp	r3, #0
   1dd08:	beq	1dae4 <fputs@plt+0x8b58>
   1dd0c:	add	r3, sp, #12
   1dd10:	add	r2, sp, #8
   1dd14:	add	r1, sp, #4
   1dd18:	bl	14bb4 <DSA_get0_pqg@plt>
   1dd1c:	add	r3, sp, #28
   1dd20:	add	r2, sp, #24
   1dd24:	add	r1, sp, #20
   1dd28:	ldr	r0, [r5, #12]
   1dd2c:	bl	14bb4 <DSA_get0_pqg@plt>
   1dd30:	ldr	r0, [r6, #12]
   1dd34:	mov	r2, #0
   1dd38:	add	r1, sp, #16
   1dd3c:	bl	144f4 <DSA_get0_key@plt>
   1dd40:	ldr	r0, [r5, #12]
   1dd44:	mov	r2, #0
   1dd48:	add	r1, sp, #32
   1dd4c:	bl	144f4 <DSA_get0_key@plt>
   1dd50:	ldr	r1, [sp, #20]
   1dd54:	ldr	r0, [sp, #4]
   1dd58:	bl	1450c <BN_cmp@plt>
   1dd5c:	cmp	r0, #0
   1dd60:	bne	1dae4 <fputs@plt+0x8b58>
   1dd64:	ldr	r1, [sp, #24]
   1dd68:	ldr	r0, [sp, #8]
   1dd6c:	bl	1450c <BN_cmp@plt>
   1dd70:	cmp	r0, #0
   1dd74:	bne	1dae4 <fputs@plt+0x8b58>
   1dd78:	ldr	r1, [sp, #28]
   1dd7c:	ldr	r0, [sp, #12]
   1dd80:	bl	1450c <BN_cmp@plt>
   1dd84:	cmp	r0, #0
   1dd88:	bne	1dae4 <fputs@plt+0x8b58>
   1dd8c:	ldr	r1, [sp, #32]
   1dd90:	ldr	r0, [sp, #16]
   1dd94:	bl	1450c <BN_cmp@plt>
   1dd98:	clz	r0, r0
   1dd9c:	lsr	r0, r0, #5
   1dda0:	b	1dae8 <fputs@plt+0x8b5c>
   1dda4:	ldr	r3, [r1]
   1dda8:	mov	r0, r2
   1ddac:	sub	r1, r3, #4
   1ddb0:	cmp	r1, #5
   1ddb4:	ldrls	pc, [pc, r1, lsl #2]
   1ddb8:	b	1db7c <fputs@plt+0x8bf0>
   1ddbc:	ldrdeq	sp, [r1], -r4
   1ddc0:	ldrdeq	sp, [r1], -r4
   1ddc4:	andeq	sp, r1, r0, ror #25
   1ddc8:	andeq	sp, r1, r8, ror fp
   1ddcc:	andeq	sp, r1, ip, ror fp
   1ddd0:	andeq	sp, r1, ip, ror #25
   1ddd4:	mov	r3, #1
   1ddd8:	b	1db7c <fputs@plt+0x8bf0>
   1dddc:	mov	r0, #1
   1dde0:	b	1db7c <fputs@plt+0x8bf0>
   1dde4:	mov	r0, r7
   1dde8:	bl	14194 <BN_CTX_free@plt>
   1ddec:	mov	r0, #0
   1ddf0:	b	1dae8 <fputs@plt+0x8b5c>
   1ddf4:	bl	14aac <__stack_chk_fail@plt>
   1ddf8:	andeq	r4, r7, r0, asr #19
   1ddfc:	cmp	r1, #0
   1de00:	cmpne	r0, #0
   1de04:	beq	1de60 <fputs@plt+0x8ed4>
   1de08:	ldr	ip, [r0]
   1de0c:	ldr	r3, [r1]
   1de10:	cmp	ip, r3
   1de14:	bne	1de60 <fputs@plt+0x8ed4>
   1de18:	cmp	ip, #3
   1de1c:	push	{r4, r5, r6, r7, r8, lr}
   1de20:	movne	r2, #7
   1de24:	mov	r5, r1
   1de28:	mov	r4, r0
   1de2c:	ldrne	r3, [pc, #188]	; 1def0 <fputs@plt+0x8f64>
   1de30:	bne	1de44 <fputs@plt+0x8eb8>
   1de34:	b	1de50 <fputs@plt+0x8ec4>
   1de38:	cmp	ip, r2
   1de3c:	beq	1de68 <fputs@plt+0x8edc>
   1de40:	ldr	r2, [r3, #40]	; 0x28
   1de44:	cmn	r2, #1
   1de48:	add	r3, r3, #28
   1de4c:	bne	1de38 <fputs@plt+0x8eac>
   1de50:	mov	r1, r5
   1de54:	mov	r0, r4
   1de58:	pop	{r4, r5, r6, r7, r8, lr}
   1de5c:	b	1da64 <fputs@plt+0x8ad8>
   1de60:	mov	r0, #0
   1de64:	bx	lr
   1de68:	ldr	r3, [r3, #20]
   1de6c:	cmp	r3, #0
   1de70:	beq	1de50 <fputs@plt+0x8ec4>
   1de74:	ldr	r6, [r4, #52]	; 0x34
   1de78:	ldr	r7, [r5, #52]	; 0x34
   1de7c:	orrs	r3, r6, r7
   1de80:	beq	1de50 <fputs@plt+0x8ec4>
   1de84:	cmp	r7, #0
   1de88:	cmpne	r6, #0
   1de8c:	beq	1deac <fputs@plt+0x8f20>
   1de90:	ldr	r0, [r6]
   1de94:	bl	1c04c <fputs@plt+0x70c0>
   1de98:	mov	r8, r0
   1de9c:	ldr	r0, [r7]
   1dea0:	bl	1c04c <fputs@plt+0x70c0>
   1dea4:	cmp	r8, r0
   1dea8:	beq	1deb4 <fputs@plt+0x8f28>
   1deac:	mov	r0, #0
   1deb0:	pop	{r4, r5, r6, r7, r8, pc}
   1deb4:	ldr	r0, [r6]
   1deb8:	bl	1c19c <fputs@plt+0x7210>
   1debc:	mov	r8, r0
   1dec0:	ldr	r0, [r7]
   1dec4:	bl	1c19c <fputs@plt+0x7210>
   1dec8:	mov	r7, r0
   1decc:	ldr	r0, [r6]
   1ded0:	bl	1c04c <fputs@plt+0x70c0>
   1ded4:	mov	r1, r7
   1ded8:	mov	r2, r0
   1dedc:	mov	r0, r8
   1dee0:	bl	40344 <mkdtemp@@Base+0xf94>
   1dee4:	cmp	r0, #0
   1dee8:	beq	1de50 <fputs@plt+0x8ec4>
   1deec:	b	1deac <fputs@plt+0x8f20>
   1def0:	strdeq	r4, [r4], -r8
   1def4:	mov	r2, #0
   1def8:	b	1ca5c <fputs@plt+0x7ad0>
   1defc:	push	{r4, r5, r6, lr}
   1df00:	mov	r5, r0
   1df04:	mov	r6, r1
   1df08:	bl	1b974 <fputs@plt+0x69e8>
   1df0c:	subs	r4, r0, #0
   1df10:	beq	1df50 <fputs@plt+0x8fc4>
   1df14:	mov	r0, r5
   1df18:	mov	r2, #0
   1df1c:	mov	r1, r4
   1df20:	bl	1ca5c <fputs@plt+0x7ad0>
   1df24:	subs	r5, r0, #0
   1df28:	beq	1df3c <fputs@plt+0x8fb0>
   1df2c:	mov	r0, r4
   1df30:	bl	1bb5c <fputs@plt+0x6bd0>
   1df34:	mov	r0, r5
   1df38:	pop	{r4, r5, r6, pc}
   1df3c:	mov	r0, r6
   1df40:	mov	r1, r4
   1df44:	bl	24650 <fputs@plt+0xf6c4>
   1df48:	mov	r5, r0
   1df4c:	b	1df2c <fputs@plt+0x8fa0>
   1df50:	mvn	r5, #1
   1df54:	b	1df34 <fputs@plt+0x8fa8>
   1df58:	mov	r2, #0
   1df5c:	b	1defc <fputs@plt+0x8f70>
   1df60:	mov	r2, #1
   1df64:	b	1ca5c <fputs@plt+0x7ad0>
   1df68:	mov	r3, #0
   1df6c:	b	1cdac <fputs@plt+0x7e20>
   1df70:	mov	r3, #1
   1df74:	b	1cdac <fputs@plt+0x7e20>
   1df78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1df7c:	subs	r9, r2, #0
   1df80:	ldr	r7, [pc, #304]	; 1e0b8 <fputs@plt+0x912c>
   1df84:	mov	r2, #0
   1df88:	sub	sp, sp, #24
   1df8c:	mov	r6, r3
   1df90:	mov	r4, r0
   1df94:	ldr	r0, [r7]
   1df98:	strne	r2, [r9]
   1df9c:	cmp	r3, #0
   1dfa0:	movne	r3, #0
   1dfa4:	str	r0, [sp, #20]
   1dfa8:	strne	r3, [r6]
   1dfac:	mov	r0, r1
   1dfb0:	mov	r8, r1
   1dfb4:	str	r2, [sp, #12]
   1dfb8:	str	r2, [sp, #16]
   1dfbc:	bl	380f8 <error@@Base+0xa768>
   1dfc0:	cmp	r0, #0
   1dfc4:	beq	1e09c <fputs@plt+0x9110>
   1dfc8:	mov	r0, r4
   1dfcc:	mov	r3, #1
   1dfd0:	add	r2, sp, #16
   1dfd4:	add	r1, sp, #12
   1dfd8:	bl	1cdac <fputs@plt+0x7e20>
   1dfdc:	subs	sl, r0, #0
   1dfe0:	beq	1e030 <fputs@plt+0x90a4>
   1dfe4:	ldr	r5, [sp, #12]
   1dfe8:	mov	r4, #0
   1dfec:	mov	r0, r4
   1dff0:	bl	14548 <free@plt>
   1dff4:	cmp	r5, #0
   1dff8:	beq	1e014 <fputs@plt+0x9088>
   1dffc:	mov	r0, r5
   1e000:	mvn	r2, #0
   1e004:	ldr	r1, [sp, #16]
   1e008:	bl	1483c <__explicit_bzero_chk@plt>
   1e00c:	ldr	r0, [sp, #12]
   1e010:	bl	14548 <free@plt>
   1e014:	ldr	r2, [sp, #20]
   1e018:	ldr	r3, [r7]
   1e01c:	mov	r0, sl
   1e020:	cmp	r2, r3
   1e024:	bne	1e0b4 <fputs@plt+0x9128>
   1e028:	add	sp, sp, #24
   1e02c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e030:	mov	r1, #64	; 0x40
   1e034:	mov	r0, #1
   1e038:	bl	14314 <calloc@plt>
   1e03c:	ldr	r5, [sp, #12]
   1e040:	subs	r4, r0, #0
   1e044:	beq	1e0ac <fputs@plt+0x9120>
   1e048:	mov	r3, #64	; 0x40
   1e04c:	str	r3, [sp]
   1e050:	mov	r1, r5
   1e054:	mov	r3, r4
   1e058:	ldr	r2, [sp, #16]
   1e05c:	mov	r0, r8
   1e060:	bl	38358 <error@@Base+0xa9c8>
   1e064:	subs	sl, r0, #0
   1e068:	bne	1e094 <fputs@plt+0x9108>
   1e06c:	cmp	r9, #0
   1e070:	strne	r4, [r9]
   1e074:	movne	r4, sl
   1e078:	cmp	r6, #0
   1e07c:	beq	1e094 <fputs@plt+0x9108>
   1e080:	mov	r0, r8
   1e084:	bl	380f8 <error@@Base+0xa768>
   1e088:	ldr	r5, [sp, #12]
   1e08c:	str	r0, [r6]
   1e090:	b	1dfec <fputs@plt+0x9060>
   1e094:	ldr	r5, [sp, #12]
   1e098:	b	1dfec <fputs@plt+0x9060>
   1e09c:	mov	r4, r0
   1e0a0:	ldr	r5, [sp, #12]
   1e0a4:	mvn	sl, #9
   1e0a8:	b	1dfec <fputs@plt+0x9060>
   1e0ac:	mvn	sl, #1
   1e0b0:	b	1dfec <fputs@plt+0x9060>
   1e0b4:	bl	14aac <__stack_chk_fail@plt>
   1e0b8:	andeq	r4, r7, r0, asr #19
   1e0bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e0c0:	mov	r7, r2
   1e0c4:	ldr	r2, [pc, #1928]	; 1e854 <fputs@plt+0x98c8>
   1e0c8:	sub	sp, sp, #268	; 0x10c
   1e0cc:	add	r3, sp, #60	; 0x3c
   1e0d0:	ldr	ip, [r2]
   1e0d4:	add	r2, sp, #56	; 0x38
   1e0d8:	str	ip, [sp, #260]	; 0x104
   1e0dc:	mov	r8, r0
   1e0e0:	mov	r4, r1
   1e0e4:	bl	1df78 <fputs@plt+0x8fec>
   1e0e8:	cmp	r0, #0
   1e0ec:	bne	1e6f4 <fputs@plt+0x9768>
   1e0f0:	cmp	r7, #4
   1e0f4:	ldrls	pc, [pc, r7, lsl #2]
   1e0f8:	b	1e834 <fputs@plt+0x98a8>
   1e0fc:	andeq	lr, r1, r0, asr #8
   1e100:	andeq	lr, r1, r0, lsr #9
   1e104:			; <UNDEFINED> instruction: 0x0001e4b8
   1e108:	andeq	lr, r1, r0, asr #9
   1e10c:	andeq	lr, r1, r0, lsl r1
   1e110:	mov	r0, r4
   1e114:	bl	380bc <error@@Base+0xa72c>
   1e118:	ldr	r5, [sp, #56]	; 0x38
   1e11c:	ldr	r4, [sp, #60]	; 0x3c
   1e120:	mov	r1, #11
   1e124:	str	r5, [sp, #20]
   1e128:	str	r4, [sp, #24]
   1e12c:	str	r0, [sp, #28]
   1e130:	mov	r0, #20
   1e134:	bl	14314 <calloc@plt>
   1e138:	subs	r3, r0, #0
   1e13c:	str	r3, [sp, #16]
   1e140:	beq	1e46c <fputs@plt+0x94e0>
   1e144:	add	r0, sp, #64	; 0x40
   1e148:	mov	r2, #153	; 0x99
   1e14c:	mov	r1, #0
   1e150:	bl	14368 <memset@plt>
   1e154:	cmp	r4, #0
   1e158:	beq	1e7cc <fputs@plt+0x9840>
   1e15c:	sub	sl, r4, #1
   1e160:	add	sl, r5, sl
   1e164:	sub	r9, r5, #1
   1e168:	mov	r1, #8
   1e16c:	mov	r5, #4
   1e170:	ldrb	r6, [r9, #1]!
   1e174:	mov	fp, r7
   1e178:	ands	r0, r6, #1
   1e17c:	mvneq	r0, #0
   1e180:	bl	416ac <mkdtemp@@Base+0x22fc>
   1e184:	tst	r6, #2
   1e188:	mov	r1, r5
   1e18c:	asr	r6, r6, #2
   1e190:	mov	r4, r0
   1e194:	movne	r0, #1
   1e198:	mvneq	r0, #0
   1e19c:	bl	416ac <mkdtemp@@Base+0x22fc>
   1e1a0:	bic	r1, r4, r4, asr #31
   1e1a4:	cmp	r1, #16
   1e1a8:	movge	r1, #16
   1e1ac:	add	r2, sp, #264	; 0x108
   1e1b0:	lsl	r4, r1, #3
   1e1b4:	add	r3, r4, r1
   1e1b8:	add	r3, r2, r3
   1e1bc:	bic	r0, r0, r0, asr #31
   1e1c0:	cmp	r0, #8
   1e1c4:	movlt	r5, r0
   1e1c8:	movge	r5, #8
   1e1cc:	add	r3, r3, r5
   1e1d0:	ldrb	r2, [r3, #-200]	; 0xffffff38
   1e1d4:	cmp	r2, #13
   1e1d8:	addls	r2, r2, #1
   1e1dc:	strbls	r2, [r3, #-200]	; 0xffffff38
   1e1e0:	subs	fp, fp, #1
   1e1e4:	bne	1e178 <fputs@plt+0x91ec>
   1e1e8:	cmp	sl, r9
   1e1ec:	bne	1e170 <fputs@plt+0x91e4>
   1e1f0:	add	r3, sp, #264	; 0x108
   1e1f4:	add	r1, r4, r1
   1e1f8:	add	r1, r3, r1
   1e1fc:	ldr	r0, [r8]
   1e200:	add	r5, r1, r5
   1e204:	mov	r2, #15
   1e208:	mov	r3, #16
   1e20c:	cmp	r0, #3
   1e210:	strb	r2, [sp, #140]	; 0x8c
   1e214:	strb	r3, [r5, #-200]	; 0xffffff38
   1e218:	beq	1e820 <fputs@plt+0x9894>
   1e21c:	mov	r3, #7
   1e220:	ldr	r1, [pc, #1584]	; 1e858 <fputs@plt+0x98cc>
   1e224:	b	1e238 <fputs@plt+0x92ac>
   1e228:	cmp	r0, r3
   1e22c:	beq	1e75c <fputs@plt+0x97d0>
   1e230:	ldr	r3, [r2, #40]	; 0x28
   1e234:	mov	r1, r2
   1e238:	cmn	r3, #1
   1e23c:	add	r2, r1, #28
   1e240:	bne	1e228 <fputs@plt+0x929c>
   1e244:	ldr	r4, [pc, #1552]	; 1e85c <fputs@plt+0x98d0>
   1e248:	mov	r0, r8
   1e24c:	bl	1d40c <fputs@plt+0x8480>
   1e250:	ldr	r2, [pc, #1544]	; 1e860 <fputs@plt+0x98d4>
   1e254:	mov	r3, #17
   1e258:	mov	r1, r3
   1e25c:	stm	sp, {r2, r4}
   1e260:	mov	r2, #1
   1e264:	str	r0, [sp, #8]
   1e268:	add	r0, sp, #220	; 0xdc
   1e26c:	bl	14914 <__snprintf_chk@plt>
   1e270:	cmp	r0, #17
   1e274:	bhi	1e700 <fputs@plt+0x9774>
   1e278:	ldr	r4, [pc, #1508]	; 1e864 <fputs@plt+0x98d8>
   1e27c:	ldr	r3, [sp, #16]
   1e280:	cmp	r0, #0
   1e284:	add	r8, r3, #1
   1e288:	ble	1e770 <fputs@plt+0x97e4>
   1e28c:	add	r0, sp, #220	; 0xdc
   1e290:	bl	14710 <strlen@plt>
   1e294:	ldr	r2, [sp, #28]
   1e298:	mov	r3, #17
   1e29c:	add	r6, sp, #240	; 0xf0
   1e2a0:	str	r2, [sp, #4]
   1e2a4:	str	r4, [sp]
   1e2a8:	mov	r1, r3
   1e2ac:	mov	r2, #1
   1e2b0:	mov	r7, r0
   1e2b4:	mov	r0, r6
   1e2b8:	bl	14914 <__snprintf_chk@plt>
   1e2bc:	rsb	sl, r7, #17
   1e2c0:	lsr	sl, sl, #1
   1e2c4:	cmp	r0, #0
   1e2c8:	ble	1e764 <fputs@plt+0x97d8>
   1e2cc:	mov	r0, r6
   1e2d0:	bl	14710 <strlen@plt>
   1e2d4:	rsb	r5, r0, #17
   1e2d8:	mov	r4, r0
   1e2dc:	lsr	r5, r5, #1
   1e2e0:	ldr	r2, [sp, #16]
   1e2e4:	mov	r3, #43	; 0x2b
   1e2e8:	cmp	sl, #0
   1e2ec:	strb	r3, [r2]
   1e2f0:	beq	1e804 <fputs@plt+0x9878>
   1e2f4:	mov	r9, #0
   1e2f8:	mov	r3, #45	; 0x2d
   1e2fc:	add	r9, r9, #1
   1e300:	cmp	r9, sl
   1e304:	strb	r3, [r8], #1
   1e308:	bcc	1e2fc <fputs@plt+0x9370>
   1e30c:	mov	r2, r7
   1e310:	mov	r0, r8
   1e314:	add	r1, sp, #220	; 0xdc
   1e318:	mov	r3, #219	; 0xdb
   1e31c:	add	r8, r8, r7
   1e320:	add	r7, r7, r9
   1e324:	bl	145fc <__memcpy_chk@plt>
   1e328:	cmp	r7, #16
   1e32c:	bhi	1e7fc <fputs@plt+0x9870>
   1e330:	mov	r1, r8
   1e334:	mov	r2, #45	; 0x2d
   1e338:	strb	r2, [r1], #1
   1e33c:	add	r3, r1, r7
   1e340:	sub	r3, r3, r8
   1e344:	cmp	r3, #16
   1e348:	bls	1e338 <fputs@plt+0x93ac>
   1e34c:	ldr	fp, [pc, #1300]	; 1e868 <fputs@plt+0x98dc>
   1e350:	mov	r2, #10
   1e354:	add	lr, sp, #64	; 0x40
   1e358:	add	r3, r1, #3
   1e35c:	add	r7, r1, #183	; 0xb7
   1e360:	mov	r8, #124	; 0x7c
   1e364:	mov	sl, r2
   1e368:	strb	r2, [r1, #1]
   1e36c:	mov	r2, #43	; 0x2b
   1e370:	strb	r2, [r1]
   1e374:	mov	ip, lr
   1e378:	mov	r0, r3
   1e37c:	add	r9, r3, #17
   1e380:	strb	r8, [r3, #-1]
   1e384:	ldrb	r2, [ip], #9
   1e388:	cmp	r2, #16
   1e38c:	movcs	r2, #16
   1e390:	ldrb	r2, [fp, r2]
   1e394:	strb	r2, [r0], #1
   1e398:	cmp	r0, r9
   1e39c:	bne	1e384 <fputs@plt+0x93f8>
   1e3a0:	strb	r8, [r3, #17]
   1e3a4:	strb	sl, [r3, #18]
   1e3a8:	add	r3, r3, #20
   1e3ac:	cmp	r7, r3
   1e3b0:	add	lr, lr, #1
   1e3b4:	bne	1e374 <fputs@plt+0x93e8>
   1e3b8:	mov	r3, #43	; 0x2b
   1e3bc:	cmp	r5, #0
   1e3c0:	strb	r3, [r1, #182]	; 0xb6
   1e3c4:	beq	1e7e4 <fputs@plt+0x9858>
   1e3c8:	add	r3, r5, #183	; 0xb7
   1e3cc:	add	r1, r1, r3
   1e3d0:	mov	r2, #45	; 0x2d
   1e3d4:	mov	r3, r7
   1e3d8:	strb	r2, [r3], #1
   1e3dc:	cmp	r3, r1
   1e3e0:	bne	1e3d8 <fputs@plt+0x944c>
   1e3e4:	add	r7, r7, r5
   1e3e8:	mov	r0, r7
   1e3ec:	mov	r2, r4
   1e3f0:	mov	r1, r6
   1e3f4:	add	r7, r7, r4
   1e3f8:	add	r4, r4, r5
   1e3fc:	bl	14788 <memcpy@plt>
   1e400:	cmp	r4, #16
   1e404:	bhi	1e7dc <fputs@plt+0x9850>
   1e408:	mov	r2, r7
   1e40c:	mov	r1, #45	; 0x2d
   1e410:	strb	r1, [r2], #1
   1e414:	add	r3, r2, r4
   1e418:	sub	r3, r3, r7
   1e41c:	cmp	r3, #16
   1e420:	bls	1e410 <fputs@plt+0x9484>
   1e424:	mov	r3, #43	; 0x2b
   1e428:	strb	r3, [r2]
   1e42c:	ldr	r3, [sp, #56]	; 0x38
   1e430:	str	r3, [sp, #20]
   1e434:	ldr	r3, [sp, #60]	; 0x3c
   1e438:	str	r3, [sp, #24]
   1e43c:	b	1e46c <fputs@plt+0x94e0>
   1e440:	subs	r0, r4, #0
   1e444:	beq	1e4a4 <fputs@plt+0x9518>
   1e448:	bl	380bc <error@@Base+0xa72c>
   1e44c:	ldr	r2, [sp, #60]	; 0x3c
   1e450:	ldr	r1, [sp, #56]	; 0x38
   1e454:	bl	1c8f0 <fputs@plt+0x7964>
   1e458:	ldr	r3, [sp, #56]	; 0x38
   1e45c:	str	r0, [sp, #16]
   1e460:	str	r3, [sp, #20]
   1e464:	ldr	r3, [sp, #60]	; 0x3c
   1e468:	str	r3, [sp, #24]
   1e46c:	ldrd	r0, [sp, #20]
   1e470:	mvn	r2, #0
   1e474:	bl	1483c <__explicit_bzero_chk@plt>
   1e478:	ldr	r0, [sp, #56]	; 0x38
   1e47c:	bl	14548 <free@plt>
   1e480:	ldr	r3, [pc, #972]	; 1e854 <fputs@plt+0x98c8>
   1e484:	ldr	r2, [sp, #260]	; 0x104
   1e488:	ldr	r0, [sp, #16]
   1e48c:	ldr	r3, [r3]
   1e490:	cmp	r2, r3
   1e494:	bne	1e830 <fputs@plt+0x98a4>
   1e498:	add	sp, sp, #268	; 0x10c
   1e49c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e4a0:	mov	r0, r4
   1e4a4:	bl	380bc <error@@Base+0xa72c>
   1e4a8:	ldr	r2, [sp, #60]	; 0x3c
   1e4ac:	ldr	r1, [sp, #56]	; 0x38
   1e4b0:	bl	1c7f4 <fputs@plt+0x7868>
   1e4b4:	b	1e458 <fputs@plt+0x94cc>
   1e4b8:	mov	r0, r4
   1e4bc:	b	1e448 <fputs@plt+0x94bc>
   1e4c0:	ldr	lr, [pc, #932]	; 1e86c <fputs@plt+0x98e0>
   1e4c4:	ldr	r5, [sp, #60]	; 0x3c
   1e4c8:	add	ip, sp, #240	; 0xf0
   1e4cc:	ldm	lr!, {r0, r1, r2, r3}
   1e4d0:	lsr	r4, r5, #1
   1e4d4:	str	r4, [sp, #40]	; 0x28
   1e4d8:	ldr	r7, [sp, #56]	; 0x38
   1e4dc:	stmia	ip!, {r0, r1, r2, r3}
   1e4e0:	add	r4, r4, #1
   1e4e4:	ldr	r3, [pc, #900]	; 1e870 <fputs@plt+0x98e4>
   1e4e8:	ldr	lr, [lr]
   1e4ec:	ldr	r2, [pc, #896]	; 1e874 <fputs@plt+0x98e8>
   1e4f0:	mov	r0, r4
   1e4f4:	mov	r1, #6
   1e4f8:	strh	r3, [sp, #224]	; 0xe0
   1e4fc:	str	r5, [sp, #24]
   1e500:	str	r4, [sp, #36]	; 0x24
   1e504:	strb	lr, [ip]
   1e508:	str	r2, [sp, #220]	; 0xdc
   1e50c:	str	r7, [sp, #20]
   1e510:	bl	14314 <calloc@plt>
   1e514:	subs	r3, r0, #0
   1e518:	str	r3, [sp, #16]
   1e51c:	beq	1e46c <fputs@plt+0x94e0>
   1e520:	mov	r9, #1
   1e524:	mov	r6, r3
   1e528:	and	r3, r5, r9
   1e52c:	str	r3, [sp, #52]	; 0x34
   1e530:	sub	r3, r7, #2
   1e534:	str	r3, [sp, #44]	; 0x2c
   1e538:	sub	r3, r7, #1
   1e53c:	str	r3, [sp, #48]	; 0x30
   1e540:	mov	r3, #120	; 0x78
   1e544:	mov	fp, #0
   1e548:	strb	r3, [r6], #4
   1e54c:	ldr	r3, [sp, #36]	; 0x24
   1e550:	add	sl, fp, #1
   1e554:	cmp	r3, sl
   1e558:	mov	r4, r9
   1e55c:	bls	1e664 <fputs@plt+0x96d8>
   1e560:	ldr	r3, [sp, #44]	; 0x2c
   1e564:	mov	r1, #6
   1e568:	str	r6, [sp, #28]
   1e56c:	ldrb	r8, [r3, sl, lsl #1]
   1e570:	ldr	r3, [pc, #768]	; 1e878 <fputs@plt+0x98ec>
   1e574:	add	r6, r6, #6
   1e578:	add	r7, r4, r8, lsr r1
   1e57c:	smull	r2, r0, r3, r7
   1e580:	sub	r0, r0, r7, asr #31
   1e584:	bl	4178c <mkdtemp@@Base+0x23dc>
   1e588:	ldr	r2, [pc, #748]	; 1e87c <fputs@plt+0x98f0>
   1e58c:	and	ip, r8, #3
   1e590:	ldr	r3, [pc, #736]	; 1e878 <fputs@plt+0x98ec>
   1e594:	umull	r2, r5, r2, r4
   1e598:	lsl	r1, r8, #26
   1e59c:	add	r5, ip, r5, lsr #2
   1e5a0:	add	r2, sp, #264	; 0x108
   1e5a4:	smull	r3, ip, r3, r5
   1e5a8:	add	r1, r2, r1, lsr #28
   1e5ac:	add	r3, r9, #3
   1e5b0:	ldrb	r1, [r1, #-24]	; 0xffffffe8
   1e5b4:	str	r3, [sp, #32]
   1e5b8:	strb	r1, [r6, #-8]
   1e5bc:	mov	r1, #6
   1e5c0:	sub	r7, r7, r0
   1e5c4:	add	r7, r2, r7
   1e5c8:	mov	r0, ip
   1e5cc:	ldrb	ip, [r7, #-44]	; 0xffffffd4
   1e5d0:	strb	ip, [r6, #-9]
   1e5d4:	bl	4178c <mkdtemp@@Base+0x23dc>
   1e5d8:	ldr	r3, [sp, #40]	; 0x28
   1e5dc:	cmp	r3, fp
   1e5e0:	add	r3, sp, #264	; 0x108
   1e5e4:	sub	r0, r5, r0
   1e5e8:	add	r0, r3, r0
   1e5ec:	ldrb	r2, [r0, #-44]	; 0xffffffd4
   1e5f0:	strb	r2, [r6, #-7]
   1e5f4:	beq	1e6e4 <fputs@plt+0x9758>
   1e5f8:	ldr	r3, [sp, #48]	; 0x30
   1e5fc:	add	r4, r4, r4, lsl #2
   1e600:	add	r2, sp, #264	; 0x108
   1e604:	ldrb	r1, [r3, sl, lsl #1]
   1e608:	mov	r3, #7
   1e60c:	mov	fp, sl
   1e610:	smlabb	r8, r3, r8, r1
   1e614:	mov	r3, #45	; 0x2d
   1e618:	strb	r3, [r6, #-5]
   1e61c:	ldr	r3, [pc, #604]	; 1e880 <fputs@plt+0x98f4>
   1e620:	add	r8, r4, r8
   1e624:	add	sl, fp, #1
   1e628:	umull	r3, r4, r3, r8
   1e62c:	and	r3, r1, #15
   1e630:	add	r3, r2, r3
   1e634:	add	r1, r2, r1, lsr #4
   1e638:	ldrb	r0, [r3, #-24]	; 0xffffffe8
   1e63c:	ldrb	r3, [r1, #-24]	; 0xffffffe8
   1e640:	lsr	r4, r4, #3
   1e644:	add	r9, r9, #6
   1e648:	strb	r3, [r6, #-6]
   1e64c:	ldr	r3, [sp, #36]	; 0x24
   1e650:	add	r4, r4, r4, lsl #3
   1e654:	cmp	r3, sl
   1e658:	strb	r0, [r6, #-4]
   1e65c:	sub	r4, r8, r4, lsl #2
   1e660:	bhi	1e560 <fputs@plt+0x95d4>
   1e664:	ldr	r3, [sp, #52]	; 0x34
   1e668:	cmp	r3, #0
   1e66c:	bne	1e560 <fputs@plt+0x95d4>
   1e670:	ldr	r0, [pc, #512]	; 1e878 <fputs@plt+0x98ec>
   1e674:	mov	r1, #6
   1e678:	add	r5, r9, #3
   1e67c:	smull	r3, r0, r0, r4
   1e680:	sub	r0, r0, r4, asr #31
   1e684:	bl	4178c <mkdtemp@@Base+0x23dc>
   1e688:	ldr	r3, [pc, #492]	; 1e87c <fputs@plt+0x98f0>
   1e68c:	ldr	r1, [sp, #16]
   1e690:	add	lr, sp, #264	; 0x108
   1e694:	mov	r2, r1
   1e698:	add	ip, r1, r5
   1e69c:	umull	r1, r3, r3, r4
   1e6a0:	str	ip, [sp, #28]
   1e6a4:	add	r1, sp, #264	; 0x108
   1e6a8:	add	r3, r1, r3, lsr #2
   1e6ac:	ldrb	r1, [sp, #256]	; 0x100
   1e6b0:	ldrb	r3, [r3, #-44]	; 0xffffffd4
   1e6b4:	sub	r0, r4, r0
   1e6b8:	add	r0, lr, r0
   1e6bc:	ldrb	r0, [r0, #-44]	; 0xffffffd4
   1e6c0:	strb	r0, [r2, r9]!
   1e6c4:	strb	r1, [r2, #1]
   1e6c8:	strb	r3, [r2, #2]
   1e6cc:	ldr	r1, [sp, #28]
   1e6d0:	mov	r2, #120	; 0x78
   1e6d4:	mov	r3, #0
   1e6d8:	strb	r2, [r1]
   1e6dc:	strb	r3, [ip, #1]
   1e6e0:	b	1e46c <fputs@plt+0x94e0>
   1e6e4:	ldr	r3, [sp, #16]
   1e6e8:	ldr	r2, [sp, #32]
   1e6ec:	add	ip, r3, r2
   1e6f0:	b	1e6cc <fputs@plt+0x9740>
   1e6f4:	mov	r3, #0
   1e6f8:	str	r3, [sp, #16]
   1e6fc:	b	1e480 <fputs@plt+0x94f4>
   1e700:	ldr	r0, [r8]
   1e704:	cmp	r0, #3
   1e708:	beq	1e828 <fputs@plt+0x989c>
   1e70c:	mov	r3, #7
   1e710:	ldr	r1, [pc, #320]	; 1e858 <fputs@plt+0x98cc>
   1e714:	b	1e728 <fputs@plt+0x979c>
   1e718:	cmp	r0, r3
   1e71c:	beq	1e7c4 <fputs@plt+0x9838>
   1e720:	ldr	r3, [r2, #40]	; 0x28
   1e724:	mov	r1, r2
   1e728:	cmn	r3, #1
   1e72c:	add	r2, r1, #28
   1e730:	bne	1e718 <fputs@plt+0x978c>
   1e734:	ldr	r2, [pc, #288]	; 1e85c <fputs@plt+0x98d0>
   1e738:	ldr	r4, [pc, #292]	; 1e864 <fputs@plt+0x98d8>
   1e73c:	mov	r3, #17
   1e740:	str	r2, [sp, #4]
   1e744:	str	r4, [sp]
   1e748:	mov	r1, r3
   1e74c:	mov	r2, #1
   1e750:	add	r0, sp, #220	; 0xdc
   1e754:	bl	14914 <__snprintf_chk@plt>
   1e758:	b	1e27c <fputs@plt+0x92f0>
   1e75c:	ldr	r4, [r1, #32]
   1e760:	b	1e248 <fputs@plt+0x92bc>
   1e764:	mov	r5, #8
   1e768:	mov	r4, #0
   1e76c:	b	1e2e0 <fputs@plt+0x9354>
   1e770:	ldr	r2, [sp, #28]
   1e774:	mov	r3, #17
   1e778:	add	r6, sp, #240	; 0xf0
   1e77c:	str	r2, [sp, #4]
   1e780:	str	r4, [sp]
   1e784:	mov	r0, r6
   1e788:	mov	r1, r3
   1e78c:	mov	r2, #1
   1e790:	bl	14914 <__snprintf_chk@plt>
   1e794:	cmp	r0, #0
   1e798:	movgt	sl, #8
   1e79c:	movgt	r7, #0
   1e7a0:	bgt	1e2cc <fputs@plt+0x9340>
   1e7a4:	ldr	r2, [sp, #16]
   1e7a8:	mov	r3, #43	; 0x2b
   1e7ac:	mov	r5, #8
   1e7b0:	mov	r4, #0
   1e7b4:	strb	r3, [r2]
   1e7b8:	mov	sl, r5
   1e7bc:	mov	r7, r4
   1e7c0:	b	1e2f4 <fputs@plt+0x9368>
   1e7c4:	ldr	r2, [r1, #32]
   1e7c8:	b	1e738 <fputs@plt+0x97ac>
   1e7cc:	mov	r5, #4
   1e7d0:	mov	r1, #8
   1e7d4:	mov	r4, #64	; 0x40
   1e7d8:	b	1e1f0 <fputs@plt+0x9264>
   1e7dc:	mov	r2, r7
   1e7e0:	b	1e424 <fputs@plt+0x9498>
   1e7e4:	mov	r0, r7
   1e7e8:	mov	r1, r6
   1e7ec:	mov	r2, r4
   1e7f0:	bl	14788 <memcpy@plt>
   1e7f4:	add	r7, r7, r4
   1e7f8:	b	1e408 <fputs@plt+0x947c>
   1e7fc:	mov	r1, r8
   1e800:	b	1e34c <fputs@plt+0x93c0>
   1e804:	mov	r0, r8
   1e808:	add	r1, sp, #220	; 0xdc
   1e80c:	mov	r3, #219	; 0xdb
   1e810:	mov	r2, r7
   1e814:	bl	145fc <__memcpy_chk@plt>
   1e818:	add	r8, r8, r7
   1e81c:	b	1e330 <fputs@plt+0x93a4>
   1e820:	ldr	r4, [pc, #92]	; 1e884 <fputs@plt+0x98f8>
   1e824:	b	1e248 <fputs@plt+0x92bc>
   1e828:	ldr	r2, [pc, #84]	; 1e884 <fputs@plt+0x98f8>
   1e82c:	b	1e738 <fputs@plt+0x97ac>
   1e830:	bl	14aac <__stack_chk_fail@plt>
   1e834:	ldrd	r0, [sp, #56]	; 0x38
   1e838:	mvn	r2, #0
   1e83c:	bl	1483c <__explicit_bzero_chk@plt>
   1e840:	ldr	r0, [sp, #56]	; 0x38
   1e844:	bl	14548 <free@plt>
   1e848:	mov	r3, #0
   1e84c:	str	r3, [sp, #16]
   1e850:	b	1e480 <fputs@plt+0x94f4>
   1e854:	andeq	r4, r7, r0, asr #19
   1e858:	strdeq	r4, [r4], -r8
   1e85c:	andeq	r4, r4, r8, asr #14
   1e860:	andeq	r4, r4, r0, lsl #15
   1e864:	andeq	r4, r4, r8, lsl #15
   1e868:	muleq	r4, r0, r7
   1e86c:	strdeq	r4, [r4], -r0
   1e870:	andeq	r7, r0, r5, ror r9
   1e874:	svcvs	0x00696561
   1e878:	bcs	feac932c <stderr@@GLIBC_2.4+0xfea542cc>
   1e87c:	bge	feac9330 <stderr@@GLIBC_2.4+0xfea542d0>
   1e880:	stmiacc	r3!, {r0, r3, r4, r5, r9, sl, fp, pc}^
   1e884:	muleq	r4, ip, lr
   1e888:	push	{r4, r5, r6, r7, r8, lr}
   1e88c:	subs	r6, r1, #0
   1e890:	movne	r3, #0
   1e894:	strne	r3, [r6]
   1e898:	mov	r5, r0
   1e89c:	bl	1b974 <fputs@plt+0x69e8>
   1e8a0:	subs	r4, r0, #0
   1e8a4:	beq	1e900 <fputs@plt+0x9974>
   1e8a8:	mov	r0, r5
   1e8ac:	mov	r2, #0
   1e8b0:	mov	r1, r4
   1e8b4:	bl	1ca5c <fputs@plt+0x7ad0>
   1e8b8:	subs	r7, r0, #0
   1e8bc:	movne	r5, #0
   1e8c0:	beq	1e8dc <fputs@plt+0x9950>
   1e8c4:	mov	r0, r4
   1e8c8:	bl	1bb5c <fputs@plt+0x6bd0>
   1e8cc:	mov	r0, r5
   1e8d0:	bl	14548 <free@plt>
   1e8d4:	mov	r0, r7
   1e8d8:	pop	{r4, r5, r6, r7, r8, pc}
   1e8dc:	mov	r0, r4
   1e8e0:	bl	24c04 <fputs@plt+0xfc78>
   1e8e4:	subs	r5, r0, #0
   1e8e8:	mvneq	r7, #1
   1e8ec:	beq	1e8c4 <fputs@plt+0x9938>
   1e8f0:	cmp	r6, #0
   1e8f4:	strne	r5, [r6]
   1e8f8:	movne	r5, r7
   1e8fc:	b	1e8c4 <fputs@plt+0x9938>
   1e900:	mvn	r7, #1
   1e904:	b	1e8d4 <fputs@plt+0x9948>
   1e908:	push	{r4, r5, r6, r7, lr}
   1e90c:	sub	sp, sp, #12
   1e910:	ldr	r4, [pc, #168]	; 1e9c0 <fputs@plt+0x9a34>
   1e914:	mov	r3, #0
   1e918:	mov	r6, r1
   1e91c:	ldr	r2, [r4]
   1e920:	mov	r1, sp
   1e924:	str	r2, [sp, #4]
   1e928:	str	r3, [sp]
   1e92c:	mov	r7, r0
   1e930:	bl	1e888 <fputs@plt+0x98fc>
   1e934:	subs	r5, r0, #0
   1e938:	bne	1e990 <fputs@plt+0x9a04>
   1e93c:	ldr	r1, [r7]
   1e940:	ldr	r0, [r7, #16]
   1e944:	ldr	r3, [pc, #120]	; 1e9c4 <fputs@plt+0x9a38>
   1e948:	mov	r2, #3
   1e94c:	b	1e960 <fputs@plt+0x99d4>
   1e950:	add	r3, r3, #28
   1e954:	ldr	r2, [r3, #12]
   1e958:	cmn	r2, #1
   1e95c:	beq	1e9b4 <fputs@plt+0x9a28>
   1e960:	cmp	r1, r2
   1e964:	bne	1e950 <fputs@plt+0x99c4>
   1e968:	ldr	r2, [r3, #16]
   1e96c:	cmp	r2, #0
   1e970:	cmpne	r0, r2
   1e974:	bne	1e950 <fputs@plt+0x99c4>
   1e978:	ldr	r2, [r3]
   1e97c:	mov	r0, r6
   1e980:	ldr	r3, [sp]
   1e984:	ldr	r1, [pc, #60]	; 1e9c8 <fputs@plt+0x9a3c>
   1e988:	bl	24344 <fputs@plt+0xf3b8>
   1e98c:	mov	r5, r0
   1e990:	ldr	r0, [sp]
   1e994:	bl	14548 <free@plt>
   1e998:	ldr	r2, [sp, #4]
   1e99c:	ldr	r3, [r4]
   1e9a0:	mov	r0, r5
   1e9a4:	cmp	r2, r3
   1e9a8:	bne	1e9bc <fputs@plt+0x9a30>
   1e9ac:	add	sp, sp, #12
   1e9b0:	pop	{r4, r5, r6, r7, pc}
   1e9b4:	ldr	r2, [pc, #16]	; 1e9cc <fputs@plt+0x9a40>
   1e9b8:	b	1e97c <fputs@plt+0x99f0>
   1e9bc:	bl	14aac <__stack_chk_fail@plt>
   1e9c0:	andeq	r4, r7, r0, asr #19
   1e9c4:	strdeq	r4, [r4], -r8
   1e9c8:	andeq	r4, r4, r4, lsr #15
   1e9cc:	andeq	r4, r4, r4, asr #14
   1e9d0:	push	{r4, r5, r6, r7, r8, lr}
   1e9d4:	mov	r5, r0
   1e9d8:	mov	r6, r1
   1e9dc:	bl	1b974 <fputs@plt+0x69e8>
   1e9e0:	subs	r4, r0, #0
   1e9e4:	beq	1ea64 <fputs@plt+0x9ad8>
   1e9e8:	mov	r0, r5
   1e9ec:	mov	r1, r4
   1e9f0:	bl	1e908 <fputs@plt+0x997c>
   1e9f4:	subs	r5, r0, #0
   1e9f8:	beq	1ea0c <fputs@plt+0x9a80>
   1e9fc:	mov	r0, r4
   1ea00:	bl	1bb5c <fputs@plt+0x6bd0>
   1ea04:	mov	r0, r5
   1ea08:	pop	{r4, r5, r6, r7, r8, pc}
   1ea0c:	mov	r0, r4
   1ea10:	bl	1c19c <fputs@plt+0x7210>
   1ea14:	mov	r7, r0
   1ea18:	mov	r0, r4
   1ea1c:	bl	1c04c <fputs@plt+0x70c0>
   1ea20:	mov	r3, r6
   1ea24:	mov	r2, #1
   1ea28:	mov	r1, r0
   1ea2c:	mov	r0, r7
   1ea30:	bl	149a4 <fwrite@plt>
   1ea34:	cmp	r0, #1
   1ea38:	beq	1e9fc <fputs@plt+0x9a70>
   1ea3c:	mov	r0, r6
   1ea40:	bl	14800 <feof@plt>
   1ea44:	cmp	r0, #0
   1ea48:	mvneq	r5, #23
   1ea4c:	beq	1e9fc <fputs@plt+0x9a70>
   1ea50:	bl	14f14 <__errno_location@plt>
   1ea54:	mov	r3, #32
   1ea58:	mvn	r5, #23
   1ea5c:	str	r3, [r0]
   1ea60:	b	1e9fc <fputs@plt+0x9a70>
   1ea64:	mvn	r5, #1
   1ea68:	b	1ea04 <fputs@plt+0x9a78>
   1ea6c:	ldr	r3, [r0, #52]	; 0x34
   1ea70:	ldr	r3, [r3, #4]
   1ea74:	cmp	r3, #1
   1ea78:	beq	1ea90 <fputs@plt+0x9b04>
   1ea7c:	ldr	r2, [pc, #20]	; 1ea98 <fputs@plt+0x9b0c>
   1ea80:	cmp	r3, #2
   1ea84:	ldr	r0, [pc, #16]	; 1ea9c <fputs@plt+0x9b10>
   1ea88:	movne	r0, r2
   1ea8c:	bx	lr
   1ea90:	ldr	r0, [pc, #8]	; 1eaa0 <fputs@plt+0x9b14>
   1ea94:	bx	lr
   1ea98:	andeq	r4, r4, r8, asr #14
   1ea9c:			; <UNDEFINED> instruction: 0x000447b4
   1eaa0:	andeq	r4, r4, ip, lsr #15
   1eaa4:	ldr	r3, [pc, #252]	; 1eba8 <fputs@plt+0x9c1c>
   1eaa8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eaac:	mov	r9, r0
   1eab0:	ldr	r8, [pc, #244]	; 1ebac <fputs@plt+0x9c20>
   1eab4:	ldm	r3, {r0, r1, r2, r3}
   1eab8:	sub	sp, sp, #24
   1eabc:	add	ip, sp, #4
   1eac0:	ldr	lr, [r8]
   1eac4:	stm	ip, {r0, r1, r2, r3}
   1eac8:	mov	r0, r9
   1eacc:	str	lr, [sp, #20]
   1ead0:	bl	144d0 <EC_KEY_get0_group@plt>
   1ead4:	mov	r7, r0
   1ead8:	bl	14818 <EC_GROUP_get_curve_name@plt>
   1eadc:	subs	r4, r0, #0
   1eae0:	ble	1eb00 <fputs@plt+0x9b74>
   1eae4:	ldr	r2, [sp, #20]
   1eae8:	ldr	r3, [r8]
   1eaec:	mov	r0, r4
   1eaf0:	cmp	r2, r3
   1eaf4:	bne	1eba4 <fputs@plt+0x9c18>
   1eaf8:	add	sp, sp, #24
   1eafc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1eb00:	bl	14944 <BN_CTX_new@plt>
   1eb04:	subs	sl, r0, #0
   1eb08:	beq	1eb64 <fputs@plt+0x9bd8>
   1eb0c:	ldr	r4, [sp, #4]
   1eb10:	cmn	r4, #1
   1eb14:	beq	1eb5c <fputs@plt+0x9bd0>
   1eb18:	add	r6, sp, #8
   1eb1c:	b	1eb4c <fputs@plt+0x9bc0>
   1eb20:	mov	r2, sl
   1eb24:	mov	r1, r5
   1eb28:	mov	r0, r7
   1eb2c:	bl	14a58 <EC_GROUP_cmp@plt>
   1eb30:	cmp	r0, #0
   1eb34:	beq	1eb6c <fputs@plt+0x9be0>
   1eb38:	mov	r0, r5
   1eb3c:	bl	1438c <EC_GROUP_free@plt>
   1eb40:	ldr	r4, [r6], #4
   1eb44:	cmn	r4, #1
   1eb48:	beq	1eb5c <fputs@plt+0x9bd0>
   1eb4c:	mov	r0, r4
   1eb50:	bl	1423c <EC_GROUP_new_by_curve_name@plt>
   1eb54:	subs	r5, r0, #0
   1eb58:	bne	1eb20 <fputs@plt+0x9b94>
   1eb5c:	mov	r0, sl
   1eb60:	bl	14194 <BN_CTX_free@plt>
   1eb64:	mvn	r4, #0
   1eb68:	b	1eae4 <fputs@plt+0x9b58>
   1eb6c:	mov	r0, sl
   1eb70:	bl	14194 <BN_CTX_free@plt>
   1eb74:	mov	r1, #1
   1eb78:	mov	r0, r5
   1eb7c:	bl	14b90 <EC_GROUP_set_asn1_flag@plt>
   1eb80:	mov	r1, r5
   1eb84:	mov	r0, r9
   1eb88:	bl	143d4 <EC_KEY_set_group@plt>
   1eb8c:	cmp	r0, #1
   1eb90:	beq	1eae4 <fputs@plt+0x9b58>
   1eb94:	mov	r0, r5
   1eb98:	bl	1438c <EC_GROUP_free@plt>
   1eb9c:	mvn	r4, #0
   1eba0:	b	1eae4 <fputs@plt+0x9b58>
   1eba4:	bl	14aac <__stack_chk_fail@plt>
   1eba8:	andeq	r4, r4, r4, lsl #14
   1ebac:	andeq	r4, r7, r0, asr #19
   1ebb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ebb4:	subs	r5, r2, #0
   1ebb8:	sub	sp, sp, #16
   1ebbc:	beq	1ee40 <fputs@plt+0x9eb4>
   1ebc0:	mov	r3, #0
   1ebc4:	mov	r4, r0
   1ebc8:	str	r3, [r5]
   1ebcc:	mov	r0, #11
   1ebd0:	mov	r6, r1
   1ebd4:	bl	1d938 <fputs@plt+0x89ac>
   1ebd8:	subs	r7, r0, #0
   1ebdc:	beq	1ee48 <fputs@plt+0x9ebc>
   1ebe0:	cmp	r4, #3
   1ebe4:	ldrls	pc, [pc, r4, lsl #2]
   1ebe8:	b	1ee50 <fputs@plt+0x9ec4>
   1ebec:	andeq	lr, r1, ip, asr #24
   1ebf0:			; <UNDEFINED> instruction: 0x0001ecb0
   1ebf4:	andeq	lr, r1, r0, lsl sp
   1ebf8:	strdeq	lr, [r1], -ip
   1ebfc:	mov	r0, #32
   1ec00:	bl	14a7c <malloc@plt>
   1ec04:	cmp	r0, #0
   1ec08:	mov	r6, r0
   1ec0c:	str	r0, [r7, #28]
   1ec10:	beq	1ed90 <fputs@plt+0x9e04>
   1ec14:	mov	r0, #64	; 0x40
   1ec18:	bl	14a7c <malloc@plt>
   1ec1c:	cmp	r0, #0
   1ec20:	str	r0, [r7, #24]
   1ec24:	beq	1ed90 <fputs@plt+0x9e04>
   1ec28:	mov	r1, r0
   1ec2c:	mov	r0, r6
   1ec30:	bl	38774 <error@@Base+0xade4>
   1ec34:	str	r4, [r7]
   1ec38:	mov	r4, #0
   1ec3c:	str	r7, [r5]
   1ec40:	mov	r0, r4
   1ec44:	add	sp, sp, #16
   1ec48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ec4c:	sub	r3, r6, #1024	; 0x400
   1ec50:	cmp	r3, #15360	; 0x3c00
   1ec54:	bhi	1ee38 <fputs@plt+0x9eac>
   1ec58:	mov	r8, #0
   1ec5c:	str	r8, [r7, #8]
   1ec60:	bl	14698 <RSA_new@plt>
   1ec64:	subs	r9, r0, #0
   1ec68:	beq	1edbc <fputs@plt+0x9e30>
   1ec6c:	bl	14890 <BN_new@plt>
   1ec70:	subs	sl, r0, #0
   1ec74:	beq	1ed80 <fputs@plt+0x9df4>
   1ec78:	ldr	r1, [pc, #472]	; 1ee58 <fputs@plt+0x9ecc>
   1ec7c:	bl	14320 <BN_set_word@plt>
   1ec80:	cmp	r0, #0
   1ec84:	bne	1eddc <fputs@plt+0x9e50>
   1ec88:	mov	r0, r9
   1ec8c:	bl	14d04 <RSA_free@plt>
   1ec90:	mov	r0, sl
   1ec94:	bl	14f80 <BN_free@plt>
   1ec98:	mvn	r4, #21
   1ec9c:	mov	r0, r7
   1eca0:	bl	1d72c <fputs@plt+0x87a0>
   1eca4:	mov	r0, r4
   1eca8:	add	sp, sp, #16
   1ecac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ecb0:	cmp	r6, #1024	; 0x400
   1ecb4:	bne	1ee38 <fputs@plt+0x9eac>
   1ecb8:	bl	14f20 <DSA_new@plt>
   1ecbc:	subs	r9, r0, #0
   1ecc0:	beq	1edd0 <fputs@plt+0x9e44>
   1ecc4:	mov	r8, #0
   1ecc8:	str	r8, [r7, #12]
   1eccc:	mov	r1, r6
   1ecd0:	mov	r3, r8
   1ecd4:	str	r8, [sp, #8]
   1ecd8:	str	r8, [sp, #4]
   1ecdc:	str	r8, [sp]
   1ece0:	mov	r2, r8
   1ece4:	bl	14098 <DSA_generate_parameters_ex@plt>
   1ece8:	cmp	r0, r8
   1ecec:	mov	r0, r9
   1ecf0:	beq	1eda4 <fputs@plt+0x9e18>
   1ecf4:	bl	14434 <DSA_generate_key@plt>
   1ecf8:	cmp	r0, #0
   1ecfc:	beq	1eda0 <fputs@plt+0x9e14>
   1ed00:	str	r9, [r7, #12]
   1ed04:	mov	r0, r8
   1ed08:	bl	14ac4 <DSA_free@plt>
   1ed0c:	b	1ec34 <fputs@plt+0x9ca8>
   1ed10:	cmp	r6, #384	; 0x180
   1ed14:	beq	1ed44 <fputs@plt+0x9db8>
   1ed18:	ldr	r3, [pc, #316]	; 1ee5c <fputs@plt+0x9ed0>
   1ed1c:	cmp	r6, r3
   1ed20:	beq	1ee10 <fputs@plt+0x9e84>
   1ed24:	cmp	r6, #256	; 0x100
   1ed28:	ldreq	r0, [pc, #304]	; 1ee60 <fputs@plt+0x9ed4>
   1ed2c:	streq	r0, [r7, #16]
   1ed30:	beq	1ed50 <fputs@plt+0x9dc4>
   1ed34:	mvn	r3, #0
   1ed38:	str	r3, [r7, #16]
   1ed3c:	mvn	r4, #55	; 0x37
   1ed40:	b	1ec9c <fputs@plt+0x9d10>
   1ed44:	ldr	r3, [pc, #280]	; 1ee64 <fputs@plt+0x9ed8>
   1ed48:	mov	r0, r3
   1ed4c:	str	r3, [r7, #16]
   1ed50:	mov	r6, #0
   1ed54:	str	r6, [r7, #20]
   1ed58:	bl	1477c <EC_KEY_new_by_curve_name@plt>
   1ed5c:	subs	r8, r0, #0
   1ed60:	beq	1edb0 <fputs@plt+0x9e24>
   1ed64:	bl	145f0 <EC_KEY_generate_key@plt>
   1ed68:	cmp	r0, #1
   1ed6c:	beq	1ee1c <fputs@plt+0x9e90>
   1ed70:	mov	r0, r8
   1ed74:	bl	140ec <EC_KEY_free@plt>
   1ed78:	mvn	r4, #21
   1ed7c:	b	1ec9c <fputs@plt+0x9d10>
   1ed80:	mov	r0, r9
   1ed84:	bl	14d04 <RSA_free@plt>
   1ed88:	mov	r0, sl
   1ed8c:	bl	14f80 <BN_free@plt>
   1ed90:	mov	r0, r7
   1ed94:	mvn	r4, #1
   1ed98:	bl	1d72c <fputs@plt+0x87a0>
   1ed9c:	b	1eca4 <fputs@plt+0x9d18>
   1eda0:	mov	r0, r9
   1eda4:	bl	14ac4 <DSA_free@plt>
   1eda8:	mvn	r4, #21
   1edac:	b	1ec9c <fputs@plt+0x9d10>
   1edb0:	bl	140ec <EC_KEY_free@plt>
   1edb4:	mvn	r4, #1
   1edb8:	b	1ec9c <fputs@plt+0x9d10>
   1edbc:	bl	14d04 <RSA_free@plt>
   1edc0:	mov	r0, r9
   1edc4:	bl	14f80 <BN_free@plt>
   1edc8:	mvn	r4, #1
   1edcc:	b	1ec9c <fputs@plt+0x9d10>
   1edd0:	bl	14ac4 <DSA_free@plt>
   1edd4:	mvn	r4, #1
   1edd8:	b	1ec9c <fputs@plt+0x9d10>
   1eddc:	mov	r1, r6
   1ede0:	mov	r3, r8
   1ede4:	mov	r2, sl
   1ede8:	mov	r0, r9
   1edec:	bl	144a0 <RSA_generate_key_ex@plt>
   1edf0:	cmp	r0, #0
   1edf4:	beq	1ec88 <fputs@plt+0x9cfc>
   1edf8:	mov	r0, r8
   1edfc:	str	r9, [r7, #8]
   1ee00:	bl	14d04 <RSA_free@plt>
   1ee04:	mov	r0, sl
   1ee08:	bl	14f80 <BN_free@plt>
   1ee0c:	b	1ec34 <fputs@plt+0x9ca8>
   1ee10:	mov	r0, #716	; 0x2cc
   1ee14:	str	r0, [r7, #16]
   1ee18:	b	1ed50 <fputs@plt+0x9dc4>
   1ee1c:	mov	r1, r0
   1ee20:	mov	r0, r8
   1ee24:	bl	14dd0 <EC_KEY_set_asn1_flag@plt>
   1ee28:	str	r8, [r7, #20]
   1ee2c:	mov	r0, r6
   1ee30:	bl	140ec <EC_KEY_free@plt>
   1ee34:	b	1ec34 <fputs@plt+0x9ca8>
   1ee38:	mvn	r4, #55	; 0x37
   1ee3c:	b	1ec9c <fputs@plt+0x9d10>
   1ee40:	mvn	r4, #9
   1ee44:	b	1ec40 <fputs@plt+0x9cb4>
   1ee48:	mvn	r4, #1
   1ee4c:	b	1ec40 <fputs@plt+0x9cb4>
   1ee50:	mvn	r4, #9
   1ee54:	b	1ec9c <fputs@plt+0x9d10>
   1ee58:	andeq	r0, r1, r1
   1ee5c:	andeq	r0, r0, r9, lsl #4
   1ee60:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   1ee64:	andeq	r0, r0, fp, asr #5
   1ee68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ee6c:	mov	r2, #0
   1ee70:	ldr	r8, [pc, #1040]	; 1f288 <fputs@plt+0xa2fc>
   1ee74:	sub	sp, sp, #44	; 0x2c
   1ee78:	mov	r7, r0
   1ee7c:	ldr	r3, [r8]
   1ee80:	str	r2, [r1]
   1ee84:	ldr	r0, [r0]
   1ee88:	mov	r9, r1
   1ee8c:	str	r3, [sp, #36]	; 0x24
   1ee90:	cmp	r0, #7
   1ee94:	ldrls	pc, [pc, r0, lsl #2]
   1ee98:	b	1f264 <fputs@plt+0xa2d8>
   1ee9c:	andeq	pc, r1, ip, ror #1
   1eea0:	andeq	pc, r1, r4, lsr #32
   1eea4:	andeq	lr, r1, r0, asr #31
   1eea8:			; <UNDEFINED> instruction: 0x0001eebc
   1eeac:	andeq	pc, r1, ip, ror #1
   1eeb0:	andeq	pc, r1, r4, lsr #32
   1eeb4:	andeq	lr, r1, r0, asr #31
   1eeb8:			; <UNDEFINED> instruction: 0x0001eebc
   1eebc:	bl	1d938 <fputs@plt+0x89ac>
   1eec0:	subs	r6, r0, #0
   1eec4:	beq	1f19c <fputs@plt+0xa210>
   1eec8:	ldr	r3, [r7, #28]
   1eecc:	cmp	r3, #0
   1eed0:	beq	1ef18 <fputs@plt+0x9f8c>
   1eed4:	mov	r0, #32
   1eed8:	bl	14a7c <malloc@plt>
   1eedc:	cmp	r0, #0
   1eee0:	mov	r5, r0
   1eee4:	str	r0, [r6, #28]
   1eee8:	beq	1f1c0 <fputs@plt+0xa234>
   1eeec:	ldr	ip, [r7, #28]
   1eef0:	ldr	r0, [ip]
   1eef4:	ldr	r1, [ip, #4]
   1eef8:	ldr	r2, [ip, #8]
   1eefc:	ldr	r3, [ip, #12]
   1ef00:	stmia	r5!, {r0, r1, r2, r3}
   1ef04:	ldr	r0, [ip, #16]
   1ef08:	ldr	r1, [ip, #20]
   1ef0c:	ldr	r2, [ip, #24]
   1ef10:	ldr	r3, [ip, #28]
   1ef14:	stmia	r5!, {r0, r1, r2, r3}
   1ef18:	ldr	r1, [r7]
   1ef1c:	cmp	r1, #3
   1ef20:	movne	r2, #7
   1ef24:	ldrne	r3, [pc, #864]	; 1f28c <fputs@plt+0xa300>
   1ef28:	bne	1ef3c <fputs@plt+0x9fb0>
   1ef2c:	b	1ef48 <fputs@plt+0x9fbc>
   1ef30:	cmp	r2, r1
   1ef34:	beq	1f160 <fputs@plt+0xa1d4>
   1ef38:	ldr	r2, [r3, #40]	; 0x28
   1ef3c:	cmn	r2, #1
   1ef40:	add	r3, r3, #28
   1ef44:	bne	1ef30 <fputs@plt+0x9fa4>
   1ef48:	mov	r4, #0
   1ef4c:	str	r6, [r9]
   1ef50:	mov	sl, r4
   1ef54:	mov	fp, r4
   1ef58:	mov	r5, r4
   1ef5c:	mov	r7, r4
   1ef60:	mov	r6, r4
   1ef64:	str	r4, [sp]
   1ef68:	str	r4, [sp, #4]
   1ef6c:	mov	r0, r6
   1ef70:	bl	1d72c <fputs@plt+0x87a0>
   1ef74:	mov	r0, r5
   1ef78:	bl	14614 <BN_clear_free@plt>
   1ef7c:	mov	r0, fp
   1ef80:	bl	14614 <BN_clear_free@plt>
   1ef84:	ldr	r0, [sp, #4]
   1ef88:	bl	14614 <BN_clear_free@plt>
   1ef8c:	ldr	r0, [sp]
   1ef90:	bl	14614 <BN_clear_free@plt>
   1ef94:	mov	r0, sl
   1ef98:	bl	14614 <BN_clear_free@plt>
   1ef9c:	mov	r0, r4
   1efa0:	bl	14614 <BN_clear_free@plt>
   1efa4:	ldr	r2, [sp, #36]	; 0x24
   1efa8:	ldr	r3, [r8]
   1efac:	mov	r0, r7
   1efb0:	cmp	r2, r3
   1efb4:	bne	1f260 <fputs@plt+0xa2d4>
   1efb8:	add	sp, sp, #44	; 0x2c
   1efbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1efc0:	bl	1d938 <fputs@plt+0x89ac>
   1efc4:	subs	r6, r0, #0
   1efc8:	beq	1f19c <fputs@plt+0xa210>
   1efcc:	ldr	r0, [r7, #16]
   1efd0:	str	r0, [r6, #16]
   1efd4:	bl	1477c <EC_KEY_new_by_curve_name@plt>
   1efd8:	cmp	r0, #0
   1efdc:	mov	r5, r0
   1efe0:	str	r0, [r6, #20]
   1efe4:	beq	1f1c0 <fputs@plt+0xa234>
   1efe8:	ldr	r0, [r7, #20]
   1efec:	bl	142e4 <EC_KEY_get0_public_key@plt>
   1eff0:	mov	r1, r0
   1eff4:	mov	r0, r5
   1eff8:	bl	143e0 <EC_KEY_set_public_key@plt>
   1effc:	cmp	r0, #1
   1f000:	beq	1ef18 <fputs@plt+0x9f8c>
   1f004:	mov	r4, #0
   1f008:	mov	sl, r4
   1f00c:	str	r4, [sp]
   1f010:	str	r4, [sp, #4]
   1f014:	mov	fp, r4
   1f018:	mov	r5, r4
   1f01c:	mvn	r7, #21
   1f020:	b	1ef6c <fputs@plt+0x9fe0>
   1f024:	bl	1d938 <fputs@plt+0x89ac>
   1f028:	subs	r6, r0, #0
   1f02c:	beq	1f19c <fputs@plt+0xa210>
   1f030:	add	r3, sp, #28
   1f034:	add	r2, sp, #24
   1f038:	add	r1, sp, #20
   1f03c:	ldr	r0, [r7, #12]
   1f040:	bl	14bb4 <DSA_get0_pqg@plt>
   1f044:	mov	r2, #0
   1f048:	add	r1, sp, #32
   1f04c:	ldr	r0, [r7, #12]
   1f050:	bl	144f4 <DSA_get0_key@plt>
   1f054:	ldr	r0, [sp, #20]
   1f058:	bl	145d8 <BN_dup@plt>
   1f05c:	subs	r5, r0, #0
   1f060:	str	r5, [sp, #4]
   1f064:	beq	1f1ec <fputs@plt+0xa260>
   1f068:	ldr	r0, [sp, #24]
   1f06c:	bl	145d8 <BN_dup@plt>
   1f070:	subs	fp, r0, #0
   1f074:	str	fp, [sp]
   1f078:	beq	1f230 <fputs@plt+0xa2a4>
   1f07c:	ldr	r0, [sp, #28]
   1f080:	bl	145d8 <BN_dup@plt>
   1f084:	subs	sl, r0, #0
   1f088:	beq	1f21c <fputs@plt+0xa290>
   1f08c:	ldr	r0, [sp, #32]
   1f090:	bl	145d8 <BN_dup@plt>
   1f094:	subs	r4, r0, #0
   1f098:	beq	1f20c <fputs@plt+0xa280>
   1f09c:	mov	r3, sl
   1f0a0:	mov	r2, fp
   1f0a4:	mov	r1, r5
   1f0a8:	ldr	r0, [r6, #12]
   1f0ac:	bl	146d4 <DSA_set0_pqg@plt>
   1f0b0:	cmp	r0, #0
   1f0b4:	beq	1f1dc <fputs@plt+0xa250>
   1f0b8:	mov	r2, #0
   1f0bc:	mov	r1, r4
   1f0c0:	ldr	r0, [r6, #12]
   1f0c4:	bl	14518 <DSA_set0_key@plt>
   1f0c8:	cmp	r0, #0
   1f0cc:	bne	1ef18 <fputs@plt+0x9f8c>
   1f0d0:	mov	sl, r0
   1f0d4:	str	r0, [sp]
   1f0d8:	str	r0, [sp, #4]
   1f0dc:	mov	fp, r0
   1f0e0:	mov	r5, r0
   1f0e4:	mvn	r7, #21
   1f0e8:	b	1ef6c <fputs@plt+0x9fe0>
   1f0ec:	bl	1d938 <fputs@plt+0x89ac>
   1f0f0:	subs	r6, r0, #0
   1f0f4:	beq	1f19c <fputs@plt+0xa210>
   1f0f8:	mov	r3, #0
   1f0fc:	add	r2, sp, #16
   1f100:	add	r1, sp, #12
   1f104:	ldr	r0, [r7, #8]
   1f108:	bl	14f50 <RSA_get0_key@plt>
   1f10c:	ldr	r0, [sp, #12]
   1f110:	bl	145d8 <BN_dup@plt>
   1f114:	subs	r5, r0, #0
   1f118:	beq	1f1c0 <fputs@plt+0xa234>
   1f11c:	ldr	r0, [sp, #16]
   1f120:	bl	145d8 <BN_dup@plt>
   1f124:	subs	fp, r0, #0
   1f128:	beq	1f248 <fputs@plt+0xa2bc>
   1f12c:	mov	r3, #0
   1f130:	mov	r2, fp
   1f134:	mov	r1, r5
   1f138:	ldr	r0, [r6, #8]
   1f13c:	bl	143f8 <RSA_set0_key@plt>
   1f140:	cmp	r0, #0
   1f144:	bne	1ef18 <fputs@plt+0x9f8c>
   1f148:	mov	r4, r0
   1f14c:	mov	sl, r0
   1f150:	str	r0, [sp]
   1f154:	str	r0, [sp, #4]
   1f158:	mvn	r7, #21
   1f15c:	b	1ef6c <fputs@plt+0x9fe0>
   1f160:	ldr	r3, [r3, #20]
   1f164:	cmp	r3, #0
   1f168:	beq	1ef48 <fputs@plt+0x9fbc>
   1f16c:	mov	r0, r7
   1f170:	mov	r1, r6
   1f174:	bl	1f290 <fputs@plt+0xa304>
   1f178:	subs	r7, r0, #0
   1f17c:	beq	1ef48 <fputs@plt+0x9fbc>
   1f180:	mov	r4, #0
   1f184:	mov	sl, r4
   1f188:	str	r4, [sp]
   1f18c:	str	r4, [sp, #4]
   1f190:	mov	fp, r4
   1f194:	mov	r5, r4
   1f198:	b	1ef6c <fputs@plt+0x9fe0>
   1f19c:	mov	r4, #0
   1f1a0:	mov	sl, r4
   1f1a4:	str	r4, [sp]
   1f1a8:	str	r4, [sp, #4]
   1f1ac:	mov	fp, r4
   1f1b0:	mov	r5, r4
   1f1b4:	mov	r6, r4
   1f1b8:	mvn	r7, #1
   1f1bc:	b	1ef6c <fputs@plt+0x9fe0>
   1f1c0:	mov	r4, r5
   1f1c4:	mov	sl, r5
   1f1c8:	str	r5, [sp]
   1f1cc:	str	r5, [sp, #4]
   1f1d0:	mov	fp, r5
   1f1d4:	mvn	r7, #1
   1f1d8:	b	1ef6c <fputs@plt+0x9fe0>
   1f1dc:	mov	fp, r0
   1f1e0:	mov	r5, r0
   1f1e4:	mvn	r7, #21
   1f1e8:	b	1ef6c <fputs@plt+0x9fe0>
   1f1ec:	ldr	r3, [sp, #4]
   1f1f0:	mvn	r7, #1
   1f1f4:	mov	r4, r3
   1f1f8:	mov	sl, r3
   1f1fc:	str	r3, [sp]
   1f200:	mov	fp, r3
   1f204:	mov	r5, r3
   1f208:	b	1ef6c <fputs@plt+0x9fe0>
   1f20c:	mov	fp, r4
   1f210:	mov	r5, r4
   1f214:	mvn	r7, #1
   1f218:	b	1ef6c <fputs@plt+0x9fe0>
   1f21c:	mov	r4, sl
   1f220:	mov	fp, sl
   1f224:	mov	r5, sl
   1f228:	mvn	r7, #1
   1f22c:	b	1ef6c <fputs@plt+0x9fe0>
   1f230:	ldr	r5, [sp]
   1f234:	mvn	r7, #1
   1f238:	mov	r4, r5
   1f23c:	mov	sl, r5
   1f240:	mov	fp, r5
   1f244:	b	1ef6c <fputs@plt+0x9fe0>
   1f248:	mov	r4, fp
   1f24c:	mov	sl, fp
   1f250:	str	fp, [sp]
   1f254:	str	fp, [sp, #4]
   1f258:	mvn	r7, #1
   1f25c:	b	1ef6c <fputs@plt+0x9fe0>
   1f260:	bl	14aac <__stack_chk_fail@plt>
   1f264:	mov	r4, #0
   1f268:	mov	sl, r4
   1f26c:	str	r4, [sp]
   1f270:	str	r4, [sp, #4]
   1f274:	mov	fp, r4
   1f278:	mov	r5, r4
   1f27c:	mov	r6, r4
   1f280:	mvn	r7, #13
   1f284:	b	1ef6c <fputs@plt+0x9fe0>
   1f288:	andeq	r4, r7, r0, asr #19
   1f28c:	strdeq	r4, [r4], -r8
   1f290:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f294:	subs	r7, r1, #0
   1f298:	beq	1f424 <fputs@plt+0xa498>
   1f29c:	ldr	r4, [r0, #52]	; 0x34
   1f2a0:	cmp	r4, #0
   1f2a4:	beq	1f424 <fputs@plt+0xa498>
   1f2a8:	bl	1d8c0 <fputs@plt+0x8934>
   1f2ac:	subs	r5, r0, #0
   1f2b0:	beq	1f42c <fputs@plt+0xa4a0>
   1f2b4:	ldr	r1, [r4]
   1f2b8:	ldr	r0, [r5]
   1f2bc:	bl	24230 <fputs@plt+0xf2a4>
   1f2c0:	subs	r6, r0, #0
   1f2c4:	beq	1f2d8 <fputs@plt+0xa34c>
   1f2c8:	mov	r0, r5
   1f2cc:	bl	1d844 <fputs@plt+0x88b8>
   1f2d0:	mov	r0, r6
   1f2d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f2d8:	ldr	r1, [r4, #48]	; 0x30
   1f2dc:	ldr	r0, [r5, #48]	; 0x30
   1f2e0:	bl	24230 <fputs@plt+0xf2a4>
   1f2e4:	subs	r6, r0, #0
   1f2e8:	bne	1f2c8 <fputs@plt+0xa33c>
   1f2ec:	ldr	r1, [r4, #52]	; 0x34
   1f2f0:	ldr	r0, [r5, #52]	; 0x34
   1f2f4:	bl	24230 <fputs@plt+0xf2a4>
   1f2f8:	subs	r6, r0, #0
   1f2fc:	bne	1f2c8 <fputs@plt+0xa33c>
   1f300:	ldrd	r2, [r4, #8]
   1f304:	strd	r2, [r5, #8]
   1f308:	ldr	r3, [r4, #4]
   1f30c:	str	r3, [r5, #4]
   1f310:	ldr	r0, [r4, #16]
   1f314:	cmp	r0, #0
   1f318:	streq	r6, [r5, #16]
   1f31c:	beq	1f330 <fputs@plt+0xa3a4>
   1f320:	bl	14a70 <strdup@plt>
   1f324:	cmp	r0, #0
   1f328:	str	r0, [r5, #16]
   1f32c:	beq	1f414 <fputs@plt+0xa488>
   1f330:	ldrd	r2, [r4, #32]
   1f334:	strd	r2, [r5, #32]
   1f338:	ldrd	r2, [r4, #40]	; 0x28
   1f33c:	strd	r2, [r5, #40]	; 0x28
   1f340:	ldr	r0, [r4, #56]	; 0x38
   1f344:	cmp	r0, #0
   1f348:	streq	r0, [r5, #56]	; 0x38
   1f34c:	beq	1f360 <fputs@plt+0xa3d4>
   1f350:	add	r1, r5, #56	; 0x38
   1f354:	bl	1ee68 <fputs@plt+0x9edc>
   1f358:	cmp	r0, #0
   1f35c:	bne	1f3ac <fputs@plt+0xa420>
   1f360:	ldr	r0, [r4, #60]	; 0x3c
   1f364:	cmp	r0, #0
   1f368:	beq	1f37c <fputs@plt+0xa3f0>
   1f36c:	bl	14a70 <strdup@plt>
   1f370:	cmp	r0, #0
   1f374:	str	r0, [r5, #60]	; 0x3c
   1f378:	beq	1f414 <fputs@plt+0xa488>
   1f37c:	ldr	r0, [r4, #20]
   1f380:	cmp	r0, #256	; 0x100
   1f384:	bhi	1f41c <fputs@plt+0xa490>
   1f388:	cmp	r0, #0
   1f38c:	bne	1f3b4 <fputs@plt+0xa428>
   1f390:	str	r0, [r5, #20]
   1f394:	ldr	r0, [r7, #52]	; 0x34
   1f398:	cmp	r0, #0
   1f39c:	beq	1f3a4 <fputs@plt+0xa418>
   1f3a0:	bl	1d844 <fputs@plt+0x88b8>
   1f3a4:	str	r5, [r7, #52]	; 0x34
   1f3a8:	b	1f2d0 <fputs@plt+0xa344>
   1f3ac:	mov	r6, r0
   1f3b0:	b	1f2c8 <fputs@plt+0xa33c>
   1f3b4:	mov	r1, #4
   1f3b8:	bl	14314 <calloc@plt>
   1f3bc:	cmp	r0, #0
   1f3c0:	mov	r9, r0
   1f3c4:	str	r0, [r5, #24]
   1f3c8:	beq	1f414 <fputs@plt+0xa488>
   1f3cc:	ldr	r0, [r4, #20]
   1f3d0:	cmp	r0, #0
   1f3d4:	beq	1f390 <fputs@plt+0xa404>
   1f3d8:	mov	r8, #0
   1f3dc:	b	1f3f0 <fputs@plt+0xa464>
   1f3e0:	ldr	r0, [r4, #20]
   1f3e4:	add	r8, r8, #1
   1f3e8:	cmp	r0, r8
   1f3ec:	bls	1f390 <fputs@plt+0xa404>
   1f3f0:	ldr	r3, [r4, #24]
   1f3f4:	ldr	r0, [r3, r8, lsl #2]
   1f3f8:	bl	14a70 <strdup@plt>
   1f3fc:	str	r0, [r9, r8, lsl #2]
   1f400:	ldr	r9, [r5, #24]
   1f404:	ldr	r3, [r9, r8, lsl #2]
   1f408:	cmp	r3, #0
   1f40c:	bne	1f3e0 <fputs@plt+0xa454>
   1f410:	str	r8, [r5, #20]
   1f414:	mvn	r6, #1
   1f418:	b	1f2c8 <fputs@plt+0xa33c>
   1f41c:	mvn	r6, #9
   1f420:	b	1f2c8 <fputs@plt+0xa33c>
   1f424:	mvn	r6, #9
   1f428:	b	1f2d0 <fputs@plt+0xa344>
   1f42c:	mvn	r6, #1
   1f430:	b	1f2d0 <fputs@plt+0xa344>
   1f434:	cmp	r1, #0
   1f438:	cmpne	r0, #0
   1f43c:	beq	1f4b8 <fputs@plt+0xa52c>
   1f440:	ldr	ip, [r0]
   1f444:	cmp	ip, #3
   1f448:	beq	1f470 <fputs@plt+0xa4e4>
   1f44c:	mov	r2, #7
   1f450:	ldr	r3, [pc, #112]	; 1f4c8 <fputs@plt+0xa53c>
   1f454:	b	1f464 <fputs@plt+0xa4d8>
   1f458:	cmp	ip, r2
   1f45c:	beq	1f478 <fputs@plt+0xa4ec>
   1f460:	ldr	r2, [r3, #40]	; 0x28
   1f464:	cmn	r2, #1
   1f468:	add	r3, r3, #28
   1f46c:	bne	1f458 <fputs@plt+0xa4cc>
   1f470:	mov	r0, #0
   1f474:	bx	lr
   1f478:	ldr	r3, [r3, #20]
   1f47c:	cmp	r3, #0
   1f480:	beq	1f470 <fputs@plt+0xa4e4>
   1f484:	ldr	r3, [r0, #52]	; 0x34
   1f488:	cmp	r3, #0
   1f48c:	beq	1f4b8 <fputs@plt+0xa52c>
   1f490:	ldr	r0, [r3, #60]	; 0x3c
   1f494:	cmp	r0, #0
   1f498:	beq	1f4b8 <fputs@plt+0xa52c>
   1f49c:	push	{r4, lr}
   1f4a0:	mov	r2, #0
   1f4a4:	bl	2dd44 <error@@Base+0x3b4>
   1f4a8:	cmp	r0, #1
   1f4ac:	bne	1f4c0 <fputs@plt+0xa534>
   1f4b0:	mov	r0, #0
   1f4b4:	pop	{r4, pc}
   1f4b8:	mvn	r0, #9
   1f4bc:	bx	lr
   1f4c0:	mvn	r0, #57	; 0x39
   1f4c4:	pop	{r4, pc}
   1f4c8:	strdeq	r4, [r4], -r8
   1f4cc:	b	1ce60 <fputs@plt+0x7ed4>
   1f4d0:	push	{r4, r5, r6, r7, lr}
   1f4d4:	mov	r5, r0
   1f4d8:	ldr	r4, [pc, #152]	; 1f578 <fputs@plt+0xa5ec>
   1f4dc:	sub	sp, sp, #12
   1f4e0:	mov	r3, #0
   1f4e4:	ldr	r0, [r4]
   1f4e8:	cmp	r2, #0
   1f4ec:	str	r0, [sp, #4]
   1f4f0:	str	r3, [sp]
   1f4f4:	beq	1f564 <fputs@plt+0xa5d8>
   1f4f8:	mov	r0, r2
   1f4fc:	mov	r6, r1
   1f500:	bl	1ce60 <fputs@plt+0x7ed4>
   1f504:	subs	r7, r0, #0
   1f508:	beq	1f56c <fputs@plt+0xa5e0>
   1f50c:	mov	r1, r6
   1f510:	mov	r0, r5
   1f514:	mov	r2, sp
   1f518:	bl	1c9c8 <fputs@plt+0x7a3c>
   1f51c:	cmp	r0, #0
   1f520:	beq	1f53c <fputs@plt+0xa5b0>
   1f524:	ldr	r2, [sp, #4]
   1f528:	ldr	r3, [r4]
   1f52c:	cmp	r2, r3
   1f530:	bne	1f574 <fputs@plt+0xa5e8>
   1f534:	add	sp, sp, #12
   1f538:	pop	{r4, r5, r6, r7, pc}
   1f53c:	ldr	r5, [sp]
   1f540:	mov	r0, r7
   1f544:	mov	r1, r5
   1f548:	bl	14ee4 <strcmp@plt>
   1f54c:	mov	r6, r0
   1f550:	mov	r0, r5
   1f554:	bl	14548 <free@plt>
   1f558:	cmp	r6, #0
   1f55c:	mvnne	r0, #57	; 0x39
   1f560:	bne	1f524 <fputs@plt+0xa598>
   1f564:	mov	r0, #0
   1f568:	b	1f524 <fputs@plt+0xa598>
   1f56c:	mvn	r0, #9
   1f570:	b	1f524 <fputs@plt+0xa598>
   1f574:	bl	14aac <__stack_chk_fail@plt>
   1f578:	andeq	r4, r7, r0, asr #19
   1f57c:	cmp	r1, #0
   1f580:	push	{r4, r5, lr}
   1f584:	movne	ip, #0
   1f588:	strne	ip, [r1]
   1f58c:	ldr	lr, [sp, #12]
   1f590:	cmp	r2, #0
   1f594:	movne	ip, #0
   1f598:	strne	ip, [r2]
   1f59c:	cmp	lr, #1048576	; 0x100000
   1f5a0:	ldr	r5, [sp, #16]
   1f5a4:	ldr	r4, [sp, #20]
   1f5a8:	bhi	1f61c <fputs@plt+0xa690>
   1f5ac:	ldr	ip, [r0]
   1f5b0:	cmp	ip, #7
   1f5b4:	ldrls	pc, [pc, ip, lsl #2]
   1f5b8:	b	1f624 <fputs@plt+0xa698>
   1f5bc:	andeq	pc, r1, ip, ror #11
   1f5c0:	strdeq	pc, [r1], -ip
   1f5c4:	andeq	pc, r1, ip, lsl #12
   1f5c8:	ldrdeq	pc, [r1], -ip
   1f5cc:	andeq	pc, r1, ip, ror #11
   1f5d0:	strdeq	pc, [r1], -ip
   1f5d4:	andeq	pc, r1, ip, lsl #12
   1f5d8:	ldrdeq	pc, [r1], -ip
   1f5dc:	str	r4, [sp, #16]
   1f5e0:	str	lr, [sp, #12]
   1f5e4:	pop	{r4, r5, lr}
   1f5e8:	b	37c50 <error@@Base+0xa2c0>
   1f5ec:	str	r5, [sp, #16]
   1f5f0:	str	lr, [sp, #12]
   1f5f4:	pop	{r4, r5, lr}
   1f5f8:	b	357e8 <error@@Base+0x7e58>
   1f5fc:	str	r4, [sp, #16]
   1f600:	str	lr, [sp, #12]
   1f604:	pop	{r4, r5, lr}
   1f608:	b	34aec <error@@Base+0x715c>
   1f60c:	str	r4, [sp, #16]
   1f610:	str	lr, [sp, #12]
   1f614:	pop	{r4, r5, lr}
   1f618:	b	3502c <error@@Base+0x769c>
   1f61c:	mvn	r0, #9
   1f620:	pop	{r4, r5, pc}
   1f624:	mvn	r0, #13
   1f628:	pop	{r4, r5, pc}
   1f62c:	ldr	ip, [sp, #12]
   1f630:	cmp	ip, #0
   1f634:	bne	1f63c <fputs@plt+0xa6b0>
   1f638:	b	1f57c <fputs@plt+0xa5f0>
   1f63c:	mvn	r0, #9
   1f640:	bx	lr
   1f644:	push	{r4, r5, lr}
   1f648:	ldr	lr, [sp, #12]
   1f64c:	ldr	r5, [sp, #16]
   1f650:	cmp	lr, #1048576	; 0x100000
   1f654:	movls	ip, #0
   1f658:	movhi	ip, #1
   1f65c:	cmp	r2, #0
   1f660:	moveq	ip, #1
   1f664:	cmp	ip, #0
   1f668:	ldr	r4, [sp, #20]
   1f66c:	bne	1f6e0 <fputs@plt+0xa754>
   1f670:	ldr	ip, [r0]
   1f674:	cmp	ip, #7
   1f678:	ldrls	pc, [pc, ip, lsl #2]
   1f67c:	b	1f6e8 <fputs@plt+0xa75c>
   1f680:			; <UNDEFINED> instruction: 0x0001f6b0
   1f684:	andeq	pc, r1, r0, asr #13
   1f688:	ldrdeq	pc, [r1], -r0
   1f68c:	andeq	pc, r1, r0, lsr #13
   1f690:			; <UNDEFINED> instruction: 0x0001f6b0
   1f694:	andeq	pc, r1, r0, asr #13
   1f698:	ldrdeq	pc, [r1], -r0
   1f69c:	andeq	pc, r1, r0, lsr #13
   1f6a0:	str	r4, [sp, #16]
   1f6a4:	str	lr, [sp, #12]
   1f6a8:	pop	{r4, r5, lr}
   1f6ac:	b	37e18 <error@@Base+0xa488>
   1f6b0:	str	r5, [sp, #16]
   1f6b4:	str	lr, [sp, #12]
   1f6b8:	pop	{r4, r5, lr}
   1f6bc:	b	35aa4 <error@@Base+0x8114>
   1f6c0:	str	r4, [sp, #16]
   1f6c4:	str	lr, [sp, #12]
   1f6c8:	pop	{r4, r5, lr}
   1f6cc:	b	34d24 <error@@Base+0x7394>
   1f6d0:	str	r4, [sp, #16]
   1f6d4:	str	lr, [sp, #12]
   1f6d8:	pop	{r4, r5, lr}
   1f6dc:	b	35240 <error@@Base+0x78b0>
   1f6e0:	mvn	r0, #9
   1f6e4:	pop	{r4, r5, pc}
   1f6e8:	mvn	r0, #13
   1f6ec:	pop	{r4, r5, pc}
   1f6f0:	ldr	r2, [r0]
   1f6f4:	cmp	r2, #3
   1f6f8:	bhi	1f72c <fputs@plt+0xa7a0>
   1f6fc:	ldr	r3, [pc, #56]	; 1f73c <fputs@plt+0xa7b0>
   1f700:	push	{r4, r5, r6, lr}
   1f704:	add	r3, r3, r2, lsl #2
   1f708:	mov	r4, r0
   1f70c:	ldr	r5, [r3, #540]	; 0x21c
   1f710:	bl	1d8c0 <fputs@plt+0x8934>
   1f714:	cmp	r0, #0
   1f718:	str	r0, [r4, #52]	; 0x34
   1f71c:	beq	1f734 <fputs@plt+0xa7a8>
   1f720:	str	r5, [r4]
   1f724:	mov	r0, #0
   1f728:	pop	{r4, r5, r6, pc}
   1f72c:	mvn	r0, #9
   1f730:	bx	lr
   1f734:	mvn	r0, #1
   1f738:	pop	{r4, r5, r6, pc}
   1f73c:	strdeq	r4, [r4], -r8
   1f740:	ldr	r1, [r0]
   1f744:	cmp	r1, #3
   1f748:	beq	1f770 <fputs@plt+0xa7e4>
   1f74c:	mov	r3, #7
   1f750:	ldr	r2, [pc, #168]	; 1f800 <fputs@plt+0xa874>
   1f754:	b	1f764 <fputs@plt+0xa7d8>
   1f758:	cmp	r1, r3
   1f75c:	beq	1f778 <fputs@plt+0xa7ec>
   1f760:	ldr	r3, [r2, #40]	; 0x28
   1f764:	cmn	r3, #1
   1f768:	add	r2, r2, #28
   1f76c:	bne	1f758 <fputs@plt+0xa7cc>
   1f770:	mvn	r0, #13
   1f774:	bx	lr
   1f778:	ldr	r2, [r2, #20]
   1f77c:	cmp	r2, #0
   1f780:	beq	1f770 <fputs@plt+0xa7e4>
   1f784:	push	{r4, lr}
   1f788:	mov	r4, r0
   1f78c:	ldr	r0, [r0, #52]	; 0x34
   1f790:	cmp	r0, #0
   1f794:	beq	1f7a0 <fputs@plt+0xa814>
   1f798:	bl	1d844 <fputs@plt+0x88b8>
   1f79c:	ldr	r3, [r4]
   1f7a0:	mov	r1, #0
   1f7a4:	sub	r2, r3, #4
   1f7a8:	str	r1, [r4, #52]	; 0x34
   1f7ac:	cmp	r2, #5
   1f7b0:	ldrls	pc, [pc, r2, lsl #2]
   1f7b4:	b	1f7d4 <fputs@plt+0xa848>
   1f7b8:	ldrdeq	pc, [r1], -r0
   1f7bc:	andeq	pc, r1, r0, ror #15
   1f7c0:	andeq	pc, r1, r8, ror #15
   1f7c4:	strdeq	pc, [r1], -r0
   1f7c8:	ldrdeq	pc, [r1], -r4
   1f7cc:	strdeq	pc, [r1], -r8
   1f7d0:	mov	r3, #0
   1f7d4:	str	r3, [r4]
   1f7d8:	mov	r0, #0
   1f7dc:	pop	{r4, pc}
   1f7e0:	mov	r3, #1
   1f7e4:	b	1f7d4 <fputs@plt+0xa848>
   1f7e8:	mov	r3, #2
   1f7ec:	b	1f7d4 <fputs@plt+0xa848>
   1f7f0:	mov	r3, #3
   1f7f4:	b	1f7d4 <fputs@plt+0xa848>
   1f7f8:	mov	r3, #8
   1f7fc:	b	1f7d4 <fputs@plt+0xa848>
   1f800:	strdeq	r4, [r4], -r8
   1f804:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f808:	subs	r4, r0, #0
   1f80c:	ldr	r6, [pc, #1372]	; 1fd70 <fputs@plt+0xade4>
   1f810:	sub	sp, sp, #108	; 0x6c
   1f814:	mov	r5, r1
   1f818:	ldr	r0, [r6]
   1f81c:	mov	r1, #0
   1f820:	str	r0, [sp, #100]	; 0x64
   1f824:	str	r1, [sp, #24]
   1f828:	str	r1, [sp, #28]
   1f82c:	str	r1, [sp, #40]	; 0x28
   1f830:	ldr	r9, [sp, #144]	; 0x90
   1f834:	beq	1fd34 <fputs@plt+0xada8>
   1f838:	ldr	r0, [r4, #52]	; 0x34
   1f83c:	cmp	r0, r1
   1f840:	beq	1fd34 <fputs@plt+0xada8>
   1f844:	mov	r8, r3
   1f848:	ldr	r3, [r0]
   1f84c:	cmp	r5, r1
   1f850:	cmpne	r3, r1
   1f854:	beq	1fd34 <fputs@plt+0xada8>
   1f858:	ldr	r1, [r4]
   1f85c:	cmp	r1, #3
   1f860:	beq	1f88c <fputs@plt+0xa900>
   1f864:	mov	r7, r2
   1f868:	ldr	r3, [pc, #1284]	; 1fd74 <fputs@plt+0xade8>
   1f86c:	mov	r2, #7
   1f870:	b	1f880 <fputs@plt+0xa8f4>
   1f874:	cmp	r1, r2
   1f878:	beq	1f8ac <fputs@plt+0xa920>
   1f87c:	ldr	r2, [r3, #40]	; 0x28
   1f880:	cmn	r2, #1
   1f884:	add	r3, r3, #28
   1f888:	bne	1f874 <fputs@plt+0xa8e8>
   1f88c:	mvn	fp, #13
   1f890:	ldr	r1, [sp, #100]	; 0x64
   1f894:	ldr	r3, [r6]
   1f898:	mov	r0, fp
   1f89c:	cmp	r1, r3
   1f8a0:	bne	1fd5c <fputs@plt+0xadd0>
   1f8a4:	add	sp, sp, #108	; 0x6c
   1f8a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f8ac:	ldr	r3, [r3, #20]
   1f8b0:	cmp	r3, #0
   1f8b4:	beq	1f88c <fputs@plt+0xa900>
   1f8b8:	ldr	r3, [r5]
   1f8bc:	cmp	r3, #0
   1f8c0:	blt	1f9a8 <fputs@plt+0xaa1c>
   1f8c4:	cmp	r3, #3
   1f8c8:	ble	1f8d4 <fputs@plt+0xa948>
   1f8cc:	cmp	r3, #8
   1f8d0:	bne	1f9a8 <fputs@plt+0xaa1c>
   1f8d4:	cmp	r7, #0
   1f8d8:	ldr	r1, [r0, #60]	; 0x3c
   1f8dc:	beq	1fa0c <fputs@plt+0xaa80>
   1f8e0:	cmp	r1, #0
   1f8e4:	beq	1f8f8 <fputs@plt+0xa96c>
   1f8e8:	mov	r0, r7
   1f8ec:	bl	14ee4 <strcmp@plt>
   1f8f0:	cmp	r0, #0
   1f8f4:	bne	1fd34 <fputs@plt+0xada8>
   1f8f8:	mov	r3, #0
   1f8fc:	add	r2, sp, #32
   1f900:	add	r1, sp, #24
   1f904:	mov	r0, r5
   1f908:	bl	1cdac <fputs@plt+0x7e20>
   1f90c:	cmp	r0, #0
   1f910:	bne	1f9a8 <fputs@plt+0xaa1c>
   1f914:	ldr	r3, [r4, #52]	; 0x34
   1f918:	ldr	sl, [r3]
   1f91c:	mov	r0, sl
   1f920:	bl	1bde0 <fputs@plt+0x6e54>
   1f924:	ldr	r1, [r4]
   1f928:	ldr	r0, [r4, #16]
   1f92c:	ldr	r3, [pc, #1088]	; 1fd74 <fputs@plt+0xade8>
   1f930:	mov	r2, #3
   1f934:	b	1f948 <fputs@plt+0xa9bc>
   1f938:	add	r3, r3, #28
   1f93c:	ldr	r2, [r3, #12]
   1f940:	cmn	r2, #1
   1f944:	beq	1f9b0 <fputs@plt+0xaa24>
   1f948:	cmp	r1, r2
   1f94c:	bne	1f938 <fputs@plt+0xa9ac>
   1f950:	ldr	r2, [r3, #16]
   1f954:	cmp	r0, r2
   1f958:	cmpne	r2, #0
   1f95c:	bne	1f938 <fputs@plt+0xa9ac>
   1f960:	ldr	r1, [r3]
   1f964:	mov	r0, sl
   1f968:	bl	24620 <fputs@plt+0xf694>
   1f96c:	subs	fp, r0, #0
   1f970:	beq	1f9c4 <fputs@plt+0xaa38>
   1f974:	mov	r3, #0
   1f978:	str	r3, [sp, #16]
   1f97c:	mov	r0, sl
   1f980:	bl	1bde0 <fputs@plt+0x6e54>
   1f984:	ldr	r0, [sp, #28]
   1f988:	bl	14548 <free@plt>
   1f98c:	ldr	r0, [sp, #24]
   1f990:	bl	14548 <free@plt>
   1f994:	ldr	r0, [sp, #40]	; 0x28
   1f998:	bl	14548 <free@plt>
   1f99c:	ldr	r0, [sp, #16]
   1f9a0:	bl	1bb5c <fputs@plt+0x6bd0>
   1f9a4:	b	1f890 <fputs@plt+0xa904>
   1f9a8:	mvn	fp, #18
   1f9ac:	b	1f890 <fputs@plt+0xa904>
   1f9b0:	ldr	r1, [pc, #960]	; 1fd78 <fputs@plt+0xadec>
   1f9b4:	mov	r0, sl
   1f9b8:	bl	24620 <fputs@plt+0xf694>
   1f9bc:	subs	fp, r0, #0
   1f9c0:	bne	1f974 <fputs@plt+0xa9e8>
   1f9c4:	add	r0, sp, #68	; 0x44
   1f9c8:	mov	r1, #32
   1f9cc:	bl	3c424 <error@@Base+0xea94>
   1f9d0:	add	r1, sp, #68	; 0x44
   1f9d4:	mov	r2, #32
   1f9d8:	mov	r0, sl
   1f9dc:	bl	2456c <fputs@plt+0xf5e0>
   1f9e0:	subs	fp, r0, #0
   1f9e4:	bne	1f974 <fputs@plt+0xa9e8>
   1f9e8:	ldr	r3, [r4]
   1f9ec:	sub	r3, r3, #4
   1f9f0:	cmp	r3, #3
   1f9f4:	ldrls	pc, [pc, r3, lsl #2]
   1f9f8:	b	1fd60 <fputs@plt+0xadd4>
   1f9fc:	strdeq	pc, [r1], -r4
   1fa00:	andeq	pc, r1, ip, ror ip	; <UNPREDICTABLE>
   1fa04:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
   1fa08:	andeq	pc, r1, r4, lsl sl	; <UNPREDICTABLE>
   1fa0c:	mov	r7, r1
   1fa10:	b	1f8f8 <fputs@plt+0xa96c>
   1fa14:	mov	r2, #32
   1fa18:	ldr	r1, [r4, #28]
   1fa1c:	mov	r0, sl
   1fa20:	bl	2456c <fputs@plt+0xf5e0>
   1fa24:	subs	fp, r0, #0
   1fa28:	bne	1f974 <fputs@plt+0xa9e8>
   1fa2c:	ldr	r3, [r4, #52]	; 0x34
   1fa30:	mov	r0, sl
   1fa34:	ldrd	r2, [r3, #8]
   1fa38:	bl	24398 <fputs@plt+0xf40c>
   1fa3c:	subs	fp, r0, #0
   1fa40:	bne	1f974 <fputs@plt+0xa9e8>
   1fa44:	ldr	r3, [r4, #52]	; 0x34
   1fa48:	mov	r0, sl
   1fa4c:	ldr	r1, [r3, #4]
   1fa50:	bl	24438 <fputs@plt+0xf4ac>
   1fa54:	subs	fp, r0, #0
   1fa58:	bne	1f974 <fputs@plt+0xa9e8>
   1fa5c:	ldr	r3, [r4, #52]	; 0x34
   1fa60:	mov	r0, sl
   1fa64:	ldr	r1, [r3, #16]
   1fa68:	bl	24620 <fputs@plt+0xf694>
   1fa6c:	subs	fp, r0, #0
   1fa70:	bne	1f974 <fputs@plt+0xa9e8>
   1fa74:	bl	1b974 <fputs@plt+0x69e8>
   1fa78:	subs	r3, r0, #0
   1fa7c:	str	r3, [sp, #16]
   1fa80:	beq	1fd4c <fputs@plt+0xadc0>
   1fa84:	ldr	r1, [r4, #52]	; 0x34
   1fa88:	ldr	r3, [r1, #20]
   1fa8c:	cmp	r3, #0
   1fa90:	movne	r3, fp
   1fa94:	beq	1facc <fputs@plt+0xab40>
   1fa98:	ldr	r2, [r1, #24]
   1fa9c:	ldr	r0, [sp, #16]
   1faa0:	str	r3, [sp, #20]
   1faa4:	ldr	r1, [r2, r3, lsl #2]
   1faa8:	bl	24620 <fputs@plt+0xf694>
   1faac:	subs	fp, r0, #0
   1fab0:	bne	1f97c <fputs@plt+0xa9f0>
   1fab4:	ldr	r1, [r4, #52]	; 0x34
   1fab8:	ldr	r3, [sp, #20]
   1fabc:	ldr	r2, [r1, #20]
   1fac0:	add	r3, r3, #1
   1fac4:	cmp	r2, r3
   1fac8:	bhi	1fa98 <fputs@plt+0xab0c>
   1facc:	ldr	r1, [sp, #16]
   1fad0:	mov	r0, sl
   1fad4:	bl	24650 <fputs@plt+0xf6c4>
   1fad8:	subs	fp, r0, #0
   1fadc:	bne	1f97c <fputs@plt+0xa9f0>
   1fae0:	ldr	r3, [r4, #52]	; 0x34
   1fae4:	mov	r0, sl
   1fae8:	ldrd	r2, [r3, #32]
   1faec:	bl	24398 <fputs@plt+0xf40c>
   1faf0:	subs	fp, r0, #0
   1faf4:	bne	1f97c <fputs@plt+0xa9f0>
   1faf8:	ldr	r3, [r4, #52]	; 0x34
   1fafc:	mov	r0, sl
   1fb00:	ldrd	r2, [r3, #40]	; 0x28
   1fb04:	bl	24398 <fputs@plt+0xf40c>
   1fb08:	subs	fp, r0, #0
   1fb0c:	bne	1f97c <fputs@plt+0xa9f0>
   1fb10:	ldr	r3, [r4, #52]	; 0x34
   1fb14:	mov	r0, sl
   1fb18:	ldr	r1, [r3, #48]	; 0x30
   1fb1c:	bl	24650 <fputs@plt+0xf6c4>
   1fb20:	subs	fp, r0, #0
   1fb24:	bne	1f97c <fputs@plt+0xa9f0>
   1fb28:	ldr	r3, [r4, #52]	; 0x34
   1fb2c:	mov	r0, sl
   1fb30:	ldr	r1, [r3, #52]	; 0x34
   1fb34:	bl	24650 <fputs@plt+0xf6c4>
   1fb38:	subs	fp, r0, #0
   1fb3c:	bne	1f97c <fputs@plt+0xa9f0>
   1fb40:	mov	r2, fp
   1fb44:	mov	r1, fp
   1fb48:	mov	r0, sl
   1fb4c:	bl	2456c <fputs@plt+0xf5e0>
   1fb50:	subs	fp, r0, #0
   1fb54:	bne	1f97c <fputs@plt+0xa9f0>
   1fb58:	ldr	r2, [sp, #32]
   1fb5c:	ldr	r1, [sp, #24]
   1fb60:	mov	r0, sl
   1fb64:	bl	2456c <fputs@plt+0xf5e0>
   1fb68:	subs	fp, r0, #0
   1fb6c:	bne	1f97c <fputs@plt+0xa9f0>
   1fb70:	mov	r0, sl
   1fb74:	bl	1c19c <fputs@plt+0x7210>
   1fb78:	str	r0, [sp, #20]
   1fb7c:	mov	r0, sl
   1fb80:	bl	1c04c <fputs@plt+0x70c0>
   1fb84:	stmib	sp, {r7, fp}
   1fb88:	ldr	r3, [sp, #20]
   1fb8c:	str	r9, [sp, #12]
   1fb90:	add	r2, sp, #36	; 0x24
   1fb94:	add	r1, sp, #28
   1fb98:	str	r0, [sp]
   1fb9c:	mov	r0, r5
   1fba0:	blx	r8
   1fba4:	subs	fp, r0, #0
   1fba8:	bne	1f97c <fputs@plt+0xa9f0>
   1fbac:	add	r2, sp, #40	; 0x28
   1fbb0:	ldr	r1, [sp, #36]	; 0x24
   1fbb4:	ldr	r0, [sp, #28]
   1fbb8:	bl	1c9c8 <fputs@plt+0x7a3c>
   1fbbc:	subs	fp, r0, #0
   1fbc0:	bne	1f97c <fputs@plt+0xa9f0>
   1fbc4:	cmp	r7, #0
   1fbc8:	beq	1fbe0 <fputs@plt+0xac54>
   1fbcc:	mov	r0, r7
   1fbd0:	ldr	r1, [sp, #40]	; 0x28
   1fbd4:	bl	14ee4 <strcmp@plt>
   1fbd8:	cmp	r0, #0
   1fbdc:	bne	1fd54 <fputs@plt+0xadc8>
   1fbe0:	ldr	r3, [r4, #52]	; 0x34
   1fbe4:	mov	r0, sl
   1fbe8:	ldr	r2, [r3, #60]	; 0x3c
   1fbec:	cmp	r2, #0
   1fbf0:	ldreq	r1, [sp, #40]	; 0x28
   1fbf4:	streq	r2, [sp, #40]	; 0x28
   1fbf8:	streq	r1, [r3, #60]	; 0x3c
   1fbfc:	ldr	r2, [sp, #36]	; 0x24
   1fc00:	ldr	r1, [sp, #28]
   1fc04:	bl	2456c <fputs@plt+0xf5e0>
   1fc08:	subs	fp, r0, #0
   1fc0c:	beq	1f984 <fputs@plt+0xa9f8>
   1fc10:	b	1f97c <fputs@plt+0xa9f0>
   1fc14:	ldr	r3, [r4, #16]
   1fc18:	ldr	r2, [pc, #348]	; 1fd7c <fputs@plt+0xadf0>
   1fc1c:	cmp	r3, r2
   1fc20:	beq	1fd44 <fputs@plt+0xadb8>
   1fc24:	cmp	r3, #716	; 0x2cc
   1fc28:	beq	1fd3c <fputs@plt+0xadb0>
   1fc2c:	sub	r2, r2, #300	; 0x12c
   1fc30:	cmp	r3, r2
   1fc34:	ldr	r1, [pc, #324]	; 1fd80 <fputs@plt+0xadf4>
   1fc38:	movne	r1, #0
   1fc3c:	mov	r0, sl
   1fc40:	bl	24620 <fputs@plt+0xf694>
   1fc44:	subs	fp, r0, #0
   1fc48:	bne	1f974 <fputs@plt+0xa9e8>
   1fc4c:	ldr	r0, [r4, #20]
   1fc50:	bl	142e4 <EC_KEY_get0_public_key@plt>
   1fc54:	mov	fp, r0
   1fc58:	ldr	r0, [r4, #20]
   1fc5c:	bl	144d0 <EC_KEY_get0_group@plt>
   1fc60:	mov	r1, fp
   1fc64:	mov	r2, r0
   1fc68:	mov	r0, sl
   1fc6c:	bl	2536c <fputs@plt+0x103e0>
   1fc70:	subs	fp, r0, #0
   1fc74:	beq	1fa2c <fputs@plt+0xaaa0>
   1fc78:	b	1f974 <fputs@plt+0xa9e8>
   1fc7c:	add	r3, sp, #60	; 0x3c
   1fc80:	add	r2, sp, #56	; 0x38
   1fc84:	add	r1, sp, #52	; 0x34
   1fc88:	ldr	r0, [r4, #12]
   1fc8c:	bl	14bb4 <DSA_get0_pqg@plt>
   1fc90:	mov	r2, #0
   1fc94:	add	r1, sp, #64	; 0x40
   1fc98:	ldr	r0, [r4, #12]
   1fc9c:	bl	144f4 <DSA_get0_key@plt>
   1fca0:	ldr	r1, [sp, #52]	; 0x34
   1fca4:	mov	r0, sl
   1fca8:	bl	2514c <fputs@plt+0x101c0>
   1fcac:	subs	fp, r0, #0
   1fcb0:	bne	1f974 <fputs@plt+0xa9e8>
   1fcb4:	ldr	r1, [sp, #56]	; 0x38
   1fcb8:	mov	r0, sl
   1fcbc:	bl	2514c <fputs@plt+0x101c0>
   1fcc0:	subs	fp, r0, #0
   1fcc4:	bne	1f974 <fputs@plt+0xa9e8>
   1fcc8:	ldr	r1, [sp, #60]	; 0x3c
   1fccc:	mov	r0, sl
   1fcd0:	bl	2514c <fputs@plt+0x101c0>
   1fcd4:	subs	fp, r0, #0
   1fcd8:	bne	1f974 <fputs@plt+0xa9e8>
   1fcdc:	ldr	r1, [sp, #64]	; 0x40
   1fce0:	mov	r0, sl
   1fce4:	bl	2514c <fputs@plt+0x101c0>
   1fce8:	subs	fp, r0, #0
   1fcec:	beq	1fa2c <fputs@plt+0xaaa0>
   1fcf0:	b	1f974 <fputs@plt+0xa9e8>
   1fcf4:	mov	r3, #0
   1fcf8:	add	r2, sp, #48	; 0x30
   1fcfc:	add	r1, sp, #44	; 0x2c
   1fd00:	ldr	r0, [r4, #8]
   1fd04:	bl	14f50 <RSA_get0_key@plt>
   1fd08:	ldr	r1, [sp, #48]	; 0x30
   1fd0c:	mov	r0, sl
   1fd10:	bl	2514c <fputs@plt+0x101c0>
   1fd14:	subs	fp, r0, #0
   1fd18:	bne	1f974 <fputs@plt+0xa9e8>
   1fd1c:	ldr	r1, [sp, #44]	; 0x2c
   1fd20:	mov	r0, sl
   1fd24:	bl	2514c <fputs@plt+0x101c0>
   1fd28:	subs	fp, r0, #0
   1fd2c:	beq	1fa2c <fputs@plt+0xaaa0>
   1fd30:	b	1f974 <fputs@plt+0xa9e8>
   1fd34:	mvn	fp, #9
   1fd38:	b	1f890 <fputs@plt+0xa904>
   1fd3c:	ldr	r1, [pc, #64]	; 1fd84 <fputs@plt+0xadf8>
   1fd40:	b	1fc3c <fputs@plt+0xacb0>
   1fd44:	ldr	r1, [pc, #60]	; 1fd88 <fputs@plt+0xadfc>
   1fd48:	b	1fc3c <fputs@plt+0xacb0>
   1fd4c:	mvn	fp, #1
   1fd50:	b	1f97c <fputs@plt+0xa9f0>
   1fd54:	mvn	fp, #57	; 0x39
   1fd58:	b	1f97c <fputs@plt+0xa9f0>
   1fd5c:	bl	14aac <__stack_chk_fail@plt>
   1fd60:	mov	r3, #0
   1fd64:	mvn	fp, #9
   1fd68:	str	r3, [sp, #16]
   1fd6c:	b	1f97c <fputs@plt+0xa9f0>
   1fd70:	andeq	r4, r7, r0, asr #19
   1fd74:	strdeq	r4, [r4], -r8
   1fd78:	andeq	r4, r4, r4, asr #14
   1fd7c:	andeq	r0, r0, fp, asr #5
   1fd80:	andeq	r4, r4, r0, asr r7
   1fd84:	andeq	r4, r4, ip, asr r7
   1fd88:	andeq	r4, r4, r8, ror #14
   1fd8c:	push	{lr}		; (str lr, [sp, #-4]!)
   1fd90:	sub	sp, sp, #12
   1fd94:	mov	r3, #0
   1fd98:	str	r3, [sp]
   1fd9c:	ldr	r3, [pc, #8]	; 1fdac <fputs@plt+0xae20>
   1fda0:	bl	1f804 <fputs@plt+0xa878>
   1fda4:	add	sp, sp, #12
   1fda8:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdac:	andeq	pc, r1, ip, lsr #12
   1fdb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fdb4:	mov	r5, r0
   1fdb8:	mov	r0, #0
   1fdbc:	ldr	r7, [sp, #32]
   1fdc0:	mov	r6, r3
   1fdc4:	mov	r4, r1
   1fdc8:	mov	r8, r2
   1fdcc:	bl	14a04 <time@plt>
   1fdd0:	cmp	r7, #0
   1fdd4:	movne	r3, #0
   1fdd8:	strne	r3, [r7]
   1fddc:	ldr	r3, [r5, #52]	; 0x34
   1fde0:	cmp	r4, #0
   1fde4:	ldr	r2, [r3, #4]
   1fde8:	beq	1fe80 <fputs@plt+0xaef4>
   1fdec:	cmp	r2, #2
   1fdf0:	bne	1fea0 <fputs@plt+0xaf14>
   1fdf4:	cmp	r0, #0
   1fdf8:	blt	1feb0 <fputs@plt+0xaf24>
   1fdfc:	ldrd	r4, [r3, #32]
   1fe00:	asr	r1, r0, #31
   1fe04:	cmp	r1, r5
   1fe08:	cmpeq	r0, r4
   1fe0c:	bcc	1feb0 <fputs@plt+0xaf24>
   1fe10:	ldrd	r4, [r3, #40]	; 0x28
   1fe14:	cmp	r1, r5
   1fe18:	cmpeq	r0, r4
   1fe1c:	bcs	1fec0 <fputs@plt+0xaf34>
   1fe20:	ldr	r9, [r3, #20]
   1fe24:	cmp	r9, #0
   1fe28:	beq	1fe70 <fputs@plt+0xaee4>
   1fe2c:	cmp	r6, #0
   1fe30:	beq	1fe98 <fputs@plt+0xaf0c>
   1fe34:	ldr	r5, [r3, #24]
   1fe38:	mov	r4, #0
   1fe3c:	sub	r5, r5, #4
   1fe40:	ldr	r1, [r5, #4]!
   1fe44:	mov	r0, r6
   1fe48:	bl	14ee4 <strcmp@plt>
   1fe4c:	add	r4, r4, #1
   1fe50:	cmp	r0, #0
   1fe54:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe58:	cmp	r9, r4
   1fe5c:	bne	1fe40 <fputs@plt+0xaeb4>
   1fe60:	ldr	r3, [pc, #120]	; 1fee0 <fputs@plt+0xaf54>
   1fe64:	mvn	r0, #24
   1fe68:	str	r3, [r7]
   1fe6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe70:	cmp	r8, #0
   1fe74:	bne	1fed0 <fputs@plt+0xaf44>
   1fe78:	mov	r0, r8
   1fe7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe80:	cmp	r2, #1
   1fe84:	beq	1fdf4 <fputs@plt+0xae68>
   1fe88:	ldr	r3, [pc, #84]	; 1fee4 <fputs@plt+0xaf58>
   1fe8c:	mvn	r0, #24
   1fe90:	str	r3, [r7]
   1fe94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fe98:	mov	r0, r6
   1fe9c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fea0:	ldr	r3, [pc, #64]	; 1fee8 <fputs@plt+0xaf5c>
   1fea4:	mvn	r0, #24
   1fea8:	str	r3, [r7]
   1feac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1feb0:	ldr	r3, [pc, #52]	; 1feec <fputs@plt+0xaf60>
   1feb4:	mvn	r0, #24
   1feb8:	str	r3, [r7]
   1febc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fec0:	ldr	r3, [pc, #40]	; 1fef0 <fputs@plt+0xaf64>
   1fec4:	mvn	r0, #24
   1fec8:	str	r3, [r7]
   1fecc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fed0:	ldr	r3, [pc, #28]	; 1fef4 <fputs@plt+0xaf68>
   1fed4:	mvn	r0, #24
   1fed8:	str	r3, [r7]
   1fedc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fee0:	andeq	r4, r4, ip, ror r8
   1fee4:	andeq	r4, r4, r8, ror #15
   1fee8:			; <UNDEFINED> instruction: 0x000447bc
   1feec:	andeq	r4, r4, r4, lsl r8
   1fef0:	andeq	r4, r4, r8, lsr r8
   1fef4:	andeq	r4, r4, r8, asr r8
   1fef8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fefc:	mov	r6, r1
   1ff00:	ldr	r5, [pc, #420]	; 200ac <fputs@plt+0xb120>
   1ff04:	ldrd	r8, [r0, #32]
   1ff08:	sub	sp, sp, #152	; 0x98
   1ff0c:	ldr	r1, [r5]
   1ff10:	orrs	r3, r8, r9
   1ff14:	mov	r3, #0
   1ff18:	mov	r4, r0
   1ff1c:	str	r1, [sp, #148]	; 0x94
   1ff20:	strb	r3, [sp, #52]	; 0x34
   1ff24:	strb	r3, [sp, #20]
   1ff28:	mov	r7, r2
   1ff2c:	bne	20004 <fputs@plt+0xb078>
   1ff30:	ldrd	r0, [r0, #40]	; 0x28
   1ff34:	mvn	r9, #0
   1ff38:	mvn	r8, #0
   1ff3c:	cmp	r1, r9
   1ff40:	cmpeq	r0, r8
   1ff44:	beq	20098 <fputs@plt+0xb10c>
   1ff48:	add	sl, sp, #16
   1ff4c:	mov	r3, r1
   1ff50:	mov	r1, #0
   1ff54:	cmp	r3, r1
   1ff58:	mov	r2, r0
   1ff5c:	mvn	r0, #-2147483648	; 0x80000000
   1ff60:	cmpeq	r2, r0
   1ff64:	movhi	r2, r0
   1ff68:	mov	r0, sl
   1ff6c:	str	r2, [sp, #16]
   1ff70:	bl	14158 <localtime@plt>
   1ff74:	add	r8, sp, #52	; 0x34
   1ff78:	ldr	r2, [pc, #304]	; 200b0 <fputs@plt+0xb124>
   1ff7c:	mov	r1, #32
   1ff80:	mov	r3, r0
   1ff84:	mov	r0, r8
   1ff88:	bl	14bf0 <strftime@plt>
   1ff8c:	ldrd	r2, [r4, #32]
   1ff90:	orrs	r3, r2, r3
   1ff94:	beq	20068 <fputs@plt+0xb0dc>
   1ff98:	ldrd	r0, [r4, #40]	; 0x28
   1ff9c:	mvn	r3, #0
   1ffa0:	mvn	r2, #0
   1ffa4:	cmp	r1, r3
   1ffa8:	cmpeq	r0, r2
   1ffac:	beq	2008c <fputs@plt+0xb100>
   1ffb0:	ldr	r1, [pc, #252]	; 200b4 <fputs@plt+0xb128>
   1ffb4:	add	r2, sp, #20
   1ffb8:	add	r4, sp, #84	; 0x54
   1ffbc:	mov	r3, #64	; 0x40
   1ffc0:	str	r1, [sp]
   1ffc4:	str	r2, [sp, #4]
   1ffc8:	str	r8, [sp, #8]
   1ffcc:	mov	r0, r4
   1ffd0:	mov	r1, r3
   1ffd4:	mov	r2, #1
   1ffd8:	bl	14914 <__snprintf_chk@plt>
   1ffdc:	mov	r2, r7
   1ffe0:	mov	r1, r4
   1ffe4:	mov	r0, r6
   1ffe8:	bl	40148 <mkdtemp@@Base+0xd98>
   1ffec:	ldr	r2, [sp, #148]	; 0x94
   1fff0:	ldr	r3, [r5]
   1fff4:	cmp	r2, r3
   1fff8:	bne	200a8 <fputs@plt+0xb11c>
   1fffc:	add	sp, sp, #152	; 0x98
   20000:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20004:	mov	r3, #0
   20008:	cmp	r9, r3
   2000c:	mvn	r2, #-2147483648	; 0x80000000
   20010:	cmpeq	r8, r2
   20014:	add	sl, sp, #16
   20018:	movhi	r8, r2
   2001c:	mov	r0, sl
   20020:	str	r8, [sp, #16]
   20024:	bl	14158 <localtime@plt>
   20028:	add	r8, sp, #20
   2002c:	ldr	r2, [pc, #124]	; 200b0 <fputs@plt+0xb124>
   20030:	mov	r1, #32
   20034:	mov	r3, r0
   20038:	mov	r0, r8
   2003c:	bl	14bf0 <strftime@plt>
   20040:	ldrd	r0, [r4, #40]	; 0x28
   20044:	mvn	r3, #0
   20048:	mvn	r2, #0
   2004c:	cmp	r1, r3
   20050:	cmpeq	r0, r2
   20054:	bne	1ff4c <fputs@plt+0xafc0>
   20058:	ldrd	r2, [r4, #32]
   2005c:	orrs	r3, r2, r3
   20060:	addeq	r8, sp, #52	; 0x34
   20064:	bne	20090 <fputs@plt+0xb104>
   20068:	ldr	r2, [pc, #72]	; 200b8 <fputs@plt+0xb12c>
   2006c:	add	r4, sp, #84	; 0x54
   20070:	mov	r3, #64	; 0x40
   20074:	stm	sp, {r2, r8}
   20078:	mov	r0, r4
   2007c:	mov	r1, r3
   20080:	mov	r2, #1
   20084:	bl	14914 <__snprintf_chk@plt>
   20088:	b	1ffdc <fputs@plt+0xb050>
   2008c:	add	r8, sp, #20
   20090:	ldr	r2, [pc, #36]	; 200bc <fputs@plt+0xb130>
   20094:	b	2006c <fputs@plt+0xb0e0>
   20098:	mov	r0, r6
   2009c:	ldr	r1, [pc, #28]	; 200c0 <fputs@plt+0xb134>
   200a0:	bl	40148 <mkdtemp@@Base+0xd98>
   200a4:	b	1ffec <fputs@plt+0xb060>
   200a8:	bl	14aac <__stack_chk_fail@plt>
   200ac:	andeq	r4, r7, r0, asr #19
   200b0:			; <UNDEFINED> instruction: 0x000448b0
   200b4:	ldrdeq	r4, [r4], -ip
   200b8:	andeq	r4, r4, r4, asr #17
   200bc:	ldrdeq	r4, [r4], -r0
   200c0:	ldrdeq	r3, [r4], -ip
   200c4:	push	{r4, r5, r6, lr}
   200c8:	mov	r4, r0
   200cc:	ldr	r5, [pc, #860]	; 20430 <fputs@plt+0xb4a4>
   200d0:	sub	sp, sp, #32
   200d4:	mov	r6, r1
   200d8:	ldr	r1, [r5]
   200dc:	ldr	r0, [r0]
   200e0:	ldr	ip, [r4, #16]
   200e4:	ldr	r3, [pc, #840]	; 20434 <fputs@plt+0xb4a8>
   200e8:	mov	r2, #3
   200ec:	str	r1, [sp, #28]
   200f0:	b	20104 <fputs@plt+0xb178>
   200f4:	add	r3, r3, #28
   200f8:	ldr	r2, [r3, #12]
   200fc:	cmn	r2, #1
   20100:	beq	20148 <fputs@plt+0xb1bc>
   20104:	cmp	r0, r2
   20108:	bne	200f4 <fputs@plt+0xb168>
   2010c:	ldr	r2, [r3, #16]
   20110:	cmp	r2, #0
   20114:	cmpne	ip, r2
   20118:	bne	200f4 <fputs@plt+0xb168>
   2011c:	ldr	r1, [r3]
   20120:	mov	r0, r6
   20124:	bl	24620 <fputs@plt+0xf694>
   20128:	cmp	r0, #0
   2012c:	beq	2015c <fputs@plt+0xb1d0>
   20130:	ldr	r2, [sp, #28]
   20134:	ldr	r3, [r5]
   20138:	cmp	r2, r3
   2013c:	bne	2042c <fputs@plt+0xb4a0>
   20140:	add	sp, sp, #32
   20144:	pop	{r4, r5, r6, pc}
   20148:	ldr	r1, [pc, #744]	; 20438 <fputs@plt+0xb4ac>
   2014c:	mov	r0, r6
   20150:	bl	24620 <fputs@plt+0xf694>
   20154:	cmp	r0, #0
   20158:	bne	20130 <fputs@plt+0xb1a4>
   2015c:	ldr	r3, [r4]
   20160:	cmp	r3, #7
   20164:	ldrls	pc, [pc, r3, lsl #2]
   20168:	b	20424 <fputs@plt+0xb498>
   2016c:	andeq	r0, r2, ip, ror #3
   20170:	andeq	r0, r2, ip, lsr r2
   20174:	andeq	r0, r2, r4, asr r3
   20178:	andeq	r0, r2, r0, asr #3
   2017c:	andeq	r0, r2, r4, lsr #7
   20180:	andeq	r0, r2, r0, asr #5
   20184:	andeq	r0, r2, r8, lsl #6
   20188:	andeq	r0, r2, ip, lsl #3
   2018c:	ldr	r3, [r4, #52]	; 0x34
   20190:	cmp	r3, #0
   20194:	beq	20424 <fputs@plt+0xb498>
   20198:	ldr	r0, [r3]
   2019c:	bl	1c04c <fputs@plt+0x70c0>
   201a0:	cmp	r0, #0
   201a4:	beq	20424 <fputs@plt+0xb498>
   201a8:	ldr	r3, [r4, #52]	; 0x34
   201ac:	mov	r0, r6
   201b0:	ldr	r1, [r3]
   201b4:	bl	24650 <fputs@plt+0xf6c4>
   201b8:	cmp	r0, #0
   201bc:	bne	20130 <fputs@plt+0xb1a4>
   201c0:	mov	r2, #32
   201c4:	ldr	r1, [r4, #28]
   201c8:	mov	r0, r6
   201cc:	bl	2456c <fputs@plt+0xf5e0>
   201d0:	cmp	r0, #0
   201d4:	bne	20130 <fputs@plt+0xb1a4>
   201d8:	ldr	r1, [r4, #24]
   201dc:	mov	r0, r6
   201e0:	mov	r2, #64	; 0x40
   201e4:	bl	2456c <fputs@plt+0xf5e0>
   201e8:	b	20130 <fputs@plt+0xb1a4>
   201ec:	add	r3, sp, #12
   201f0:	add	r2, sp, #8
   201f4:	add	r1, sp, #4
   201f8:	ldr	r0, [r4, #8]
   201fc:	bl	14f50 <RSA_get0_key@plt>
   20200:	add	r2, sp, #24
   20204:	add	r1, sp, #20
   20208:	ldr	r0, [r4, #8]
   2020c:	bl	14524 <RSA_get0_factors@plt>
   20210:	mov	r2, #0
   20214:	mov	r1, r2
   20218:	ldr	r0, [r4, #8]
   2021c:	add	r3, sp, #16
   20220:	bl	14cbc <RSA_get0_crt_params@plt>
   20224:	ldr	r1, [sp, #4]
   20228:	mov	r0, r6
   2022c:	bl	2514c <fputs@plt+0x101c0>
   20230:	cmp	r0, #0
   20234:	bne	20130 <fputs@plt+0xb1a4>
   20238:	b	20260 <fputs@plt+0xb2d4>
   2023c:	add	r2, sp, #12
   20240:	add	r1, sp, #8
   20244:	ldr	r0, [r4, #12]
   20248:	add	r3, sp, #16
   2024c:	bl	14bb4 <DSA_get0_pqg@plt>
   20250:	ldr	r0, [r4, #12]
   20254:	add	r2, sp, #24
   20258:	add	r1, sp, #20
   2025c:	bl	144f4 <DSA_get0_key@plt>
   20260:	ldr	r1, [sp, #8]
   20264:	mov	r0, r6
   20268:	bl	2514c <fputs@plt+0x101c0>
   2026c:	cmp	r0, #0
   20270:	bne	20130 <fputs@plt+0xb1a4>
   20274:	ldr	r1, [sp, #12]
   20278:	mov	r0, r6
   2027c:	bl	2514c <fputs@plt+0x101c0>
   20280:	cmp	r0, #0
   20284:	bne	20130 <fputs@plt+0xb1a4>
   20288:	ldr	r1, [sp, #16]
   2028c:	mov	r0, r6
   20290:	bl	2514c <fputs@plt+0x101c0>
   20294:	cmp	r0, #0
   20298:	bne	20130 <fputs@plt+0xb1a4>
   2029c:	ldr	r1, [sp, #20]
   202a0:	mov	r0, r6
   202a4:	bl	2514c <fputs@plt+0x101c0>
   202a8:	cmp	r0, #0
   202ac:	bne	20130 <fputs@plt+0xb1a4>
   202b0:	mov	r0, r6
   202b4:	ldr	r1, [sp, #24]
   202b8:	bl	2514c <fputs@plt+0x101c0>
   202bc:	b	20130 <fputs@plt+0xb1a4>
   202c0:	ldr	r3, [r4, #52]	; 0x34
   202c4:	cmp	r3, #0
   202c8:	beq	20424 <fputs@plt+0xb498>
   202cc:	ldr	r0, [r3]
   202d0:	bl	1c04c <fputs@plt+0x70c0>
   202d4:	cmp	r0, #0
   202d8:	beq	20424 <fputs@plt+0xb498>
   202dc:	add	r2, sp, #24
   202e0:	mov	r1, #0
   202e4:	ldr	r0, [r4, #12]
   202e8:	bl	144f4 <DSA_get0_key@plt>
   202ec:	ldr	r3, [r4, #52]	; 0x34
   202f0:	mov	r0, r6
   202f4:	ldr	r1, [r3]
   202f8:	bl	24650 <fputs@plt+0xf6c4>
   202fc:	cmp	r0, #0
   20300:	bne	20130 <fputs@plt+0xb1a4>
   20304:	b	202b0 <fputs@plt+0xb324>
   20308:	ldr	r3, [r4, #52]	; 0x34
   2030c:	cmp	r3, #0
   20310:	beq	20424 <fputs@plt+0xb498>
   20314:	ldr	r0, [r3]
   20318:	bl	1c04c <fputs@plt+0x70c0>
   2031c:	cmp	r0, #0
   20320:	beq	20424 <fputs@plt+0xb498>
   20324:	ldr	r3, [r4, #52]	; 0x34
   20328:	mov	r0, r6
   2032c:	ldr	r1, [r3]
   20330:	bl	24650 <fputs@plt+0xf6c4>
   20334:	cmp	r0, #0
   20338:	bne	20130 <fputs@plt+0xb1a4>
   2033c:	ldr	r0, [r4, #20]
   20340:	bl	14ef0 <EC_KEY_get0_private_key@plt>
   20344:	mov	r1, r0
   20348:	mov	r0, r6
   2034c:	bl	2514c <fputs@plt+0x101c0>
   20350:	b	20130 <fputs@plt+0xb1a4>
   20354:	ldr	r3, [r4, #16]
   20358:	ldr	r2, [pc, #220]	; 2043c <fputs@plt+0xb4b0>
   2035c:	cmp	r3, r2
   20360:	beq	2041c <fputs@plt+0xb490>
   20364:	cmp	r3, #716	; 0x2cc
   20368:	beq	20414 <fputs@plt+0xb488>
   2036c:	sub	r2, r2, #300	; 0x12c
   20370:	cmp	r3, r2
   20374:	ldr	r1, [pc, #196]	; 20440 <fputs@plt+0xb4b4>
   20378:	movne	r1, #0
   2037c:	mov	r0, r6
   20380:	bl	24620 <fputs@plt+0xf694>
   20384:	cmp	r0, #0
   20388:	bne	20130 <fputs@plt+0xb1a4>
   2038c:	ldr	r1, [r4, #20]
   20390:	mov	r0, r6
   20394:	bl	25458 <fputs@plt+0x104cc>
   20398:	cmp	r0, #0
   2039c:	bne	20130 <fputs@plt+0xb1a4>
   203a0:	b	2033c <fputs@plt+0xb3b0>
   203a4:	ldr	r3, [r4, #52]	; 0x34
   203a8:	cmp	r3, #0
   203ac:	beq	20424 <fputs@plt+0xb498>
   203b0:	ldr	r0, [r3]
   203b4:	bl	1c04c <fputs@plt+0x70c0>
   203b8:	cmp	r0, #0
   203bc:	beq	20424 <fputs@plt+0xb498>
   203c0:	mov	r2, #0
   203c4:	mov	r1, r2
   203c8:	add	r3, sp, #12
   203cc:	ldr	r0, [r4, #8]
   203d0:	bl	14f50 <RSA_get0_key@plt>
   203d4:	add	r2, sp, #24
   203d8:	add	r1, sp, #20
   203dc:	ldr	r0, [r4, #8]
   203e0:	bl	14524 <RSA_get0_factors@plt>
   203e4:	mov	r2, #0
   203e8:	mov	r1, r2
   203ec:	add	r3, sp, #16
   203f0:	ldr	r0, [r4, #8]
   203f4:	bl	14cbc <RSA_get0_crt_params@plt>
   203f8:	ldr	r3, [r4, #52]	; 0x34
   203fc:	mov	r0, r6
   20400:	ldr	r1, [r3]
   20404:	bl	24650 <fputs@plt+0xf6c4>
   20408:	cmp	r0, #0
   2040c:	bne	20130 <fputs@plt+0xb1a4>
   20410:	b	20274 <fputs@plt+0xb2e8>
   20414:	ldr	r1, [pc, #40]	; 20444 <fputs@plt+0xb4b8>
   20418:	b	2037c <fputs@plt+0xb3f0>
   2041c:	ldr	r1, [pc, #36]	; 20448 <fputs@plt+0xb4bc>
   20420:	b	2037c <fputs@plt+0xb3f0>
   20424:	mvn	r0, #9
   20428:	b	20130 <fputs@plt+0xb1a4>
   2042c:	bl	14aac <__stack_chk_fail@plt>
   20430:	andeq	r4, r7, r0, asr #19
   20434:	strdeq	r4, [r4], -r8
   20438:	andeq	r4, r4, r4, asr #14
   2043c:	andeq	r0, r0, fp, asr #5
   20440:	andeq	r4, r4, r0, asr r7
   20444:	andeq	r4, r4, ip, asr r7
   20448:	andeq	r4, r4, r8, ror #14
   2044c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20450:	sub	sp, sp, #108	; 0x6c
   20454:	ldr	fp, [pc, #1556]	; 20a70 <fputs@plt+0xbae4>
   20458:	ldr	r6, [sp, #148]	; 0x94
   2045c:	str	r0, [sp, #44]	; 0x2c
   20460:	cmp	r6, #0
   20464:	ldr	r0, [fp]
   20468:	movle	r6, #16
   2046c:	subs	r9, r2, #0
   20470:	mov	r2, #0
   20474:	str	r1, [sp, #48]	; 0x30
   20478:	str	r3, [sp, #52]	; 0x34
   2047c:	str	r0, [sp, #100]	; 0x64
   20480:	str	r2, [sp, #72]	; 0x48
   20484:	str	r2, [sp, #80]	; 0x50
   20488:	ldr	r7, [sp, #144]	; 0x90
   2048c:	beq	2049c <fputs@plt+0xb510>
   20490:	ldrb	r3, [r9]
   20494:	cmp	r3, r2
   20498:	bne	20904 <fputs@plt+0xb978>
   2049c:	ldr	r7, [pc, #1488]	; 20a74 <fputs@plt+0xbae8>
   204a0:	str	r7, [sp, #20]
   204a4:	mov	r0, r7
   204a8:	bl	2b3ac <fputs@plt+0x16420>
   204ac:	subs	r4, r0, #0
   204b0:	beq	209cc <fputs@plt+0xba40>
   204b4:	bl	1b974 <fputs@plt+0x69e8>
   204b8:	subs	r3, r0, #0
   204bc:	str	r3, [sp, #28]
   204c0:	beq	209e0 <fputs@plt+0xba54>
   204c4:	bl	1b974 <fputs@plt+0x69e8>
   204c8:	subs	r3, r0, #0
   204cc:	str	r3, [sp, #32]
   204d0:	beq	209f4 <fputs@plt+0xba68>
   204d4:	bl	1b974 <fputs@plt+0x69e8>
   204d8:	subs	r3, r0, #0
   204dc:	str	r3, [sp, #36]	; 0x24
   204e0:	beq	20988 <fputs@plt+0xb9fc>
   204e4:	mov	r0, r4
   204e8:	bl	2b338 <fputs@plt+0x163ac>
   204ec:	str	r0, [sp, #60]	; 0x3c
   204f0:	mov	r0, r4
   204f4:	bl	2b340 <fputs@plt+0x163b4>
   204f8:	mov	r8, r0
   204fc:	mov	r0, r4
   20500:	bl	2b378 <fputs@plt+0x163ec>
   20504:	mov	r3, r0
   20508:	str	r0, [sp, #40]	; 0x28
   2050c:	mov	r0, r4
   20510:	add	sl, r8, r3
   20514:	bl	2b370 <fputs@plt+0x163e4>
   20518:	mov	r1, sl
   2051c:	str	r0, [sp, #56]	; 0x38
   20520:	mov	r0, #1
   20524:	bl	14314 <calloc@plt>
   20528:	subs	r5, r0, #0
   2052c:	beq	20988 <fputs@plt+0xb9fc>
   20530:	ldr	r1, [pc, #1344]	; 20a78 <fputs@plt+0xbaec>
   20534:	ldr	r0, [sp, #20]
   20538:	bl	14ee4 <strcmp@plt>
   2053c:	cmp	r0, #0
   20540:	beq	20918 <fputs@plt+0xb98c>
   20544:	ldr	r1, [pc, #1320]	; 20a74 <fputs@plt+0xbae8>
   20548:	ldr	r0, [sp, #20]
   2054c:	bl	14ee4 <strcmp@plt>
   20550:	cmp	r0, #0
   20554:	bne	20a04 <fputs@plt+0xba78>
   20558:	add	r3, sp, #84	; 0x54
   2055c:	str	r3, [sp, #24]
   20560:	ldr	r2, [sp, #40]	; 0x28
   20564:	add	r3, r5, r8
   20568:	mov	r6, #1
   2056c:	str	r2, [sp, #4]
   20570:	str	r3, [sp]
   20574:	mov	r1, r4
   20578:	str	r6, [sp, #8]
   2057c:	mov	r3, r8
   20580:	mov	r2, r5
   20584:	add	r0, sp, #80	; 0x50
   20588:	bl	2b504 <fputs@plt+0x16578>
   2058c:	subs	r9, r0, #0
   20590:	beq	20644 <fputs@plt+0xb6b8>
   20594:	ldr	r0, [sp, #28]
   20598:	bl	1bb5c <fputs@plt+0x6bd0>
   2059c:	ldr	r0, [sp, #32]
   205a0:	bl	1bb5c <fputs@plt+0x6bd0>
   205a4:	ldr	r0, [sp, #36]	; 0x24
   205a8:	bl	1bb5c <fputs@plt+0x6bd0>
   205ac:	ldr	r0, [sp, #80]	; 0x50
   205b0:	bl	2b924 <fputs@plt+0x16998>
   205b4:	mov	r2, #16
   205b8:	mov	r1, r2
   205bc:	ldr	r0, [sp, #24]
   205c0:	bl	1483c <__explicit_bzero_chk@plt>
   205c4:	mov	r1, sl
   205c8:	mvn	r2, #0
   205cc:	mov	r0, r5
   205d0:	bl	1483c <__explicit_bzero_chk@plt>
   205d4:	mov	r0, r5
   205d8:	bl	14548 <free@plt>
   205dc:	ldr	r0, [sp, #72]	; 0x48
   205e0:	cmp	r0, #0
   205e4:	beq	20628 <fputs@plt+0xb69c>
   205e8:	mov	r4, #0
   205ec:	mvn	r2, #0
   205f0:	ldr	r1, [sp, #76]	; 0x4c
   205f4:	bl	1483c <__explicit_bzero_chk@plt>
   205f8:	ldr	r0, [sp, #72]	; 0x48
   205fc:	bl	14548 <free@plt>
   20600:	cmp	r4, #0
   20604:	beq	20628 <fputs@plt+0xb69c>
   20608:	mov	r0, r4
   2060c:	bl	14710 <strlen@plt>
   20610:	mvn	r2, #0
   20614:	mov	r1, r0
   20618:	mov	r0, r4
   2061c:	bl	1483c <__explicit_bzero_chk@plt>
   20620:	mov	r0, r4
   20624:	bl	14548 <free@plt>
   20628:	ldr	r2, [sp, #100]	; 0x64
   2062c:	ldr	r3, [fp]
   20630:	mov	r0, r9
   20634:	cmp	r2, r3
   20638:	bne	20a1c <fputs@plt+0xba90>
   2063c:	add	sp, sp, #108	; 0x6c
   20640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20644:	ldr	r4, [sp, #32]
   20648:	mov	r2, #15
   2064c:	ldr	r1, [pc, #1064]	; 20a7c <fputs@plt+0xbaf0>
   20650:	mov	r0, r4
   20654:	bl	241bc <fputs@plt+0xf230>
   20658:	subs	r9, r0, #0
   2065c:	bne	20594 <fputs@plt+0xb608>
   20660:	mov	r1, r7
   20664:	mov	r0, r4
   20668:	bl	24620 <fputs@plt+0xf694>
   2066c:	subs	r9, r0, #0
   20670:	bne	20594 <fputs@plt+0xb608>
   20674:	ldr	r1, [sp, #20]
   20678:	mov	r0, r4
   2067c:	bl	24620 <fputs@plt+0xf694>
   20680:	subs	r9, r0, #0
   20684:	bne	20594 <fputs@plt+0xb608>
   20688:	ldr	r1, [sp, #28]
   2068c:	mov	r0, r4
   20690:	bl	24650 <fputs@plt+0xf6c4>
   20694:	subs	r9, r0, #0
   20698:	bne	20594 <fputs@plt+0xb608>
   2069c:	mov	r1, r6
   206a0:	mov	r0, r4
   206a4:	bl	24438 <fputs@plt+0xf4ac>
   206a8:	subs	r9, r0, #0
   206ac:	bne	20594 <fputs@plt+0xb608>
   206b0:	ldr	r6, [sp, #44]	; 0x2c
   206b4:	mov	r3, r9
   206b8:	add	r2, sp, #76	; 0x4c
   206bc:	add	r1, sp, #72	; 0x48
   206c0:	mov	r0, r6
   206c4:	bl	1cdac <fputs@plt+0x7e20>
   206c8:	subs	r9, r0, #0
   206cc:	bne	20594 <fputs@plt+0xb608>
   206d0:	ldr	r2, [sp, #76]	; 0x4c
   206d4:	ldr	r1, [sp, #72]	; 0x48
   206d8:	mov	r0, r4
   206dc:	bl	2456c <fputs@plt+0xf5e0>
   206e0:	subs	r9, r0, #0
   206e4:	bne	20594 <fputs@plt+0xb608>
   206e8:	bl	3c378 <error@@Base+0xe9e8>
   206ec:	ldr	r7, [sp, #36]	; 0x24
   206f0:	mov	r1, r0
   206f4:	mov	r4, r0
   206f8:	mov	r0, r7
   206fc:	bl	24438 <fputs@plt+0xf4ac>
   20700:	subs	r9, r0, #0
   20704:	bne	20594 <fputs@plt+0xb608>
   20708:	mov	r1, r4
   2070c:	mov	r0, r7
   20710:	bl	24438 <fputs@plt+0xf4ac>
   20714:	subs	r9, r0, #0
   20718:	bne	20594 <fputs@plt+0xb608>
   2071c:	mov	r0, r6
   20720:	mov	r2, #2
   20724:	mov	r1, r7
   20728:	bl	200c4 <fputs@plt+0xb138>
   2072c:	subs	r9, r0, #0
   20730:	bne	20594 <fputs@plt+0xb608>
   20734:	ldr	r1, [sp, #52]	; 0x34
   20738:	mov	r0, r7
   2073c:	bl	24620 <fputs@plt+0xf694>
   20740:	subs	r9, r0, #0
   20744:	moveq	r4, r9
   20748:	beq	20768 <fputs@plt+0xb7dc>
   2074c:	b	20594 <fputs@plt+0xb608>
   20750:	add	r4, r4, #1
   20754:	mov	r0, r7
   20758:	uxtb	r1, r4
   2075c:	bl	24518 <fputs@plt+0xf58c>
   20760:	cmp	r0, #0
   20764:	bne	20a20 <fputs@plt+0xba94>
   20768:	mov	r0, r7
   2076c:	bl	1c04c <fputs@plt+0x70c0>
   20770:	ldr	r1, [sp, #60]	; 0x3c
   20774:	bl	41040 <mkdtemp@@Base+0x1c90>
   20778:	cmp	r1, #0
   2077c:	bne	20750 <fputs@plt+0xb7c4>
   20780:	ldr	r4, [sp, #36]	; 0x24
   20784:	mov	r6, r1
   20788:	mov	r0, r4
   2078c:	bl	1c04c <fputs@plt+0x70c0>
   20790:	ldr	r7, [sp, #32]
   20794:	mov	r1, r0
   20798:	mov	r0, r7
   2079c:	bl	24438 <fputs@plt+0xf4ac>
   207a0:	subs	r9, r0, #0
   207a4:	bne	20594 <fputs@plt+0xb608>
   207a8:	mov	r0, r4
   207ac:	bl	1c04c <fputs@plt+0x70c0>
   207b0:	ldr	r3, [sp, #56]	; 0x38
   207b4:	add	r2, sp, #68	; 0x44
   207b8:	str	r7, [sp, #32]
   207bc:	add	r1, r0, r3
   207c0:	mov	r0, r7
   207c4:	bl	1c468 <fputs@plt+0x74dc>
   207c8:	subs	r9, r0, #0
   207cc:	bne	20594 <fputs@plt+0xb608>
   207d0:	mov	r0, r4
   207d4:	mov	r9, r4
   207d8:	ldr	r7, [sp, #68]	; 0x44
   207dc:	ldr	r4, [sp, #80]	; 0x50
   207e0:	bl	1c19c <fputs@plt+0x7210>
   207e4:	mov	r8, r0
   207e8:	mov	r0, r9
   207ec:	bl	1c04c <fputs@plt+0x70c0>
   207f0:	ldr	r1, [sp, #56]	; 0x38
   207f4:	mov	r3, r8
   207f8:	str	r1, [sp, #8]
   207fc:	mov	r2, r7
   20800:	str	r6, [sp, #4]
   20804:	mov	r1, r6
   20808:	str	r0, [sp]
   2080c:	mov	r0, r4
   20810:	bl	2b6f0 <fputs@plt+0x16764>
   20814:	subs	r9, r0, #0
   20818:	bne	20594 <fputs@plt+0xb608>
   2081c:	ldr	r0, [sp, #32]
   20820:	bl	24c04 <fputs@plt+0xfc78>
   20824:	subs	r4, r0, #0
   20828:	beq	20a68 <fputs@plt+0xbadc>
   2082c:	ldr	r7, [sp, #48]	; 0x30
   20830:	mov	r0, r7
   20834:	bl	1bde0 <fputs@plt+0x6e54>
   20838:	mov	r0, r7
   2083c:	mov	r2, #36	; 0x24
   20840:	ldr	r1, [pc, #568]	; 20a80 <fputs@plt+0xbaf4>
   20844:	bl	241bc <fputs@plt+0xf230>
   20848:	subs	r9, r0, #0
   2084c:	ldreq	r7, [sp, #48]	; 0x30
   20850:	beq	2085c <fputs@plt+0xb8d0>
   20854:	b	208ac <fputs@plt+0xb920>
   20858:	add	r6, r6, #1
   2085c:	mov	r0, r4
   20860:	bl	14710 <strlen@plt>
   20864:	cmp	r0, r6
   20868:	bls	20a28 <fputs@plt+0xba9c>
   2086c:	ldrb	r1, [r4, r6]
   20870:	mov	r0, r7
   20874:	bl	24518 <fputs@plt+0xf58c>
   20878:	cmp	r0, #0
   2087c:	bne	208a8 <fputs@plt+0xb91c>
   20880:	mov	r1, #70	; 0x46
   20884:	mov	r0, r6
   20888:	bl	41040 <mkdtemp@@Base+0x1c90>
   2088c:	cmp	r1, #69	; 0x45
   20890:	bne	20858 <fputs@plt+0xb8cc>
   20894:	mov	r1, #10
   20898:	mov	r0, r7
   2089c:	bl	24518 <fputs@plt+0xf58c>
   208a0:	cmp	r0, #0
   208a4:	beq	20858 <fputs@plt+0xb8cc>
   208a8:	mov	r9, r0
   208ac:	ldr	r0, [sp, #28]
   208b0:	bl	1bb5c <fputs@plt+0x6bd0>
   208b4:	ldr	r0, [sp, #32]
   208b8:	bl	1bb5c <fputs@plt+0x6bd0>
   208bc:	ldr	r0, [sp, #36]	; 0x24
   208c0:	bl	1bb5c <fputs@plt+0x6bd0>
   208c4:	ldr	r0, [sp, #80]	; 0x50
   208c8:	bl	2b924 <fputs@plt+0x16998>
   208cc:	mov	r2, #16
   208d0:	mov	r1, r2
   208d4:	ldr	r0, [sp, #24]
   208d8:	bl	1483c <__explicit_bzero_chk@plt>
   208dc:	mov	r1, sl
   208e0:	mvn	r2, #0
   208e4:	mov	r0, r5
   208e8:	bl	1483c <__explicit_bzero_chk@plt>
   208ec:	mov	r0, r5
   208f0:	bl	14548 <free@plt>
   208f4:	ldr	r0, [sp, #72]	; 0x48
   208f8:	cmp	r0, #0
   208fc:	bne	205ec <fputs@plt+0xb660>
   20900:	b	20608 <fputs@plt+0xb67c>
   20904:	ldr	r3, [pc, #364]	; 20a78 <fputs@plt+0xbaec>
   20908:	cmp	r7, r2
   2090c:	str	r3, [sp, #20]
   20910:	ldreq	r7, [pc, #364]	; 20a84 <fputs@plt+0xbaf8>
   20914:	b	204a4 <fputs@plt+0xb518>
   20918:	add	r3, sp, #84	; 0x54
   2091c:	mov	r0, r3
   20920:	mov	r1, #16
   20924:	str	r3, [sp, #24]
   20928:	bl	3c424 <error@@Base+0xea94>
   2092c:	mov	r0, r9
   20930:	bl	14710 <strlen@plt>
   20934:	str	r6, [sp, #8]
   20938:	stm	sp, {r5, sl}
   2093c:	ldr	r2, [sp, #24]
   20940:	mov	r3, #16
   20944:	mov	r1, r0
   20948:	mov	r0, r9
   2094c:	bl	3cef4 <__b64_pton@@Base+0x504>
   20950:	cmp	r0, #0
   20954:	blt	20a14 <fputs@plt+0xba88>
   20958:	mov	r2, #16
   2095c:	ldr	r1, [sp, #24]
   20960:	ldr	r0, [sp, #28]
   20964:	bl	2456c <fputs@plt+0xf5e0>
   20968:	subs	r9, r0, #0
   2096c:	bne	20594 <fputs@plt+0xb608>
   20970:	mov	r1, r6
   20974:	ldr	r0, [sp, #28]
   20978:	bl	24438 <fputs@plt+0xf4ac>
   2097c:	subs	r9, r0, #0
   20980:	beq	20560 <fputs@plt+0xb5d4>
   20984:	b	20594 <fputs@plt+0xb608>
   20988:	mvn	r9, #1
   2098c:	ldr	r0, [sp, #28]
   20990:	bl	1bb5c <fputs@plt+0x6bd0>
   20994:	ldr	r0, [sp, #32]
   20998:	bl	1bb5c <fputs@plt+0x6bd0>
   2099c:	ldr	r0, [sp, #36]	; 0x24
   209a0:	bl	1bb5c <fputs@plt+0x6bd0>
   209a4:	ldr	r0, [sp, #80]	; 0x50
   209a8:	bl	2b924 <fputs@plt+0x16998>
   209ac:	mov	r2, #16
   209b0:	add	r0, sp, #84	; 0x54
   209b4:	mov	r1, r2
   209b8:	bl	1483c <__explicit_bzero_chk@plt>
   209bc:	ldr	r0, [sp, #72]	; 0x48
   209c0:	cmp	r0, #0
   209c4:	bne	205e8 <fputs@plt+0xb65c>
   209c8:	b	20628 <fputs@plt+0xb69c>
   209cc:	str	r4, [sp, #28]
   209d0:	str	r4, [sp, #36]	; 0x24
   209d4:	str	r4, [sp, #32]
   209d8:	mvn	r9, #9
   209dc:	b	2098c <fputs@plt+0xba00>
   209e0:	ldr	r3, [sp, #28]
   209e4:	mvn	r9, #1
   209e8:	str	r3, [sp, #36]	; 0x24
   209ec:	str	r3, [sp, #32]
   209f0:	b	2098c <fputs@plt+0xba00>
   209f4:	ldr	r3, [sp, #32]
   209f8:	mvn	r9, #1
   209fc:	str	r3, [sp, #36]	; 0x24
   20a00:	b	2098c <fputs@plt+0xba00>
   20a04:	add	r3, sp, #84	; 0x54
   20a08:	mvn	r9, #41	; 0x29
   20a0c:	str	r3, [sp, #24]
   20a10:	b	20594 <fputs@plt+0xb608>
   20a14:	mvn	r9, #9
   20a18:	b	20594 <fputs@plt+0xb608>
   20a1c:	bl	14aac <__stack_chk_fail@plt>
   20a20:	mov	r9, r0
   20a24:	b	20594 <fputs@plt+0xb608>
   20a28:	mov	r0, r6
   20a2c:	mov	r1, #70	; 0x46
   20a30:	bl	41040 <mkdtemp@@Base+0x1c90>
   20a34:	cmp	r1, #69	; 0x45
   20a38:	beq	20a50 <fputs@plt+0xbac4>
   20a3c:	mov	r1, #10
   20a40:	ldr	r0, [sp, #48]	; 0x30
   20a44:	bl	24518 <fputs@plt+0xf58c>
   20a48:	subs	r9, r0, #0
   20a4c:	bne	208ac <fputs@plt+0xb920>
   20a50:	ldr	r0, [sp, #48]	; 0x30
   20a54:	mov	r2, #34	; 0x22
   20a58:	ldr	r1, [pc, #40]	; 20a88 <fputs@plt+0xbafc>
   20a5c:	bl	241bc <fputs@plt+0xf230>
   20a60:	mov	r9, r0
   20a64:	b	208ac <fputs@plt+0xb920>
   20a68:	mvn	r9, #1
   20a6c:	b	20594 <fputs@plt+0xb608>
   20a70:	andeq	r4, r7, r0, asr #19
   20a74:	andeq	r2, r4, r8, asr #26
   20a78:	andeq	r4, r4, ip, ror #17
   20a7c:	andeq	r4, r4, r0, lsl #18
   20a80:	andeq	r4, r4, r0, lsl r9
   20a84:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   20a88:	andeq	r4, r4, r8, lsr r9
   20a8c:	mov	r2, #0
   20a90:	b	200c4 <fputs@plt+0xb138>
   20a94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20a98:	sub	sp, sp, #20
   20a9c:	mov	r5, r0
   20aa0:	mov	r8, r1
   20aa4:	bl	14944 <BN_CTX_new@plt>
   20aa8:	subs	r4, r0, #0
   20aac:	beq	20c14 <fputs@plt+0xbc88>
   20ab0:	bl	14f38 <BN_CTX_start@plt>
   20ab4:	mov	r0, r5
   20ab8:	bl	14350 <EC_GROUP_method_of@plt>
   20abc:	bl	14ed8 <EC_METHOD_get_field_type@plt>
   20ac0:	ldr	r3, [pc, #444]	; 20c84 <fputs@plt+0xbcf8>
   20ac4:	cmp	r0, r3
   20ac8:	beq	20af0 <fputs@plt+0xbb64>
   20acc:	mvn	r6, #19
   20ad0:	mov	r7, #0
   20ad4:	mov	r0, r4
   20ad8:	bl	14194 <BN_CTX_free@plt>
   20adc:	mov	r0, r7
   20ae0:	bl	14c38 <EC_POINT_free@plt>
   20ae4:	mov	r0, r6
   20ae8:	add	sp, sp, #20
   20aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20af0:	mov	r1, r8
   20af4:	mov	r0, r5
   20af8:	bl	1420c <EC_POINT_is_at_infinity@plt>
   20afc:	subs	r6, r0, #0
   20b00:	bne	20acc <fputs@plt+0xbb40>
   20b04:	mov	r0, r4
   20b08:	bl	14c98 <BN_CTX_get@plt>
   20b0c:	subs	r9, r0, #0
   20b10:	beq	20b6c <fputs@plt+0xbbe0>
   20b14:	mov	r0, r4
   20b18:	bl	14c98 <BN_CTX_get@plt>
   20b1c:	subs	sl, r0, #0
   20b20:	beq	20b6c <fputs@plt+0xbbe0>
   20b24:	mov	r0, r4
   20b28:	bl	14c98 <BN_CTX_get@plt>
   20b2c:	subs	fp, r0, #0
   20b30:	beq	20b6c <fputs@plt+0xbbe0>
   20b34:	mov	r0, r4
   20b38:	bl	14c98 <BN_CTX_get@plt>
   20b3c:	subs	r3, r0, #0
   20b40:	str	r3, [sp, #12]
   20b44:	beq	20b6c <fputs@plt+0xbbe0>
   20b48:	mov	r2, r4
   20b4c:	mov	r1, fp
   20b50:	mov	r0, r5
   20b54:	bl	1498c <EC_GROUP_get_order@plt>
   20b58:	cmp	r0, #1
   20b5c:	beq	20b78 <fputs@plt+0xbbec>
   20b60:	mvn	r6, #21
   20b64:	mov	r7, #0
   20b68:	b	20ad4 <fputs@plt+0xbb48>
   20b6c:	mvn	r6, #1
   20b70:	mov	r7, #0
   20b74:	b	20ad4 <fputs@plt+0xbb48>
   20b78:	str	r4, [sp]
   20b7c:	mov	r3, sl
   20b80:	mov	r2, r9
   20b84:	mov	r1, r8
   20b88:	mov	r0, r5
   20b8c:	bl	14638 <EC_POINT_get_affine_coordinates_GFp@plt>
   20b90:	cmp	r0, #1
   20b94:	bne	20b60 <fputs@plt+0xbbd4>
   20b98:	mov	r0, r9
   20b9c:	bl	14458 <BN_num_bits@plt>
   20ba0:	mov	r7, r0
   20ba4:	mov	r0, fp
   20ba8:	bl	14458 <BN_num_bits@plt>
   20bac:	add	r0, r0, r0, lsr #31
   20bb0:	cmp	r7, r0, asr #1
   20bb4:	ble	20acc <fputs@plt+0xbb40>
   20bb8:	mov	r0, sl
   20bbc:	bl	14458 <BN_num_bits@plt>
   20bc0:	mov	r7, r0
   20bc4:	mov	r0, fp
   20bc8:	bl	14458 <BN_num_bits@plt>
   20bcc:	add	r0, r0, r0, lsr #31
   20bd0:	cmp	r7, r0, asr #1
   20bd4:	ble	20acc <fputs@plt+0xbb40>
   20bd8:	mov	r0, r5
   20bdc:	bl	143b0 <EC_POINT_new@plt>
   20be0:	subs	r7, r0, #0
   20be4:	beq	20b6c <fputs@plt+0xbbe0>
   20be8:	str	r4, [sp, #4]
   20bec:	str	fp, [sp]
   20bf0:	mov	r3, r8
   20bf4:	mov	r2, #0
   20bf8:	mov	r1, r7
   20bfc:	mov	r0, r5
   20c00:	bl	149b0 <EC_POINT_mul@plt>
   20c04:	cmp	r0, #1
   20c08:	beq	20c1c <fputs@plt+0xbc90>
   20c0c:	mvn	r6, #21
   20c10:	b	20ad4 <fputs@plt+0xbb48>
   20c14:	mvn	r6, #1
   20c18:	b	20ae4 <fputs@plt+0xbb58>
   20c1c:	mov	r0, r5
   20c20:	mov	r1, r7
   20c24:	bl	1420c <EC_POINT_is_at_infinity@plt>
   20c28:	cmp	r0, #1
   20c2c:	beq	20c38 <fputs@plt+0xbcac>
   20c30:	mvn	r6, #19
   20c34:	b	20ad4 <fputs@plt+0xbb48>
   20c38:	bl	14848 <BN_value_one@plt>
   20c3c:	ldr	r5, [sp, #12]
   20c40:	mov	r1, fp
   20c44:	mov	r2, r0
   20c48:	mov	r0, r5
   20c4c:	bl	144c4 <BN_sub@plt>
   20c50:	cmp	r0, #0
   20c54:	beq	20c0c <fputs@plt+0xbc80>
   20c58:	mov	r0, r9
   20c5c:	mov	r1, r5
   20c60:	bl	1450c <BN_cmp@plt>
   20c64:	cmp	r0, #0
   20c68:	bge	20c30 <fputs@plt+0xbca4>
   20c6c:	ldr	r1, [sp, #12]
   20c70:	mov	r0, sl
   20c74:	bl	1450c <BN_cmp@plt>
   20c78:	cmp	r0, #0
   20c7c:	mvnge	r6, #19
   20c80:	b	20ad4 <fputs@plt+0xbb48>
   20c84:	muleq	r0, r6, r1
   20c88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c8c:	subs	r7, r1, #0
   20c90:	ldr	fp, [pc, #3060]	; 2188c <fputs@plt+0xc900>
   20c94:	sub	sp, sp, #100	; 0x64
   20c98:	mov	r3, #0
   20c9c:	ldr	r1, [fp]
   20ca0:	strne	r3, [r7]
   20ca4:	str	r3, [sp, #44]	; 0x2c
   20ca8:	str	r3, [sp, #48]	; 0x30
   20cac:	str	r3, [sp, #56]	; 0x38
   20cb0:	mov	r6, r0
   20cb4:	mov	r5, r2
   20cb8:	str	r1, [sp, #92]	; 0x5c
   20cbc:	bl	1bc50 <fputs@plt+0x6cc4>
   20cc0:	subs	r3, r0, #0
   20cc4:	str	r3, [sp, #32]
   20cc8:	beq	214f8 <fputs@plt+0xc56c>
   20ccc:	mov	r2, #0
   20cd0:	add	r1, sp, #44	; 0x2c
   20cd4:	mov	r0, r6
   20cd8:	bl	24008 <fputs@plt+0xf07c>
   20cdc:	subs	r3, r0, #0
   20ce0:	str	r3, [sp, #28]
   20ce4:	bne	214cc <fputs@plt+0xc540>
   20ce8:	ldr	r0, [sp, #44]	; 0x2c
   20cec:	bl	1d0f8 <fputs@plt+0x816c>
   20cf0:	cmp	r5, #0
   20cf4:	mov	r4, r0
   20cf8:	bne	20d28 <fputs@plt+0xbd9c>
   20cfc:	cmp	r0, #3
   20d00:	movne	r2, #7
   20d04:	ldrne	r3, [pc, #2948]	; 21890 <fputs@plt+0xc904>
   20d08:	bne	20d1c <fputs@plt+0xbd90>
   20d0c:	b	210e4 <fputs@plt+0xc158>
   20d10:	cmp	r2, r4
   20d14:	beq	2112c <fputs@plt+0xc1a0>
   20d18:	ldr	r2, [r3, #40]	; 0x28
   20d1c:	cmn	r2, #1
   20d20:	add	r3, r3, #28
   20d24:	bne	20d10 <fputs@plt+0xbd84>
   20d28:	cmp	r4, #7
   20d2c:	ldrls	pc, [pc, r4, lsl #2]
   20d30:	b	21860 <fputs@plt+0xc8d4>
   20d34:	andeq	r0, r2, r8, ror #28
   20d38:	andeq	r0, r2, ip, lsl pc
   20d3c:	andeq	r0, r2, ip, ror #26
   20d40:	andeq	r1, r2, r4, ror #1
   20d44:	andeq	r0, r2, r0, asr lr
   20d48:	andeq	r0, r2, r4, lsl #30
   20d4c:	andeq	r0, r2, r4, asr sp
   20d50:	andeq	r1, r2, ip, asr #1
   20d54:	mov	r2, #0
   20d58:	mov	r1, r2
   20d5c:	mov	r0, r6
   20d60:	bl	23eac <fputs@plt+0xef20>
   20d64:	cmp	r0, #0
   20d68:	bne	214cc <fputs@plt+0xc540>
   20d6c:	mov	r0, r4
   20d70:	bl	1d938 <fputs@plt+0x89ac>
   20d74:	subs	r5, r0, #0
   20d78:	beq	215f0 <fputs@plt+0xc664>
   20d7c:	ldr	r0, [sp, #44]	; 0x2c
   20d80:	bl	1d170 <fputs@plt+0x81e4>
   20d84:	mov	r2, #0
   20d88:	add	r1, sp, #48	; 0x30
   20d8c:	str	r0, [r5, #16]
   20d90:	mov	r0, r6
   20d94:	bl	24008 <fputs@plt+0xf07c>
   20d98:	subs	r4, r0, #0
   20d9c:	bne	2156c <fputs@plt+0xc5e0>
   20da0:	ldr	r0, [sp, #48]	; 0x30
   20da4:	bl	1d5b4 <fputs@plt+0x8628>
   20da8:	ldr	r3, [r5, #16]
   20dac:	cmp	r3, r0
   20db0:	bne	21548 <fputs@plt+0xc5bc>
   20db4:	ldr	r0, [r5, #20]
   20db8:	bl	140ec <EC_KEY_free@plt>
   20dbc:	ldr	r0, [r5, #16]
   20dc0:	bl	1477c <EC_KEY_new_by_curve_name@plt>
   20dc4:	cmp	r0, #0
   20dc8:	mov	r8, r0
   20dcc:	str	r0, [r5, #20]
   20dd0:	beq	214a8 <fputs@plt+0xc51c>
   20dd4:	bl	144d0 <EC_KEY_get0_group@plt>
   20dd8:	bl	143b0 <EC_POINT_new@plt>
   20ddc:	subs	sl, r0, #0
   20de0:	beq	2165c <fputs@plt+0xc6d0>
   20de4:	ldr	r0, [r5, #20]
   20de8:	bl	144d0 <EC_KEY_get0_group@plt>
   20dec:	mov	r1, sl
   20df0:	mov	r2, r0
   20df4:	mov	r0, r6
   20df8:	bl	24fcc <fputs@plt+0x10040>
   20dfc:	subs	r8, r0, #0
   20e00:	bne	21528 <fputs@plt+0xc59c>
   20e04:	ldr	r0, [r5, #20]
   20e08:	bl	144d0 <EC_KEY_get0_group@plt>
   20e0c:	mov	r1, sl
   20e10:	bl	20a94 <fputs@plt+0xbb08>
   20e14:	subs	r4, r0, #0
   20e18:	bne	215b8 <fputs@plt+0xc62c>
   20e1c:	mov	r1, sl
   20e20:	ldr	r0, [r5, #20]
   20e24:	bl	143e0 <EC_KEY_set_public_key@plt>
   20e28:	cmp	r0, #1
   20e2c:	beq	20fec <fputs@plt+0xc060>
   20e30:	mvn	r3, #1
   20e34:	str	r4, [sp, #24]
   20e38:	str	r4, [sp, #20]
   20e3c:	mov	r9, r4
   20e40:	mov	r8, r4
   20e44:	mov	r7, r4
   20e48:	str	r3, [sp, #28]
   20e4c:	b	21050 <fputs@plt+0xc0c4>
   20e50:	mov	r2, #0
   20e54:	mov	r1, r2
   20e58:	mov	r0, r6
   20e5c:	bl	23eac <fputs@plt+0xef20>
   20e60:	cmp	r0, #0
   20e64:	bne	214cc <fputs@plt+0xc540>
   20e68:	mov	r0, r4
   20e6c:	bl	1d938 <fputs@plt+0x89ac>
   20e70:	subs	r5, r0, #0
   20e74:	beq	214f8 <fputs@plt+0xc56c>
   20e78:	bl	14890 <BN_new@plt>
   20e7c:	subs	r8, r0, #0
   20e80:	beq	21618 <fputs@plt+0xc68c>
   20e84:	bl	14890 <BN_new@plt>
   20e88:	subs	r9, r0, #0
   20e8c:	beq	2163c <fputs@plt+0xc6b0>
   20e90:	mov	r1, r8
   20e94:	mov	r0, r6
   20e98:	bl	24eb4 <fputs@plt+0xff28>
   20e9c:	subs	sl, r0, #0
   20ea0:	bne	21484 <fputs@plt+0xc4f8>
   20ea4:	mov	r1, r9
   20ea8:	mov	r0, r6
   20eac:	bl	24eb4 <fputs@plt+0xff28>
   20eb0:	subs	r4, r0, #0
   20eb4:	bne	21488 <fputs@plt+0xc4fc>
   20eb8:	mov	r3, r4
   20ebc:	mov	r2, r8
   20ec0:	mov	r1, r9
   20ec4:	ldr	r0, [r5, #8]
   20ec8:	bl	143f8 <RSA_set0_key@plt>
   20ecc:	cmp	r0, #0
   20ed0:	beq	21594 <fputs@plt+0xc608>
   20ed4:	ldr	r0, [r5, #8]
   20ed8:	bl	1c79c <fputs@plt+0x7810>
   20edc:	cmp	r0, #0
   20ee0:	beq	20fe8 <fputs@plt+0xc05c>
   20ee4:	mov	sl, r4
   20ee8:	str	r0, [sp, #28]
   20eec:	str	r4, [sp, #24]
   20ef0:	str	r4, [sp, #20]
   20ef4:	mov	r9, r4
   20ef8:	mov	r8, r4
   20efc:	mov	r7, r4
   20f00:	b	21050 <fputs@plt+0xc0c4>
   20f04:	mov	r2, #0
   20f08:	mov	r1, r2
   20f0c:	mov	r0, r6
   20f10:	bl	23eac <fputs@plt+0xef20>
   20f14:	cmp	r0, #0
   20f18:	bne	214cc <fputs@plt+0xc540>
   20f1c:	mov	r0, r4
   20f20:	bl	1d938 <fputs@plt+0x89ac>
   20f24:	subs	r5, r0, #0
   20f28:	beq	214f8 <fputs@plt+0xc56c>
   20f2c:	bl	14890 <BN_new@plt>
   20f30:	subs	r9, r0, #0
   20f34:	beq	216a4 <fputs@plt+0xc718>
   20f38:	bl	14890 <BN_new@plt>
   20f3c:	subs	sl, r0, #0
   20f40:	str	sl, [sp, #20]
   20f44:	beq	216c8 <fputs@plt+0xc73c>
   20f48:	bl	14890 <BN_new@plt>
   20f4c:	subs	r3, r0, #0
   20f50:	str	r3, [sp, #24]
   20f54:	beq	216ec <fputs@plt+0xc760>
   20f58:	bl	14890 <BN_new@plt>
   20f5c:	subs	r4, r0, #0
   20f60:	beq	21708 <fputs@plt+0xc77c>
   20f64:	mov	r1, r9
   20f68:	mov	r0, r6
   20f6c:	bl	24eb4 <fputs@plt+0xff28>
   20f70:	subs	r8, r0, #0
   20f74:	bne	2146c <fputs@plt+0xc4e0>
   20f78:	mov	r1, sl
   20f7c:	mov	r0, r6
   20f80:	str	sl, [sp, #20]
   20f84:	bl	24eb4 <fputs@plt+0xff28>
   20f88:	subs	sl, r0, #0
   20f8c:	bne	2146c <fputs@plt+0xc4e0>
   20f90:	ldr	r1, [sp, #24]
   20f94:	mov	r0, r6
   20f98:	bl	24eb4 <fputs@plt+0xff28>
   20f9c:	subs	r8, r0, #0
   20fa0:	bne	21580 <fputs@plt+0xc5f4>
   20fa4:	mov	r1, r4
   20fa8:	mov	r0, r6
   20fac:	bl	24eb4 <fputs@plt+0xff28>
   20fb0:	cmp	r0, #0
   20fb4:	bne	2146c <fputs@plt+0xc4e0>
   20fb8:	ldrd	r2, [sp, #20]
   20fbc:	mov	r1, r9
   20fc0:	ldr	r0, [r5, #12]
   20fc4:	bl	146d4 <DSA_set0_pqg@plt>
   20fc8:	cmp	r0, #0
   20fcc:	beq	215d8 <fputs@plt+0xc64c>
   20fd0:	mov	r2, #0
   20fd4:	mov	r1, r4
   20fd8:	ldr	r0, [r5, #12]
   20fdc:	bl	14518 <DSA_set0_key@plt>
   20fe0:	cmp	r0, #0
   20fe4:	beq	21680 <fputs@plt+0xc6f4>
   20fe8:	mov	sl, #0
   20fec:	ldr	r1, [r5]
   20ff0:	cmp	r1, #3
   20ff4:	beq	2101c <fputs@plt+0xc090>
   20ff8:	mov	r2, #7
   20ffc:	ldr	r3, [pc, #2188]	; 21890 <fputs@plt+0xc904>
   21000:	b	21010 <fputs@plt+0xc084>
   21004:	cmp	r1, r2
   21008:	beq	2118c <fputs@plt+0xc200>
   2100c:	ldr	r2, [r3, #40]	; 0x28
   21010:	cmn	r2, #1
   21014:	add	r3, r3, #28
   21018:	bne	21004 <fputs@plt+0xc078>
   2101c:	mov	r0, r6
   21020:	bl	1c04c <fputs@plt+0x70c0>
   21024:	subs	r4, r0, #0
   21028:	bne	21524 <fputs@plt+0xc598>
   2102c:	cmp	r7, #0
   21030:	beq	211ec <fputs@plt+0xc260>
   21034:	str	r5, [r7]
   21038:	mov	r9, r4
   2103c:	mov	r7, r4
   21040:	mov	r5, r4
   21044:	mov	r8, r4
   21048:	str	r4, [sp, #24]
   2104c:	str	r4, [sp, #20]
   21050:	ldr	r0, [sp, #32]
   21054:	bl	1bb5c <fputs@plt+0x6bd0>
   21058:	mov	r0, r5
   2105c:	bl	1d72c <fputs@plt+0x87a0>
   21060:	ldr	r0, [sp, #44]	; 0x2c
   21064:	bl	14548 <free@plt>
   21068:	ldr	r0, [sp, #48]	; 0x30
   2106c:	bl	14548 <free@plt>
   21070:	ldr	r0, [sp, #56]	; 0x38
   21074:	bl	14548 <free@plt>
   21078:	mov	r0, r7
   2107c:	bl	14614 <BN_clear_free@plt>
   21080:	mov	r0, r8
   21084:	bl	14614 <BN_clear_free@plt>
   21088:	mov	r0, r9
   2108c:	bl	14614 <BN_clear_free@plt>
   21090:	ldr	r0, [sp, #20]
   21094:	bl	14614 <BN_clear_free@plt>
   21098:	ldr	r0, [sp, #24]
   2109c:	bl	14614 <BN_clear_free@plt>
   210a0:	mov	r0, r4
   210a4:	bl	14614 <BN_clear_free@plt>
   210a8:	mov	r0, sl
   210ac:	bl	14c38 <EC_POINT_free@plt>
   210b0:	ldr	r2, [sp, #92]	; 0x5c
   210b4:	ldr	r3, [fp]
   210b8:	ldr	r0, [sp, #28]
   210bc:	cmp	r2, r3
   210c0:	bne	21720 <fputs@plt+0xc794>
   210c4:	add	sp, sp, #100	; 0x64
   210c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   210cc:	mov	r2, #0
   210d0:	mov	r1, r2
   210d4:	mov	r0, r6
   210d8:	bl	23eac <fputs@plt+0xef20>
   210dc:	cmp	r0, #0
   210e0:	bne	214cc <fputs@plt+0xc540>
   210e4:	add	r2, sp, #52	; 0x34
   210e8:	add	r1, sp, #56	; 0x38
   210ec:	mov	r0, r6
   210f0:	bl	23f44 <fputs@plt+0xefb8>
   210f4:	subs	r8, r0, #0
   210f8:	bne	21164 <fputs@plt+0xc1d8>
   210fc:	ldr	r3, [sp, #52]	; 0x34
   21100:	cmp	r3, #32
   21104:	bne	214cc <fputs@plt+0xc540>
   21108:	mov	r0, r4
   2110c:	bl	1d938 <fputs@plt+0x89ac>
   21110:	subs	r5, r0, #0
   21114:	beq	215f0 <fputs@plt+0xc664>
   21118:	ldr	r3, [sp, #56]	; 0x38
   2111c:	mov	sl, r8
   21120:	str	r8, [sp, #56]	; 0x38
   21124:	str	r3, [r5, #28]
   21128:	b	20fec <fputs@plt+0xc060>
   2112c:	ldr	r3, [r3, #20]
   21130:	cmp	r3, #0
   21134:	beq	20d28 <fputs@plt+0xbd9c>
   21138:	mov	sl, #0
   2113c:	mvn	r3, #18
   21140:	mov	r7, sl
   21144:	mov	r5, sl
   21148:	mov	r4, sl
   2114c:	str	sl, [sp, #24]
   21150:	str	sl, [sp, #20]
   21154:	mov	r9, sl
   21158:	mov	r8, sl
   2115c:	str	r3, [sp, #28]
   21160:	b	21050 <fputs@plt+0xc0c4>
   21164:	mov	sl, #0
   21168:	str	r8, [sp, #28]
   2116c:	mov	r7, sl
   21170:	mov	r5, sl
   21174:	mov	r4, sl
   21178:	str	sl, [sp, #24]
   2117c:	str	sl, [sp, #20]
   21180:	mov	r9, sl
   21184:	mov	r8, sl
   21188:	b	21050 <fputs@plt+0xc0c4>
   2118c:	ldr	r3, [r3, #20]
   21190:	cmp	r3, #0
   21194:	beq	2101c <fputs@plt+0xc090>
   21198:	ldr	r3, [r5, #52]	; 0x34
   2119c:	mov	r4, #0
   211a0:	str	r4, [sp, #60]	; 0x3c
   211a4:	str	r4, [sp, #64]	; 0x40
   211a8:	str	r4, [sp, #68]	; 0x44
   211ac:	str	r4, [sp, #72]	; 0x48
   211b0:	str	r4, [sp, #76]	; 0x4c
   211b4:	str	r4, [sp, #80]	; 0x50
   211b8:	str	r4, [sp, #84]	; 0x54
   211bc:	ldr	r1, [sp, #32]
   211c0:	ldr	r0, [r3]
   211c4:	bl	24230 <fputs@plt+0xf2a4>
   211c8:	cmp	r0, #0
   211cc:	strne	r0, [sp, #28]
   211d0:	beq	21204 <fputs@plt+0xc278>
   211d4:	str	r4, [sp, #24]
   211d8:	str	r4, [sp, #20]
   211dc:	mov	r9, r4
   211e0:	mov	r8, r4
   211e4:	mov	r7, r4
   211e8:	b	21050 <fputs@plt+0xc0c4>
   211ec:	mov	r4, r7
   211f0:	str	r7, [sp, #24]
   211f4:	str	r7, [sp, #20]
   211f8:	mov	r9, r7
   211fc:	mov	r8, r7
   21200:	b	21050 <fputs@plt+0xc0c4>
   21204:	ldr	r1, [r5, #52]	; 0x34
   21208:	mov	r0, r6
   2120c:	add	r1, r1, #8
   21210:	bl	23cd0 <fputs@plt+0xed44>
   21214:	cmp	r0, r4
   21218:	beq	2125c <fputs@plt+0xc2d0>
   2121c:	mvn	r9, #3
   21220:	ldr	r0, [sp, #72]	; 0x48
   21224:	bl	1bb5c <fputs@plt+0x6bd0>
   21228:	ldr	r0, [sp, #64]	; 0x40
   2122c:	bl	1bb5c <fputs@plt+0x6bd0>
   21230:	ldr	r0, [sp, #68]	; 0x44
   21234:	bl	1bb5c <fputs@plt+0x6bd0>
   21238:	ldr	r0, [sp, #60]	; 0x3c
   2123c:	bl	1bb5c <fputs@plt+0x6bd0>
   21240:	ldr	r0, [sp, #76]	; 0x4c
   21244:	bl	14548 <free@plt>
   21248:	cmp	r9, #0
   2124c:	beq	2101c <fputs@plt+0xc090>
   21250:	mov	r4, #0
   21254:	str	r9, [sp, #28]
   21258:	b	211d4 <fputs@plt+0xc248>
   2125c:	ldr	r1, [r5, #52]	; 0x34
   21260:	mov	r0, r6
   21264:	add	r1, r1, #4
   21268:	bl	23d50 <fputs@plt+0xedc4>
   2126c:	cmp	r0, #0
   21270:	bne	2121c <fputs@plt+0xc290>
   21274:	ldr	r1, [r5, #52]	; 0x34
   21278:	add	r2, sp, #84	; 0x54
   2127c:	add	r1, r1, #16
   21280:	mov	r0, r6
   21284:	bl	24008 <fputs@plt+0xf07c>
   21288:	cmp	r0, #0
   2128c:	bne	2121c <fputs@plt+0xc290>
   21290:	add	r1, sp, #60	; 0x3c
   21294:	mov	r0, r6
   21298:	bl	24684 <fputs@plt+0xf6f8>
   2129c:	cmp	r0, #0
   212a0:	bne	2121c <fputs@plt+0xc290>
   212a4:	ldr	r1, [r5, #52]	; 0x34
   212a8:	mov	r0, r6
   212ac:	add	r1, r1, #32
   212b0:	bl	23cd0 <fputs@plt+0xed44>
   212b4:	cmp	r0, #0
   212b8:	bne	2121c <fputs@plt+0xc290>
   212bc:	ldr	r1, [r5, #52]	; 0x34
   212c0:	mov	r0, r6
   212c4:	add	r1, r1, #40	; 0x28
   212c8:	bl	23cd0 <fputs@plt+0xed44>
   212cc:	cmp	r0, #0
   212d0:	bne	2121c <fputs@plt+0xc290>
   212d4:	add	r1, sp, #64	; 0x40
   212d8:	mov	r0, r6
   212dc:	bl	24684 <fputs@plt+0xf6f8>
   212e0:	cmp	r0, #0
   212e4:	bne	2121c <fputs@plt+0xc290>
   212e8:	add	r1, sp, #68	; 0x44
   212ec:	mov	r0, r6
   212f0:	bl	24684 <fputs@plt+0xf6f8>
   212f4:	subs	r2, r0, #0
   212f8:	bne	2121c <fputs@plt+0xc290>
   212fc:	mov	r1, r2
   21300:	mov	r0, r6
   21304:	bl	23eac <fputs@plt+0xef20>
   21308:	cmp	r0, #0
   2130c:	bne	2121c <fputs@plt+0xc290>
   21310:	add	r1, sp, #72	; 0x48
   21314:	mov	r0, r6
   21318:	bl	24684 <fputs@plt+0xf6f8>
   2131c:	cmp	r0, #0
   21320:	bne	2121c <fputs@plt+0xc290>
   21324:	ldr	r3, [r5, #52]	; 0x34
   21328:	ldr	r0, [r3]
   2132c:	bl	1c04c <fputs@plt+0x70c0>
   21330:	str	r0, [sp, #20]
   21334:	mov	r0, r6
   21338:	bl	1c04c <fputs@plt+0x70c0>
   2133c:	add	r2, sp, #80	; 0x50
   21340:	add	r1, sp, #76	; 0x4c
   21344:	str	r0, [sp, #24]
   21348:	mov	r0, r6
   2134c:	bl	23f44 <fputs@plt+0xefb8>
   21350:	cmp	r0, #0
   21354:	bne	2121c <fputs@plt+0xc290>
   21358:	ldr	r3, [r5, #52]	; 0x34
   2135c:	ldr	r3, [r3, #4]
   21360:	sub	r3, r3, #1
   21364:	cmp	r3, #1
   21368:	movls	r9, r0
   2136c:	bls	213e0 <fputs@plt+0xc454>
   21370:	b	2173c <fputs@plt+0xc7b0>
   21374:	ldr	r3, [r3, #20]
   21378:	str	r9, [sp, #88]	; 0x58
   2137c:	cmp	r3, #255	; 0xff
   21380:	bhi	2121c <fputs@plt+0xc290>
   21384:	mov	r2, #0
   21388:	add	r1, sp, #88	; 0x58
   2138c:	ldr	r0, [sp, #60]	; 0x3c
   21390:	bl	24008 <fputs@plt+0xf07c>
   21394:	cmp	r0, #0
   21398:	bne	2121c <fputs@plt+0xc290>
   2139c:	ldr	r4, [r5, #52]	; 0x34
   213a0:	mov	r3, #4
   213a4:	ldr	r8, [r4, #24]
   213a8:	ldr	r1, [r4, #20]
   213ac:	mov	r0, r8
   213b0:	add	r2, r1, #1
   213b4:	bl	3ff24 <mkdtemp@@Base+0xb74>
   213b8:	str	r0, [r4, #24]
   213bc:	ldr	r3, [r5, #52]	; 0x34
   213c0:	ldr	r2, [r3, #24]
   213c4:	cmp	r2, #0
   213c8:	beq	21724 <fputs@plt+0xc798>
   213cc:	ldr	r1, [r3, #20]
   213d0:	ldr	r0, [sp, #88]	; 0x58
   213d4:	add	ip, r1, #1
   213d8:	str	ip, [r3, #20]
   213dc:	str	r0, [r2, r1, lsl #2]
   213e0:	ldr	r0, [sp, #60]	; 0x3c
   213e4:	bl	1c04c <fputs@plt+0x70c0>
   213e8:	ldr	r3, [r5, #52]	; 0x34
   213ec:	cmp	r0, #0
   213f0:	bne	21374 <fputs@plt+0xc3e8>
   213f4:	ldr	r1, [sp, #64]	; 0x40
   213f8:	ldr	r0, [r3, #48]	; 0x30
   213fc:	bl	24230 <fputs@plt+0xf2a4>
   21400:	subs	r9, r0, #0
   21404:	bne	21220 <fputs@plt+0xc294>
   21408:	ldr	r1, [sp, #68]	; 0x44
   2140c:	cmp	r1, #0
   21410:	beq	21458 <fputs@plt+0xc4cc>
   21414:	ldr	r3, [r5, #52]	; 0x34
   21418:	ldr	r0, [r3, #52]	; 0x34
   2141c:	bl	24230 <fputs@plt+0xf2a4>
   21420:	subs	r9, r0, #0
   21424:	beq	21458 <fputs@plt+0xc4cc>
   21428:	b	21220 <fputs@plt+0xc294>
   2142c:	mov	r2, #0
   21430:	mov	r1, r2
   21434:	ldr	r0, [sp, #64]	; 0x40
   21438:	bl	23eac <fputs@plt+0xef20>
   2143c:	subs	r2, r0, #0
   21440:	bne	21744 <fputs@plt+0xc7b8>
   21444:	mov	r1, r2
   21448:	ldr	r0, [sp, #64]	; 0x40
   2144c:	bl	23eac <fputs@plt+0xef20>
   21450:	cmp	r0, #0
   21454:	bne	21744 <fputs@plt+0xc7b8>
   21458:	ldr	r0, [sp, #64]	; 0x40
   2145c:	bl	1c04c <fputs@plt+0x70c0>
   21460:	cmp	r0, #0
   21464:	bne	2142c <fputs@plt+0xc4a0>
   21468:	b	21790 <fputs@plt+0xc804>
   2146c:	mov	sl, #0
   21470:	mvn	r3, #3
   21474:	mov	r8, sl
   21478:	mov	r7, sl
   2147c:	str	r3, [sp, #28]
   21480:	b	21050 <fputs@plt+0xc0c4>
   21484:	mov	sl, #0
   21488:	mvn	r3, #3
   2148c:	mov	r7, r9
   21490:	mov	r4, sl
   21494:	str	sl, [sp, #24]
   21498:	str	sl, [sp, #20]
   2149c:	mov	r9, sl
   214a0:	str	r3, [sp, #28]
   214a4:	b	21050 <fputs@plt+0xc0c4>
   214a8:	mvn	r3, #11
   214ac:	mov	sl, r0
   214b0:	mov	r4, r0
   214b4:	str	r0, [sp, #24]
   214b8:	str	r0, [sp, #20]
   214bc:	mov	r9, r0
   214c0:	mov	r7, r0
   214c4:	str	r3, [sp, #28]
   214c8:	b	21050 <fputs@plt+0xc0c4>
   214cc:	mov	sl, #0
   214d0:	mvn	r3, #3
   214d4:	mov	r4, sl
   214d8:	str	sl, [sp, #24]
   214dc:	str	sl, [sp, #20]
   214e0:	mov	r9, sl
   214e4:	mov	r8, sl
   214e8:	mov	r7, sl
   214ec:	mov	r5, sl
   214f0:	str	r3, [sp, #28]
   214f4:	b	21050 <fputs@plt+0xc0c4>
   214f8:	mov	sl, #0
   214fc:	mvn	r3, #1
   21500:	mov	r4, sl
   21504:	str	sl, [sp, #24]
   21508:	str	sl, [sp, #20]
   2150c:	mov	r9, sl
   21510:	mov	r8, sl
   21514:	mov	r7, sl
   21518:	mov	r5, sl
   2151c:	str	r3, [sp, #28]
   21520:	b	21050 <fputs@plt+0xc0c4>
   21524:	mov	r4, #0
   21528:	mvn	r3, #3
   2152c:	str	r4, [sp, #24]
   21530:	str	r4, [sp, #20]
   21534:	mov	r9, r4
   21538:	mov	r8, r4
   2153c:	mov	r7, r4
   21540:	str	r3, [sp, #28]
   21544:	b	21050 <fputs@plt+0xc0c4>
   21548:	mvn	r3, #14
   2154c:	mov	sl, r4
   21550:	str	r4, [sp, #24]
   21554:	str	r4, [sp, #20]
   21558:	mov	r9, r4
   2155c:	mov	r8, r4
   21560:	mov	r7, r4
   21564:	str	r3, [sp, #28]
   21568:	b	21050 <fputs@plt+0xc0c4>
   2156c:	mov	sl, #0
   21570:	mov	r4, sl
   21574:	mov	r9, sl
   21578:	str	sl, [sp, #24]
   2157c:	str	sl, [sp, #20]
   21580:	mvn	r3, #3
   21584:	mov	r8, sl
   21588:	mov	r7, sl
   2158c:	str	r3, [sp, #28]
   21590:	b	21050 <fputs@plt+0xc0c4>
   21594:	mvn	r3, #21
   21598:	mov	r7, r9
   2159c:	mov	sl, r0
   215a0:	mov	r4, r0
   215a4:	str	r0, [sp, #24]
   215a8:	str	r0, [sp, #20]
   215ac:	mov	r9, r0
   215b0:	str	r3, [sp, #28]
   215b4:	b	21050 <fputs@plt+0xc0c4>
   215b8:	mvn	r3, #19
   215bc:	mov	r4, r8
   215c0:	str	r8, [sp, #24]
   215c4:	str	r8, [sp, #20]
   215c8:	mov	r9, r8
   215cc:	mov	r7, r8
   215d0:	str	r3, [sp, #28]
   215d4:	b	21050 <fputs@plt+0xc0c4>
   215d8:	mov	sl, #0
   215dc:	mvn	r3, #21
   215e0:	mov	r8, sl
   215e4:	mov	r7, sl
   215e8:	str	r3, [sp, #28]
   215ec:	b	21050 <fputs@plt+0xc0c4>
   215f0:	mvn	r3, #1
   215f4:	mov	sl, r5
   215f8:	mov	r4, r5
   215fc:	str	r5, [sp, #24]
   21600:	str	r5, [sp, #20]
   21604:	mov	r9, r5
   21608:	mov	r8, r5
   2160c:	mov	r7, r5
   21610:	str	r3, [sp, #28]
   21614:	b	21050 <fputs@plt+0xc0c4>
   21618:	mvn	r3, #1
   2161c:	mov	sl, r8
   21620:	mov	r4, r8
   21624:	str	r8, [sp, #24]
   21628:	str	r8, [sp, #20]
   2162c:	mov	r9, r8
   21630:	mov	r7, r8
   21634:	str	r3, [sp, #28]
   21638:	b	21050 <fputs@plt+0xc0c4>
   2163c:	mvn	r3, #1
   21640:	mov	sl, r9
   21644:	mov	r4, r9
   21648:	str	r9, [sp, #24]
   2164c:	str	r9, [sp, #20]
   21650:	mov	r7, r9
   21654:	str	r3, [sp, #28]
   21658:	b	21050 <fputs@plt+0xc0c4>
   2165c:	mvn	r3, #1
   21660:	mov	r4, sl
   21664:	str	sl, [sp, #24]
   21668:	str	sl, [sp, #20]
   2166c:	mov	r9, sl
   21670:	mov	r8, sl
   21674:	mov	r7, sl
   21678:	str	r3, [sp, #28]
   2167c:	b	21050 <fputs@plt+0xc0c4>
   21680:	mvn	r3, #21
   21684:	mov	sl, r0
   21688:	str	r0, [sp, #24]
   2168c:	str	r0, [sp, #20]
   21690:	mov	r9, r0
   21694:	mov	r8, r0
   21698:	mov	r7, r0
   2169c:	str	r3, [sp, #28]
   216a0:	b	21050 <fputs@plt+0xc0c4>
   216a4:	mvn	r3, #1
   216a8:	mov	sl, r9
   216ac:	mov	r4, r9
   216b0:	str	r9, [sp, #24]
   216b4:	str	r9, [sp, #20]
   216b8:	mov	r8, r9
   216bc:	mov	r7, r9
   216c0:	str	r3, [sp, #28]
   216c4:	b	21050 <fputs@plt+0xc0c4>
   216c8:	ldr	r3, [sp, #20]
   216cc:	mov	sl, r3
   216d0:	mov	r4, r3
   216d4:	str	r3, [sp, #24]
   216d8:	mov	r8, r3
   216dc:	mov	r7, r3
   216e0:	mvn	r3, #1
   216e4:	str	r3, [sp, #28]
   216e8:	b	21050 <fputs@plt+0xc0c4>
   216ec:	ldr	r7, [sp, #24]
   216f0:	mvn	r3, #1
   216f4:	mov	sl, r7
   216f8:	mov	r4, r7
   216fc:	mov	r8, r7
   21700:	str	r3, [sp, #28]
   21704:	b	21050 <fputs@plt+0xc0c4>
   21708:	mvn	r3, #1
   2170c:	mov	sl, r4
   21710:	mov	r8, r4
   21714:	mov	r7, r4
   21718:	str	r3, [sp, #28]
   2171c:	b	21050 <fputs@plt+0xc0c4>
   21720:	bl	14aac <__stack_chk_fail@plt>
   21724:	ldr	r0, [sp, #88]	; 0x58
   21728:	bl	14548 <free@plt>
   2172c:	ldr	r3, [r5, #52]	; 0x34
   21730:	mvn	r9, #1
   21734:	str	r8, [r3, #24]
   21738:	b	21220 <fputs@plt+0xc294>
   2173c:	mvn	r9, #17
   21740:	b	21220 <fputs@plt+0xc294>
   21744:	ldr	r3, [r5, #52]	; 0x34
   21748:	mvn	r9, #3
   2174c:	ldr	r0, [r3, #48]	; 0x30
   21750:	bl	1bde0 <fputs@plt+0x6e54>
   21754:	b	21220 <fputs@plt+0xc294>
   21758:	bl	1c04c <fputs@plt+0x70c0>
   2175c:	cmp	r0, #0
   21760:	beq	2179c <fputs@plt+0xc810>
   21764:	mov	r2, #0
   21768:	mov	r1, r2
   2176c:	ldr	r0, [sp, #68]	; 0x44
   21770:	bl	23eac <fputs@plt+0xef20>
   21774:	subs	r2, r0, #0
   21778:	bne	2184c <fputs@plt+0xc8c0>
   2177c:	mov	r1, r2
   21780:	ldr	r0, [sp, #68]	; 0x44
   21784:	bl	23eac <fputs@plt+0xef20>
   21788:	cmp	r0, #0
   2178c:	bne	2184c <fputs@plt+0xc8c0>
   21790:	ldr	r0, [sp, #68]	; 0x44
   21794:	cmp	r0, #0
   21798:	bne	21758 <fputs@plt+0xc7cc>
   2179c:	ldr	r1, [r5, #52]	; 0x34
   217a0:	mov	r2, #0
   217a4:	add	r1, r1, #56	; 0x38
   217a8:	ldr	r0, [sp, #72]	; 0x48
   217ac:	bl	20c88 <fputs@plt+0xbcfc>
   217b0:	cmp	r0, #0
   217b4:	bne	21844 <fputs@plt+0xc8b8>
   217b8:	ldr	r2, [r5, #52]	; 0x34
   217bc:	ldr	r4, [r2, #56]	; 0x38
   217c0:	ldr	r3, [r4]
   217c4:	cmp	r3, #0
   217c8:	blt	21844 <fputs@plt+0xc8b8>
   217cc:	cmp	r3, #3
   217d0:	ble	217dc <fputs@plt+0xc850>
   217d4:	cmp	r3, #8
   217d8:	bne	21844 <fputs@plt+0xc8b8>
   217dc:	ldr	r0, [r2]
   217e0:	ldr	r2, [sp, #80]	; 0x50
   217e4:	ldr	r8, [sp, #76]	; 0x4c
   217e8:	str	r2, [sp, #36]	; 0x24
   217ec:	bl	1c19c <fputs@plt+0x7210>
   217f0:	ldr	r3, [sp, #20]
   217f4:	ldr	r2, [sp, #24]
   217f8:	mov	r1, r8
   217fc:	sub	r9, r3, r2
   21800:	mov	r3, #0
   21804:	str	r9, [sp]
   21808:	str	r3, [sp, #8]
   2180c:	str	r3, [sp, #4]
   21810:	ldr	r2, [sp, #36]	; 0x24
   21814:	mov	r3, r0
   21818:	mov	r0, r4
   2181c:	bl	1f644 <fputs@plt+0xa6b8>
   21820:	subs	r9, r0, #0
   21824:	bne	21220 <fputs@plt+0xc294>
   21828:	ldr	r2, [r5, #52]	; 0x34
   2182c:	ldr	r1, [sp, #80]	; 0x50
   21830:	add	r2, r2, #60	; 0x3c
   21834:	ldr	r0, [sp, #76]	; 0x4c
   21838:	bl	1c9c8 <fputs@plt+0x7a3c>
   2183c:	mov	r9, r0
   21840:	b	21220 <fputs@plt+0xc294>
   21844:	mvn	r9, #18
   21848:	b	21220 <fputs@plt+0xc294>
   2184c:	ldr	r3, [r5, #52]	; 0x34
   21850:	mvn	r9, #3
   21854:	ldr	r0, [r3, #52]	; 0x34
   21858:	bl	1bde0 <fputs@plt+0x6e54>
   2185c:	b	21220 <fputs@plt+0xc294>
   21860:	mov	sl, #0
   21864:	mvn	r3, #13
   21868:	mov	r4, sl
   2186c:	str	sl, [sp, #24]
   21870:	str	sl, [sp, #20]
   21874:	mov	r9, sl
   21878:	mov	r8, sl
   2187c:	mov	r7, sl
   21880:	mov	r5, sl
   21884:	str	r3, [sp, #28]
   21888:	b	21050 <fputs@plt+0xc0c4>
   2188c:	andeq	r4, r7, r0, asr #19
   21890:	strdeq	r4, [r4], -r8
   21894:	push	{r4, r5, r6, lr}
   21898:	mov	r4, r2
   2189c:	bl	1b9e0 <fputs@plt+0x6a54>
   218a0:	subs	r5, r0, #0
   218a4:	beq	218c8 <fputs@plt+0xc93c>
   218a8:	mov	r1, r4
   218ac:	mov	r2, #1
   218b0:	bl	20c88 <fputs@plt+0xbcfc>
   218b4:	mov	r4, r0
   218b8:	mov	r0, r5
   218bc:	bl	1bb5c <fputs@plt+0x6bd0>
   218c0:	mov	r0, r4
   218c4:	pop	{r4, r5, r6, pc}
   218c8:	mvn	r4, #1
   218cc:	b	218c0 <fputs@plt+0xc934>
   218d0:	mov	r2, #1
   218d4:	b	20c88 <fputs@plt+0xbcfc>
   218d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   218dc:	sub	sp, sp, #20
   218e0:	ldr	sl, [pc, #1024]	; 21ce8 <fputs@plt+0xcd5c>
   218e4:	subs	r9, r0, #0
   218e8:	str	r1, [sp]
   218ec:	ldr	r3, [sl]
   218f0:	str	r3, [sp, #12]
   218f4:	beq	21cb0 <fputs@plt+0xcd24>
   218f8:	ldr	r8, [r9]
   218fc:	cmp	r8, #0
   21900:	blt	21cb0 <fputs@plt+0xcd24>
   21904:	cmp	r8, #7
   21908:	ble	21914 <fputs@plt+0xc988>
   2190c:	cmp	r8, #11
   21910:	bne	21cb0 <fputs@plt+0xcd24>
   21914:	ldr	r3, [sp]
   21918:	ldr	r1, [pc, #972]	; 21cec <fputs@plt+0xcd60>
   2191c:	ldr	r7, [r3]
   21920:	mov	r0, r7
   21924:	bl	14d70 <strcspn@plt>
   21928:	mov	r4, r0
   2192c:	mov	r0, r7
   21930:	bl	14710 <strlen@plt>
   21934:	cmp	r0, r4
   21938:	beq	2198c <fputs@plt+0xca00>
   2193c:	ldr	r5, [pc, #940]	; 21cf0 <fputs@plt+0xcd64>
   21940:	ldr	fp, [pc, #940]	; 21cf4 <fputs@plt+0xcd68>
   21944:	mov	r6, #3
   21948:	b	21950 <fputs@plt+0xc9c4>
   2194c:	ldr	fp, [r5, #28]!
   21950:	cmp	fp, #0
   21954:	beq	21980 <fputs@plt+0xc9f4>
   21958:	mov	r0, fp
   2195c:	bl	14710 <strlen@plt>
   21960:	cmp	r4, r0
   21964:	bne	21980 <fputs@plt+0xc9f4>
   21968:	mov	r1, fp
   2196c:	mov	r2, r4
   21970:	mov	r0, r7
   21974:	bl	14170 <memcmp@plt>
   21978:	cmp	r0, #0
   2197c:	beq	219ac <fputs@plt+0xca20>
   21980:	ldr	r6, [r5, #40]	; 0x28
   21984:	cmn	r6, #1
   21988:	bne	2194c <fputs@plt+0xc9c0>
   2198c:	mvn	r5, #3
   21990:	ldr	r1, [sp, #12]
   21994:	ldr	r3, [sl]
   21998:	mov	r0, r5
   2199c:	cmp	r1, r3
   219a0:	bne	21ce4 <fputs@plt+0xcd58>
   219a4:	add	sp, sp, #20
   219a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   219ac:	bic	r3, r6, #4
   219b0:	cmp	r3, #2
   219b4:	beq	21b4c <fputs@plt+0xcbc0>
   219b8:	cmp	r6, #11
   219bc:	beq	2198c <fputs@plt+0xca00>
   219c0:	mvn	fp, #0
   219c4:	ldrb	r3, [r7, r4]
   219c8:	add	r4, r7, r4
   219cc:	cmp	r3, #32
   219d0:	cmpne	r3, #9
   219d4:	bne	219e8 <fputs@plt+0xca5c>
   219d8:	ldrb	r3, [r4, #1]!
   219dc:	cmp	r3, #9
   219e0:	cmpne	r3, #32
   219e4:	beq	219d8 <fputs@plt+0xca4c>
   219e8:	cmp	r3, #0
   219ec:	beq	2198c <fputs@plt+0xca00>
   219f0:	cmp	r8, #11
   219f4:	cmpne	r8, r6
   219f8:	bne	21cb8 <fputs@plt+0xcd2c>
   219fc:	bl	1b974 <fputs@plt+0x69e8>
   21a00:	subs	r8, r0, #0
   21a04:	beq	21cc0 <fputs@plt+0xcd34>
   21a08:	ldr	r1, [pc, #732]	; 21cec <fputs@plt+0xcd60>
   21a0c:	mov	r0, r4
   21a10:	bl	14d70 <strcspn@plt>
   21a14:	mov	r1, r0
   21a18:	mov	r7, r0
   21a1c:	mov	r0, r4
   21a20:	bl	14704 <strndup@plt>
   21a24:	subs	r3, r0, #0
   21a28:	beq	21cd4 <fputs@plt+0xcd48>
   21a2c:	mov	r1, r3
   21a30:	mov	r0, r8
   21a34:	str	r3, [sp, #4]
   21a38:	bl	24cb4 <fputs@plt+0xfd28>
   21a3c:	ldr	r3, [sp, #4]
   21a40:	subs	r5, r0, #0
   21a44:	mov	r0, r3
   21a48:	bne	21b34 <fputs@plt+0xcba8>
   21a4c:	bl	14548 <free@plt>
   21a50:	mov	r2, #1
   21a54:	add	r1, sp, #8
   21a58:	mov	r0, r8
   21a5c:	bl	20c88 <fputs@plt+0xbcfc>
   21a60:	subs	r5, r0, #0
   21a64:	mov	r0, r8
   21a68:	bne	21b44 <fputs@plt+0xcbb8>
   21a6c:	bl	1bb5c <fputs@plt+0x6bd0>
   21a70:	ldrb	r3, [r4, r7]
   21a74:	add	r4, r4, r7
   21a78:	cmp	r3, #32
   21a7c:	cmpne	r3, #9
   21a80:	bne	21a94 <fputs@plt+0xcb08>
   21a84:	ldrb	r3, [r4, #1]!
   21a88:	cmp	r3, #9
   21a8c:	cmpne	r3, #32
   21a90:	beq	21a84 <fputs@plt+0xcaf8>
   21a94:	ldr	r0, [sp, #8]
   21a98:	ldr	r3, [r0]
   21a9c:	cmp	r3, r6
   21aa0:	bne	21cc8 <fputs@plt+0xcd3c>
   21aa4:	sub	ip, r6, #4
   21aa8:	cmp	ip, #5
   21aac:	ldrls	pc, [pc, ip, lsl #2]
   21ab0:	b	21acc <fputs@plt+0xcb40>
   21ab4:	andeq	r1, r2, r0, ror #21
   21ab8:	andeq	r1, r2, r0, ror #21
   21abc:	ldrdeq	r1, [r2], -r4
   21ac0:	andeq	r1, r2, r0, ror #21
   21ac4:	andeq	r1, r2, ip, asr #21
   21ac8:	andeq	r1, r2, r0, ror #21
   21acc:	cmp	r6, #2
   21ad0:	bne	21ae0 <fputs@plt+0xcb54>
   21ad4:	ldr	r3, [r0, #16]
   21ad8:	cmp	r3, fp
   21adc:	bne	21ca4 <fputs@plt+0xcd18>
   21ae0:	cmp	r6, #3
   21ae4:	str	r6, [r9]
   21ae8:	beq	21bdc <fputs@plt+0xcc50>
   21aec:	mov	r1, #7
   21af0:	ldr	r3, [pc, #504]	; 21cf0 <fputs@plt+0xcd64>
   21af4:	b	21b04 <fputs@plt+0xcb78>
   21af8:	cmp	r1, r6
   21afc:	beq	21c1c <fputs@plt+0xcc90>
   21b00:	ldr	r1, [r3, #40]	; 0x28
   21b04:	cmn	r1, #1
   21b08:	add	r3, r3, #28
   21b0c:	bne	21af8 <fputs@plt+0xcb6c>
   21b10:	cmp	ip, #5
   21b14:	ldrls	pc, [pc, ip, lsl #2]
   21b18:	b	21c00 <fputs@plt+0xcc74>
   21b1c:			; <UNDEFINED> instruction: 0x00021bbc
   21b20:	muleq	r2, ip, fp
   21b24:	andeq	r1, r2, r0, ror #22
   21b28:	ldrdeq	r1, [r2], -ip
   21b2c:	andeq	r1, r2, r0, lsl #24
   21b30:	andeq	r1, r2, r4, asr fp
   21b34:	bl	14548 <free@plt>
   21b38:	mov	r0, r8
   21b3c:	bl	1bb5c <fputs@plt+0x6bd0>
   21b40:	b	21990 <fputs@plt+0xca04>
   21b44:	bl	1bb5c <fputs@plt+0x6bd0>
   21b48:	b	21990 <fputs@plt+0xca04>
   21b4c:	ldr	fp, [r5, #16]
   21b50:	b	219c4 <fputs@plt+0xca38>
   21b54:	bl	1d72c <fputs@plt+0x87a0>
   21b58:	mvn	r5, #0
   21b5c:	b	21990 <fputs@plt+0xca04>
   21b60:	ldr	r0, [r9, #20]
   21b64:	bl	140ec <EC_KEY_free@plt>
   21b68:	ldr	r0, [sp, #8]
   21b6c:	mov	r1, #0
   21b70:	ldr	r3, [r0, #20]
   21b74:	str	r3, [r9, #20]
   21b78:	ldr	ip, [r0, #16]
   21b7c:	mvn	r3, #0
   21b80:	str	ip, [r9, #16]
   21b84:	str	r1, [r0, #20]
   21b88:	str	r3, [r0, #16]
   21b8c:	bl	1d72c <fputs@plt+0x87a0>
   21b90:	ldr	r3, [sp]
   21b94:	str	r4, [r3]
   21b98:	b	21990 <fputs@plt+0xca04>
   21b9c:	ldr	r0, [r9, #12]
   21ba0:	bl	14ac4 <DSA_free@plt>
   21ba4:	ldr	r0, [sp, #8]
   21ba8:	mov	r3, #0
   21bac:	ldr	r1, [r0, #12]
   21bb0:	str	r1, [r9, #12]
   21bb4:	str	r3, [r0, #12]
   21bb8:	b	21b8c <fputs@plt+0xcc00>
   21bbc:	ldr	r0, [r9, #8]
   21bc0:	bl	14d04 <RSA_free@plt>
   21bc4:	ldr	r0, [sp, #8]
   21bc8:	mov	r3, #0
   21bcc:	ldr	r1, [r0, #8]
   21bd0:	str	r1, [r9, #8]
   21bd4:	str	r3, [r0, #8]
   21bd8:	b	21b8c <fputs@plt+0xcc00>
   21bdc:	mov	r1, #32
   21be0:	ldr	r0, [r9, #28]
   21be4:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   21be8:	ldr	r0, [sp, #8]
   21bec:	mov	r3, #0
   21bf0:	ldr	r1, [r0, #28]
   21bf4:	str	r1, [r9, #28]
   21bf8:	str	r3, [r0, #28]
   21bfc:	b	21b8c <fputs@plt+0xcc00>
   21c00:	cmp	r6, #3
   21c04:	ldrls	pc, [pc, r6, lsl #2]
   21c08:	b	21b54 <fputs@plt+0xcbc8>
   21c0c:			; <UNDEFINED> instruction: 0x00021bbc
   21c10:	muleq	r2, ip, fp
   21c14:	andeq	r1, r2, r0, ror #22
   21c18:	ldrdeq	r1, [r2], -ip
   21c1c:	ldr	r3, [r3, #20]
   21c20:	cmp	r3, #0
   21c24:	beq	21b10 <fputs@plt+0xcb84>
   21c28:	ldr	ip, [r0]
   21c2c:	cmp	ip, #3
   21c30:	beq	21c58 <fputs@plt+0xcccc>
   21c34:	mov	r1, #7
   21c38:	ldr	r3, [pc, #176]	; 21cf0 <fputs@plt+0xcd64>
   21c3c:	b	21c4c <fputs@plt+0xccc0>
   21c40:	cmp	ip, r1
   21c44:	beq	21c64 <fputs@plt+0xccd8>
   21c48:	ldr	r1, [r3, #40]	; 0x28
   21c4c:	cmn	r1, #1
   21c50:	add	r3, r3, #28
   21c54:	bne	21c40 <fputs@plt+0xccb4>
   21c58:	bl	1d72c <fputs@plt+0x87a0>
   21c5c:	mvn	r5, #15
   21c60:	b	21990 <fputs@plt+0xca04>
   21c64:	ldr	r3, [r3, #20]
   21c68:	cmp	r3, #0
   21c6c:	beq	21c58 <fputs@plt+0xcccc>
   21c70:	ldr	r3, [r9, #52]	; 0x34
   21c74:	cmp	r3, #0
   21c78:	beq	21c88 <fputs@plt+0xccfc>
   21c7c:	mov	r0, r3
   21c80:	bl	1d844 <fputs@plt+0x88b8>
   21c84:	ldr	r0, [sp, #8]
   21c88:	ldr	r1, [r0, #52]	; 0x34
   21c8c:	mov	r3, #0
   21c90:	str	r1, [r9, #52]	; 0x34
   21c94:	str	r3, [r0, #52]	; 0x34
   21c98:	ldr	r6, [r9]
   21c9c:	sub	ip, r6, #4
   21ca0:	b	21b10 <fputs@plt+0xcb84>
   21ca4:	bl	1d72c <fputs@plt+0x87a0>
   21ca8:	mvn	r5, #14
   21cac:	b	21990 <fputs@plt+0xca04>
   21cb0:	mvn	r5, #9
   21cb4:	b	21990 <fputs@plt+0xca04>
   21cb8:	mvn	r5, #12
   21cbc:	b	21990 <fputs@plt+0xca04>
   21cc0:	mvn	r5, #1
   21cc4:	b	21990 <fputs@plt+0xca04>
   21cc8:	bl	1d72c <fputs@plt+0x87a0>
   21ccc:	mvn	r5, #12
   21cd0:	b	21990 <fputs@plt+0xca04>
   21cd4:	mov	r0, r8
   21cd8:	bl	1bb5c <fputs@plt+0x6bd0>
   21cdc:	mvn	r5, #1
   21ce0:	b	21990 <fputs@plt+0xca04>
   21ce4:	bl	14aac <__stack_chk_fail@plt>
   21ce8:	andeq	r4, r7, r0, asr #19
   21cec:	andeq	r2, r4, r4, lsl r4
   21cf0:	strdeq	r4, [r4], -r8
   21cf4:	andeq	r4, r4, r4, ror r7
   21cf8:	push	{r4, r5, r6, lr}
   21cfc:	sub	sp, sp, #8
   21d00:	ldr	r4, [pc, #84]	; 21d5c <fputs@plt+0xcdd0>
   21d04:	mov	r6, r1
   21d08:	mov	r1, sp
   21d0c:	ldr	r3, [r4]
   21d10:	str	r3, [sp, #4]
   21d14:	bl	24684 <fputs@plt+0xf6f8>
   21d18:	subs	r5, r0, #0
   21d1c:	bne	21d3c <fputs@plt+0xcdb0>
   21d20:	mov	r1, r6
   21d24:	mov	r2, #1
   21d28:	ldr	r0, [sp]
   21d2c:	bl	20c88 <fputs@plt+0xbcfc>
   21d30:	mov	r5, r0
   21d34:	ldr	r0, [sp]
   21d38:	bl	1bb5c <fputs@plt+0x6bd0>
   21d3c:	ldr	r2, [sp, #4]
   21d40:	ldr	r3, [r4]
   21d44:	mov	r0, r5
   21d48:	cmp	r2, r3
   21d4c:	bne	21d58 <fputs@plt+0xcdcc>
   21d50:	add	sp, sp, #8
   21d54:	pop	{r4, r5, r6, pc}
   21d58:	bl	14aac <__stack_chk_fail@plt>
   21d5c:	andeq	r4, r7, r0, asr #19
   21d60:	push	{r4, r5, r6, r7, r8, lr}
   21d64:	mov	r6, r0
   21d68:	bl	14944 <BN_CTX_new@plt>
   21d6c:	subs	r4, r0, #0
   21d70:	beq	21e34 <fputs@plt+0xcea8>
   21d74:	bl	14f38 <BN_CTX_start@plt>
   21d78:	mov	r0, r4
   21d7c:	bl	14c98 <BN_CTX_get@plt>
   21d80:	subs	r5, r0, #0
   21d84:	beq	21dbc <fputs@plt+0xce30>
   21d88:	mov	r0, r4
   21d8c:	bl	14c98 <BN_CTX_get@plt>
   21d90:	subs	r7, r0, #0
   21d94:	beq	21dbc <fputs@plt+0xce30>
   21d98:	mov	r0, r6
   21d9c:	bl	144d0 <EC_KEY_get0_group@plt>
   21da0:	mov	r2, r4
   21da4:	mov	r1, r5
   21da8:	bl	1498c <EC_GROUP_get_order@plt>
   21dac:	cmp	r0, #1
   21db0:	beq	21dd0 <fputs@plt+0xce44>
   21db4:	mvn	r5, #21
   21db8:	b	21dc0 <fputs@plt+0xce34>
   21dbc:	mvn	r5, #1
   21dc0:	mov	r0, r4
   21dc4:	bl	14194 <BN_CTX_free@plt>
   21dc8:	mov	r0, r5
   21dcc:	pop	{r4, r5, r6, r7, r8, pc}
   21dd0:	mov	r0, r6
   21dd4:	bl	14ef0 <EC_KEY_get0_private_key@plt>
   21dd8:	bl	14458 <BN_num_bits@plt>
   21ddc:	mov	r8, r0
   21de0:	mov	r0, r5
   21de4:	bl	14458 <BN_num_bits@plt>
   21de8:	add	r0, r0, r0, lsr #31
   21dec:	cmp	r8, r0, asr #1
   21df0:	ble	21e2c <fputs@plt+0xcea0>
   21df4:	bl	14848 <BN_value_one@plt>
   21df8:	mov	r1, r5
   21dfc:	mov	r2, r0
   21e00:	mov	r0, r7
   21e04:	bl	144c4 <BN_sub@plt>
   21e08:	cmp	r0, #0
   21e0c:	beq	21db4 <fputs@plt+0xce28>
   21e10:	mov	r0, r6
   21e14:	bl	14ef0 <EC_KEY_get0_private_key@plt>
   21e18:	mov	r1, r7
   21e1c:	bl	1450c <BN_cmp@plt>
   21e20:	cmp	r0, #0
   21e24:	movlt	r5, #0
   21e28:	blt	21dc0 <fputs@plt+0xce34>
   21e2c:	mvn	r5, #19
   21e30:	b	21dc0 <fputs@plt+0xce34>
   21e34:	mvn	r5, #1
   21e38:	b	21dc8 <fputs@plt+0xce3c>
   21e3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21e40:	subs	r3, r1, #0
   21e44:	ldr	r5, [pc, #4020]	; 22e00 <fputs@plt+0xde74>
   21e48:	sub	sp, sp, #68	; 0x44
   21e4c:	mov	r1, r3
   21e50:	ldr	r2, [r5]
   21e54:	str	r3, [sp, #28]
   21e58:	str	r2, [sp, #60]	; 0x3c
   21e5c:	movne	r2, r1
   21e60:	mov	r3, #0
   21e64:	strne	r3, [r2]
   21e68:	add	r1, sp, #32
   21e6c:	mov	r2, #0
   21e70:	mov	r6, r0
   21e74:	str	r3, [sp, #32]
   21e78:	str	r3, [sp, #36]	; 0x24
   21e7c:	str	r3, [sp, #40]	; 0x28
   21e80:	str	r3, [sp, #44]	; 0x2c
   21e84:	str	r3, [sp, #48]	; 0x30
   21e88:	str	r3, [sp, #52]	; 0x34
   21e8c:	str	r3, [sp, #56]	; 0x38
   21e90:	bl	24008 <fputs@plt+0xf07c>
   21e94:	subs	r7, r0, #0
   21e98:	movne	r4, #0
   21e9c:	beq	21f94 <fputs@plt+0xd008>
   21ea0:	ldr	r3, [sp, #32]
   21ea4:	mov	r8, r4
   21ea8:	mov	r9, r4
   21eac:	mov	fp, r4
   21eb0:	mov	sl, r4
   21eb4:	str	r4, [sp, #20]
   21eb8:	str	r4, [sp, #12]
   21ebc:	str	r4, [sp]
   21ec0:	str	r4, [sp, #24]
   21ec4:	str	r4, [sp, #8]
   21ec8:	str	r4, [sp, #16]
   21ecc:	str	r4, [sp, #4]
   21ed0:	mov	r0, r3
   21ed4:	bl	14548 <free@plt>
   21ed8:	ldr	r0, [sp, #36]	; 0x24
   21edc:	bl	14548 <free@plt>
   21ee0:	mov	r0, sl
   21ee4:	bl	14614 <BN_clear_free@plt>
   21ee8:	ldr	r0, [sp]
   21eec:	bl	14614 <BN_clear_free@plt>
   21ef0:	ldr	r0, [sp, #12]
   21ef4:	bl	14614 <BN_clear_free@plt>
   21ef8:	ldr	r0, [sp, #20]
   21efc:	bl	14614 <BN_clear_free@plt>
   21f00:	mov	r0, r8
   21f04:	bl	14614 <BN_clear_free@plt>
   21f08:	mov	r0, r4
   21f0c:	bl	14614 <BN_clear_free@plt>
   21f10:	ldr	r0, [sp, #4]
   21f14:	bl	14614 <BN_clear_free@plt>
   21f18:	ldr	r0, [sp, #16]
   21f1c:	bl	14614 <BN_clear_free@plt>
   21f20:	ldr	r0, [sp, #8]
   21f24:	bl	14614 <BN_clear_free@plt>
   21f28:	ldr	r0, [sp, #24]
   21f2c:	bl	14614 <BN_clear_free@plt>
   21f30:	mov	r0, r9
   21f34:	bl	14614 <BN_clear_free@plt>
   21f38:	mov	r0, fp
   21f3c:	bl	14614 <BN_clear_free@plt>
   21f40:	ldr	r0, [sp, #40]	; 0x28
   21f44:	bl	1d72c <fputs@plt+0x87a0>
   21f48:	ldr	r1, [sp, #44]	; 0x2c
   21f4c:	ldr	r0, [sp, #52]	; 0x34
   21f50:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   21f54:	ldr	r1, [sp, #48]	; 0x30
   21f58:	ldr	r0, [sp, #56]	; 0x38
   21f5c:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   21f60:	ldr	r1, [sp, #44]	; 0x2c
   21f64:	mov	r0, #0
   21f68:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   21f6c:	mov	r0, #0
   21f70:	ldr	r1, [sp, #48]	; 0x30
   21f74:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   21f78:	ldr	r2, [sp, #60]	; 0x3c
   21f7c:	ldr	r3, [r5]
   21f80:	mov	r0, r7
   21f84:	cmp	r2, r3
   21f88:	bne	22c98 <fputs@plt+0xdd0c>
   21f8c:	add	sp, sp, #68	; 0x44
   21f90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21f94:	ldr	r3, [sp, #32]
   21f98:	mov	r0, r3
   21f9c:	str	r3, [sp]
   21fa0:	bl	1d0f8 <fputs@plt+0x816c>
   21fa4:	ldr	r3, [sp]
   21fa8:	cmp	r0, #7
   21fac:	ldrls	pc, [pc, r0, lsl #2]
   21fb0:	b	22dc8 <fputs@plt+0xde3c>
   21fb4:	andeq	r2, r2, r0, lsr #6
   21fb8:	andeq	r2, r2, r0, ror r2
   21fbc:	andeq	r2, r2, r8, ror r1
   21fc0:	strdeq	r2, [r2], -r0
   21fc4:	andeq	r2, r2, r8, ror r0
   21fc8:	andeq	r2, r2, r0, lsr #32
   21fcc:	strdeq	r1, [r2], -r4
   21fd0:	ldrdeq	r1, [r2], -r4
   21fd4:	add	r1, sp, #40	; 0x28
   21fd8:	mov	r0, r6
   21fdc:	bl	21cf8 <fputs@plt+0xcd6c>
   21fe0:	subs	r8, r0, #0
   21fe4:	beq	223c8 <fputs@plt+0xd43c>
   21fe8:	mov	r4, #0
   21fec:	mov	r7, r8
   21ff0:	b	21ea0 <fputs@plt+0xcf14>
   21ff4:	bl	14890 <BN_new@plt>
   21ff8:	subs	sl, r0, #0
   21ffc:	beq	22938 <fputs@plt+0xd9ac>
   22000:	add	r1, sp, #40	; 0x28
   22004:	mov	r0, r6
   22008:	bl	21cf8 <fputs@plt+0xcd6c>
   2200c:	subs	r8, r0, #0
   22010:	beq	224c4 <fputs@plt+0xd538>
   22014:	mov	r4, #0
   22018:	mov	r7, r8
   2201c:	b	22240 <fputs@plt+0xd2b4>
   22020:	bl	14890 <BN_new@plt>
   22024:	subs	r4, r0, #0
   22028:	beq	229ac <fputs@plt+0xda20>
   2202c:	add	r1, sp, #40	; 0x28
   22030:	mov	r0, r6
   22034:	bl	21cf8 <fputs@plt+0xcd6c>
   22038:	subs	r9, r0, #0
   2203c:	movne	r8, #0
   22040:	movne	r7, r9
   22044:	beq	224a4 <fputs@plt+0xd518>
   22048:	str	r8, [sp, #20]
   2204c:	str	r8, [sp, #12]
   22050:	str	r8, [sp]
   22054:	mov	r9, r8
   22058:	str	r8, [sp, #24]
   2205c:	mov	fp, r8
   22060:	str	r8, [sp, #8]
   22064:	str	r8, [sp, #16]
   22068:	str	r8, [sp, #4]
   2206c:	mov	sl, r8
   22070:	ldr	r3, [sp, #32]
   22074:	b	21ed0 <fputs@plt+0xcf44>
   22078:	bl	14890 <BN_new@plt>
   2207c:	subs	r3, r0, #0
   22080:	str	r3, [sp, #8]
   22084:	beq	22c60 <fputs@plt+0xdcd4>
   22088:	bl	14890 <BN_new@plt>
   2208c:	subs	fp, r0, #0
   22090:	beq	22c2c <fputs@plt+0xdca0>
   22094:	bl	14890 <BN_new@plt>
   22098:	subs	r3, r0, #0
   2209c:	str	r3, [sp, #24]
   220a0:	beq	22bfc <fputs@plt+0xdc70>
   220a4:	bl	14890 <BN_new@plt>
   220a8:	subs	r9, r0, #0
   220ac:	beq	22bd0 <fputs@plt+0xdc44>
   220b0:	add	r1, sp, #40	; 0x28
   220b4:	mov	r0, r6
   220b8:	bl	21cf8 <fputs@plt+0xcd6c>
   220bc:	subs	r8, r0, #0
   220c0:	beq	22540 <fputs@plt+0xd5b4>
   220c4:	mov	r4, #0
   220c8:	mov	r7, r8
   220cc:	mov	r8, r4
   220d0:	str	r4, [sp, #20]
   220d4:	str	r4, [sp, #12]
   220d8:	str	r4, [sp]
   220dc:	str	r4, [sp, #16]
   220e0:	str	r4, [sp, #4]
   220e4:	mov	sl, r4
   220e8:	ldr	r3, [sp, #32]
   220ec:	b	21ed0 <fputs@plt+0xcf44>
   220f0:	mov	r0, #3
   220f4:	bl	1d938 <fputs@plt+0x89ac>
   220f8:	cmp	r0, #0
   220fc:	mov	sl, r0
   22100:	str	r0, [sp, #40]	; 0x28
   22104:	beq	22840 <fputs@plt+0xd8b4>
   22108:	add	r2, sp, #44	; 0x2c
   2210c:	add	r1, sp, #52	; 0x34
   22110:	mov	r0, r6
   22114:	bl	23f44 <fputs@plt+0xefb8>
   22118:	subs	r8, r0, #0
   2211c:	bne	21fe8 <fputs@plt+0xd05c>
   22120:	mov	r0, r6
   22124:	add	r2, sp, #48	; 0x30
   22128:	add	r1, sp, #56	; 0x38
   2212c:	bl	23f44 <fputs@plt+0xefb8>
   22130:	cmp	r0, #0
   22134:	bne	227e0 <fputs@plt+0xd854>
   22138:	ldr	r3, [sp, #44]	; 0x2c
   2213c:	cmp	r3, #32
   22140:	bne	22970 <fputs@plt+0xd9e4>
   22144:	ldr	r3, [sp, #48]	; 0x30
   22148:	cmp	r3, #64	; 0x40
   2214c:	bne	22970 <fputs@plt+0xd9e4>
   22150:	ldr	r3, [sp, #40]	; 0x28
   22154:	ldr	r1, [sp, #52]	; 0x34
   22158:	ldr	r2, [sp, #56]	; 0x38
   2215c:	str	r1, [r3, #28]
   22160:	mov	fp, r0
   22164:	str	r0, [sp, #52]	; 0x34
   22168:	str	r2, [r3, #24]
   2216c:	str	r0, [sp, #56]	; 0x38
   22170:	mov	sl, r0
   22174:	b	22444 <fputs@plt+0xd4b8>
   22178:	mov	r0, #2
   2217c:	bl	1d938 <fputs@plt+0x89ac>
   22180:	ldr	r3, [sp, #32]
   22184:	cmp	r0, #0
   22188:	mov	sl, r0
   2218c:	str	r0, [sp, #40]	; 0x28
   22190:	beq	22844 <fputs@plt+0xd8b8>
   22194:	mov	r0, r3
   22198:	str	r3, [sp]
   2219c:	bl	1d170 <fputs@plt+0x81e4>
   221a0:	ldr	r3, [sp]
   221a4:	cmn	r0, #1
   221a8:	str	r0, [sl, #16]
   221ac:	beq	22a24 <fputs@plt+0xda98>
   221b0:	mov	r2, #0
   221b4:	add	r1, sp, #36	; 0x24
   221b8:	mov	r0, r6
   221bc:	bl	24008 <fputs@plt+0xf07c>
   221c0:	subs	r8, r0, #0
   221c4:	bne	21fe8 <fputs@plt+0xd05c>
   221c8:	ldr	r0, [sp, #36]	; 0x24
   221cc:	bl	1d5b4 <fputs@plt+0x8628>
   221d0:	ldr	r4, [sp, #40]	; 0x28
   221d4:	ldr	r3, [r4, #16]
   221d8:	cmp	r3, r0
   221dc:	bne	22884 <fputs@plt+0xd8f8>
   221e0:	bl	1477c <EC_KEY_new_by_curve_name@plt>
   221e4:	ldr	r3, [sp, #40]	; 0x28
   221e8:	str	r0, [r4, #20]
   221ec:	ldr	sl, [r3, #20]
   221f0:	cmp	sl, #0
   221f4:	beq	22938 <fputs@plt+0xd9ac>
   221f8:	bl	14890 <BN_new@plt>
   221fc:	subs	sl, r0, #0
   22200:	beq	22938 <fputs@plt+0xd9ac>
   22204:	ldr	r3, [sp, #40]	; 0x28
   22208:	mov	r0, r6
   2220c:	ldr	r1, [r3, #20]
   22210:	bl	2505c <fputs@plt+0x100d0>
   22214:	subs	r9, r0, #0
   22218:	movne	r4, r8
   2221c:	movne	r7, r9
   22220:	bne	22240 <fputs@plt+0xd2b4>
   22224:	mov	r0, r6
   22228:	mov	r1, sl
   2222c:	bl	24eb4 <fputs@plt+0xff28>
   22230:	subs	r6, r0, #0
   22234:	beq	227ec <fputs@plt+0xd860>
   22238:	mov	r4, r9
   2223c:	mov	r7, r6
   22240:	mov	r8, r4
   22244:	str	r4, [sp, #20]
   22248:	str	r4, [sp, #12]
   2224c:	str	r4, [sp]
   22250:	mov	r9, r4
   22254:	str	r4, [sp, #24]
   22258:	mov	fp, r4
   2225c:	str	r4, [sp, #8]
   22260:	str	r4, [sp, #16]
   22264:	str	r4, [sp, #4]
   22268:	ldr	r3, [sp, #32]
   2226c:	b	21ed0 <fputs@plt+0xcf44>
   22270:	mov	r0, #1
   22274:	bl	1d938 <fputs@plt+0x89ac>
   22278:	cmp	r0, #0
   2227c:	mov	sl, r0
   22280:	str	r0, [sp, #40]	; 0x28
   22284:	beq	22840 <fputs@plt+0xd8b4>
   22288:	bl	14890 <BN_new@plt>
   2228c:	subs	r3, r0, #0
   22290:	str	r3, [sp]
   22294:	beq	22b7c <fputs@plt+0xdbf0>
   22298:	bl	14890 <BN_new@plt>
   2229c:	subs	r3, r0, #0
   222a0:	str	r3, [sp, #12]
   222a4:	beq	22b64 <fputs@plt+0xdbd8>
   222a8:	bl	14890 <BN_new@plt>
   222ac:	subs	r3, r0, #0
   222b0:	moveq	sl, r0
   222b4:	str	r3, [sp, #20]
   222b8:	moveq	r4, sl
   222bc:	ldreq	r3, [sp, #32]
   222c0:	moveq	r8, sl
   222c4:	beq	22858 <fputs@plt+0xd8cc>
   222c8:	bl	14890 <BN_new@plt>
   222cc:	subs	r8, r0, #0
   222d0:	beq	22b14 <fputs@plt+0xdb88>
   222d4:	bl	14890 <BN_new@plt>
   222d8:	subs	r4, r0, #0
   222dc:	ldreq	r3, [sp, #32]
   222e0:	beq	229c0 <fputs@plt+0xda34>
   222e4:	ldr	r1, [sp]
   222e8:	mov	r0, r6
   222ec:	bl	24eb4 <fputs@plt+0xff28>
   222f0:	subs	fp, r0, #0
   222f4:	beq	2261c <fputs@plt+0xd690>
   222f8:	mov	r9, #0
   222fc:	mov	r7, fp
   22300:	str	r9, [sp, #24]
   22304:	mov	fp, r9
   22308:	str	r9, [sp, #8]
   2230c:	str	r9, [sp, #16]
   22310:	str	r9, [sp, #4]
   22314:	mov	sl, r9
   22318:	ldr	r3, [sp, #32]
   2231c:	b	21ed0 <fputs@plt+0xcf44>
   22320:	mov	r0, #0
   22324:	bl	1d938 <fputs@plt+0x89ac>
   22328:	cmp	r0, #0
   2232c:	mov	sl, r0
   22330:	str	r0, [sp, #40]	; 0x28
   22334:	beq	22840 <fputs@plt+0xd8b4>
   22338:	bl	14890 <BN_new@plt>
   2233c:	subs	r3, r0, #0
   22340:	str	r3, [sp, #4]
   22344:	beq	22b98 <fputs@plt+0xdc0c>
   22348:	bl	14890 <BN_new@plt>
   2234c:	subs	r3, r0, #0
   22350:	str	r3, [sp, #16]
   22354:	beq	22ae0 <fputs@plt+0xdb54>
   22358:	bl	14890 <BN_new@plt>
   2235c:	subs	r3, r0, #0
   22360:	str	r3, [sp, #8]
   22364:	beq	22ab0 <fputs@plt+0xdb24>
   22368:	bl	14890 <BN_new@plt>
   2236c:	subs	fp, r0, #0
   22370:	beq	22a84 <fputs@plt+0xdaf8>
   22374:	bl	14890 <BN_new@plt>
   22378:	subs	r3, r0, #0
   2237c:	str	r3, [sp, #24]
   22380:	beq	22a5c <fputs@plt+0xdad0>
   22384:	bl	14890 <BN_new@plt>
   22388:	subs	r9, r0, #0
   2238c:	beq	22b40 <fputs@plt+0xdbb4>
   22390:	ldr	r1, [sp, #4]
   22394:	mov	r0, r6
   22398:	bl	24eb4 <fputs@plt+0xff28>
   2239c:	subs	r8, r0, #0
   223a0:	beq	226bc <fputs@plt+0xd730>
   223a4:	mov	r4, #0
   223a8:	mov	r7, r8
   223ac:	mov	r8, r4
   223b0:	str	r4, [sp, #20]
   223b4:	str	r4, [sp, #12]
   223b8:	str	r4, [sp]
   223bc:	mov	sl, r4
   223c0:	ldr	r3, [sp, #32]
   223c4:	b	21ed0 <fputs@plt+0xcf44>
   223c8:	add	r2, sp, #44	; 0x2c
   223cc:	add	r1, sp, #52	; 0x34
   223d0:	mov	r0, r6
   223d4:	bl	23f44 <fputs@plt+0xefb8>
   223d8:	subs	r9, r0, #0
   223dc:	movne	r4, r8
   223e0:	movne	r7, r9
   223e4:	bne	21ea0 <fputs@plt+0xcf14>
   223e8:	mov	r0, r6
   223ec:	add	r2, sp, #48	; 0x30
   223f0:	add	r1, sp, #56	; 0x38
   223f4:	bl	23f44 <fputs@plt+0xefb8>
   223f8:	cmp	r0, #0
   223fc:	movne	r4, r9
   22400:	movne	r7, r0
   22404:	bne	21ea0 <fputs@plt+0xcf14>
   22408:	ldr	r3, [sp, #44]	; 0x2c
   2240c:	cmp	r3, #32
   22410:	bne	22970 <fputs@plt+0xd9e4>
   22414:	ldr	r3, [sp, #48]	; 0x30
   22418:	cmp	r3, #64	; 0x40
   2241c:	bne	22970 <fputs@plt+0xd9e4>
   22420:	ldr	r3, [sp, #40]	; 0x28
   22424:	ldr	r1, [sp, #52]	; 0x34
   22428:	ldr	r2, [sp, #56]	; 0x38
   2242c:	mov	fp, r0
   22430:	mov	sl, r0
   22434:	str	r1, [r3, #28]
   22438:	str	r0, [sp, #52]	; 0x34
   2243c:	str	r2, [r3, #24]
   22440:	str	r0, [sp, #56]	; 0x38
   22444:	ldr	r1, [r3]
   22448:	cmp	r1, #0
   2244c:	beq	22730 <fputs@plt+0xd7a4>
   22450:	cmp	r1, #4
   22454:	beq	22730 <fputs@plt+0xd7a4>
   22458:	ldr	r2, [sp, #28]
   2245c:	ldr	r3, [sp, #32]
   22460:	cmp	r2, #0
   22464:	beq	22778 <fputs@plt+0xd7ec>
   22468:	mov	r1, #0
   2246c:	ldr	r0, [sp, #40]	; 0x28
   22470:	mov	r4, r1
   22474:	str	r1, [sp, #40]	; 0x28
   22478:	str	r0, [r2]
   2247c:	mov	r8, r4
   22480:	str	r4, [sp, #20]
   22484:	str	r4, [sp, #12]
   22488:	str	r4, [sp]
   2248c:	mov	r9, r4
   22490:	str	r4, [sp, #24]
   22494:	str	r4, [sp, #8]
   22498:	str	r4, [sp, #16]
   2249c:	str	r4, [sp, #4]
   224a0:	b	21ed0 <fputs@plt+0xcf44>
   224a4:	mov	r0, r6
   224a8:	mov	r1, r4
   224ac:	bl	24eb4 <fputs@plt+0xff28>
   224b0:	subs	fp, r0, #0
   224b4:	beq	22780 <fputs@plt+0xd7f4>
   224b8:	mov	r8, r9
   224bc:	mov	r7, fp
   224c0:	b	22048 <fputs@plt+0xd0bc>
   224c4:	mov	r0, r6
   224c8:	mov	r1, sl
   224cc:	bl	24eb4 <fputs@plt+0xff28>
   224d0:	subs	r6, r0, #0
   224d4:	movne	r4, r8
   224d8:	bne	2223c <fputs@plt+0xd2b0>
   224dc:	ldr	r3, [sp, #40]	; 0x28
   224e0:	mov	r1, sl
   224e4:	ldr	r0, [r3, #20]
   224e8:	bl	14974 <EC_KEY_set_private_key@plt>
   224ec:	cmp	r0, #1
   224f0:	bne	229e4 <fputs@plt+0xda58>
   224f4:	ldr	r3, [sp, #40]	; 0x28
   224f8:	ldr	r0, [r3, #20]
   224fc:	bl	144d0 <EC_KEY_get0_group@plt>
   22500:	ldr	r3, [sp, #40]	; 0x28
   22504:	mov	r4, r0
   22508:	ldr	r0, [r3, #20]
   2250c:	bl	142e4 <EC_KEY_get0_public_key@plt>
   22510:	mov	r1, r0
   22514:	mov	r0, r4
   22518:	bl	20a94 <fputs@plt+0xbb08>
   2251c:	subs	r8, r0, #0
   22520:	bne	22014 <fputs@plt+0xd088>
   22524:	ldr	r3, [sp, #40]	; 0x28
   22528:	ldr	r0, [r3, #20]
   2252c:	bl	21d60 <fputs@plt+0xcdd4>
   22530:	subs	fp, r0, #0
   22534:	bne	22878 <fputs@plt+0xd8ec>
   22538:	ldr	r3, [sp, #40]	; 0x28
   2253c:	b	22444 <fputs@plt+0xd4b8>
   22540:	ldr	r1, [sp, #8]
   22544:	mov	r0, r6
   22548:	bl	24eb4 <fputs@plt+0xff28>
   2254c:	subs	sl, r0, #0
   22550:	bne	22724 <fputs@plt+0xd798>
   22554:	mov	r1, fp
   22558:	mov	r0, r6
   2255c:	bl	24eb4 <fputs@plt+0xff28>
   22560:	subs	r8, r0, #0
   22564:	bne	220c4 <fputs@plt+0xd138>
   22568:	ldr	r1, [sp, #24]
   2256c:	mov	r0, r6
   22570:	bl	24eb4 <fputs@plt+0xff28>
   22574:	subs	sl, r0, #0
   22578:	bne	22724 <fputs@plt+0xd798>
   2257c:	mov	r0, r6
   22580:	mov	r1, r9
   22584:	bl	24eb4 <fputs@plt+0xff28>
   22588:	subs	r2, r0, #0
   2258c:	movne	r4, sl
   22590:	movne	r7, r2
   22594:	bne	220cc <fputs@plt+0xd140>
   22598:	ldr	r1, [sp, #40]	; 0x28
   2259c:	ldr	r3, [sp, #8]
   225a0:	ldr	r0, [r1, #8]
   225a4:	mov	r1, r2
   225a8:	bl	143f8 <RSA_set0_key@plt>
   225ac:	cmp	r0, #0
   225b0:	beq	22d58 <fputs@plt+0xddcc>
   225b4:	ldr	r3, [sp, #40]	; 0x28
   225b8:	mov	r2, r9
   225bc:	ldr	r1, [sp, #24]
   225c0:	ldr	r0, [r3, #8]
   225c4:	bl	14080 <RSA_set0_factors@plt>
   225c8:	cmp	r0, #0
   225cc:	beq	22dac <fputs@plt+0xde20>
   225d0:	ldr	r3, [sp, #40]	; 0x28
   225d4:	ldr	r0, [r3, #8]
   225d8:	bl	1c79c <fputs@plt+0x7810>
   225dc:	subs	r6, r0, #0
   225e0:	beq	22a08 <fputs@plt+0xda7c>
   225e4:	mov	r4, #0
   225e8:	mov	r9, r4
   225ec:	mov	r7, r6
   225f0:	str	r9, [sp, #24]
   225f4:	str	r9, [sp, #8]
   225f8:	str	r9, [sp, #16]
   225fc:	str	r9, [sp, #4]
   22600:	mov	sl, r9
   22604:	mov	r8, r4
   22608:	str	r4, [sp, #20]
   2260c:	str	r4, [sp, #12]
   22610:	str	r4, [sp]
   22614:	ldr	r3, [sp, #32]
   22618:	b	21ed0 <fputs@plt+0xcf44>
   2261c:	ldr	r1, [sp, #12]
   22620:	mov	r0, r6
   22624:	bl	24eb4 <fputs@plt+0xff28>
   22628:	subs	sl, r0, #0
   2262c:	movne	r9, fp
   22630:	movne	r7, sl
   22634:	bne	22300 <fputs@plt+0xd374>
   22638:	ldr	r1, [sp, #20]
   2263c:	mov	r0, r6
   22640:	bl	24eb4 <fputs@plt+0xff28>
   22644:	cmp	r0, #0
   22648:	bne	227d4 <fputs@plt+0xd848>
   2264c:	mov	r1, r8
   22650:	mov	r0, r6
   22654:	bl	24eb4 <fputs@plt+0xff28>
   22658:	cmp	r0, #0
   2265c:	bne	227d4 <fputs@plt+0xd848>
   22660:	mov	r0, r6
   22664:	mov	r1, r4
   22668:	bl	24eb4 <fputs@plt+0xff28>
   2266c:	subs	fp, r0, #0
   22670:	bne	222f8 <fputs@plt+0xd36c>
   22674:	ldr	r1, [sp, #40]	; 0x28
   22678:	ldr	r3, [sp, #20]
   2267c:	ldr	r2, [sp, #12]
   22680:	ldr	r0, [r1, #12]
   22684:	ldr	r1, [sp]
   22688:	bl	146d4 <DSA_set0_pqg@plt>
   2268c:	cmp	r0, #0
   22690:	beq	22d84 <fputs@plt+0xddf8>
   22694:	ldr	r3, [sp, #40]	; 0x28
   22698:	mov	r2, r4
   2269c:	mov	r1, r8
   226a0:	ldr	r0, [r3, #12]
   226a4:	bl	14518 <DSA_set0_key@plt>
   226a8:	cmp	r0, #0
   226ac:	beq	22cd0 <fputs@plt+0xdd44>
   226b0:	mov	sl, fp
   226b4:	ldr	r3, [sp, #40]	; 0x28
   226b8:	b	22444 <fputs@plt+0xd4b8>
   226bc:	ldr	r1, [sp, #16]
   226c0:	mov	r0, r6
   226c4:	bl	24eb4 <fputs@plt+0xff28>
   226c8:	cmp	r0, #0
   226cc:	bne	22718 <fputs@plt+0xd78c>
   226d0:	ldr	r1, [sp, #8]
   226d4:	mov	r0, r6
   226d8:	bl	24eb4 <fputs@plt+0xff28>
   226dc:	cmp	r0, #0
   226e0:	bne	22718 <fputs@plt+0xd78c>
   226e4:	mov	r1, fp
   226e8:	mov	r0, r6
   226ec:	bl	24eb4 <fputs@plt+0xff28>
   226f0:	subs	r8, r0, #0
   226f4:	bne	223a4 <fputs@plt+0xd418>
   226f8:	ldr	r1, [sp, #24]
   226fc:	mov	r0, r6
   22700:	bl	24eb4 <fputs@plt+0xff28>
   22704:	subs	sl, r0, #0
   22708:	beq	228bc <fputs@plt+0xd930>
   2270c:	mov	r4, r8
   22710:	mov	r7, sl
   22714:	b	223ac <fputs@plt+0xd420>
   22718:	mov	r4, #0
   2271c:	mov	r7, r0
   22720:	b	223ac <fputs@plt+0xd420>
   22724:	mov	r4, r8
   22728:	mov	r7, sl
   2272c:	b	220cc <fputs@plt+0xd140>
   22730:	ldr	r0, [r3, #8]
   22734:	mov	r1, #0
   22738:	bl	14c8c <RSA_blinding_on@plt>
   2273c:	cmp	r0, #1
   22740:	beq	22458 <fputs@plt+0xd4cc>
   22744:	mov	r4, #0
   22748:	mov	r8, r4
   2274c:	mov	r9, r4
   22750:	str	r4, [sp, #20]
   22754:	str	r4, [sp, #12]
   22758:	str	r4, [sp]
   2275c:	str	r4, [sp, #24]
   22760:	str	r4, [sp, #8]
   22764:	str	r4, [sp, #16]
   22768:	str	r4, [sp, #4]
   2276c:	ldr	r3, [sp, #32]
   22770:	mvn	r7, #21
   22774:	b	21ed0 <fputs@plt+0xcf44>
   22778:	ldr	r4, [sp, #28]
   2277c:	b	2247c <fputs@plt+0xd4f0>
   22780:	ldr	r3, [sp, #40]	; 0x28
   22784:	mov	r2, r4
   22788:	mov	r1, fp
   2278c:	ldr	r0, [r3, #12]
   22790:	bl	14518 <DSA_set0_key@plt>
   22794:	cmp	r0, #0
   22798:	bne	226b0 <fputs@plt+0xd724>
   2279c:	mov	r8, r0
   227a0:	str	r0, [sp, #20]
   227a4:	str	r0, [sp, #12]
   227a8:	str	r0, [sp]
   227ac:	mov	r9, r0
   227b0:	str	r0, [sp, #24]
   227b4:	mov	fp, r0
   227b8:	str	r0, [sp, #8]
   227bc:	str	r0, [sp, #16]
   227c0:	str	r0, [sp, #4]
   227c4:	mov	sl, r0
   227c8:	ldr	r3, [sp, #32]
   227cc:	mvn	r7, #21
   227d0:	b	21ed0 <fputs@plt+0xcf44>
   227d4:	mov	r9, #0
   227d8:	mov	r7, r0
   227dc:	b	22300 <fputs@plt+0xd374>
   227e0:	mov	r4, r8
   227e4:	mov	r7, r0
   227e8:	b	21ea0 <fputs@plt+0xcf14>
   227ec:	ldr	r3, [sp, #40]	; 0x28
   227f0:	mov	r1, sl
   227f4:	ldr	r0, [r3, #20]
   227f8:	bl	14974 <EC_KEY_set_private_key@plt>
   227fc:	cmp	r0, #1
   22800:	bne	229e4 <fputs@plt+0xda58>
   22804:	ldr	r3, [sp, #40]	; 0x28
   22808:	ldr	r0, [r3, #20]
   2280c:	bl	144d0 <EC_KEY_get0_group@plt>
   22810:	ldr	r3, [sp, #40]	; 0x28
   22814:	mov	r4, r0
   22818:	ldr	r0, [r3, #20]
   2281c:	bl	142e4 <EC_KEY_get0_public_key@plt>
   22820:	mov	r1, r0
   22824:	mov	r0, r4
   22828:	bl	20a94 <fputs@plt+0xbb08>
   2282c:	cmp	r0, #0
   22830:	movne	r4, #0
   22834:	movne	r7, r0
   22838:	bne	22240 <fputs@plt+0xd2b4>
   2283c:	b	22524 <fputs@plt+0xd598>
   22840:	ldr	r3, [sp, #32]
   22844:	mov	r4, sl
   22848:	mov	r8, sl
   2284c:	str	sl, [sp, #20]
   22850:	str	sl, [sp, #12]
   22854:	str	sl, [sp]
   22858:	mov	r9, sl
   2285c:	str	sl, [sp, #24]
   22860:	mov	fp, sl
   22864:	str	sl, [sp, #8]
   22868:	str	sl, [sp, #16]
   2286c:	str	sl, [sp, #4]
   22870:	mvn	r7, #1
   22874:	b	21ed0 <fputs@plt+0xcf44>
   22878:	mov	r4, #0
   2287c:	mov	r7, fp
   22880:	b	22240 <fputs@plt+0xd2b4>
   22884:	mov	r4, r8
   22888:	str	r8, [sp, #20]
   2288c:	str	r8, [sp, #12]
   22890:	str	r8, [sp]
   22894:	mov	r9, r8
   22898:	str	r8, [sp, #24]
   2289c:	mov	fp, r8
   228a0:	str	r8, [sp, #8]
   228a4:	str	r8, [sp, #16]
   228a8:	str	r8, [sp, #4]
   228ac:	mov	sl, r8
   228b0:	ldr	r3, [sp, #32]
   228b4:	mvn	r7, #14
   228b8:	b	21ed0 <fputs@plt+0xcf44>
   228bc:	mov	r0, r6
   228c0:	mov	r1, r9
   228c4:	bl	24eb4 <fputs@plt+0xff28>
   228c8:	subs	r6, r0, #0
   228cc:	movne	r4, sl
   228d0:	movne	r7, r6
   228d4:	bne	223ac <fputs@plt+0xd420>
   228d8:	ldr	r1, [sp, #40]	; 0x28
   228dc:	ldr	r3, [sp, #8]
   228e0:	ldr	r2, [sp, #16]
   228e4:	ldr	r0, [r1, #8]
   228e8:	ldr	r1, [sp, #4]
   228ec:	bl	143f8 <RSA_set0_key@plt>
   228f0:	cmp	r0, #0
   228f4:	beq	22d34 <fputs@plt+0xdda8>
   228f8:	ldr	r3, [sp, #40]	; 0x28
   228fc:	mov	r2, r9
   22900:	ldr	r1, [sp, #24]
   22904:	ldr	r0, [r3, #8]
   22908:	bl	14080 <RSA_set0_factors@plt>
   2290c:	cmp	r0, #0
   22910:	beq	22d04 <fputs@plt+0xdd78>
   22914:	ldr	r3, [sp, #40]	; 0x28
   22918:	ldr	r0, [r3, #8]
   2291c:	bl	1c79c <fputs@plt+0x7810>
   22920:	subs	r8, r0, #0
   22924:	beq	22c9c <fputs@plt+0xdd10>
   22928:	mov	r4, r6
   2292c:	mov	r9, r6
   22930:	mov	r7, r8
   22934:	b	225f0 <fputs@plt+0xd664>
   22938:	ldr	r3, [sp, #32]
   2293c:	mov	r4, sl
   22940:	mov	r8, sl
   22944:	str	sl, [sp, #20]
   22948:	str	sl, [sp, #12]
   2294c:	str	sl, [sp]
   22950:	mov	r9, sl
   22954:	str	sl, [sp, #24]
   22958:	mov	fp, sl
   2295c:	str	sl, [sp, #8]
   22960:	str	sl, [sp, #16]
   22964:	str	sl, [sp, #4]
   22968:	mvn	r7, #21
   2296c:	b	21ed0 <fputs@plt+0xcf44>
   22970:	mov	r4, #0
   22974:	mov	r8, r4
   22978:	str	r4, [sp, #20]
   2297c:	str	r4, [sp, #12]
   22980:	str	r4, [sp]
   22984:	mov	r9, r4
   22988:	str	r4, [sp, #24]
   2298c:	mov	fp, r4
   22990:	str	r4, [sp, #8]
   22994:	str	r4, [sp, #16]
   22998:	str	r4, [sp, #4]
   2299c:	mov	sl, r4
   229a0:	ldr	r3, [sp, #32]
   229a4:	mvn	r7, #3
   229a8:	b	21ed0 <fputs@plt+0xcf44>
   229ac:	ldr	r3, [sp, #32]
   229b0:	mov	r8, r4
   229b4:	str	r4, [sp, #20]
   229b8:	str	r4, [sp, #12]
   229bc:	str	r4, [sp]
   229c0:	mov	r9, r4
   229c4:	str	r4, [sp, #24]
   229c8:	mov	fp, r4
   229cc:	str	r4, [sp, #8]
   229d0:	str	r4, [sp, #16]
   229d4:	str	r4, [sp, #4]
   229d8:	mov	sl, r4
   229dc:	mvn	r7, #1
   229e0:	b	21ed0 <fputs@plt+0xcf44>
   229e4:	mov	r4, r6
   229e8:	mov	r8, r6
   229ec:	str	r6, [sp, #20]
   229f0:	str	r6, [sp, #12]
   229f4:	str	r6, [sp]
   229f8:	mov	r9, r6
   229fc:	str	r6, [sp, #24]
   22a00:	mov	fp, r6
   22a04:	b	22760 <fputs@plt+0xd7d4>
   22a08:	mov	r1, fp
   22a0c:	ldr	r0, [sp, #40]	; 0x28
   22a10:	bl	355f0 <error@@Base+0x7c60>
   22a14:	cmp	r0, #0
   22a18:	bne	22cc0 <fputs@plt+0xdd34>
   22a1c:	mov	sl, r0
   22a20:	b	22538 <fputs@plt+0xd5ac>
   22a24:	mov	r4, #0
   22a28:	mov	r8, r4
   22a2c:	str	r4, [sp, #20]
   22a30:	str	r4, [sp, #12]
   22a34:	str	r4, [sp]
   22a38:	mov	r9, r4
   22a3c:	str	r4, [sp, #24]
   22a40:	mov	fp, r4
   22a44:	str	r4, [sp, #8]
   22a48:	str	r4, [sp, #16]
   22a4c:	str	r4, [sp, #4]
   22a50:	mov	sl, r4
   22a54:	mvn	r7, #9
   22a58:	b	21ed0 <fputs@plt+0xcf44>
   22a5c:	ldr	r3, [sp, #32]
   22a60:	mov	r4, r0
   22a64:	mov	r8, r0
   22a68:	str	r0, [sp, #20]
   22a6c:	str	r0, [sp, #12]
   22a70:	str	r0, [sp]
   22a74:	mov	r9, r0
   22a78:	mov	sl, r0
   22a7c:	mvn	r7, #1
   22a80:	b	21ed0 <fputs@plt+0xcf44>
   22a84:	ldr	r3, [sp, #32]
   22a88:	mov	r4, fp
   22a8c:	mov	r8, fp
   22a90:	str	fp, [sp, #20]
   22a94:	str	fp, [sp, #12]
   22a98:	str	fp, [sp]
   22a9c:	mov	r9, fp
   22aa0:	str	fp, [sp, #24]
   22aa4:	mov	sl, fp
   22aa8:	mvn	r7, #1
   22aac:	b	21ed0 <fputs@plt+0xcf44>
   22ab0:	ldr	r3, [sp, #32]
   22ab4:	mov	r4, r0
   22ab8:	mov	r8, r0
   22abc:	str	r0, [sp, #20]
   22ac0:	str	r0, [sp, #12]
   22ac4:	str	r0, [sp]
   22ac8:	mov	r9, r0
   22acc:	str	r0, [sp, #24]
   22ad0:	mov	fp, r0
   22ad4:	mov	sl, r0
   22ad8:	mvn	r7, #1
   22adc:	b	21ed0 <fputs@plt+0xcf44>
   22ae0:	ldr	r3, [sp, #32]
   22ae4:	mov	sl, r0
   22ae8:	mov	r4, r0
   22aec:	mov	r8, r0
   22af0:	str	r0, [sp, #20]
   22af4:	str	r0, [sp, #12]
   22af8:	str	r0, [sp]
   22afc:	mov	r9, r0
   22b00:	str	r0, [sp, #24]
   22b04:	mov	fp, r0
   22b08:	str	r0, [sp, #8]
   22b0c:	mvn	r7, #1
   22b10:	b	21ed0 <fputs@plt+0xcf44>
   22b14:	ldr	r3, [sp, #32]
   22b18:	mov	r4, r8
   22b1c:	mov	r9, r8
   22b20:	str	r8, [sp, #24]
   22b24:	mov	fp, r8
   22b28:	str	r8, [sp, #8]
   22b2c:	str	r8, [sp, #16]
   22b30:	str	r8, [sp, #4]
   22b34:	mov	sl, r8
   22b38:	mvn	r7, #1
   22b3c:	b	21ed0 <fputs@plt+0xcf44>
   22b40:	ldr	r3, [sp, #32]
   22b44:	mov	r4, r9
   22b48:	mov	r8, r9
   22b4c:	str	r9, [sp, #20]
   22b50:	str	r9, [sp, #12]
   22b54:	str	r9, [sp]
   22b58:	mov	sl, r9
   22b5c:	mvn	r7, #1
   22b60:	b	21ed0 <fputs@plt+0xcf44>
   22b64:	ldr	r3, [sp, #32]
   22b68:	mov	sl, r0
   22b6c:	mov	r4, r0
   22b70:	mov	r8, r0
   22b74:	str	r0, [sp, #20]
   22b78:	b	22858 <fputs@plt+0xd8cc>
   22b7c:	ldr	r3, [sp, #32]
   22b80:	mov	sl, r0
   22b84:	mov	r4, r0
   22b88:	mov	r8, r0
   22b8c:	str	r0, [sp, #20]
   22b90:	str	r0, [sp, #12]
   22b94:	b	22858 <fputs@plt+0xd8cc>
   22b98:	ldr	r3, [sp, #32]
   22b9c:	mov	sl, r0
   22ba0:	mov	r4, r0
   22ba4:	mov	r8, r0
   22ba8:	str	r0, [sp, #20]
   22bac:	str	r0, [sp, #12]
   22bb0:	str	r0, [sp]
   22bb4:	mov	r9, r0
   22bb8:	str	r0, [sp, #24]
   22bbc:	mov	fp, r0
   22bc0:	str	r0, [sp, #8]
   22bc4:	str	r0, [sp, #16]
   22bc8:	mvn	r7, #1
   22bcc:	b	21ed0 <fputs@plt+0xcf44>
   22bd0:	ldr	r3, [sp, #32]
   22bd4:	mov	r4, r9
   22bd8:	mov	r8, r9
   22bdc:	str	r9, [sp, #20]
   22be0:	str	r9, [sp, #12]
   22be4:	str	r9, [sp]
   22be8:	str	r9, [sp, #16]
   22bec:	str	r9, [sp, #4]
   22bf0:	mov	sl, r9
   22bf4:	mvn	r7, #1
   22bf8:	b	21ed0 <fputs@plt+0xcf44>
   22bfc:	ldr	r3, [sp, #32]
   22c00:	mov	sl, r0
   22c04:	mov	r4, r0
   22c08:	mov	r8, r0
   22c0c:	str	r0, [sp, #20]
   22c10:	str	r0, [sp, #12]
   22c14:	str	r0, [sp]
   22c18:	mov	r9, r0
   22c1c:	str	r0, [sp, #16]
   22c20:	str	r0, [sp, #4]
   22c24:	mvn	r7, #1
   22c28:	b	21ed0 <fputs@plt+0xcf44>
   22c2c:	ldr	r3, [sp, #32]
   22c30:	mov	r4, fp
   22c34:	mov	r8, fp
   22c38:	str	fp, [sp, #20]
   22c3c:	str	fp, [sp, #12]
   22c40:	str	fp, [sp]
   22c44:	mov	r9, fp
   22c48:	str	fp, [sp, #24]
   22c4c:	str	fp, [sp, #16]
   22c50:	str	fp, [sp, #4]
   22c54:	mov	sl, fp
   22c58:	mvn	r7, #1
   22c5c:	b	21ed0 <fputs@plt+0xcf44>
   22c60:	ldr	r3, [sp, #32]
   22c64:	mov	sl, r0
   22c68:	mov	r4, r0
   22c6c:	mov	r8, r0
   22c70:	str	r0, [sp, #20]
   22c74:	str	r0, [sp, #12]
   22c78:	str	r0, [sp]
   22c7c:	mov	r9, r0
   22c80:	str	r0, [sp, #24]
   22c84:	mov	fp, r0
   22c88:	str	r0, [sp, #16]
   22c8c:	str	r0, [sp, #4]
   22c90:	mvn	r7, #1
   22c94:	b	21ed0 <fputs@plt+0xcf44>
   22c98:	bl	14aac <__stack_chk_fail@plt>
   22c9c:	mov	r1, fp
   22ca0:	ldr	r0, [sp, #40]	; 0x28
   22ca4:	bl	355f0 <error@@Base+0x7c60>
   22ca8:	cmp	r0, #0
   22cac:	beq	22a1c <fputs@plt+0xda90>
   22cb0:	mov	r4, r8
   22cb4:	mov	r9, r8
   22cb8:	mov	r7, r0
   22cbc:	b	225f0 <fputs@plt+0xd664>
   22cc0:	mov	r4, r6
   22cc4:	mov	r9, r6
   22cc8:	mov	r7, r0
   22ccc:	b	225f0 <fputs@plt+0xd664>
   22cd0:	mov	sl, r0
   22cd4:	str	r0, [sp, #20]
   22cd8:	str	r0, [sp, #12]
   22cdc:	str	r0, [sp]
   22ce0:	mov	r9, r0
   22ce4:	str	r0, [sp, #24]
   22ce8:	mov	fp, r0
   22cec:	str	r0, [sp, #8]
   22cf0:	str	r0, [sp, #16]
   22cf4:	str	r0, [sp, #4]
   22cf8:	ldr	r3, [sp, #32]
   22cfc:	mvn	r7, #21
   22d00:	b	21ed0 <fputs@plt+0xcf44>
   22d04:	mov	r4, r0
   22d08:	mov	sl, r0
   22d0c:	str	r0, [sp, #8]
   22d10:	str	r0, [sp, #16]
   22d14:	str	r0, [sp, #4]
   22d18:	mov	r8, r0
   22d1c:	str	r0, [sp, #20]
   22d20:	str	r0, [sp, #12]
   22d24:	str	r0, [sp]
   22d28:	ldr	r3, [sp, #32]
   22d2c:	mvn	r7, #21
   22d30:	b	21ed0 <fputs@plt+0xcf44>
   22d34:	mov	r4, r0
   22d38:	mov	r8, r0
   22d3c:	str	r0, [sp, #20]
   22d40:	str	r0, [sp, #12]
   22d44:	str	r0, [sp]
   22d48:	mov	sl, r0
   22d4c:	ldr	r3, [sp, #32]
   22d50:	mvn	r7, #21
   22d54:	b	21ed0 <fputs@plt+0xcf44>
   22d58:	mov	r4, #0
   22d5c:	mov	r8, r4
   22d60:	str	r4, [sp, #20]
   22d64:	str	r4, [sp, #12]
   22d68:	str	r4, [sp]
   22d6c:	str	r4, [sp, #16]
   22d70:	str	r4, [sp, #4]
   22d74:	mov	sl, r4
   22d78:	ldr	r3, [sp, #32]
   22d7c:	mvn	r7, #21
   22d80:	b	21ed0 <fputs@plt+0xcf44>
   22d84:	mov	r9, r0
   22d88:	str	r0, [sp, #24]
   22d8c:	mov	fp, r0
   22d90:	str	r0, [sp, #8]
   22d94:	str	r0, [sp, #16]
   22d98:	str	r0, [sp, #4]
   22d9c:	mov	sl, r0
   22da0:	ldr	r3, [sp, #32]
   22da4:	mvn	r7, #21
   22da8:	b	21ed0 <fputs@plt+0xcf44>
   22dac:	mov	r4, r0
   22db0:	mov	r8, r0
   22db4:	str	r0, [sp, #20]
   22db8:	str	r0, [sp, #12]
   22dbc:	str	r0, [sp]
   22dc0:	str	r0, [sp, #8]
   22dc4:	b	22d6c <fputs@plt+0xdde0>
   22dc8:	mov	r4, #0
   22dcc:	mov	r8, r4
   22dd0:	str	r4, [sp, #20]
   22dd4:	str	r4, [sp, #12]
   22dd8:	str	r4, [sp]
   22ddc:	mov	r9, r4
   22de0:	str	r4, [sp, #24]
   22de4:	mov	fp, r4
   22de8:	str	r4, [sp, #8]
   22dec:	str	r4, [sp, #16]
   22df0:	str	r4, [sp, #4]
   22df4:	mov	sl, r4
   22df8:	mvn	r7, #13
   22dfc:	b	21ed0 <fputs@plt+0xcf44>
   22e00:	andeq	r4, r7, r0, asr #19
   22e04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22e08:	cmp	r2, #0
   22e0c:	sub	sp, sp, #108	; 0x6c
   22e10:	mov	ip, r2
   22e14:	ldr	sl, [pc, #1712]	; 234cc <fputs@plt+0xe540>
   22e18:	str	r3, [sp, #20]
   22e1c:	movne	r3, ip
   22e20:	str	r2, [sp, #28]
   22e24:	mov	r2, #0
   22e28:	str	r2, [sp, #44]	; 0x2c
   22e2c:	str	r2, [sp, #48]	; 0x30
   22e30:	str	r2, [sp, #52]	; 0x34
   22e34:	str	r2, [sp, #56]	; 0x38
   22e38:	str	r2, [sp, #60]	; 0x3c
   22e3c:	str	r2, [sp, #64]	; 0x40
   22e40:	str	r2, [sp, #68]	; 0x44
   22e44:	str	r2, [sp, #72]	; 0x48
   22e48:	mov	r4, r0
   22e4c:	ldr	r0, [sl]
   22e50:	strne	r2, [r3]
   22e54:	ldr	r2, [sp, #20]
   22e58:	str	r1, [sp, #24]
   22e5c:	cmp	r2, #0
   22e60:	movne	r3, #0
   22e64:	strne	r3, [r2]
   22e68:	str	r0, [sp, #100]	; 0x64
   22e6c:	bl	1b974 <fputs@plt+0x69e8>
   22e70:	subs	r7, r0, #0
   22e74:	beq	2331c <fputs@plt+0xe390>
   22e78:	bl	1b974 <fputs@plt+0x69e8>
   22e7c:	subs	r9, r0, #0
   22e80:	beq	2331c <fputs@plt+0xe390>
   22e84:	bl	1b974 <fputs@plt+0x69e8>
   22e88:	subs	r3, r0, #0
   22e8c:	str	r3, [sp, #16]
   22e90:	beq	23338 <fputs@plt+0xe3ac>
   22e94:	mov	r0, r4
   22e98:	bl	1c19c <fputs@plt+0x7210>
   22e9c:	mov	r5, r0
   22ea0:	mov	r0, r4
   22ea4:	bl	1c04c <fputs@plt+0x70c0>
   22ea8:	cmp	r0, #69	; 0x45
   22eac:	mov	r4, r0
   22eb0:	bls	23308 <fputs@plt+0xe37c>
   22eb4:	mov	r2, #36	; 0x24
   22eb8:	ldr	r1, [pc, #1552]	; 234d0 <fputs@plt+0xe544>
   22ebc:	mov	r0, r5
   22ec0:	bl	14170 <memcmp@plt>
   22ec4:	cmp	r0, #0
   22ec8:	bne	23308 <fputs@plt+0xe37c>
   22ecc:	ldr	r8, [pc, #1536]	; 234d4 <fputs@plt+0xe548>
   22ed0:	sub	r4, r4, #36	; 0x24
   22ed4:	add	r5, r5, #36	; 0x24
   22ed8:	ldrb	r3, [r5], #1
   22edc:	cmp	r3, #10
   22ee0:	cmpne	r3, #13
   22ee4:	bne	22fc8 <fputs@plt+0xe03c>
   22ee8:	sub	r4, r4, #1
   22eec:	cmp	r4, #33	; 0x21
   22ef0:	sub	r1, r3, #10
   22ef4:	clz	r1, r1
   22ef8:	lsr	r1, r1, #5
   22efc:	movls	r1, #0
   22f00:	cmp	r1, #0
   22f04:	bne	22fe4 <fputs@plt+0xe058>
   22f08:	cmp	r4, #0
   22f0c:	bne	22ed8 <fputs@plt+0xdf4c>
   22f10:	mov	r8, r4
   22f14:	mov	fp, r4
   22f18:	mvn	r6, #3
   22f1c:	mov	r3, #0
   22f20:	ldr	r0, [sp, #64]	; 0x40
   22f24:	strb	r3, [sp, #43]	; 0x2b
   22f28:	bl	2b924 <fputs@plt+0x16998>
   22f2c:	ldr	r0, [sp, #48]	; 0x30
   22f30:	bl	14548 <free@plt>
   22f34:	ldr	r0, [sp, #52]	; 0x34
   22f38:	bl	14548 <free@plt>
   22f3c:	ldr	r0, [sp, #44]	; 0x2c
   22f40:	bl	14548 <free@plt>
   22f44:	ldr	r0, [sp, #72]	; 0x48
   22f48:	cmp	r0, #0
   22f4c:	beq	22f64 <fputs@plt+0xdfd8>
   22f50:	mvn	r2, #0
   22f54:	ldr	r1, [sp, #56]	; 0x38
   22f58:	bl	1483c <__explicit_bzero_chk@plt>
   22f5c:	ldr	r0, [sp, #72]	; 0x48
   22f60:	bl	14548 <free@plt>
   22f64:	cmp	fp, #0
   22f68:	beq	22f84 <fputs@plt+0xdff8>
   22f6c:	mov	r0, fp
   22f70:	add	r1, r4, r8
   22f74:	mvn	r2, #0
   22f78:	bl	1483c <__explicit_bzero_chk@plt>
   22f7c:	mov	r0, fp
   22f80:	bl	14548 <free@plt>
   22f84:	mov	r0, r7
   22f88:	bl	1bb5c <fputs@plt+0x6bd0>
   22f8c:	mov	r0, r9
   22f90:	bl	1bb5c <fputs@plt+0x6bd0>
   22f94:	ldr	r0, [sp, #60]	; 0x3c
   22f98:	bl	1bb5c <fputs@plt+0x6bd0>
   22f9c:	ldr	r0, [sp, #16]
   22fa0:	bl	1bb5c <fputs@plt+0x6bd0>
   22fa4:	ldr	r0, [sp, #68]	; 0x44
   22fa8:	bl	1d72c <fputs@plt+0x87a0>
   22fac:	ldr	r2, [sp, #100]	; 0x64
   22fb0:	ldr	r3, [sl]
   22fb4:	mov	r0, r6
   22fb8:	cmp	r2, r3
   22fbc:	bne	234a4 <fputs@plt+0xe518>
   22fc0:	add	sp, sp, #108	; 0x6c
   22fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22fc8:	mov	r1, r3
   22fcc:	mov	r0, r7
   22fd0:	bl	24518 <fputs@plt+0xf58c>
   22fd4:	cmp	r0, #0
   22fd8:	bne	230ac <fputs@plt+0xe120>
   22fdc:	ldrb	r3, [r5, #-1]
   22fe0:	b	22ee8 <fputs@plt+0xdf5c>
   22fe4:	mov	r2, #34	; 0x22
   22fe8:	mov	r1, r8
   22fec:	mov	r0, r5
   22ff0:	bl	14170 <memcmp@plt>
   22ff4:	cmp	r0, #0
   22ff8:	bne	22ed8 <fputs@plt+0xdf4c>
   22ffc:	mov	r1, r0
   23000:	mov	fp, r0
   23004:	mov	r0, r7
   23008:	bl	24518 <fputs@plt+0xf58c>
   2300c:	subs	r6, r0, #0
   23010:	bne	230a0 <fputs@plt+0xe114>
   23014:	mov	r0, r7
   23018:	bl	1c19c <fputs@plt+0x7210>
   2301c:	mov	r1, r0
   23020:	mov	r0, r9
   23024:	bl	24cb4 <fputs@plt+0xfd28>
   23028:	subs	r6, r0, #0
   2302c:	bne	230a0 <fputs@plt+0xe114>
   23030:	mov	r0, r9
   23034:	bl	1c04c <fputs@plt+0x70c0>
   23038:	cmp	r0, #14
   2303c:	bls	23308 <fputs@plt+0xe37c>
   23040:	mov	r0, r9
   23044:	bl	1c19c <fputs@plt+0x7210>
   23048:	mov	r2, #15
   2304c:	ldr	r1, [pc, #1156]	; 234d8 <fputs@plt+0xe54c>
   23050:	bl	14170 <memcmp@plt>
   23054:	subs	r5, r0, #0
   23058:	bne	23308 <fputs@plt+0xe37c>
   2305c:	mov	r1, #15
   23060:	mov	r0, r9
   23064:	bl	1c4c8 <fputs@plt+0x753c>
   23068:	subs	r6, r0, #0
   2306c:	bne	230b0 <fputs@plt+0xe124>
   23070:	mov	r2, r6
   23074:	add	r1, sp, #48	; 0x30
   23078:	mov	r0, r9
   2307c:	bl	24008 <fputs@plt+0xf07c>
   23080:	subs	r6, r0, #0
   23084:	bne	230b0 <fputs@plt+0xe124>
   23088:	mov	r2, r6
   2308c:	add	r1, sp, #52	; 0x34
   23090:	mov	r0, r9
   23094:	bl	24008 <fputs@plt+0xf07c>
   23098:	subs	r6, r0, #0
   2309c:	beq	230c0 <fputs@plt+0xe134>
   230a0:	mov	r8, fp
   230a4:	mov	r4, fp
   230a8:	b	22f1c <fputs@plt+0xdf90>
   230ac:	mov	r6, r0
   230b0:	mov	fp, #0
   230b4:	mov	r8, fp
   230b8:	mov	r4, fp
   230bc:	b	22f1c <fputs@plt+0xdf90>
   230c0:	add	r1, sp, #60	; 0x3c
   230c4:	mov	r0, r9
   230c8:	bl	24684 <fputs@plt+0xf6f8>
   230cc:	subs	r6, r0, #0
   230d0:	bne	230b0 <fputs@plt+0xe124>
   230d4:	add	r1, sp, #84	; 0x54
   230d8:	mov	r0, r9
   230dc:	bl	23d50 <fputs@plt+0xedc4>
   230e0:	subs	r6, r0, #0
   230e4:	bne	230b0 <fputs@plt+0xe124>
   230e8:	mov	r2, r6
   230ec:	mov	r1, r6
   230f0:	mov	r0, r9
   230f4:	bl	23eac <fputs@plt+0xef20>
   230f8:	subs	r6, r0, #0
   230fc:	bne	230b0 <fputs@plt+0xe124>
   23100:	add	r1, sp, #88	; 0x58
   23104:	mov	r0, r9
   23108:	bl	23d50 <fputs@plt+0xedc4>
   2310c:	subs	r6, r0, #0
   23110:	bne	230b0 <fputs@plt+0xe124>
   23114:	ldr	r0, [sp, #48]	; 0x30
   23118:	bl	2b3ac <fputs@plt+0x16420>
   2311c:	subs	r3, r0, #0
   23120:	str	r3, [sp, #32]
   23124:	beq	2338c <fputs@plt+0xe400>
   23128:	ldr	r3, [sp, #24]
   2312c:	cmp	r3, #0
   23130:	beq	2334c <fputs@plt+0xe3c0>
   23134:	ldrb	r3, [r3]
   23138:	cmp	r3, #0
   2313c:	beq	2334c <fputs@plt+0xe3c0>
   23140:	ldr	r4, [sp, #52]	; 0x34
   23144:	ldr	r1, [pc, #912]	; 234dc <fputs@plt+0xe550>
   23148:	mov	r0, r4
   2314c:	bl	14ee4 <strcmp@plt>
   23150:	cmp	r0, #0
   23154:	bne	23378 <fputs@plt+0xe3ec>
   23158:	ldr	r1, [pc, #892]	; 234dc <fputs@plt+0xe550>
   2315c:	ldr	r0, [sp, #48]	; 0x30
   23160:	bl	14ee4 <strcmp@plt>
   23164:	cmp	r0, #0
   23168:	bne	23308 <fputs@plt+0xe37c>
   2316c:	ldr	r6, [sp, #84]	; 0x54
   23170:	cmp	r6, #1
   23174:	bne	23308 <fputs@plt+0xe37c>
   23178:	ldr	r5, [sp, #32]
   2317c:	mov	r0, r5
   23180:	bl	2b338 <fputs@plt+0x163ac>
   23184:	mov	r1, r0
   23188:	ldr	r0, [sp, #88]	; 0x58
   2318c:	cmp	r1, r0
   23190:	bhi	23308 <fputs@plt+0xe37c>
   23194:	bl	41040 <mkdtemp@@Base+0x1c90>
   23198:	cmp	r1, #0
   2319c:	bne	23308 <fputs@plt+0xe37c>
   231a0:	mov	r0, r5
   231a4:	bl	2b340 <fputs@plt+0x163b4>
   231a8:	mov	r4, r0
   231ac:	mov	r0, r5
   231b0:	bl	2b378 <fputs@plt+0x163ec>
   231b4:	mov	r8, r0
   231b8:	add	r3, r4, r8
   231bc:	mov	r0, r5
   231c0:	mov	fp, r3
   231c4:	str	r3, [sp, #36]	; 0x24
   231c8:	bl	2b370 <fputs@plt+0x163e4>
   231cc:	mov	r1, fp
   231d0:	mov	r5, r0
   231d4:	mov	r0, r6
   231d8:	bl	14314 <calloc@plt>
   231dc:	subs	fp, r0, #0
   231e0:	beq	233a8 <fputs@plt+0xe41c>
   231e4:	ldr	r1, [pc, #756]	; 234e0 <fputs@plt+0xe554>
   231e8:	ldr	r0, [sp, #52]	; 0x34
   231ec:	bl	14ee4 <strcmp@plt>
   231f0:	cmp	r0, #0
   231f4:	bne	23260 <fputs@plt+0xe2d4>
   231f8:	add	r2, sp, #56	; 0x38
   231fc:	add	r1, sp, #72	; 0x48
   23200:	ldr	r0, [sp, #60]	; 0x3c
   23204:	bl	23f44 <fputs@plt+0xefb8>
   23208:	subs	r6, r0, #0
   2320c:	bne	22f1c <fputs@plt+0xdf90>
   23210:	add	r1, sp, #80	; 0x50
   23214:	ldr	r0, [sp, #60]	; 0x3c
   23218:	bl	23d50 <fputs@plt+0xedc4>
   2321c:	subs	r6, r0, #0
   23220:	bne	22f1c <fputs@plt+0xdf90>
   23224:	ldr	r6, [sp, #24]
   23228:	mov	r0, r6
   2322c:	bl	14710 <strlen@plt>
   23230:	ldr	r3, [sp, #80]	; 0x50
   23234:	ldr	r2, [sp, #36]	; 0x24
   23238:	str	r3, [sp, #8]
   2323c:	str	r2, [sp, #4]
   23240:	str	fp, [sp]
   23244:	ldr	r3, [sp, #56]	; 0x38
   23248:	ldr	r2, [sp, #72]	; 0x48
   2324c:	mov	r1, r0
   23250:	mov	r0, r6
   23254:	bl	3cef4 <__b64_pton@@Base+0x504>
   23258:	cmp	r0, #0
   2325c:	blt	233a0 <fputs@plt+0xe414>
   23260:	mov	r0, r9
   23264:	bl	1c04c <fputs@plt+0x70c0>
   23268:	ldr	r1, [sp, #88]	; 0x58
   2326c:	add	r3, r5, r1
   23270:	cmp	r0, r3
   23274:	bcc	233a0 <fputs@plt+0xe414>
   23278:	add	r2, sp, #76	; 0x4c
   2327c:	ldr	r0, [sp, #16]
   23280:	bl	1c468 <fputs@plt+0x74dc>
   23284:	subs	r6, r0, #0
   23288:	bne	22f1c <fputs@plt+0xdf90>
   2328c:	add	r3, fp, r4
   23290:	str	r6, [sp, #8]
   23294:	str	r3, [sp]
   23298:	str	r8, [sp, #4]
   2329c:	ldr	r1, [sp, #32]
   232a0:	mov	r3, r4
   232a4:	mov	r2, fp
   232a8:	add	r0, sp, #64	; 0x40
   232ac:	bl	2b504 <fputs@plt+0x16578>
   232b0:	subs	r6, r0, #0
   232b4:	bne	22f1c <fputs@plt+0xdf90>
   232b8:	ldr	r3, [sp, #64]	; 0x40
   232bc:	ldr	r2, [sp, #76]	; 0x4c
   232c0:	mov	r0, r9
   232c4:	str	r3, [sp, #24]
   232c8:	str	r2, [sp, #32]
   232cc:	bl	1c19c <fputs@plt+0x7210>
   232d0:	ldr	r3, [sp, #88]	; 0x58
   232d4:	str	r6, [sp, #4]
   232d8:	mov	r1, r6
   232dc:	str	r3, [sp]
   232e0:	ldr	r2, [sp, #32]
   232e4:	str	r5, [sp, #8]
   232e8:	mov	r3, r0
   232ec:	ldr	r0, [sp, #24]
   232f0:	bl	2b6f0 <fputs@plt+0x16764>
   232f4:	subs	r6, r0, #0
   232f8:	beq	233b0 <fputs@plt+0xe424>
   232fc:	cmn	r6, #30
   23300:	mvneq	r6, #42	; 0x2a
   23304:	b	22f1c <fputs@plt+0xdf90>
   23308:	mov	fp, #0
   2330c:	mov	r8, fp
   23310:	mov	r4, fp
   23314:	mvn	r6, #3
   23318:	b	22f1c <fputs@plt+0xdf90>
   2331c:	mov	fp, #0
   23320:	str	fp, [sp, #16]
   23324:	mov	r9, fp
   23328:	mov	r8, fp
   2332c:	mov	r4, fp
   23330:	mvn	r6, #1
   23334:	b	22f1c <fputs@plt+0xdf90>
   23338:	ldr	r4, [sp, #16]
   2333c:	mvn	r6, #1
   23340:	mov	fp, r4
   23344:	mov	r8, r4
   23348:	b	22f1c <fputs@plt+0xdf90>
   2334c:	ldr	r1, [pc, #392]	; 234dc <fputs@plt+0xe550>
   23350:	ldr	r0, [sp, #48]	; 0x30
   23354:	bl	14ee4 <strcmp@plt>
   23358:	cmp	r0, #0
   2335c:	bne	234a8 <fputs@plt+0xe51c>
   23360:	ldr	r4, [sp, #52]	; 0x34
   23364:	ldr	r1, [pc, #368]	; 234dc <fputs@plt+0xe550>
   23368:	mov	r0, r4
   2336c:	bl	14ee4 <strcmp@plt>
   23370:	cmp	r0, #0
   23374:	beq	2316c <fputs@plt+0xe1e0>
   23378:	mov	r0, r4
   2337c:	ldr	r1, [pc, #348]	; 234e0 <fputs@plt+0xe554>
   23380:	bl	14ee4 <strcmp@plt>
   23384:	cmp	r0, #0
   23388:	beq	2316c <fputs@plt+0xe1e0>
   2338c:	mov	fp, #0
   23390:	mov	r8, fp
   23394:	mov	r4, fp
   23398:	mvn	r6, #41	; 0x29
   2339c:	b	22f1c <fputs@plt+0xdf90>
   233a0:	mvn	r6, #3
   233a4:	b	22f1c <fputs@plt+0xdf90>
   233a8:	mvn	r6, #1
   233ac:	b	22f1c <fputs@plt+0xdf90>
   233b0:	ldr	r1, [sp, #88]	; 0x58
   233b4:	mov	r0, r9
   233b8:	add	r1, r5, r1
   233bc:	bl	1c4c8 <fputs@plt+0x753c>
   233c0:	subs	r6, r0, #0
   233c4:	bne	22f1c <fputs@plt+0xdf90>
   233c8:	mov	r0, r9
   233cc:	bl	1c04c <fputs@plt+0x70c0>
   233d0:	subs	r5, r0, #0
   233d4:	bne	233a0 <fputs@plt+0xe414>
   233d8:	add	r1, sp, #92	; 0x5c
   233dc:	ldr	r0, [sp, #16]
   233e0:	bl	23d50 <fputs@plt+0xedc4>
   233e4:	subs	r6, r0, #0
   233e8:	bne	22f1c <fputs@plt+0xdf90>
   233ec:	add	r1, sp, #96	; 0x60
   233f0:	ldr	r0, [sp, #16]
   233f4:	bl	23d50 <fputs@plt+0xedc4>
   233f8:	subs	r6, r0, #0
   233fc:	bne	22f1c <fputs@plt+0xdf90>
   23400:	ldrd	r2, [sp, #92]	; 0x5c
   23404:	cmp	r2, r3
   23408:	bne	234c4 <fputs@plt+0xe538>
   2340c:	add	r1, sp, #68	; 0x44
   23410:	ldr	r0, [sp, #16]
   23414:	bl	21e3c <fputs@plt+0xceb0>
   23418:	subs	r6, r0, #0
   2341c:	bne	22f1c <fputs@plt+0xdf90>
   23420:	mov	r2, #0
   23424:	add	r1, sp, #44	; 0x2c
   23428:	ldr	r0, [sp, #16]
   2342c:	bl	24008 <fputs@plt+0xf07c>
   23430:	subs	r6, r0, #0
   23434:	beq	23464 <fputs@plt+0xe4d8>
   23438:	b	22f1c <fputs@plt+0xdf90>
   2343c:	add	r1, sp, #43	; 0x2b
   23440:	ldr	r0, [sp, #16]
   23444:	bl	23ddc <fputs@plt+0xee50>
   23448:	cmp	r0, #0
   2344c:	bne	234bc <fputs@plt+0xe530>
   23450:	add	r5, r5, #1
   23454:	ldrb	r2, [sp, #43]	; 0x2b
   23458:	uxtb	r3, r5
   2345c:	cmp	r2, r3
   23460:	bne	233a0 <fputs@plt+0xe414>
   23464:	ldr	r0, [sp, #16]
   23468:	bl	1c04c <fputs@plt+0x70c0>
   2346c:	cmp	r0, #0
   23470:	bne	2343c <fputs@plt+0xe4b0>
   23474:	ldr	r2, [sp, #28]
   23478:	ldr	r1, [sp, #20]
   2347c:	cmp	r2, #0
   23480:	ldrne	r3, [sp, #68]	; 0x44
   23484:	strne	r0, [sp, #68]	; 0x44
   23488:	strne	r3, [r2]
   2348c:	cmp	r1, #0
   23490:	ldrne	r2, [sp, #44]	; 0x2c
   23494:	movne	r3, #0
   23498:	strne	r2, [r1]
   2349c:	strne	r3, [sp, #44]	; 0x2c
   234a0:	b	22f1c <fputs@plt+0xdf90>
   234a4:	bl	14aac <__stack_chk_fail@plt>
   234a8:	mov	fp, #0
   234ac:	mov	r8, fp
   234b0:	mov	r4, fp
   234b4:	mvn	r6, #42	; 0x2a
   234b8:	b	22f1c <fputs@plt+0xdf90>
   234bc:	mov	r6, r0
   234c0:	b	22f1c <fputs@plt+0xdf90>
   234c4:	mvn	r6, #42	; 0x2a
   234c8:	b	22f1c <fputs@plt+0xdf90>
   234cc:	andeq	r4, r7, r0, asr #19
   234d0:	andeq	r4, r4, r0, lsl r9
   234d4:	andeq	r4, r4, r8, lsr r9
   234d8:	andeq	r4, r4, r0, lsl #18
   234dc:	andeq	r2, r4, r8, asr #26
   234e0:	andeq	r4, r4, ip, ror #17
   234e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   234e8:	subs	r8, r3, #0
   234ec:	movne	r3, #0
   234f0:	strne	r3, [r8]
   234f4:	mov	r4, r1
   234f8:	mov	r9, r2
   234fc:	mov	r5, r0
   23500:	bl	147f4 <BIO_s_mem@plt>
   23504:	bl	1462c <BIO_new@plt>
   23508:	subs	r6, r0, #0
   2350c:	beq	23770 <fputs@plt+0xe7e4>
   23510:	mov	r0, r5
   23514:	bl	1c04c <fputs@plt+0x70c0>
   23518:	cmp	r0, #0
   2351c:	blt	23770 <fputs@plt+0xe7e4>
   23520:	mov	r0, r5
   23524:	bl	1c19c <fputs@plt+0x7210>
   23528:	mov	r7, r0
   2352c:	mov	r0, r5
   23530:	bl	1c04c <fputs@plt+0x70c0>
   23534:	mov	r1, r7
   23538:	mov	r2, r0
   2353c:	mov	r0, r6
   23540:	bl	14a64 <BIO_write@plt>
   23544:	mov	r7, r0
   23548:	mov	r0, r5
   2354c:	bl	1c04c <fputs@plt+0x70c0>
   23550:	cmp	r7, r0
   23554:	beq	23584 <fputs@plt+0xe5f8>
   23558:	mov	r4, #0
   2355c:	mov	r7, r4
   23560:	mvn	r5, #1
   23564:	mov	r0, r6
   23568:	bl	14d28 <BIO_free@plt>
   2356c:	mov	r0, r7
   23570:	bl	14c80 <EVP_PKEY_free@plt>
   23574:	mov	r0, r4
   23578:	bl	1d72c <fputs@plt+0x87a0>
   2357c:	mov	r0, r5
   23580:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23584:	bl	14140 <ERR_get_error@plt>
   23588:	subs	r5, r0, #0
   2358c:	bne	23584 <fputs@plt+0xe5f8>
   23590:	mov	r3, r9
   23594:	ldr	r2, [pc, #476]	; 23778 <fputs@plt+0xe7ec>
   23598:	mov	r1, r5
   2359c:	mov	r0, r6
   235a0:	bl	1471c <PEM_read_bio_PrivateKey@plt>
   235a4:	subs	r7, r0, #0
   235a8:	beq	236e8 <fputs@plt+0xe75c>
   235ac:	bl	143bc <EVP_PKEY_base_id@plt>
   235b0:	cmp	r0, #6
   235b4:	bne	2360c <fputs@plt+0xe680>
   235b8:	cmp	r4, #0
   235bc:	cmpne	r4, #11
   235c0:	bne	2360c <fputs@plt+0xe680>
   235c4:	mov	r0, #11
   235c8:	bl	1d938 <fputs@plt+0x89ac>
   235cc:	subs	r4, r0, #0
   235d0:	beq	23768 <fputs@plt+0xe7dc>
   235d4:	mov	r0, r7
   235d8:	bl	14d7c <EVP_PKEY_get1_RSA@plt>
   235dc:	str	r5, [r4]
   235e0:	mov	r1, r5
   235e4:	str	r0, [r4, #8]
   235e8:	bl	14c8c <RSA_blinding_on@plt>
   235ec:	cmp	r0, #1
   235f0:	mvnne	r5, #21
   235f4:	bne	23564 <fputs@plt+0xe5d8>
   235f8:	ldr	r0, [r4, #8]
   235fc:	bl	1c79c <fputs@plt+0x7810>
   23600:	subs	r5, r0, #0
   23604:	beq	23750 <fputs@plt+0xe7c4>
   23608:	b	23564 <fputs@plt+0xe5d8>
   2360c:	mov	r0, r7
   23610:	bl	143bc <EVP_PKEY_base_id@plt>
   23614:	cmp	r0, #116	; 0x74
   23618:	bne	23628 <fputs@plt+0xe69c>
   2361c:	cmp	r4, #1
   23620:	cmpne	r4, #11
   23624:	beq	2372c <fputs@plt+0xe7a0>
   23628:	mov	r0, r7
   2362c:	bl	143bc <EVP_PKEY_base_id@plt>
   23630:	cmp	r0, #408	; 0x198
   23634:	mvnne	r5, #3
   23638:	movne	r4, #0
   2363c:	bne	23564 <fputs@plt+0xe5d8>
   23640:	cmp	r4, #2
   23644:	cmpne	r4, #11
   23648:	moveq	r4, #1
   2364c:	movne	r4, #0
   23650:	bne	236e0 <fputs@plt+0xe754>
   23654:	mov	r0, #11
   23658:	bl	1d938 <fputs@plt+0x89ac>
   2365c:	subs	r4, r0, #0
   23660:	beq	23768 <fputs@plt+0xe7dc>
   23664:	mov	r0, r7
   23668:	bl	141a0 <EVP_PKEY_get1_EC_KEY@plt>
   2366c:	mov	r3, #2
   23670:	str	r3, [r4]
   23674:	str	r0, [r4, #20]
   23678:	bl	1eaa4 <fputs@plt+0x9b18>
   2367c:	cmn	r0, #1
   23680:	str	r0, [r4, #16]
   23684:	beq	236e0 <fputs@plt+0xe754>
   23688:	ldr	r3, [pc, #236]	; 2377c <fputs@plt+0xe7f0>
   2368c:	cmp	r0, r3
   23690:	beq	236a8 <fputs@plt+0xe71c>
   23694:	blt	236e0 <fputs@plt+0xe754>
   23698:	sub	r0, r0, #712	; 0x2c8
   2369c:	sub	r0, r0, #3
   236a0:	cmp	r0, #1
   236a4:	bhi	236e0 <fputs@plt+0xe754>
   236a8:	ldr	r0, [r4, #20]
   236ac:	bl	144d0 <EC_KEY_get0_group@plt>
   236b0:	mov	r5, r0
   236b4:	ldr	r0, [r4, #20]
   236b8:	bl	142e4 <EC_KEY_get0_public_key@plt>
   236bc:	mov	r1, r0
   236c0:	mov	r0, r5
   236c4:	bl	20a94 <fputs@plt+0xbb08>
   236c8:	cmp	r0, #0
   236cc:	bne	236e0 <fputs@plt+0xe754>
   236d0:	ldr	r0, [r4, #20]
   236d4:	bl	21d60 <fputs@plt+0xcdd4>
   236d8:	cmp	r0, #0
   236dc:	beq	23750 <fputs@plt+0xe7c4>
   236e0:	mvn	r5, #3
   236e4:	b	23564 <fputs@plt+0xe5d8>
   236e8:	cmp	r9, #0
   236ec:	beq	23708 <fputs@plt+0xe77c>
   236f0:	ldrb	r3, [r9]
   236f4:	cmp	r3, #0
   236f8:	beq	23708 <fputs@plt+0xe77c>
   236fc:	mov	r4, #0
   23700:	mvn	r5, #42	; 0x2a
   23704:	b	23564 <fputs@plt+0xe5d8>
   23708:	bl	14a1c <ERR_peek_error@plt>
   2370c:	bl	1c6c8 <fputs@plt+0x773c>
   23710:	cmn	r0, #43	; 0x2b
   23714:	beq	236fc <fputs@plt+0xe770>
   23718:	bl	149c8 <ERR_peek_last_error@plt>
   2371c:	bl	1c6c8 <fputs@plt+0x773c>
   23720:	mov	r4, #0
   23724:	mov	r5, r0
   23728:	b	23564 <fputs@plt+0xe5d8>
   2372c:	mov	r0, #11
   23730:	bl	1d938 <fputs@plt+0x89ac>
   23734:	subs	r4, r0, #0
   23738:	beq	23768 <fputs@plt+0xe7dc>
   2373c:	mov	r0, r7
   23740:	bl	14404 <EVP_PKEY_get1_DSA@plt>
   23744:	mov	r3, #1
   23748:	str	r3, [r4]
   2374c:	str	r0, [r4, #12]
   23750:	cmp	r8, #0
   23754:	moveq	r5, r8
   23758:	strne	r4, [r8]
   2375c:	movne	r4, #0
   23760:	movne	r5, r4
   23764:	b	23564 <fputs@plt+0xe5d8>
   23768:	mvn	r5, #1
   2376c:	b	23564 <fputs@plt+0xe5d8>
   23770:	mvn	r5, #1
   23774:	b	2357c <fputs@plt+0xe5f0>
   23778:	andeq	ip, r1, r4, asr #14
   2377c:	muleq	r0, pc, r1	; <UNPREDICTABLE>
   23780:	push	{r4, r5, r6, r7, r8, lr}
   23784:	subs	r5, r1, #0
   23788:	sub	sp, sp, #8
   2378c:	beq	23840 <fputs@plt+0xe8b4>
   23790:	mov	r4, r0
   23794:	bl	14944 <BN_CTX_new@plt>
   23798:	subs	r6, r0, #0
   2379c:	beq	23860 <fputs@plt+0xe8d4>
   237a0:	bl	14f38 <BN_CTX_start@plt>
   237a4:	mov	r0, r6
   237a8:	bl	14c98 <BN_CTX_get@plt>
   237ac:	subs	r7, r0, #0
   237b0:	beq	23810 <fputs@plt+0xe884>
   237b4:	mov	r0, r6
   237b8:	bl	14c98 <BN_CTX_get@plt>
   237bc:	subs	r8, r0, #0
   237c0:	beq	23810 <fputs@plt+0xe884>
   237c4:	mov	r0, r4
   237c8:	bl	14350 <EC_GROUP_method_of@plt>
   237cc:	bl	14ed8 <EC_METHOD_get_field_type@plt>
   237d0:	ldr	r3, [pc, #248]	; 238d0 <fputs@plt+0xe944>
   237d4:	cmp	r0, r3
   237d8:	bne	23830 <fputs@plt+0xe8a4>
   237dc:	mov	r0, r4
   237e0:	str	r6, [sp]
   237e4:	mov	r1, r5
   237e8:	mov	r3, r8
   237ec:	mov	r2, r7
   237f0:	bl	14638 <EC_POINT_get_affine_coordinates_GFp@plt>
   237f4:	cmp	r0, #1
   237f8:	mov	r4, r0
   237fc:	beq	23870 <fputs@plt+0xe8e4>
   23800:	ldr	r1, [pc, #204]	; 238d4 <fputs@plt+0xe948>
   23804:	ldr	r3, [pc, #204]	; 238d8 <fputs@plt+0xe94c>
   23808:	ldr	r2, [pc, #204]	; 238dc <fputs@plt+0xe950>
   2380c:	b	2381c <fputs@plt+0xe890>
   23810:	ldr	r1, [pc, #188]	; 238d4 <fputs@plt+0xe948>
   23814:	ldr	r3, [pc, #188]	; 238d8 <fputs@plt+0xe94c>
   23818:	ldr	r2, [pc, #192]	; 238e0 <fputs@plt+0xe954>
   2381c:	ldr	r0, [r1]
   23820:	mov	r1, #1
   23824:	add	sp, sp, #8
   23828:	pop	{r4, r5, r6, r7, r8, lr}
   2382c:	b	14ad0 <__fprintf_chk@plt>
   23830:	ldr	r1, [pc, #156]	; 238d4 <fputs@plt+0xe948>
   23834:	ldr	r3, [pc, #156]	; 238d8 <fputs@plt+0xe94c>
   23838:	ldr	r2, [pc, #164]	; 238e4 <fputs@plt+0xe958>
   2383c:	b	2381c <fputs@plt+0xe890>
   23840:	ldr	r3, [pc, #140]	; 238d4 <fputs@plt+0xe948>
   23844:	mov	r2, #13
   23848:	mov	r1, #1
   2384c:	ldr	r3, [r3]
   23850:	ldr	r0, [pc, #144]	; 238e8 <fputs@plt+0xe95c>
   23854:	add	sp, sp, #8
   23858:	pop	{r4, r5, r6, r7, r8, lr}
   2385c:	b	149a4 <fwrite@plt>
   23860:	ldr	r1, [pc, #108]	; 238d4 <fputs@plt+0xe948>
   23864:	ldr	r3, [pc, #108]	; 238d8 <fputs@plt+0xe94c>
   23868:	ldr	r2, [pc, #124]	; 238ec <fputs@plt+0xe960>
   2386c:	b	2381c <fputs@plt+0xe890>
   23870:	ldr	r5, [pc, #92]	; 238d4 <fputs@plt+0xe948>
   23874:	mov	r2, #2
   23878:	mov	r1, r0
   2387c:	ldr	r3, [r5]
   23880:	ldr	r0, [pc, #104]	; 238f0 <fputs@plt+0xe964>
   23884:	bl	149a4 <fwrite@plt>
   23888:	mov	r1, r7
   2388c:	ldr	r0, [r5]
   23890:	bl	14770 <BN_print_fp@plt>
   23894:	ldr	r3, [r5]
   23898:	mov	r2, #3
   2389c:	mov	r1, r4
   238a0:	ldr	r0, [pc, #76]	; 238f4 <fputs@plt+0xe968>
   238a4:	bl	149a4 <fwrite@plt>
   238a8:	mov	r1, r8
   238ac:	ldr	r0, [r5]
   238b0:	bl	14770 <BN_print_fp@plt>
   238b4:	ldr	r1, [r5]
   238b8:	mov	r0, #10
   238bc:	bl	14b24 <fputc@plt>
   238c0:	mov	r0, r6
   238c4:	add	sp, sp, #8
   238c8:	pop	{r4, r5, r6, r7, r8, lr}
   238cc:	b	14194 <BN_CTX_free@plt>
   238d0:	muleq	r0, r6, r1
   238d4:	andeq	r5, r7, r0, rrx
   238d8:	andeq	r4, r4, r4, lsr #14
   238dc:			; <UNDEFINED> instruction: 0x000449bc
   238e0:	andeq	r4, r4, r4, lsl #19
   238e4:	muleq	r4, ip, r9
   238e8:	andeq	r4, r4, ip, asr r9
   238ec:	andeq	r4, r4, ip, ror #18
   238f0:	andeq	r4, r4, r8, ror #19
   238f4:	andeq	r4, r4, ip, ror #19
   238f8:	push	{r4, r5, r6, lr}
   238fc:	mov	r5, r0
   23900:	bl	144d0 <EC_KEY_get0_group@plt>
   23904:	ldr	r4, [pc, #132]	; 23990 <fputs@plt+0xea04>
   23908:	mov	r6, r0
   2390c:	mov	r0, r5
   23910:	bl	142e4 <EC_KEY_get0_public_key@plt>
   23914:	mov	r1, r0
   23918:	mov	r0, r6
   2391c:	bl	23780 <fputs@plt+0xe7f4>
   23920:	ldr	r3, [r4]
   23924:	mov	r2, #9
   23928:	mov	r1, #1
   2392c:	ldr	r0, [pc, #96]	; 23994 <fputs@plt+0xea08>
   23930:	bl	149a4 <fwrite@plt>
   23934:	mov	r0, r5
   23938:	bl	14ef0 <EC_KEY_get0_private_key@plt>
   2393c:	cmp	r0, #0
   23940:	beq	2396c <fputs@plt+0xe9e0>
   23944:	mov	r0, r5
   23948:	ldr	r5, [r4]
   2394c:	bl	14ef0 <EC_KEY_get0_private_key@plt>
   23950:	mov	r1, r0
   23954:	mov	r0, r5
   23958:	bl	14770 <BN_print_fp@plt>
   2395c:	ldr	r1, [r4]
   23960:	mov	r0, #10
   23964:	pop	{r4, r5, r6, lr}
   23968:	b	14b24 <fputc@plt>
   2396c:	ldr	r3, [r4]
   23970:	mov	r1, #1
   23974:	mov	r2, #6
   23978:	ldr	r0, [pc, #24]	; 23998 <fputs@plt+0xea0c>
   2397c:	bl	149a4 <fwrite@plt>
   23980:	ldr	r1, [r4]
   23984:	mov	r0, #10
   23988:	pop	{r4, r5, r6, lr}
   2398c:	b	14b24 <fputc@plt>
   23990:	andeq	r5, r7, r0, rrx
   23994:	strdeq	r4, [r4], -r0
   23998:	strdeq	r4, [r4], -ip
   2399c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   239a0:	sub	sp, sp, #24
   239a4:	ldr	r4, [pc, #404]	; 23b40 <fputs@plt+0xebb4>
   239a8:	ldr	ip, [r0]
   239ac:	ldr	lr, [r4]
   239b0:	cmp	ip, #0
   239b4:	str	lr, [sp, #20]
   239b8:	ldr	lr, [sp, #60]	; 0x3c
   239bc:	blt	23a00 <fputs@plt+0xea74>
   239c0:	cmp	ip, #2
   239c4:	ble	23a08 <fputs@plt+0xea7c>
   239c8:	cmp	ip, #3
   239cc:	bne	23a00 <fputs@plt+0xea74>
   239d0:	ldr	ip, [sp, #64]	; 0x40
   239d4:	str	lr, [sp]
   239d8:	str	ip, [sp, #4]
   239dc:	bl	2044c <fputs@plt+0xb4c0>
   239e0:	mov	r5, r0
   239e4:	ldr	r2, [sp, #20]
   239e8:	ldr	r3, [r4]
   239ec:	mov	r0, r5
   239f0:	cmp	r2, r3
   239f4:	bne	23b3c <fputs@plt+0xebb0>
   239f8:	add	sp, sp, #24
   239fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23a00:	mvn	r5, #13
   23a04:	b	239e4 <fputs@plt+0xea58>
   23a08:	ldr	ip, [sp, #56]	; 0x38
   23a0c:	cmp	ip, #0
   23a10:	bne	239d0 <fputs@plt+0xea44>
   23a14:	mov	r5, r0
   23a18:	mov	r0, r2
   23a1c:	mov	r7, r1
   23a20:	mov	r6, r2
   23a24:	bl	14710 <strlen@plt>
   23a28:	subs	r8, r0, #0
   23a2c:	beq	23a80 <fputs@plt+0xeaf4>
   23a30:	bl	14a88 <EVP_aes_128_cbc@plt>
   23a34:	sub	r3, r8, #1
   23a38:	cmp	r3, #3
   23a3c:	mov	sl, r0
   23a40:	bls	23b2c <fputs@plt+0xeba0>
   23a44:	bl	147f4 <BIO_s_mem@plt>
   23a48:	bl	1462c <BIO_new@plt>
   23a4c:	subs	r9, r0, #0
   23a50:	beq	23b34 <fputs@plt+0xeba8>
   23a54:	ldr	r3, [r5]
   23a58:	cmp	r3, #1
   23a5c:	beq	23b08 <fputs@plt+0xeb7c>
   23a60:	cmp	r3, #2
   23a64:	beq	23ae4 <fputs@plt+0xeb58>
   23a68:	cmp	r3, #0
   23a6c:	beq	23a8c <fputs@plt+0xeb00>
   23a70:	mvn	r5, #21
   23a74:	mov	r0, r9
   23a78:	bl	14d28 <BIO_free@plt>
   23a7c:	b	239e4 <fputs@plt+0xea58>
   23a80:	mov	r6, r8
   23a84:	mov	sl, r8
   23a88:	b	23a44 <fputs@plt+0xeab8>
   23a8c:	str	r3, [sp, #8]
   23a90:	str	r3, [sp, #4]
   23a94:	str	r8, [sp]
   23a98:	mov	r3, r6
   23a9c:	mov	r2, sl
   23aa0:	ldr	r1, [r5, #8]
   23aa4:	bl	14b30 <PEM_write_bio_RSAPrivateKey@plt>
   23aa8:	cmp	r0, #0
   23aac:	beq	23a70 <fputs@plt+0xeae4>
   23ab0:	mov	r2, #0
   23ab4:	add	r3, sp, #16
   23ab8:	mov	r1, #3
   23abc:	mov	r0, r9
   23ac0:	bl	14d10 <BIO_ctrl@plt>
   23ac4:	subs	r2, r0, #0
   23ac8:	mvnle	r5, #0
   23acc:	ble	23a74 <fputs@plt+0xeae8>
   23ad0:	mov	r0, r7
   23ad4:	ldr	r1, [sp, #16]
   23ad8:	bl	241bc <fputs@plt+0xf230>
   23adc:	mov	r5, r0
   23ae0:	b	23a74 <fputs@plt+0xeae8>
   23ae4:	mov	ip, #0
   23ae8:	str	r8, [sp]
   23aec:	mov	r3, r6
   23af0:	ldr	r1, [r5, #20]
   23af4:	mov	r2, sl
   23af8:	str	ip, [sp, #8]
   23afc:	str	ip, [sp, #4]
   23b00:	bl	14998 <PEM_write_bio_ECPrivateKey@plt>
   23b04:	b	23aa8 <fputs@plt+0xeb1c>
   23b08:	mov	ip, #0
   23b0c:	str	r8, [sp]
   23b10:	mov	r3, r6
   23b14:	ldr	r1, [r5, #12]
   23b18:	mov	r2, sl
   23b1c:	str	ip, [sp, #8]
   23b20:	str	ip, [sp, #4]
   23b24:	bl	14b54 <PEM_write_bio_DSAPrivateKey@plt>
   23b28:	b	23aa8 <fputs@plt+0xeb1c>
   23b2c:	mvn	r5, #39	; 0x27
   23b30:	b	239e4 <fputs@plt+0xea58>
   23b34:	mvn	r5, #1
   23b38:	b	239e4 <fputs@plt+0xea58>
   23b3c:	bl	14aac <__stack_chk_fail@plt>
   23b40:	andeq	r4, r7, r0, asr #19
   23b44:	push	{r4, r5, r6, lr}
   23b48:	subs	r4, r3, #0
   23b4c:	ldr	r3, [sp, #16]
   23b50:	mov	r6, r2
   23b54:	movne	r2, #0
   23b58:	strne	r2, [r4]
   23b5c:	cmp	r3, #0
   23b60:	movne	r2, #0
   23b64:	strne	r2, [r3]
   23b68:	cmp	r1, #11
   23b6c:	ldrls	pc, [pc, r1, lsl #2]
   23b70:	b	23bec <fputs@plt+0xec60>
   23b74:	ldrdeq	r3, [r2], -ip
   23b78:	ldrdeq	r3, [r2], -ip
   23b7c:	ldrdeq	r3, [r2], -ip
   23b80:	andeq	r3, r2, ip, asr #23
   23b84:	andeq	r3, r2, ip, ror #23
   23b88:	andeq	r3, r2, ip, ror #23
   23b8c:	andeq	r3, r2, ip, ror #23
   23b90:	andeq	r3, r2, ip, ror #23
   23b94:	andeq	r3, r2, ip, ror #23
   23b98:	andeq	r3, r2, ip, ror #23
   23b9c:	andeq	r3, r2, ip, ror #23
   23ba0:	andeq	r3, r2, r4, lsr #23
   23ba4:	mov	r2, r4
   23ba8:	mov	r1, r6
   23bac:	mov	r5, r0
   23bb0:	bl	22e04 <fputs@plt+0xde78>
   23bb4:	cmn	r0, #43	; 0x2b
   23bb8:	cmpne	r0, #0
   23bbc:	mov	r3, r0
   23bc0:	bne	23bf8 <fputs@plt+0xec6c>
   23bc4:	mov	r0, r3
   23bc8:	pop	{r4, r5, r6, pc}
   23bcc:	mov	r2, r4
   23bd0:	mov	r1, r6
   23bd4:	pop	{r4, r5, r6, lr}
   23bd8:	b	22e04 <fputs@plt+0xde78>
   23bdc:	mov	r3, r4
   23be0:	mov	r2, r6
   23be4:	pop	{r4, r5, r6, lr}
   23be8:	b	234e4 <fputs@plt+0xe558>
   23bec:	mvn	r3, #13
   23bf0:	mov	r0, r3
   23bf4:	pop	{r4, r5, r6, pc}
   23bf8:	mov	r3, r4
   23bfc:	mov	r2, r6
   23c00:	mov	r0, r5
   23c04:	mov	r1, #11
   23c08:	pop	{r4, r5, r6, lr}
   23c0c:	b	234e4 <fputs@plt+0xe558>
   23c10:	subs	ip, r2, #0
   23c14:	mov	r2, r1
   23c18:	movne	r1, #0
   23c1c:	push	{lr}		; (str lr, [sp, #-4]!)
   23c20:	sub	sp, sp, #12
   23c24:	strne	r1, [ip]
   23c28:	cmp	r3, #0
   23c2c:	movne	r1, #0
   23c30:	strne	r1, [r3]
   23c34:	str	r3, [sp]
   23c38:	mov	r1, #11
   23c3c:	mov	r3, ip
   23c40:	bl	23b44 <fputs@plt+0xebb8>
   23c44:	add	sp, sp, #12
   23c48:	pop	{pc}		; (ldr pc, [sp], #4)
   23c4c:	mov	r2, #0
   23c50:	b	200c4 <fputs@plt+0xb138>
   23c54:	mov	r0, #0
   23c58:	bx	lr
   23c5c:	mvn	r0, #9
   23c60:	bx	lr
   23c64:	cmp	r0, #0
   23c68:	mvneq	r0, #9
   23c6c:	movne	r0, #0
   23c70:	bx	lr
   23c74:	push	{r4, r5, r6, r7, r8, lr}
   23c78:	mov	r4, r2
   23c7c:	mov	r5, r0
   23c80:	mov	r6, r1
   23c84:	bl	1c19c <fputs@plt+0x7210>
   23c88:	mov	r1, r4
   23c8c:	mov	r7, r0
   23c90:	mov	r0, r5
   23c94:	bl	1c4c8 <fputs@plt+0x753c>
   23c98:	cmp	r0, #0
   23c9c:	poplt	{r4, r5, r6, r7, r8, pc}
   23ca0:	adds	r0, r4, #0
   23ca4:	movne	r0, #1
   23ca8:	cmp	r6, #0
   23cac:	moveq	r0, #0
   23cb0:	cmp	r0, #0
   23cb4:	popeq	{r4, r5, r6, r7, r8, pc}
   23cb8:	mov	r2, r4
   23cbc:	mov	r1, r7
   23cc0:	mov	r0, r6
   23cc4:	bl	14788 <memcpy@plt>
   23cc8:	mov	r0, #0
   23ccc:	pop	{r4, r5, r6, r7, r8, pc}
   23cd0:	push	{r4, r5, r6, lr}
   23cd4:	mov	r6, r0
   23cd8:	mov	r4, r1
   23cdc:	bl	1c19c <fputs@plt+0x7210>
   23ce0:	mov	r1, #8
   23ce4:	mov	r5, r0
   23ce8:	mov	r0, r6
   23cec:	bl	1c4c8 <fputs@plt+0x753c>
   23cf0:	cmp	r0, #0
   23cf4:	poplt	{r4, r5, r6, pc}
   23cf8:	cmp	r4, #0
   23cfc:	beq	23d48 <fputs@plt+0xedbc>
   23d00:	ldrb	r0, [r5, #1]
   23d04:	ldrb	r1, [r5, #5]
   23d08:	ldrb	r2, [r5]
   23d0c:	ldrb	r3, [r5, #4]
   23d10:	ldrb	lr, [r5, #2]
   23d14:	ldrb	ip, [r5, #6]
   23d18:	orr	r2, r2, r0, lsl #8
   23d1c:	orr	r3, r3, r1, lsl #8
   23d20:	ldrb	r0, [r5, #3]
   23d24:	ldrb	r1, [r5, #7]
   23d28:	orr	r2, r2, lr, lsl #16
   23d2c:	orr	r3, r3, ip, lsl #16
   23d30:	orr	r2, r2, r0, lsl #24
   23d34:	orr	r3, r3, r1, lsl #24
   23d38:	rev	r2, r2
   23d3c:	rev	r3, r3
   23d40:	str	r2, [r4, #4]
   23d44:	str	r3, [r4]
   23d48:	mov	r0, #0
   23d4c:	pop	{r4, r5, r6, pc}
   23d50:	push	{r4, r5, r6, lr}
   23d54:	mov	r5, r0
   23d58:	mov	r4, r1
   23d5c:	bl	1c19c <fputs@plt+0x7210>
   23d60:	mov	r1, #4
   23d64:	mov	r6, r0
   23d68:	mov	r0, r5
   23d6c:	bl	1c4c8 <fputs@plt+0x753c>
   23d70:	cmp	r0, #0
   23d74:	poplt	{r4, r5, r6, pc}
   23d78:	cmp	r4, #0
   23d7c:	movne	r0, #0
   23d80:	ldrne	r3, [r6]
   23d84:	moveq	r0, r4
   23d88:	revne	r3, r3
   23d8c:	strne	r3, [r4]
   23d90:	pop	{r4, r5, r6, pc}
   23d94:	push	{r4, r5, r6, lr}
   23d98:	mov	r6, r0
   23d9c:	mov	r4, r1
   23da0:	bl	1c19c <fputs@plt+0x7210>
   23da4:	mov	r1, #2
   23da8:	mov	r5, r0
   23dac:	mov	r0, r6
   23db0:	bl	1c4c8 <fputs@plt+0x753c>
   23db4:	cmp	r0, #0
   23db8:	poplt	{r4, r5, r6, pc}
   23dbc:	cmp	r4, #0
   23dc0:	movne	r0, #0
   23dc4:	ldrbne	r2, [r5]
   23dc8:	ldrbne	r3, [r5, #1]
   23dcc:	moveq	r0, r4
   23dd0:	orrne	r3, r3, r2, lsl #8
   23dd4:	strhne	r3, [r4]
   23dd8:	pop	{r4, r5, r6, pc}
   23ddc:	push	{r4, r5, r6, lr}
   23de0:	mov	r5, r0
   23de4:	mov	r4, r1
   23de8:	bl	1c19c <fputs@plt+0x7210>
   23dec:	mov	r1, #1
   23df0:	mov	r6, r0
   23df4:	mov	r0, r5
   23df8:	bl	1c4c8 <fputs@plt+0x753c>
   23dfc:	cmp	r0, #0
   23e00:	poplt	{r4, r5, r6, pc}
   23e04:	cmp	r4, #0
   23e08:	movne	r0, #0
   23e0c:	ldrbne	r3, [r6]
   23e10:	moveq	r0, r4
   23e14:	strbne	r3, [r4]
   23e18:	pop	{r4, r5, r6, pc}
   23e1c:	push	{r4, r5, r6, r7, r8, lr}
   23e20:	mov	r6, r1
   23e24:	mov	r4, r2
   23e28:	mov	r8, r0
   23e2c:	bl	1c19c <fputs@plt+0x7210>
   23e30:	cmp	r6, #0
   23e34:	movne	r3, #0
   23e38:	strne	r3, [r6]
   23e3c:	cmp	r4, #0
   23e40:	movne	r3, #0
   23e44:	strne	r3, [r4]
   23e48:	mov	r7, r0
   23e4c:	mov	r0, r8
   23e50:	bl	1c04c <fputs@plt+0x70c0>
   23e54:	cmp	r0, #3
   23e58:	bls	23ea4 <fputs@plt+0xef18>
   23e5c:	ldr	r5, [r7]
   23e60:	rev	r5, r5
   23e64:	cmn	r5, #-134217725	; 0xf8000003
   23e68:	bcs	23e9c <fputs@plt+0xef10>
   23e6c:	mov	r0, r8
   23e70:	bl	1c04c <fputs@plt+0x70c0>
   23e74:	sub	r0, r0, #4
   23e78:	cmp	r0, r5
   23e7c:	bcc	23ea4 <fputs@plt+0xef18>
   23e80:	cmp	r6, #0
   23e84:	addne	r7, r7, #4
   23e88:	strne	r7, [r6]
   23e8c:	cmp	r4, #0
   23e90:	strne	r5, [r4]
   23e94:	mov	r0, #0
   23e98:	pop	{r4, r5, r6, r7, r8, pc}
   23e9c:	mvn	r0, #5
   23ea0:	pop	{r4, r5, r6, r7, r8, pc}
   23ea4:	mvn	r0, #2
   23ea8:	pop	{r4, r5, r6, r7, r8, pc}
   23eac:	push	{r4, r5, r6, r7, lr}
   23eb0:	sub	sp, sp, #20
   23eb4:	ldr	r5, [pc, #132]	; 23f40 <fputs@plt+0xefb4>
   23eb8:	subs	r6, r1, #0
   23ebc:	mov	r4, r2
   23ec0:	ldr	r3, [r5]
   23ec4:	add	r1, sp, #8
   23ec8:	str	r3, [sp, #12]
   23ecc:	movne	r3, #0
   23ed0:	strne	r3, [r6]
   23ed4:	cmp	r2, #0
   23ed8:	movne	r3, #0
   23edc:	strne	r3, [r2]
   23ee0:	add	r2, sp, #4
   23ee4:	mov	r7, r0
   23ee8:	bl	23e1c <fputs@plt+0xee90>
   23eec:	cmp	r0, #0
   23ef0:	blt	23f24 <fputs@plt+0xef98>
   23ef4:	cmp	r6, #0
   23ef8:	ldr	r1, [sp, #4]
   23efc:	ldrne	r3, [sp, #8]
   23f00:	mov	r0, r7
   23f04:	strne	r3, [r6]
   23f08:	cmp	r4, #0
   23f0c:	strne	r1, [r4]
   23f10:	add	r1, r1, #4
   23f14:	bl	1c4c8 <fputs@plt+0x753c>
   23f18:	adds	r0, r0, #0
   23f1c:	movne	r0, #1
   23f20:	bl	417a0 <mkdtemp@@Base+0x23f0>
   23f24:	ldr	r2, [sp, #12]
   23f28:	ldr	r3, [r5]
   23f2c:	cmp	r2, r3
   23f30:	bne	23f3c <fputs@plt+0xefb0>
   23f34:	add	sp, sp, #20
   23f38:	pop	{r4, r5, r6, r7, pc}
   23f3c:	bl	14aac <__stack_chk_fail@plt>
   23f40:	andeq	r4, r7, r0, asr #19
   23f44:	push	{r4, r5, r6, r7, r8, lr}
   23f48:	sub	sp, sp, #16
   23f4c:	ldr	r5, [pc, #176]	; 24004 <fputs@plt+0xf078>
   23f50:	subs	r6, r1, #0
   23f54:	mov	r4, r2
   23f58:	ldr	r3, [r5]
   23f5c:	add	r1, sp, #4
   23f60:	str	r3, [sp, #12]
   23f64:	movne	r3, #0
   23f68:	strne	r3, [r6]
   23f6c:	cmp	r2, #0
   23f70:	movne	r3, #0
   23f74:	strne	r3, [r2]
   23f78:	add	r2, sp, #8
   23f7c:	bl	23eac <fputs@plt+0xef20>
   23f80:	cmp	r0, #0
   23f84:	blt	23fd0 <fputs@plt+0xf044>
   23f88:	cmp	r6, #0
   23f8c:	beq	23fbc <fputs@plt+0xf030>
   23f90:	ldr	r7, [sp, #8]
   23f94:	add	r0, r7, #1
   23f98:	bl	14a7c <malloc@plt>
   23f9c:	cmp	r0, #0
   23fa0:	mov	r8, r0
   23fa4:	str	r0, [r6]
   23fa8:	beq	23ff8 <fputs@plt+0xf06c>
   23fac:	cmp	r7, #0
   23fb0:	bne	23fe8 <fputs@plt+0xf05c>
   23fb4:	mov	r3, #0
   23fb8:	strb	r3, [r8, r7]
   23fbc:	cmp	r4, #0
   23fc0:	moveq	r0, r4
   23fc4:	ldrne	r3, [sp, #8]
   23fc8:	movne	r0, #0
   23fcc:	strne	r3, [r4]
   23fd0:	ldr	r2, [sp, #12]
   23fd4:	ldr	r3, [r5]
   23fd8:	cmp	r2, r3
   23fdc:	bne	24000 <fputs@plt+0xf074>
   23fe0:	add	sp, sp, #16
   23fe4:	pop	{r4, r5, r6, r7, r8, pc}
   23fe8:	mov	r2, r7
   23fec:	ldr	r1, [sp, #4]
   23ff0:	bl	14788 <memcpy@plt>
   23ff4:	b	23fb4 <fputs@plt+0xf028>
   23ff8:	mvn	r0, #1
   23ffc:	b	23fd0 <fputs@plt+0xf044>
   24000:	bl	14aac <__stack_chk_fail@plt>
   24004:	andeq	r4, r7, r0, asr #19
   24008:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2400c:	sub	sp, sp, #16
   24010:	ldr	r6, [pc, #272]	; 24128 <fputs@plt+0xf19c>
   24014:	subs	r7, r1, #0
   24018:	mov	r4, r2
   2401c:	ldr	r3, [r6]
   24020:	add	r1, sp, #8
   24024:	str	r3, [sp, #12]
   24028:	movne	r3, #0
   2402c:	strne	r3, [r7]
   24030:	cmp	r2, #0
   24034:	movne	r3, #0
   24038:	strne	r3, [r2]
   2403c:	add	r2, sp, #4
   24040:	mov	r9, r0
   24044:	bl	23e1c <fputs@plt+0xee90>
   24048:	subs	r5, r0, #0
   2404c:	bne	240e0 <fputs@plt+0xf154>
   24050:	ldr	r8, [sp, #4]
   24054:	cmp	r8, #0
   24058:	beq	24088 <fputs@plt+0xf0fc>
   2405c:	ldr	sl, [sp, #8]
   24060:	mov	r1, r5
   24064:	mov	r0, sl
   24068:	mov	r2, r8
   2406c:	bl	14ec0 <memchr@plt>
   24070:	cmp	r0, #0
   24074:	beq	24088 <fputs@plt+0xf0fc>
   24078:	sub	r8, r8, #1
   2407c:	add	r8, sl, r8
   24080:	cmp	r0, r8
   24084:	bcc	2410c <fputs@plt+0xf180>
   24088:	mov	r2, #0
   2408c:	mov	r0, r9
   24090:	mov	r1, r2
   24094:	bl	23eac <fputs@plt+0xef20>
   24098:	subs	r5, r0, #0
   2409c:	bne	24114 <fputs@plt+0xf188>
   240a0:	cmp	r7, #0
   240a4:	beq	240d4 <fputs@plt+0xf148>
   240a8:	ldr	r8, [sp, #4]
   240ac:	add	r0, r8, #1
   240b0:	bl	14a7c <malloc@plt>
   240b4:	cmp	r0, #0
   240b8:	mov	r9, r0
   240bc:	str	r0, [r7]
   240c0:	beq	2411c <fputs@plt+0xf190>
   240c4:	cmp	r8, #0
   240c8:	bne	240fc <fputs@plt+0xf170>
   240cc:	mov	r3, #0
   240d0:	strb	r3, [r9, r8]
   240d4:	cmp	r4, #0
   240d8:	ldrne	r3, [sp, #4]
   240dc:	strne	r3, [r4]
   240e0:	ldr	r2, [sp, #12]
   240e4:	ldr	r3, [r6]
   240e8:	mov	r0, r5
   240ec:	cmp	r2, r3
   240f0:	bne	24124 <fputs@plt+0xf198>
   240f4:	add	sp, sp, #16
   240f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   240fc:	mov	r2, r8
   24100:	ldr	r1, [sp, #8]
   24104:	bl	14788 <memcpy@plt>
   24108:	b	240cc <fputs@plt+0xf140>
   2410c:	mvn	r5, #3
   24110:	b	240e0 <fputs@plt+0xf154>
   24114:	mvn	r5, #0
   24118:	b	240e0 <fputs@plt+0xf154>
   2411c:	mvn	r5, #1
   24120:	b	240e0 <fputs@plt+0xf154>
   24124:	bl	14aac <__stack_chk_fail@plt>
   24128:	andeq	r4, r7, r0, asr #19
   2412c:	push	{r4, r5, r6, lr}
   24130:	mov	r2, #0
   24134:	ldr	r4, [pc, #124]	; 241b8 <fputs@plt+0xf22c>
   24138:	sub	sp, sp, #16
   2413c:	mov	r6, r1
   24140:	ldr	r3, [r4]
   24144:	mov	r1, r2
   24148:	str	r3, [sp, #12]
   2414c:	mov	r5, r0
   24150:	bl	23e1c <fputs@plt+0xee90>
   24154:	cmp	r0, #0
   24158:	beq	24174 <fputs@plt+0xf1e8>
   2415c:	ldr	r2, [sp, #12]
   24160:	ldr	r3, [r4]
   24164:	cmp	r2, r3
   24168:	bne	241b4 <fputs@plt+0xf228>
   2416c:	add	sp, sp, #16
   24170:	pop	{r4, r5, r6, pc}
   24174:	add	r1, sp, #4
   24178:	mov	r0, r5
   2417c:	bl	23d50 <fputs@plt+0xedc4>
   24180:	cmp	r0, #0
   24184:	bne	2415c <fputs@plt+0xf1d0>
   24188:	mov	r0, r6
   2418c:	add	r2, sp, #8
   24190:	ldr	r1, [sp, #4]
   24194:	bl	1c468 <fputs@plt+0x74dc>
   24198:	cmp	r0, #0
   2419c:	bne	2415c <fputs@plt+0xf1d0>
   241a0:	mov	r0, r5
   241a4:	ldr	r2, [sp, #4]
   241a8:	ldr	r1, [sp, #8]
   241ac:	bl	23c74 <fputs@plt+0xece8>
   241b0:	b	2415c <fputs@plt+0xf1d0>
   241b4:	bl	14aac <__stack_chk_fail@plt>
   241b8:	andeq	r4, r7, r0, asr #19
   241bc:	push	{r4, r5, r6, lr}
   241c0:	sub	sp, sp, #8
   241c4:	ldr	r5, [pc, #96]	; 2422c <fputs@plt+0xf2a0>
   241c8:	mov	r4, r2
   241cc:	mov	r6, r1
   241d0:	ldr	r3, [r5]
   241d4:	mov	r1, r2
   241d8:	mov	r2, sp
   241dc:	str	r3, [sp, #4]
   241e0:	bl	1c468 <fputs@plt+0x74dc>
   241e4:	cmp	r0, #0
   241e8:	blt	241f8 <fputs@plt+0xf26c>
   241ec:	cmp	r4, #0
   241f0:	moveq	r0, r4
   241f4:	bne	24210 <fputs@plt+0xf284>
   241f8:	ldr	r2, [sp, #4]
   241fc:	ldr	r3, [r5]
   24200:	cmp	r2, r3
   24204:	bne	24228 <fputs@plt+0xf29c>
   24208:	add	sp, sp, #8
   2420c:	pop	{r4, r5, r6, pc}
   24210:	mov	r2, r4
   24214:	mov	r1, r6
   24218:	ldr	r0, [sp]
   2421c:	bl	14788 <memcpy@plt>
   24220:	mov	r0, #0
   24224:	b	241f8 <fputs@plt+0xf26c>
   24228:	bl	14aac <__stack_chk_fail@plt>
   2422c:	andeq	r4, r7, r0, asr #19
   24230:	push	{r4, r5, r6, lr}
   24234:	mov	r5, r0
   24238:	mov	r0, r1
   2423c:	mov	r4, r1
   24240:	bl	1c19c <fputs@plt+0x7210>
   24244:	mov	r6, r0
   24248:	mov	r0, r4
   2424c:	bl	1c04c <fputs@plt+0x70c0>
   24250:	mov	r1, r6
   24254:	mov	r2, r0
   24258:	mov	r0, r5
   2425c:	pop	{r4, r5, r6, lr}
   24260:	b	241bc <fputs@plt+0xf230>
   24264:	push	{r4, r5, r6, r7, r8, r9, lr}
   24268:	sub	sp, sp, #28
   2426c:	ldr	r6, [pc, #204]	; 24340 <fputs@plt+0xf3b4>
   24270:	mov	r7, r1
   24274:	mov	r1, #0
   24278:	ldr	ip, [r6]
   2427c:	mov	r4, r2
   24280:	str	r2, [sp, #4]
   24284:	str	r7, [sp]
   24288:	mov	r8, r0
   2428c:	mvn	r3, #0
   24290:	mov	r0, r1
   24294:	mov	r2, #1
   24298:	str	r4, [sp, #12]
   2429c:	str	ip, [sp, #20]
   242a0:	bl	14884 <__vsnprintf_chk@plt>
   242a4:	subs	r5, r0, #0
   242a8:	blt	24334 <fputs@plt+0xf3a8>
   242ac:	bne	242cc <fputs@plt+0xf340>
   242b0:	ldr	r2, [sp, #20]
   242b4:	ldr	r3, [r6]
   242b8:	mov	r0, r5
   242bc:	cmp	r2, r3
   242c0:	bne	2433c <fputs@plt+0xf3b0>
   242c4:	add	sp, sp, #28
   242c8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   242cc:	add	r9, r5, #1
   242d0:	mov	r1, r9
   242d4:	add	r2, sp, #16
   242d8:	mov	r0, r8
   242dc:	str	r4, [sp, #12]
   242e0:	bl	1c468 <fputs@plt+0x74dc>
   242e4:	cmp	r0, #0
   242e8:	movlt	r5, r0
   242ec:	blt	242b0 <fputs@plt+0xf324>
   242f0:	ldr	r3, [sp, #12]
   242f4:	str	r7, [sp]
   242f8:	str	r3, [sp, #4]
   242fc:	mov	r1, r9
   24300:	mvn	r3, #0
   24304:	mov	r2, #1
   24308:	ldr	r0, [sp, #16]
   2430c:	bl	14884 <__vsnprintf_chk@plt>
   24310:	cmp	r5, r0
   24314:	bne	2432c <fputs@plt+0xf3a0>
   24318:	mov	r0, r8
   2431c:	mov	r1, #1
   24320:	bl	1c5d0 <fputs@plt+0x7644>
   24324:	mov	r5, r0
   24328:	b	242b0 <fputs@plt+0xf324>
   2432c:	mvn	r5, #0
   24330:	b	242b0 <fputs@plt+0xf324>
   24334:	mvn	r5, #9
   24338:	b	242b0 <fputs@plt+0xf324>
   2433c:	bl	14aac <__stack_chk_fail@plt>
   24340:	andeq	r4, r7, r0, asr #19
   24344:	push	{r1, r2, r3}
   24348:	push	{r4, lr}
   2434c:	sub	sp, sp, #12
   24350:	ldr	r4, [pc, #60]	; 24394 <fputs@plt+0xf408>
   24354:	add	r3, sp, #24
   24358:	mov	r2, r3
   2435c:	ldr	ip, [r4]
   24360:	ldr	r1, [sp, #20]
   24364:	str	r3, [sp]
   24368:	str	ip, [sp, #4]
   2436c:	bl	24264 <fputs@plt+0xf2d8>
   24370:	ldr	r2, [sp, #4]
   24374:	ldr	r3, [r4]
   24378:	cmp	r2, r3
   2437c:	bne	24390 <fputs@plt+0xf404>
   24380:	add	sp, sp, #12
   24384:	pop	{r4, lr}
   24388:	add	sp, sp, #12
   2438c:	bx	lr
   24390:	bl	14aac <__stack_chk_fail@plt>
   24394:	andeq	r4, r7, r0, asr #19
   24398:	push	{r4, r5, r6, lr}
   2439c:	sub	sp, sp, #8
   243a0:	ldr	r6, [pc, #140]	; 24434 <fputs@plt+0xf4a8>
   243a4:	mov	r4, r2
   243a8:	mov	r1, #8
   243ac:	ldr	ip, [r6]
   243b0:	mov	r2, sp
   243b4:	mov	r5, r3
   243b8:	str	ip, [sp, #4]
   243bc:	bl	1c468 <fputs@plt+0x74dc>
   243c0:	cmp	r0, #0
   243c4:	blt	24418 <fputs@plt+0xf48c>
   243c8:	ldr	r3, [sp]
   243cc:	lsr	r2, r5, #24
   243d0:	lsr	r1, r5, #16
   243d4:	strb	r2, [r3]
   243d8:	ldr	r3, [sp]
   243dc:	lsr	r2, r5, #8
   243e0:	mov	r0, #0
   243e4:	strb	r1, [r3, #1]
   243e8:	ldr	r3, [sp]
   243ec:	lsr	ip, r4, #24
   243f0:	lsr	r1, r4, #16
   243f4:	strb	r2, [r3, #2]
   243f8:	ldr	r3, [sp]
   243fc:	lsr	r2, r4, #8
   24400:	strb	r5, [r3, #3]
   24404:	ldr	r3, [sp]
   24408:	strb	r4, [r3, #7]
   2440c:	strb	ip, [r3, #4]
   24410:	strb	r1, [r3, #5]
   24414:	strb	r2, [r3, #6]
   24418:	ldr	r2, [sp, #4]
   2441c:	ldr	r3, [r6]
   24420:	cmp	r2, r3
   24424:	bne	24430 <fputs@plt+0xf4a4>
   24428:	add	sp, sp, #8
   2442c:	pop	{r4, r5, r6, pc}
   24430:	bl	14aac <__stack_chk_fail@plt>
   24434:	andeq	r4, r7, r0, asr #19
   24438:	push	{r4, r5, lr}
   2443c:	sub	sp, sp, #12
   24440:	ldr	r5, [pc, #104]	; 244b0 <fputs@plt+0xf524>
   24444:	mov	r4, r1
   24448:	mov	r2, sp
   2444c:	ldr	r3, [r5]
   24450:	mov	r1, #4
   24454:	str	r3, [sp, #4]
   24458:	bl	1c468 <fputs@plt+0x74dc>
   2445c:	cmp	r0, #0
   24460:	blt	24494 <fputs@plt+0xf508>
   24464:	ldr	r3, [sp]
   24468:	lsr	r2, r4, #24
   2446c:	lsr	r1, r4, #16
   24470:	strb	r2, [r3]
   24474:	ldr	r3, [sp]
   24478:	lsr	r2, r4, #8
   2447c:	mov	r0, #0
   24480:	strb	r1, [r3, #1]
   24484:	ldr	r3, [sp]
   24488:	strb	r2, [r3, #2]
   2448c:	ldr	r3, [sp]
   24490:	strb	r4, [r3, #3]
   24494:	ldr	r2, [sp, #4]
   24498:	ldr	r3, [r5]
   2449c:	cmp	r2, r3
   244a0:	bne	244ac <fputs@plt+0xf520>
   244a4:	add	sp, sp, #12
   244a8:	pop	{r4, r5, pc}
   244ac:	bl	14aac <__stack_chk_fail@plt>
   244b0:	andeq	r4, r7, r0, asr #19
   244b4:	push	{r4, r5, lr}
   244b8:	sub	sp, sp, #12
   244bc:	ldr	r4, [pc, #80]	; 24514 <fputs@plt+0xf588>
   244c0:	mov	r5, r1
   244c4:	mov	r2, sp
   244c8:	ldr	r3, [r4]
   244cc:	mov	r1, #2
   244d0:	str	r3, [sp, #4]
   244d4:	bl	1c468 <fputs@plt+0x74dc>
   244d8:	cmp	r0, #0
   244dc:	blt	244f8 <fputs@plt+0xf56c>
   244e0:	ldr	r3, [sp]
   244e4:	lsr	r2, r5, #8
   244e8:	mov	r0, #0
   244ec:	strb	r2, [r3]
   244f0:	ldr	r3, [sp]
   244f4:	strb	r5, [r3, #1]
   244f8:	ldr	r2, [sp, #4]
   244fc:	ldr	r3, [r4]
   24500:	cmp	r2, r3
   24504:	bne	24510 <fputs@plt+0xf584>
   24508:	add	sp, sp, #12
   2450c:	pop	{r4, r5, pc}
   24510:	bl	14aac <__stack_chk_fail@plt>
   24514:	andeq	r4, r7, r0, asr #19
   24518:	push	{r4, r5, lr}
   2451c:	sub	sp, sp, #12
   24520:	ldr	r4, [pc, #64]	; 24568 <fputs@plt+0xf5dc>
   24524:	mov	r5, r1
   24528:	mov	r2, sp
   2452c:	ldr	r3, [r4]
   24530:	mov	r1, #1
   24534:	str	r3, [sp, #4]
   24538:	bl	1c468 <fputs@plt+0x74dc>
   2453c:	ldr	r2, [sp, #4]
   24540:	cmp	r0, #0
   24544:	movge	r0, #0
   24548:	ldrge	r3, [sp]
   2454c:	strbge	r5, [r3]
   24550:	ldr	r3, [r4]
   24554:	cmp	r2, r3
   24558:	bne	24564 <fputs@plt+0xf5d8>
   2455c:	add	sp, sp, #12
   24560:	pop	{r4, r5, pc}
   24564:	bl	14aac <__stack_chk_fail@plt>
   24568:	andeq	r4, r7, r0, asr #19
   2456c:	push	{r4, r5, r6, lr}
   24570:	sub	sp, sp, #8
   24574:	ldr	r5, [pc, #160]	; 2461c <fputs@plt+0xf690>
   24578:	cmn	r2, #-134217725	; 0xf8000003
   2457c:	ldr	r3, [r5]
   24580:	str	r3, [sp, #4]
   24584:	bcs	24610 <fputs@plt+0xf684>
   24588:	mov	r4, r2
   2458c:	mov	r6, r1
   24590:	mov	r2, sp
   24594:	add	r1, r4, #4
   24598:	bl	1c468 <fputs@plt+0x74dc>
   2459c:	cmp	r0, #0
   245a0:	blt	245dc <fputs@plt+0xf650>
   245a4:	ldr	r2, [sp]
   245a8:	lsr	r3, r4, #24
   245ac:	cmp	r4, #0
   245b0:	strb	r3, [r2]
   245b4:	ldr	r1, [sp]
   245b8:	lsr	r2, r4, #16
   245bc:	lsr	r3, r4, #8
   245c0:	strb	r2, [r1, #1]
   245c4:	ldr	r2, [sp]
   245c8:	moveq	r0, r4
   245cc:	strb	r3, [r2, #2]
   245d0:	ldr	r3, [sp]
   245d4:	strb	r4, [r3, #3]
   245d8:	bne	245f4 <fputs@plt+0xf668>
   245dc:	ldr	r2, [sp, #4]
   245e0:	ldr	r3, [r5]
   245e4:	cmp	r2, r3
   245e8:	bne	24618 <fputs@plt+0xf68c>
   245ec:	add	sp, sp, #8
   245f0:	pop	{r4, r5, r6, pc}
   245f4:	ldr	r0, [sp]
   245f8:	mov	r2, r4
   245fc:	mov	r1, r6
   24600:	add	r0, r0, #4
   24604:	bl	14788 <memcpy@plt>
   24608:	mov	r0, #0
   2460c:	b	245dc <fputs@plt+0xf650>
   24610:	mvn	r0, #8
   24614:	b	245dc <fputs@plt+0xf650>
   24618:	bl	14aac <__stack_chk_fail@plt>
   2461c:	andeq	r4, r7, r0, asr #19
   24620:	push	{r4, r5, r6, lr}
   24624:	subs	r4, r1, #0
   24628:	mov	r5, r0
   2462c:	moveq	r2, r4
   24630:	beq	24640 <fputs@plt+0xf6b4>
   24634:	mov	r0, r4
   24638:	bl	14710 <strlen@plt>
   2463c:	mov	r2, r0
   24640:	mov	r1, r4
   24644:	mov	r0, r5
   24648:	pop	{r4, r5, r6, lr}
   2464c:	b	2456c <fputs@plt+0xf5e0>
   24650:	push	{r4, r5, r6, lr}
   24654:	mov	r5, r0
   24658:	mov	r0, r1
   2465c:	mov	r4, r1
   24660:	bl	1c19c <fputs@plt+0x7210>
   24664:	mov	r6, r0
   24668:	mov	r0, r4
   2466c:	bl	1c04c <fputs@plt+0x70c0>
   24670:	mov	r1, r6
   24674:	mov	r2, r0
   24678:	mov	r0, r5
   2467c:	pop	{r4, r5, r6, lr}
   24680:	b	2456c <fputs@plt+0xf5e0>
   24684:	push	{r4, r5, r6, r7, r8, lr}
   24688:	cmp	r0, #0
   2468c:	ldr	r4, [pc, #184]	; 2474c <fputs@plt+0xf7c0>
   24690:	sub	sp, sp, #16
   24694:	clz	r3, r1
   24698:	ldr	r2, [r4]
   2469c:	lsr	r3, r3, #5
   246a0:	moveq	r3, #1
   246a4:	cmp	r3, #0
   246a8:	str	r2, [sp, #12]
   246ac:	bne	24738 <fputs@plt+0xf7ac>
   246b0:	str	r3, [r1]
   246b4:	mov	r6, r1
   246b8:	add	r2, sp, #8
   246bc:	add	r1, sp, #4
   246c0:	mov	r7, r0
   246c4:	bl	23e1c <fputs@plt+0xee90>
   246c8:	subs	r5, r0, #0
   246cc:	beq	246ec <fputs@plt+0xf760>
   246d0:	ldr	r2, [sp, #12]
   246d4:	ldr	r3, [r4]
   246d8:	mov	r0, r5
   246dc:	cmp	r2, r3
   246e0:	bne	24748 <fputs@plt+0xf7bc>
   246e4:	add	sp, sp, #16
   246e8:	pop	{r4, r5, r6, r7, r8, pc}
   246ec:	ldrd	r0, [sp, #4]
   246f0:	bl	1b9e0 <fputs@plt+0x6a54>
   246f4:	subs	r8, r0, #0
   246f8:	beq	24740 <fputs@plt+0xf7b4>
   246fc:	ldr	r1, [sp, #8]
   24700:	mov	r0, r7
   24704:	add	r1, r1, #4
   24708:	bl	1c4c8 <fputs@plt+0x753c>
   2470c:	subs	r5, r0, #0
   24710:	bne	2472c <fputs@plt+0xf7a0>
   24714:	mov	r1, r7
   24718:	mov	r0, r8
   2471c:	bl	1ba48 <fputs@plt+0x6abc>
   24720:	subs	r5, r0, #0
   24724:	streq	r8, [r6]
   24728:	beq	246d0 <fputs@plt+0xf744>
   2472c:	mov	r0, r8
   24730:	bl	1bb5c <fputs@plt+0x6bd0>
   24734:	b	246d0 <fputs@plt+0xf744>
   24738:	mvn	r5, #9
   2473c:	b	246d0 <fputs@plt+0xf744>
   24740:	mvn	r5, #1
   24744:	b	246d0 <fputs@plt+0xf744>
   24748:	bl	14aac <__stack_chk_fail@plt>
   2474c:	andeq	r4, r7, r0, asr #19
   24750:	push	{r4, r5, r6, r7, r8, r9, lr}
   24754:	sub	sp, sp, #12
   24758:	ldr	r8, [pc, #264]	; 24868 <fputs@plt+0xf8dc>
   2475c:	ldr	ip, [pc, #264]	; 2486c <fputs@plt+0xf8e0>
   24760:	ldr	r3, [r8]
   24764:	cmp	r2, ip
   24768:	str	r3, [sp, #4]
   2476c:	bhi	2485c <fputs@plt+0xf8d0>
   24770:	cmp	r2, #0
   24774:	mov	r4, r2
   24778:	mov	r6, r1
   2477c:	beq	247ac <fputs@plt+0xf820>
   24780:	ldrb	r2, [r1]
   24784:	cmp	r2, #0
   24788:	bne	24848 <fputs@plt+0xf8bc>
   2478c:	add	r3, r1, #1
   24790:	b	247a0 <fputs@plt+0xf814>
   24794:	ldrb	r2, [r3], #1
   24798:	cmp	r2, #0
   2479c:	bne	24848 <fputs@plt+0xf8bc>
   247a0:	subs	r4, r4, #1
   247a4:	mov	r6, r3
   247a8:	bne	24794 <fputs@plt+0xf808>
   247ac:	mov	r7, r4
   247b0:	mov	r9, r4
   247b4:	mov	r1, #4
   247b8:	mov	r5, r4
   247bc:	mov	r2, sp
   247c0:	bl	1c468 <fputs@plt+0x74dc>
   247c4:	cmp	r0, #0
   247c8:	blt	24814 <fputs@plt+0xf888>
   247cc:	ldr	r3, [sp]
   247d0:	lsr	r2, r7, #24
   247d4:	lsr	r1, r7, #16
   247d8:	strb	r2, [r3]
   247dc:	ldr	r3, [sp]
   247e0:	lsr	r2, r7, #8
   247e4:	cmp	r5, #0
   247e8:	strb	r1, [r3, #1]
   247ec:	ldr	r3, [sp]
   247f0:	strb	r2, [r3, #2]
   247f4:	ldr	r3, [sp]
   247f8:	movne	r2, #0
   247fc:	strb	r7, [r3, #3]
   24800:	ldrne	r3, [sp]
   24804:	strbne	r2, [r3, #4]
   24808:	cmp	r4, #0
   2480c:	bne	2482c <fputs@plt+0xf8a0>
   24810:	mov	r0, #0
   24814:	ldr	r2, [sp, #4]
   24818:	ldr	r3, [r8]
   2481c:	cmp	r2, r3
   24820:	bne	24864 <fputs@plt+0xf8d8>
   24824:	add	sp, sp, #12
   24828:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2482c:	ldr	r0, [sp]
   24830:	add	r9, r9, #4
   24834:	mov	r2, r4
   24838:	mov	r1, r6
   2483c:	add	r0, r0, r9
   24840:	bl	14788 <memcpy@plt>
   24844:	b	24810 <fputs@plt+0xf884>
   24848:	lsr	r5, r2, #7
   2484c:	add	r7, r5, r4
   24850:	add	r1, r7, #4
   24854:	mov	r9, r5
   24858:	b	247bc <fputs@plt+0xf830>
   2485c:	mvn	r0, #8
   24860:	b	24814 <fputs@plt+0xf888>
   24864:	bl	14aac <__stack_chk_fail@plt>
   24868:	andeq	r4, r7, r0, asr #19
   2486c:			; <UNDEFINED> instruction: 0x07fffffb
   24870:	push	{r4, r5, r6, r7, lr}
   24874:	sub	sp, sp, #20
   24878:	ldr	r4, [pc, #240]	; 24970 <fputs@plt+0xf9e4>
   2487c:	mov	r5, r1
   24880:	mov	r7, r2
   24884:	ldr	r3, [r4]
   24888:	add	r2, sp, #8
   2488c:	add	r1, sp, #4
   24890:	str	r3, [sp, #12]
   24894:	mov	r6, r0
   24898:	bl	23e1c <fputs@plt+0xee90>
   2489c:	cmp	r0, #0
   248a0:	blt	24934 <fputs@plt+0xf9a8>
   248a4:	ldr	r1, [sp, #8]
   248a8:	cmp	r1, #0
   248ac:	beq	24904 <fputs@plt+0xf978>
   248b0:	ldr	r2, [sp, #4]
   248b4:	ldrb	r3, [r2]
   248b8:	tst	r3, #128	; 0x80
   248bc:	bne	24964 <fputs@plt+0xf9d8>
   248c0:	ldr	r0, [pc, #172]	; 24974 <fputs@plt+0xf9e8>
   248c4:	cmp	r1, r0
   248c8:	bhi	2495c <fputs@plt+0xf9d0>
   248cc:	bne	2494c <fputs@plt+0xf9c0>
   248d0:	cmp	r3, #0
   248d4:	bne	2495c <fputs@plt+0xf9d0>
   248d8:	add	r3, r2, #1
   248dc:	add	r2, r2, r1
   248e0:	b	248f4 <fputs@plt+0xf968>
   248e4:	ldrb	r0, [r3]
   248e8:	add	r3, r3, #1
   248ec:	cmp	r0, #0
   248f0:	bne	24908 <fputs@plt+0xf97c>
   248f4:	cmp	r3, r2
   248f8:	str	r3, [sp, #4]
   248fc:	sub	ip, r2, r3
   24900:	bne	248e4 <fputs@plt+0xf958>
   24904:	mov	ip, #0
   24908:	cmp	r5, #0
   2490c:	add	r1, r1, #4
   24910:	ldrne	r3, [sp, #4]
   24914:	mov	r0, r6
   24918:	strne	r3, [r5]
   2491c:	cmp	r7, #0
   24920:	strne	ip, [r7]
   24924:	bl	1c4c8 <fputs@plt+0x753c>
   24928:	adds	r0, r0, #0
   2492c:	movne	r0, #1
   24930:	bl	417a0 <mkdtemp@@Base+0x23f0>
   24934:	ldr	r2, [sp, #12]
   24938:	ldr	r3, [r4]
   2493c:	cmp	r2, r3
   24940:	bne	2496c <fputs@plt+0xf9e0>
   24944:	add	sp, sp, #20
   24948:	pop	{r4, r5, r6, r7, pc}
   2494c:	cmp	r3, #0
   24950:	movne	ip, r1
   24954:	beq	248d8 <fputs@plt+0xf94c>
   24958:	b	24908 <fputs@plt+0xf97c>
   2495c:	mvn	r0, #6
   24960:	b	24934 <fputs@plt+0xf9a8>
   24964:	mvn	r0, #4
   24968:	b	24934 <fputs@plt+0xf9a8>
   2496c:	bl	14aac <__stack_chk_fail@plt>
   24970:	andeq	r4, r7, r0, asr #19
   24974:	andeq	r0, r0, r1, lsl #16
   24978:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2497c:	subs	r8, r1, #0
   24980:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24984:	ldr	r9, [pc, #272]	; 24a9c <fputs@plt+0xfb10>
   24988:	ldr	fp, [pc, #272]	; 24aa0 <fputs@plt+0xfb14>
   2498c:	mov	r6, r2
   24990:	mov	sl, r0
   24994:	mov	r5, #0
   24998:	mov	r3, r5
   2499c:	ldr	r2, [pc, #256]	; 24aa4 <fputs@plt+0xfb18>
   249a0:	mov	r1, #1
   249a4:	mov	r0, r6
   249a8:	add	r7, r5, #16
   249ac:	bl	14ad0 <__fprintf_chk@plt>
   249b0:	cmp	r5, r7
   249b4:	bcs	24a8c <fputs@plt+0xfb00>
   249b8:	mov	r4, r5
   249bc:	b	249dc <fputs@plt+0xfa50>
   249c0:	ldrb	r3, [sl, r4]
   249c4:	mov	r2, fp
   249c8:	mov	r0, r6
   249cc:	add	r4, r4, #1
   249d0:	bl	14ad0 <__fprintf_chk@plt>
   249d4:	cmp	r4, r7
   249d8:	beq	24a04 <fputs@plt+0xfa78>
   249dc:	cmp	r8, r4
   249e0:	mov	r3, r6
   249e4:	mov	r2, #3
   249e8:	mov	r1, #1
   249ec:	mov	r0, r9
   249f0:	bhi	249c0 <fputs@plt+0xfa34>
   249f4:	add	r4, r4, #1
   249f8:	bl	149a4 <fwrite@plt>
   249fc:	cmp	r4, r7
   24a00:	bne	249dc <fputs@plt+0xfa50>
   24a04:	mov	r1, r6
   24a08:	mov	r0, #32
   24a0c:	bl	14b24 <fputc@plt>
   24a10:	b	24a2c <fputs@plt+0xfaa0>
   24a14:	mov	r1, r6
   24a18:	mov	r0, #46	; 0x2e
   24a1c:	bl	14b24 <fputc@plt>
   24a20:	add	r5, r5, #1
   24a24:	cmp	r5, r7
   24a28:	beq	24a70 <fputs@plt+0xfae4>
   24a2c:	cmp	r8, r5
   24a30:	bls	24a20 <fputs@plt+0xfa94>
   24a34:	ldrb	r4, [sl, r5]
   24a38:	tst	r4, #128	; 0x80
   24a3c:	bne	24a14 <fputs@plt+0xfa88>
   24a40:	bl	14a28 <__ctype_b_loc@plt>
   24a44:	lsl	r3, r4, #1
   24a48:	ldr	r2, [r0]
   24a4c:	ldrh	r3, [r2, r3]
   24a50:	tst	r3, #16384	; 0x4000
   24a54:	beq	24a14 <fputs@plt+0xfa88>
   24a58:	mov	r0, r4
   24a5c:	mov	r1, r6
   24a60:	add	r5, r5, #1
   24a64:	bl	14b24 <fputc@plt>
   24a68:	cmp	r5, r7
   24a6c:	bne	24a2c <fputs@plt+0xfaa0>
   24a70:	mov	r1, r6
   24a74:	mov	r0, #10
   24a78:	bl	14b24 <fputc@plt>
   24a7c:	cmp	r8, r7
   24a80:	mov	r5, r7
   24a84:	bhi	24998 <fputs@plt+0xfa0c>
   24a88:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24a8c:	mov	r1, r6
   24a90:	mov	r0, #32
   24a94:	bl	14b24 <fputc@plt>
   24a98:	b	24a70 <fputs@plt+0xfae4>
   24a9c:	andeq	r4, r4, ip, ror #23
   24aa0:	andeq	r4, r4, r4, ror #23
   24aa4:	ldrdeq	r4, [r4], -ip
   24aa8:	push	{r4, r5, r6, lr}
   24aac:	sub	sp, sp, #8
   24ab0:	mov	r5, r1
   24ab4:	mov	r4, r0
   24ab8:	bl	1c04c <fputs@plt+0x70c0>
   24abc:	mov	r3, r4
   24ac0:	ldr	r2, [pc, #56]	; 24b00 <fputs@plt+0xfb74>
   24ac4:	mov	r1, #1
   24ac8:	str	r0, [sp]
   24acc:	mov	r0, r5
   24ad0:	bl	14ad0 <__fprintf_chk@plt>
   24ad4:	mov	r0, r4
   24ad8:	bl	1c19c <fputs@plt+0x7210>
   24adc:	mov	r6, r0
   24ae0:	mov	r0, r4
   24ae4:	bl	1c04c <fputs@plt+0x70c0>
   24ae8:	mov	r2, r5
   24aec:	mov	r1, r0
   24af0:	mov	r0, r6
   24af4:	add	sp, sp, #8
   24af8:	pop	{r4, r5, r6, lr}
   24afc:	b	24978 <fputs@plt+0xf9ec>
   24b00:	strdeq	r4, [r4], -r0
   24b04:	push	{r4, r5, r6, r7, lr}
   24b08:	sub	sp, sp, #28
   24b0c:	ldr	r5, [pc, #228]	; 24bf8 <fputs@plt+0xfc6c>
   24b10:	mov	r6, r0
   24b14:	ldr	r3, [r5]
   24b18:	str	r3, [sp, #20]
   24b1c:	bl	1c04c <fputs@plt+0x70c0>
   24b20:	mov	r4, r0
   24b24:	mov	r0, r6
   24b28:	bl	1c19c <fputs@plt+0x7210>
   24b2c:	ldr	lr, [pc, #200]	; 24bfc <fputs@plt+0xfc70>
   24b30:	mov	ip, sp
   24b34:	cmp	r4, #0
   24b38:	mov	r6, r0
   24b3c:	ldm	lr!, {r0, r1, r2, r3}
   24b40:	ldr	lr, [lr]
   24b44:	stmia	ip!, {r0, r1, r2, r3}
   24b48:	strb	lr, [ip]
   24b4c:	beq	24bd4 <fputs@plt+0xfc48>
   24b50:	cmn	r4, #-2147483646	; 0x80000002
   24b54:	bhi	24bcc <fputs@plt+0xfc40>
   24b58:	lsl	r7, r4, #1
   24b5c:	add	r0, r7, #1
   24b60:	bl	14a7c <malloc@plt>
   24b64:	cmp	r0, #0
   24b68:	beq	24bcc <fputs@plt+0xfc40>
   24b6c:	sub	r1, r6, #1
   24b70:	add	ip, r7, r0
   24b74:	mov	r2, r0
   24b78:	ldrb	r3, [r1, #1]!
   24b7c:	add	lr, sp, #24
   24b80:	add	r2, r2, #2
   24b84:	add	r3, lr, r3, lsr #4
   24b88:	ldrb	r3, [r3, #-24]	; 0xffffffe8
   24b8c:	strb	r3, [r2, #-2]
   24b90:	ldrb	r3, [r1]
   24b94:	and	r3, r3, #15
   24b98:	add	r3, lr, r3
   24b9c:	ldrb	r3, [r3, #-24]	; 0xffffffe8
   24ba0:	strb	r3, [r2, #-1]
   24ba4:	cmp	ip, r2
   24ba8:	bne	24b78 <fputs@plt+0xfbec>
   24bac:	mov	r3, #0
   24bb0:	strb	r3, [r0, r4, lsl #1]
   24bb4:	ldr	r2, [sp, #20]
   24bb8:	ldr	r3, [r5]
   24bbc:	cmp	r2, r3
   24bc0:	bne	24bf4 <fputs@plt+0xfc68>
   24bc4:	add	sp, sp, #28
   24bc8:	pop	{r4, r5, r6, r7, pc}
   24bcc:	mov	r0, #0
   24bd0:	b	24bb4 <fputs@plt+0xfc28>
   24bd4:	ldr	r2, [sp, #20]
   24bd8:	ldr	r3, [r5]
   24bdc:	cmp	r2, r3
   24be0:	bne	24bf4 <fputs@plt+0xfc68>
   24be4:	ldr	r0, [pc, #20]	; 24c00 <fputs@plt+0xfc74>
   24be8:	add	sp, sp, #28
   24bec:	pop	{r4, r5, r6, r7, lr}
   24bf0:	b	14a70 <strdup@plt>
   24bf4:	bl	14aac <__stack_chk_fail@plt>
   24bf8:	andeq	r4, r7, r0, asr #19
   24bfc:	andeq	r4, r4, r8, lsl #24
   24c00:	andeq	r6, r4, r4, lsl #11
   24c04:	push	{r4, r5, r6, r7, r8, lr}
   24c08:	mov	r4, r0
   24c0c:	bl	1c04c <fputs@plt+0x70c0>
   24c10:	mov	r5, r0
   24c14:	mov	r0, r4
   24c18:	bl	1c19c <fputs@plt+0x7210>
   24c1c:	cmp	r5, #0
   24c20:	beq	24ca0 <fputs@plt+0xfd14>
   24c24:	cmn	r5, #-2147483646	; 0x80000002
   24c28:	bhi	24c94 <fputs@plt+0xfd08>
   24c2c:	ldr	r3, [pc, #120]	; 24cac <fputs@plt+0xfd20>
   24c30:	add	r4, r5, #2
   24c34:	mov	r7, r0
   24c38:	umull	r3, r4, r3, r4
   24c3c:	lsr	r4, r4, #1
   24c40:	lsl	r4, r4, #2
   24c44:	add	r4, r4, #1
   24c48:	mov	r0, r4
   24c4c:	bl	14a7c <malloc@plt>
   24c50:	subs	r6, r0, #0
   24c54:	beq	24c94 <fputs@plt+0xfd08>
   24c58:	mov	r1, r5
   24c5c:	mov	r0, r7
   24c60:	mov	r3, r4
   24c64:	mov	r2, r6
   24c68:	bl	3c880 <__b64_ntop@@Base>
   24c6c:	cmn	r0, #1
   24c70:	beq	24c7c <fputs@plt+0xfcf0>
   24c74:	mov	r0, r6
   24c78:	pop	{r4, r5, r6, r7, r8, pc}
   24c7c:	mov	r2, r0
   24c80:	mov	r1, r4
   24c84:	mov	r0, r6
   24c88:	bl	1483c <__explicit_bzero_chk@plt>
   24c8c:	mov	r0, r6
   24c90:	bl	14548 <free@plt>
   24c94:	mov	r6, #0
   24c98:	mov	r0, r6
   24c9c:	pop	{r4, r5, r6, r7, r8, pc}
   24ca0:	ldr	r0, [pc, #8]	; 24cb0 <fputs@plt+0xfd24>
   24ca4:	pop	{r4, r5, r6, r7, r8, lr}
   24ca8:	b	14a70 <strdup@plt>
   24cac:	bge	feacf760 <stderr@@GLIBC_2.4+0xfea5a700>
   24cb0:	andeq	r6, r4, r4, lsl #11
   24cb4:	push	{r4, r5, r6, r7, r8, lr}
   24cb8:	mov	r7, r0
   24cbc:	mov	r0, r1
   24cc0:	mov	r4, r1
   24cc4:	bl	14710 <strlen@plt>
   24cc8:	subs	r5, r0, #0
   24ccc:	bne	24cdc <fputs@plt+0xfd50>
   24cd0:	mov	r4, #0
   24cd4:	mov	r0, r4
   24cd8:	pop	{r4, r5, r6, r7, r8, pc}
   24cdc:	bl	14a7c <malloc@plt>
   24ce0:	subs	r6, r0, #0
   24ce4:	beq	24d44 <fputs@plt+0xfdb8>
   24ce8:	mov	r2, r5
   24cec:	mov	r0, r4
   24cf0:	mov	r1, r6
   24cf4:	bl	3c9f0 <__b64_pton@@Base>
   24cf8:	subs	r2, r0, #0
   24cfc:	blt	24d4c <fputs@plt+0xfdc0>
   24d00:	mov	r1, r6
   24d04:	mov	r0, r7
   24d08:	bl	241bc <fputs@plt+0xf230>
   24d0c:	mov	r1, r5
   24d10:	mvn	r2, #0
   24d14:	subs	r4, r0, #0
   24d18:	mov	r0, r6
   24d1c:	blt	24d30 <fputs@plt+0xfda4>
   24d20:	bl	1483c <__explicit_bzero_chk@plt>
   24d24:	mov	r0, r6
   24d28:	bl	14548 <free@plt>
   24d2c:	b	24cd0 <fputs@plt+0xfd44>
   24d30:	bl	1483c <__explicit_bzero_chk@plt>
   24d34:	mov	r0, r6
   24d38:	bl	14548 <free@plt>
   24d3c:	mov	r0, r4
   24d40:	pop	{r4, r5, r6, r7, r8, pc}
   24d44:	mvn	r4, #1
   24d48:	b	24cd4 <fputs@plt+0xfd48>
   24d4c:	mov	r1, r5
   24d50:	mvn	r2, #0
   24d54:	mov	r0, r6
   24d58:	bl	1483c <__explicit_bzero_chk@plt>
   24d5c:	mov	r0, r6
   24d60:	bl	14548 <free@plt>
   24d64:	mvn	r4, #3
   24d68:	b	24cd4 <fputs@plt+0xfd48>
   24d6c:	push	{r4, r5, r6, lr}
   24d70:	mov	r4, r0
   24d74:	bl	1c19c <fputs@plt+0x7210>
   24d78:	mov	r5, r0
   24d7c:	mov	r0, r4
   24d80:	bl	1c04c <fputs@plt+0x70c0>
   24d84:	cmp	r5, #0
   24d88:	beq	24dfc <fputs@plt+0xfe70>
   24d8c:	cmp	r0, #0
   24d90:	mov	r4, r0
   24d94:	beq	24dec <fputs@plt+0xfe60>
   24d98:	mov	r2, r0
   24d9c:	mov	r1, #0
   24da0:	mov	r0, r5
   24da4:	bl	14ec0 <memchr@plt>
   24da8:	cmp	r0, #0
   24dac:	beq	24e08 <fputs@plt+0xfe7c>
   24db0:	sub	r6, r4, #1
   24db4:	add	r3, r5, r6
   24db8:	cmp	r0, r3
   24dbc:	bne	24dfc <fputs@plt+0xfe70>
   24dc0:	mov	r0, r4
   24dc4:	bl	14a7c <malloc@plt>
   24dc8:	subs	r3, r0, #0
   24dcc:	beq	24dfc <fputs@plt+0xfe70>
   24dd0:	cmp	r6, #0
   24dd4:	bne	24e34 <fputs@plt+0xfea8>
   24dd8:	mov	r4, r3
   24ddc:	mov	r2, #0
   24de0:	strb	r2, [r4]
   24de4:	mov	r0, r3
   24de8:	pop	{r4, r5, r6, pc}
   24dec:	mov	r0, #1
   24df0:	bl	14a7c <malloc@plt>
   24df4:	subs	r3, r0, #0
   24df8:	bne	24dd8 <fputs@plt+0xfe4c>
   24dfc:	mov	r3, #0
   24e00:	mov	r0, r3
   24e04:	pop	{r4, r5, r6, pc}
   24e08:	add	r0, r4, #1
   24e0c:	bl	14a7c <malloc@plt>
   24e10:	subs	r3, r0, #0
   24e14:	beq	24dfc <fputs@plt+0xfe70>
   24e18:	mov	r2, r4
   24e1c:	mov	r0, r3
   24e20:	mov	r1, r5
   24e24:	bl	14788 <memcpy@plt>
   24e28:	mov	r3, r0
   24e2c:	add	r4, r0, r4
   24e30:	b	24ddc <fputs@plt+0xfe50>
   24e34:	mov	r4, r6
   24e38:	b	24e18 <fputs@plt+0xfe8c>
   24e3c:	sub	ip, r1, #1
   24e40:	cmp	ip, #132	; 0x84
   24e44:	bhi	24eac <fputs@plt+0xff20>
   24e48:	ldrb	ip, [r0]
   24e4c:	cmp	ip, #4
   24e50:	bne	24ea4 <fputs@plt+0xff18>
   24e54:	cmp	r2, #0
   24e58:	beq	24e9c <fputs@plt+0xff10>
   24e5c:	push	{r4, lr}
   24e60:	sub	sp, sp, #8
   24e64:	mov	lr, r3
   24e68:	mov	ip, r2
   24e6c:	mov	r4, #0
   24e70:	mov	r2, r0
   24e74:	mov	r3, r1
   24e78:	mov	r0, lr
   24e7c:	mov	r1, ip
   24e80:	str	r4, [sp]
   24e84:	bl	14bcc <EC_POINT_oct2point@plt>
   24e88:	cmp	r0, #1
   24e8c:	mvnne	r0, #3
   24e90:	moveq	r0, #0
   24e94:	add	sp, sp, #8
   24e98:	pop	{r4, pc}
   24e9c:	mov	r0, #0
   24ea0:	bx	lr
   24ea4:	mvn	r0, #3
   24ea8:	bx	lr
   24eac:	mvn	r0, #7
   24eb0:	bx	lr
   24eb4:	push	{r4, r5, r6, lr}
   24eb8:	sub	sp, sp, #16
   24ebc:	ldr	r4, [pc, #88]	; 24f1c <fputs@plt+0xff90>
   24ec0:	mov	r6, r1
   24ec4:	add	r2, sp, #8
   24ec8:	ldr	r3, [r4]
   24ecc:	add	r1, sp, #4
   24ed0:	str	r3, [sp, #12]
   24ed4:	bl	24870 <fputs@plt+0xf8e4>
   24ed8:	subs	r5, r0, #0
   24edc:	bne	24efc <fputs@plt+0xff70>
   24ee0:	cmp	r6, #0
   24ee4:	beq	24efc <fputs@plt+0xff70>
   24ee8:	mov	r2, r6
   24eec:	ldrd	r0, [sp, #4]
   24ef0:	bl	14338 <BN_bin2bn@plt>
   24ef4:	cmp	r0, #0
   24ef8:	mvneq	r5, #1
   24efc:	ldr	r2, [sp, #12]
   24f00:	ldr	r3, [r4]
   24f04:	mov	r0, r5
   24f08:	cmp	r2, r3
   24f0c:	bne	24f18 <fputs@plt+0xff8c>
   24f10:	add	sp, sp, #16
   24f14:	pop	{r4, r5, r6, pc}
   24f18:	bl	14aac <__stack_chk_fail@plt>
   24f1c:	andeq	r4, r7, r0, asr #19
   24f20:	push	{r4, r5, r6, r7, r8, lr}
   24f24:	mov	r4, r0
   24f28:	mov	r8, r1
   24f2c:	bl	1c19c <fputs@plt+0x7210>
   24f30:	mov	r5, r0
   24f34:	mov	r0, r4
   24f38:	bl	1c04c <fputs@plt+0x70c0>
   24f3c:	cmp	r0, #1
   24f40:	bls	24fbc <fputs@plt+0x10030>
   24f44:	ldrb	r0, [r5]
   24f48:	ldrb	r3, [r5, #1]
   24f4c:	mov	r1, #7
   24f50:	orr	r0, r3, r0, lsl #8
   24f54:	bl	416ac <mkdtemp@@Base+0x22fc>
   24f58:	asr	r6, r0, #3
   24f5c:	cmp	r6, #2048	; 0x800
   24f60:	bgt	24fb4 <fputs@plt+0x10028>
   24f64:	mov	r0, r4
   24f68:	bl	1c04c <fputs@plt+0x70c0>
   24f6c:	add	r7, r6, #2
   24f70:	cmp	r0, r7
   24f74:	bcc	24fbc <fputs@plt+0x10030>
   24f78:	cmp	r8, #0
   24f7c:	beq	24f98 <fputs@plt+0x1000c>
   24f80:	mov	r2, r8
   24f84:	mov	r1, r6
   24f88:	add	r0, r5, #2
   24f8c:	bl	14338 <BN_bin2bn@plt>
   24f90:	cmp	r0, #0
   24f94:	beq	24fc4 <fputs@plt+0x10038>
   24f98:	mov	r1, r7
   24f9c:	mov	r0, r4
   24fa0:	bl	1c4c8 <fputs@plt+0x753c>
   24fa4:	adds	r0, r0, #0
   24fa8:	movne	r0, #1
   24fac:	bl	417a0 <mkdtemp@@Base+0x23f0>
   24fb0:	pop	{r4, r5, r6, r7, r8, pc}
   24fb4:	mvn	r0, #6
   24fb8:	pop	{r4, r5, r6, r7, r8, pc}
   24fbc:	mvn	r0, #2
   24fc0:	pop	{r4, r5, r6, r7, r8, pc}
   24fc4:	mvn	r0, #1
   24fc8:	pop	{r4, r5, r6, r7, r8, pc}
   24fcc:	push	{r4, r5, r6, r7, lr}
   24fd0:	sub	sp, sp, #20
   24fd4:	ldr	r4, [pc, #124]	; 25058 <fputs@plt+0x100cc>
   24fd8:	mov	r5, r1
   24fdc:	mov	r6, r2
   24fe0:	ldr	r3, [r4]
   24fe4:	add	r2, sp, #8
   24fe8:	add	r1, sp, #4
   24fec:	str	r3, [sp, #12]
   24ff0:	mov	r7, r0
   24ff4:	bl	23e1c <fputs@plt+0xee90>
   24ff8:	subs	r2, r0, #0
   24ffc:	blt	25018 <fputs@plt+0x1008c>
   25000:	mov	r2, r5
   25004:	mov	r3, r6
   25008:	ldrd	r0, [sp, #4]
   2500c:	bl	24e3c <fputs@plt+0xfeb0>
   25010:	subs	r2, r0, #0
   25014:	beq	25034 <fputs@plt+0x100a8>
   25018:	ldr	r1, [sp, #12]
   2501c:	ldr	r3, [r4]
   25020:	mov	r0, r2
   25024:	cmp	r1, r3
   25028:	bne	25054 <fputs@plt+0x100c8>
   2502c:	add	sp, sp, #20
   25030:	pop	{r4, r5, r6, r7, pc}
   25034:	mov	r1, r2
   25038:	mov	r0, r7
   2503c:	bl	23eac <fputs@plt+0xef20>
   25040:	adds	r0, r0, #0
   25044:	movne	r0, #1
   25048:	bl	417a0 <mkdtemp@@Base+0x23f0>
   2504c:	mov	r2, r0
   25050:	b	25018 <fputs@plt+0x1008c>
   25054:	bl	14aac <__stack_chk_fail@plt>
   25058:	andeq	r4, r7, r0, asr #19
   2505c:	push	{r4, r5, r6, r7, r8, r9, lr}
   25060:	sub	sp, sp, #20
   25064:	ldr	r7, [pc, #220]	; 25148 <fputs@plt+0x101bc>
   25068:	mov	r8, r0
   2506c:	mov	r0, r1
   25070:	ldr	r3, [r7]
   25074:	mov	r5, r1
   25078:	str	r3, [sp, #12]
   2507c:	bl	144d0 <EC_KEY_get0_group@plt>
   25080:	bl	143b0 <EC_POINT_new@plt>
   25084:	subs	r6, r0, #0
   25088:	beq	2513c <fputs@plt+0x101b0>
   2508c:	add	r2, sp, #8
   25090:	add	r1, sp, #4
   25094:	mov	r0, r8
   25098:	bl	23e1c <fputs@plt+0xee90>
   2509c:	subs	r4, r0, #0
   250a0:	blt	2510c <fputs@plt+0x10180>
   250a4:	mov	r0, r5
   250a8:	ldmib	sp, {r4, r9}
   250ac:	bl	144d0 <EC_KEY_get0_group@plt>
   250b0:	mov	r2, r6
   250b4:	mov	r1, r9
   250b8:	mov	r3, r0
   250bc:	mov	r0, r4
   250c0:	bl	24e3c <fputs@plt+0xfeb0>
   250c4:	subs	r4, r0, #0
   250c8:	bne	2510c <fputs@plt+0x10180>
   250cc:	mov	r0, r5
   250d0:	mov	r1, r6
   250d4:	bl	143e0 <EC_KEY_set_public_key@plt>
   250d8:	cmp	r0, #1
   250dc:	mov	r0, r6
   250e0:	bne	25130 <fputs@plt+0x101a4>
   250e4:	bl	14c38 <EC_POINT_free@plt>
   250e8:	mov	r2, r4
   250ec:	mov	r1, r4
   250f0:	mov	r0, r8
   250f4:	bl	23eac <fputs@plt+0xef20>
   250f8:	adds	r0, r0, #0
   250fc:	movne	r0, #1
   25100:	bl	417a0 <mkdtemp@@Base+0x23f0>
   25104:	mov	r4, r0
   25108:	b	25114 <fputs@plt+0x10188>
   2510c:	mov	r0, r6
   25110:	bl	14c38 <EC_POINT_free@plt>
   25114:	ldr	r2, [sp, #12]
   25118:	ldr	r3, [r7]
   2511c:	mov	r0, r4
   25120:	cmp	r2, r3
   25124:	bne	25144 <fputs@plt+0x101b8>
   25128:	add	sp, sp, #20
   2512c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25130:	bl	14c38 <EC_POINT_free@plt>
   25134:	mvn	r4, #1
   25138:	b	25114 <fputs@plt+0x10188>
   2513c:	mvn	r4, #1
   25140:	b	25114 <fputs@plt+0x10188>
   25144:	bl	14aac <__stack_chk_fail@plt>
   25148:	andeq	r4, r7, r0, asr #19
   2514c:	push	{r4, r5, r6, r7, r8, lr}
   25150:	sub	sp, sp, #2064	; 0x810
   25154:	ldr	r6, [pc, #236]	; 25248 <fputs@plt+0x102bc>
   25158:	mov	r7, r0
   2515c:	mov	r0, r1
   25160:	ldr	r3, [r6]
   25164:	mov	r8, r1
   25168:	str	r3, [sp, #2060]	; 0x80c
   2516c:	bl	14458 <BN_num_bits@plt>
   25170:	mov	r1, #7
   25174:	bl	416ac <mkdtemp@@Base+0x22fc>
   25178:	cmp	r0, #0
   2517c:	add	r4, r0, #7
   25180:	movge	r4, r0
   25184:	asr	r4, r4, #3
   25188:	cmp	r4, #2048	; 0x800
   2518c:	bhi	25234 <fputs@plt+0x102a8>
   25190:	mov	r3, #0
   25194:	mov	r5, r0
   25198:	add	r1, sp, #9
   2519c:	mov	r0, r8
   251a0:	strb	r3, [sp, #8]
   251a4:	bl	14cd4 <BN_bn2bin@plt>
   251a8:	cmp	r0, r4
   251ac:	bne	2523c <fputs@plt+0x102b0>
   251b0:	cmp	r5, #7
   251b4:	movle	r5, #1
   251b8:	bgt	2520c <fputs@plt+0x10280>
   251bc:	add	r3, sp, #8
   251c0:	mov	r2, r4
   251c4:	add	r1, r3, r5
   251c8:	mov	r0, r7
   251cc:	str	r3, [sp, #4]
   251d0:	bl	2456c <fputs@plt+0xf5e0>
   251d4:	ldr	r2, [pc, #112]	; 2524c <fputs@plt+0x102c0>
   251d8:	mov	r1, r2
   251dc:	subs	r4, r0, #0
   251e0:	ldr	r0, [sp, #4]
   251e4:	blt	2522c <fputs@plt+0x102a0>
   251e8:	bl	1483c <__explicit_bzero_chk@plt>
   251ec:	mov	r4, #0
   251f0:	ldr	r2, [sp, #2060]	; 0x80c
   251f4:	ldr	r3, [r6]
   251f8:	mov	r0, r4
   251fc:	cmp	r2, r3
   25200:	bne	25244 <fputs@plt+0x102b8>
   25204:	add	sp, sp, #2064	; 0x810
   25208:	pop	{r4, r5, r6, r7, r8, pc}
   2520c:	ldrb	r5, [sp, #9]
   25210:	mov	r1, r4
   25214:	lsr	r5, r5, #7
   25218:	mov	r0, r5
   2521c:	bl	416ac <mkdtemp@@Base+0x22fc>
   25220:	rsb	r5, r5, #1
   25224:	mov	r4, r0
   25228:	b	251bc <fputs@plt+0x10230>
   2522c:	bl	1483c <__explicit_bzero_chk@plt>
   25230:	b	251f0 <fputs@plt+0x10264>
   25234:	mvn	r4, #9
   25238:	b	251f0 <fputs@plt+0x10264>
   2523c:	mvn	r4, #0
   25240:	b	251f0 <fputs@plt+0x10264>
   25244:	bl	14aac <__stack_chk_fail@plt>
   25248:	andeq	r4, r7, r0, asr #19
   2524c:	andeq	r0, r0, r1, lsl #16
   25250:	push	{r4, r5, r6, r7, r8, lr}
   25254:	sub	sp, sp, #2048	; 0x800
   25258:	ldr	r6, [pc, #264]	; 25368 <fputs@plt+0x103dc>
   2525c:	sub	sp, sp, #8
   25260:	mov	r8, r0
   25264:	ldr	r3, [r6]
   25268:	mov	r0, r1
   2526c:	str	r3, [sp, #2052]	; 0x804
   25270:	mov	r7, r1
   25274:	bl	14458 <BN_num_bits@plt>
   25278:	mov	r1, #7
   2527c:	mov	r5, r0
   25280:	bl	416ac <mkdtemp@@Base+0x22fc>
   25284:	add	r4, r0, #7
   25288:	cmp	r0, #0
   2528c:	movlt	r0, r4
   25290:	asr	r4, r0, #3
   25294:	cmp	r4, #2048	; 0x800
   25298:	movls	r3, #0
   2529c:	movhi	r3, #1
   252a0:	orrs	r3, r3, r5, lsr #31
   252a4:	bne	2535c <fputs@plt+0x103d0>
   252a8:	mov	r0, r7
   252ac:	add	r1, sp, #4
   252b0:	bl	14cd4 <BN_bn2bin@plt>
   252b4:	cmp	r4, r0
   252b8:	bne	25354 <fputs@plt+0x103c8>
   252bc:	mov	r2, sp
   252c0:	mov	r0, r8
   252c4:	add	r1, r4, #2
   252c8:	bl	1c468 <fputs@plt+0x74dc>
   252cc:	subs	r7, r0, #0
   252d0:	blt	25340 <fputs@plt+0x103b4>
   252d4:	ldr	r2, [sp]
   252d8:	uxth	r3, r5
   252dc:	cmp	r4, #0
   252e0:	lsr	r3, r3, #8
   252e4:	strb	r3, [r2]
   252e8:	ldr	r3, [sp]
   252ec:	strb	r5, [r3, #1]
   252f0:	bne	25328 <fputs@plt+0x1039c>
   252f4:	mov	r2, #2048	; 0x800
   252f8:	add	r0, sp, #4
   252fc:	mov	r1, r2
   25300:	bl	1483c <__explicit_bzero_chk@plt>
   25304:	mov	r7, #0
   25308:	ldr	r2, [sp, #2052]	; 0x804
   2530c:	ldr	r3, [r6]
   25310:	mov	r0, r7
   25314:	cmp	r2, r3
   25318:	bne	25364 <fputs@plt+0x103d8>
   2531c:	add	sp, sp, #2048	; 0x800
   25320:	add	sp, sp, #8
   25324:	pop	{r4, r5, r6, r7, r8, pc}
   25328:	ldr	r0, [sp]
   2532c:	mov	r2, r4
   25330:	add	r1, sp, #4
   25334:	add	r0, r0, #2
   25338:	bl	14788 <memcpy@plt>
   2533c:	b	252f4 <fputs@plt+0x10368>
   25340:	mov	r2, #2048	; 0x800
   25344:	add	r0, sp, #4
   25348:	mov	r1, r2
   2534c:	bl	1483c <__explicit_bzero_chk@plt>
   25350:	b	25308 <fputs@plt+0x1037c>
   25354:	mvn	r7, #0
   25358:	b	25308 <fputs@plt+0x1037c>
   2535c:	mvn	r7, #9
   25360:	b	25308 <fputs@plt+0x1037c>
   25364:	bl	14aac <__stack_chk_fail@plt>
   25368:	andeq	r4, r7, r0, asr #19
   2536c:	push	{r4, r5, r6, r7, r8, r9, lr}
   25370:	sub	sp, sp, #156	; 0x9c
   25374:	ldr	r7, [pc, #216]	; 25454 <fputs@plt+0x104c8>
   25378:	mov	r9, r0
   2537c:	mov	r8, r1
   25380:	ldr	r3, [r7]
   25384:	mov	r6, r2
   25388:	str	r3, [sp, #148]	; 0x94
   2538c:	bl	14944 <BN_CTX_new@plt>
   25390:	subs	r4, r0, #0
   25394:	beq	25448 <fputs@plt+0x104bc>
   25398:	mov	r3, #0
   2539c:	mov	r2, #4
   253a0:	stm	sp, {r3, r4}
   253a4:	mov	r1, r8
   253a8:	mov	r0, r6
   253ac:	bl	1459c <EC_POINT_point2oct@plt>
   253b0:	cmp	r0, #133	; 0x85
   253b4:	mov	r5, r0
   253b8:	bhi	25438 <fputs@plt+0x104ac>
   253bc:	str	r0, [sp]
   253c0:	str	r4, [sp, #4]
   253c4:	mov	r0, r6
   253c8:	mov	r1, r8
   253cc:	add	r3, sp, #12
   253d0:	mov	r2, #4
   253d4:	bl	1459c <EC_POINT_point2oct@plt>
   253d8:	mov	r6, r0
   253dc:	cmp	r6, r5
   253e0:	mov	r0, r4
   253e4:	bne	2542c <fputs@plt+0x104a0>
   253e8:	bl	14194 <BN_CTX_free@plt>
   253ec:	mov	r2, r6
   253f0:	add	r1, sp, #12
   253f4:	mov	r0, r9
   253f8:	bl	2456c <fputs@plt+0xf5e0>
   253fc:	mov	r1, r6
   25400:	mov	r2, #133	; 0x85
   25404:	mov	r4, r0
   25408:	add	r0, sp, #12
   2540c:	bl	1483c <__explicit_bzero_chk@plt>
   25410:	ldr	r2, [sp, #148]	; 0x94
   25414:	ldr	r3, [r7]
   25418:	mov	r0, r4
   2541c:	cmp	r2, r3
   25420:	bne	25450 <fputs@plt+0x104c4>
   25424:	add	sp, sp, #156	; 0x9c
   25428:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2542c:	bl	14194 <BN_CTX_free@plt>
   25430:	mvn	r4, #0
   25434:	b	25410 <fputs@plt+0x10484>
   25438:	mov	r0, r4
   2543c:	bl	14194 <BN_CTX_free@plt>
   25440:	mvn	r4, #9
   25444:	b	25410 <fputs@plt+0x10484>
   25448:	mvn	r4, #1
   2544c:	b	25410 <fputs@plt+0x10484>
   25450:	bl	14aac <__stack_chk_fail@plt>
   25454:	andeq	r4, r7, r0, asr #19
   25458:	push	{r4, r5, r6, lr}
   2545c:	mov	r5, r0
   25460:	mov	r0, r1
   25464:	mov	r4, r1
   25468:	bl	142e4 <EC_KEY_get0_public_key@plt>
   2546c:	mov	r6, r0
   25470:	mov	r0, r4
   25474:	bl	144d0 <EC_KEY_get0_group@plt>
   25478:	mov	r1, r6
   2547c:	mov	r2, r0
   25480:	mov	r0, r5
   25484:	pop	{r4, r5, r6, lr}
   25488:	b	2536c <fputs@plt+0x103e0>
   2548c:	push	{r4, r5, r6, r7, lr}
   25490:	sub	sp, sp, #12
   25494:	ldr	r4, [pc, #124]	; 25518 <fputs@plt+0x1058c>
   25498:	mov	r6, r1
   2549c:	mov	r1, sp
   254a0:	ldr	r3, [r4]
   254a4:	mov	r7, r2
   254a8:	str	r3, [sp, #4]
   254ac:	bl	1ee68 <fputs@plt+0x9edc>
   254b0:	subs	r5, r0, #0
   254b4:	beq	254d4 <fputs@plt+0x10548>
   254b8:	ldr	r2, [sp, #4]
   254bc:	ldr	r3, [r4]
   254c0:	mov	r0, r5
   254c4:	cmp	r2, r3
   254c8:	bne	25514 <fputs@plt+0x10588>
   254cc:	add	sp, sp, #12
   254d0:	pop	{r4, r5, r6, r7, pc}
   254d4:	ldr	r0, [sp]
   254d8:	bl	1d514 <fputs@plt+0x8588>
   254dc:	cmp	r0, #0
   254e0:	beq	254f4 <fputs@plt+0x10568>
   254e4:	ldr	r0, [sp]
   254e8:	bl	1f740 <fputs@plt+0xa7b4>
   254ec:	subs	r5, r0, #0
   254f0:	bne	25508 <fputs@plt+0x1057c>
   254f4:	mov	r2, r7
   254f8:	mov	r1, r6
   254fc:	ldr	r0, [sp]
   25500:	bl	1df68 <fputs@plt+0x8fdc>
   25504:	mov	r5, r0
   25508:	ldr	r0, [sp]
   2550c:	bl	1d72c <fputs@plt+0x87a0>
   25510:	b	254b8 <fputs@plt+0x1052c>
   25514:	bl	14aac <__stack_chk_fail@plt>
   25518:	andeq	r4, r7, r0, asr #19
   2551c:	push	{r4, r5, r6, r7, r8, lr}
   25520:	mov	r7, r0
   25524:	mov	r0, r1
   25528:	mov	r5, r1
   2552c:	bl	29700 <fputs@plt+0x14774>
   25530:	mov	r6, r0
   25534:	bl	14a7c <malloc@plt>
   25538:	subs	r4, r0, #0
   2553c:	beq	2558c <fputs@plt+0x10600>
   25540:	mov	r0, r5
   25544:	mov	r2, r6
   25548:	mov	r1, r4
   2554c:	bl	29714 <fputs@plt+0x14788>
   25550:	cmp	r0, #0
   25554:	bne	2557c <fputs@plt+0x105f0>
   25558:	mov	r2, r6
   2555c:	mov	r0, r7
   25560:	mov	r1, r4
   25564:	bl	24750 <fputs@plt+0xf7c4>
   25568:	mov	r5, r0
   2556c:	mov	r0, r4
   25570:	bl	14548 <free@plt>
   25574:	mov	r0, r5
   25578:	pop	{r4, r5, r6, r7, r8, pc}
   2557c:	mov	r0, r4
   25580:	bl	14548 <free@plt>
   25584:	mvn	r5, #0
   25588:	b	25574 <fputs@plt+0x105e8>
   2558c:	mvn	r5, #1
   25590:	b	25574 <fputs@plt+0x105e8>
   25594:	push	{r4, r5, r6, r7, r8, r9, lr}
   25598:	mov	r5, r1
   2559c:	ldr	lr, [r1, #16]
   255a0:	mov	r6, r0
   255a4:	cmp	lr, #0
   255a8:	ldr	r4, [r1, #20]
   255ac:	beq	25874 <fputs@plt+0x108e8>
   255b0:	cmp	r4, #0
   255b4:	bne	255fc <fputs@plt+0x10670>
   255b8:	ldr	ip, [r1, #24]
   255bc:	ldr	r8, [r1, #28]
   255c0:	str	ip, [lr, #24]
   255c4:	cmp	ip, #0
   255c8:	streq	lr, [r6]
   255cc:	beq	255e0 <fputs@plt+0x10654>
   255d0:	ldr	r3, [ip, #16]
   255d4:	cmp	r3, r5
   255d8:	streq	lr, [ip, #16]
   255dc:	strne	lr, [ip, #20]
   255e0:	cmp	r8, #0
   255e4:	moveq	r4, r8
   255e8:	moveq	r0, #1
   255ec:	beq	256f0 <fputs@plt+0x10764>
   255f0:	mov	r0, r5
   255f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   255f8:	mov	r4, r3
   255fc:	ldr	r3, [r4, #16]
   25600:	cmp	r3, #0
   25604:	bne	255f8 <fputs@plt+0x1066c>
   25608:	ldr	lr, [r4, #20]
   2560c:	ldr	ip, [r4, #24]
   25610:	cmp	lr, #0
   25614:	ldr	r8, [r4, #28]
   25618:	strne	ip, [lr, #24]
   2561c:	cmp	ip, #0
   25620:	streq	lr, [r6]
   25624:	beq	25638 <fputs@plt+0x106ac>
   25628:	ldr	r3, [ip, #16]
   2562c:	cmp	r3, r4
   25630:	streq	lr, [ip, #16]
   25634:	strne	lr, [ip, #20]
   25638:	add	r3, r5, #16
   2563c:	add	r7, r4, #16
   25640:	ldm	r3, {r0, r1, r2, r3}
   25644:	ldr	r9, [r4, #24]
   25648:	stm	r7, {r0, r1, r2, r3}
   2564c:	cmp	r9, r5
   25650:	ldr	r3, [r5, #24]
   25654:	moveq	ip, r4
   25658:	cmp	r3, #0
   2565c:	streq	r4, [r6]
   25660:	beq	25674 <fputs@plt+0x106e8>
   25664:	ldr	r2, [r3, #16]
   25668:	cmp	r2, r5
   2566c:	streq	r4, [r3, #16]
   25670:	strne	r4, [r3, #20]
   25674:	ldr	r3, [r5, #16]
   25678:	str	r4, [r3, #24]
   2567c:	ldr	r3, [r5, #20]
   25680:	cmp	r3, #0
   25684:	strne	r4, [r3, #24]
   25688:	cmp	ip, #0
   2568c:	beq	255e0 <fputs@plt+0x10654>
   25690:	mov	r3, ip
   25694:	ldr	r3, [r3, #24]
   25698:	cmp	r3, #0
   2569c:	bne	25694 <fputs@plt+0x10708>
   256a0:	b	255e0 <fputs@plt+0x10654>
   256a4:	ldr	r2, [r3, #28]
   256a8:	cmp	r2, #1
   256ac:	beq	257d4 <fputs@plt+0x10848>
   256b0:	ldr	r2, [r3, #16]
   256b4:	cmp	r2, #0
   256b8:	beq	256c8 <fputs@plt+0x1073c>
   256bc:	ldr	r1, [r2, #28]
   256c0:	cmp	r1, #0
   256c4:	bne	258f4 <fputs@plt+0x10968>
   256c8:	ldr	r1, [r3, #20]
   256cc:	cmp	r1, #0
   256d0:	beq	256e0 <fputs@plt+0x10754>
   256d4:	ldr	lr, [r1, #28]
   256d8:	cmp	lr, #0
   256dc:	bne	2588c <fputs@plt+0x10900>
   256e0:	str	r0, [r3, #28]
   256e4:	ldr	r3, [ip, #24]
   256e8:	mov	lr, ip
   256ec:	mov	ip, r3
   256f0:	cmp	lr, #0
   256f4:	beq	25704 <fputs@plt+0x10778>
   256f8:	ldr	r3, [lr, #28]
   256fc:	cmp	r3, #0
   25700:	bne	25960 <fputs@plt+0x109d4>
   25704:	ldr	r3, [r6]
   25708:	cmp	lr, r3
   2570c:	beq	257bc <fputs@plt+0x10830>
   25710:	ldr	r3, [ip, #16]
   25714:	cmp	r3, lr
   25718:	bne	256a4 <fputs@plt+0x10718>
   2571c:	ldr	r3, [ip, #20]
   25720:	ldr	r2, [r3, #28]
   25724:	cmp	r2, #1
   25728:	beq	25824 <fputs@plt+0x10898>
   2572c:	ldr	r2, [r3, #16]
   25730:	cmp	r2, #0
   25734:	beq	25744 <fputs@plt+0x107b8>
   25738:	ldr	r1, [r2, #28]
   2573c:	cmp	r1, #0
   25740:	bne	25968 <fputs@plt+0x109dc>
   25744:	ldr	r2, [r3, #20]
   25748:	cmp	r2, #0
   2574c:	beq	256e0 <fputs@plt+0x10754>
   25750:	ldr	r2, [r2, #28]
   25754:	cmp	r2, #0
   25758:	beq	256e0 <fputs@plt+0x10754>
   2575c:	ldr	r1, [ip, #28]
   25760:	mov	r2, #0
   25764:	str	r1, [r3, #28]
   25768:	str	r2, [ip, #28]
   2576c:	ldr	r3, [r3, #20]
   25770:	cmp	r3, r2
   25774:	strne	r2, [r3, #28]
   25778:	ldr	r3, [ip, #20]
   2577c:	ldr	r2, [r3, #16]
   25780:	cmp	r2, #0
   25784:	str	r2, [ip, #20]
   25788:	strne	ip, [r2, #24]
   2578c:	ldr	r2, [ip, #24]
   25790:	cmp	r2, #0
   25794:	str	r2, [r3, #24]
   25798:	streq	r3, [r6]
   2579c:	beq	257b0 <fputs@plt+0x10824>
   257a0:	ldr	r1, [r2, #16]
   257a4:	cmp	ip, r1
   257a8:	streq	r3, [r2, #16]
   257ac:	strne	r3, [r2, #20]
   257b0:	str	ip, [r3, #16]
   257b4:	str	r3, [ip, #24]
   257b8:	ldr	r3, [r6]
   257bc:	cmp	r3, #0
   257c0:	beq	255f0 <fputs@plt+0x10664>
   257c4:	mov	r2, #0
   257c8:	str	r2, [r3, #28]
   257cc:	mov	r0, r5
   257d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   257d4:	str	r4, [r3, #28]
   257d8:	ldr	r1, [ip, #16]
   257dc:	str	r2, [ip, #28]
   257e0:	ldr	r3, [r1, #20]
   257e4:	cmp	r3, #0
   257e8:	str	r3, [ip, #16]
   257ec:	strne	ip, [r3, #24]
   257f0:	ldr	r3, [ip, #24]
   257f4:	cmp	r3, #0
   257f8:	str	r3, [r1, #24]
   257fc:	streq	r1, [r6]
   25800:	beq	25814 <fputs@plt+0x10888>
   25804:	ldr	r2, [r3, #16]
   25808:	cmp	ip, r2
   2580c:	streq	r1, [r3, #16]
   25810:	strne	r1, [r3, #20]
   25814:	str	ip, [r1, #20]
   25818:	str	r1, [ip, #24]
   2581c:	ldr	r3, [ip, #16]
   25820:	b	256b0 <fputs@plt+0x10724>
   25824:	str	r4, [r3, #28]
   25828:	ldr	r1, [ip, #20]
   2582c:	str	r2, [ip, #28]
   25830:	ldr	r3, [r1, #16]
   25834:	cmp	r3, #0
   25838:	str	r3, [ip, #20]
   2583c:	strne	ip, [r3, #24]
   25840:	ldr	r3, [ip, #24]
   25844:	cmp	r3, #0
   25848:	str	r3, [r1, #24]
   2584c:	streq	r1, [r6]
   25850:	beq	25864 <fputs@plt+0x108d8>
   25854:	ldr	r2, [r3, #16]
   25858:	cmp	ip, r2
   2585c:	streq	r1, [r3, #16]
   25860:	strne	r1, [r3, #20]
   25864:	str	ip, [r1, #16]
   25868:	str	r1, [ip, #24]
   2586c:	ldr	r3, [ip, #20]
   25870:	b	2572c <fputs@plt+0x107a0>
   25874:	cmp	r4, #0
   25878:	ldr	ip, [r1, #24]
   2587c:	ldr	r8, [r1, #28]
   25880:	beq	255c4 <fputs@plt+0x10638>
   25884:	mov	lr, r4
   25888:	b	255c0 <fputs@plt+0x10634>
   2588c:	cmp	r2, #0
   25890:	beq	258a0 <fputs@plt+0x10914>
   25894:	ldr	r2, [r2, #28]
   25898:	cmp	r2, #0
   2589c:	bne	258f4 <fputs@plt+0x10968>
   258a0:	mov	r2, #0
   258a4:	str	r2, [r1, #28]
   258a8:	ldr	r2, [r3, #20]
   258ac:	mov	r1, #1
   258b0:	str	r1, [r3, #28]
   258b4:	ldr	r1, [r2, #16]
   258b8:	cmp	r1, #0
   258bc:	str	r1, [r3, #20]
   258c0:	strne	r3, [r1, #24]
   258c4:	ldr	r1, [r3, #24]
   258c8:	cmp	r1, #0
   258cc:	str	r1, [r2, #24]
   258d0:	streq	r2, [r6]
   258d4:	beq	258e8 <fputs@plt+0x1095c>
   258d8:	ldr	r0, [r1, #16]
   258dc:	cmp	r3, r0
   258e0:	streq	r2, [r1, #16]
   258e4:	strne	r2, [r1, #20]
   258e8:	str	r3, [r2, #16]
   258ec:	str	r2, [r3, #24]
   258f0:	ldr	r3, [ip, #16]
   258f4:	ldr	r1, [ip, #28]
   258f8:	mov	r2, #0
   258fc:	str	r1, [r3, #28]
   25900:	str	r2, [ip, #28]
   25904:	ldr	r3, [r3, #16]
   25908:	cmp	r3, r2
   2590c:	strne	r2, [r3, #28]
   25910:	ldr	r3, [ip, #16]
   25914:	ldr	r2, [r3, #20]
   25918:	cmp	r2, #0
   2591c:	str	r2, [ip, #16]
   25920:	strne	ip, [r2, #24]
   25924:	ldr	r2, [ip, #24]
   25928:	cmp	r2, #0
   2592c:	str	r2, [r3, #24]
   25930:	streq	r3, [r6]
   25934:	beq	25948 <fputs@plt+0x109bc>
   25938:	ldr	r1, [r2, #16]
   2593c:	cmp	ip, r1
   25940:	streq	r3, [r2, #16]
   25944:	strne	r3, [r2, #20]
   25948:	str	ip, [r3, #20]
   2594c:	str	r3, [ip, #24]
   25950:	ldr	r3, [r6]
   25954:	cmp	r3, #0
   25958:	bne	257c4 <fputs@plt+0x10838>
   2595c:	b	255f0 <fputs@plt+0x10664>
   25960:	mov	r3, lr
   25964:	b	257c4 <fputs@plt+0x10838>
   25968:	ldr	r1, [r3, #20]
   2596c:	cmp	r1, #0
   25970:	beq	25980 <fputs@plt+0x109f4>
   25974:	ldr	r1, [r1, #28]
   25978:	cmp	r1, #0
   2597c:	bne	2575c <fputs@plt+0x107d0>
   25980:	mov	r1, #0
   25984:	str	r1, [r2, #28]
   25988:	ldr	r2, [r3, #16]
   2598c:	mov	r1, #1
   25990:	str	r1, [r3, #28]
   25994:	ldr	r1, [r2, #20]
   25998:	cmp	r1, #0
   2599c:	str	r1, [r3, #16]
   259a0:	strne	r3, [r1, #24]
   259a4:	ldr	r1, [r3, #24]
   259a8:	cmp	r1, #0
   259ac:	str	r1, [r2, #24]
   259b0:	streq	r2, [r6]
   259b4:	beq	259c8 <fputs@plt+0x10a3c>
   259b8:	ldr	r0, [r1, #16]
   259bc:	cmp	r3, r0
   259c0:	streq	r2, [r1, #16]
   259c4:	strne	r2, [r1, #20]
   259c8:	str	r3, [r2, #20]
   259cc:	str	r2, [r3, #24]
   259d0:	ldr	r3, [ip, #20]
   259d4:	b	2575c <fputs@plt+0x107d0>
   259d8:	ldr	r3, [r0, #20]
   259dc:	cmp	r3, #0
   259e0:	bne	259ec <fputs@plt+0x10a60>
   259e4:	b	25a00 <fputs@plt+0x10a74>
   259e8:	mov	r3, r2
   259ec:	ldr	r2, [r3, #16]
   259f0:	cmp	r2, #0
   259f4:	bne	259e8 <fputs@plt+0x10a5c>
   259f8:	mov	r0, r3
   259fc:	bx	lr
   25a00:	ldr	r3, [r0, #24]
   25a04:	cmp	r3, #0
   25a08:	beq	259f8 <fputs@plt+0x10a6c>
   25a0c:	ldr	r2, [r3, #16]
   25a10:	cmp	r2, r0
   25a14:	beq	259f8 <fputs@plt+0x10a6c>
   25a18:	ldr	r2, [r3, #20]
   25a1c:	cmp	r2, r0
   25a20:	bne	259f8 <fputs@plt+0x10a6c>
   25a24:	ldr	r2, [r3, #24]
   25a28:	mov	r0, r3
   25a2c:	subs	r3, r2, #0
   25a30:	beq	259f8 <fputs@plt+0x10a6c>
   25a34:	ldr	r2, [r3, #20]
   25a38:	cmp	r2, r0
   25a3c:	beq	25a24 <fputs@plt+0x10a98>
   25a40:	mov	r0, r3
   25a44:	bx	lr
   25a48:	ldr	r3, [r0, #8]
   25a4c:	cmp	r3, #0
   25a50:	bne	25a5c <fputs@plt+0x10ad0>
   25a54:	b	25a70 <fputs@plt+0x10ae4>
   25a58:	mov	r3, r2
   25a5c:	ldr	r2, [r3, #4]
   25a60:	cmp	r2, #0
   25a64:	bne	25a58 <fputs@plt+0x10acc>
   25a68:	mov	r0, r3
   25a6c:	bx	lr
   25a70:	ldr	r3, [r0, #12]
   25a74:	cmp	r3, #0
   25a78:	beq	25a68 <fputs@plt+0x10adc>
   25a7c:	ldr	r2, [r3, #4]
   25a80:	cmp	r2, r0
   25a84:	beq	25a68 <fputs@plt+0x10adc>
   25a88:	ldr	r2, [r3, #8]
   25a8c:	cmp	r2, r0
   25a90:	bne	25a68 <fputs@plt+0x10adc>
   25a94:	ldr	r2, [r3, #12]
   25a98:	mov	r0, r3
   25a9c:	subs	r3, r2, #0
   25aa0:	beq	25a68 <fputs@plt+0x10adc>
   25aa4:	ldr	r2, [r3, #8]
   25aa8:	cmp	r2, r0
   25aac:	beq	25a94 <fputs@plt+0x10b08>
   25ab0:	mov	r0, r3
   25ab4:	bx	lr
   25ab8:	push	{r4, r5, r6, r7, r8, r9, lr}
   25abc:	mov	r5, r1
   25ac0:	ldr	lr, [r1, #8]
   25ac4:	mov	r6, r0
   25ac8:	cmp	lr, #0
   25acc:	ldr	r4, [r1, #12]
   25ad0:	beq	25d98 <fputs@plt+0x10e0c>
   25ad4:	cmp	r4, #0
   25ad8:	bne	25b20 <fputs@plt+0x10b94>
   25adc:	ldr	ip, [r1, #16]
   25ae0:	ldr	r8, [r1, #20]
   25ae4:	str	ip, [lr, #16]
   25ae8:	cmp	ip, #0
   25aec:	streq	lr, [r6]
   25af0:	beq	25b04 <fputs@plt+0x10b78>
   25af4:	ldr	r3, [ip, #8]
   25af8:	cmp	r3, r5
   25afc:	streq	lr, [ip, #8]
   25b00:	strne	lr, [ip, #12]
   25b04:	cmp	r8, #0
   25b08:	moveq	r4, r8
   25b0c:	moveq	r0, #1
   25b10:	beq	25c14 <fputs@plt+0x10c88>
   25b14:	mov	r0, r5
   25b18:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25b1c:	mov	r4, r3
   25b20:	ldr	r3, [r4, #8]
   25b24:	cmp	r3, #0
   25b28:	bne	25b1c <fputs@plt+0x10b90>
   25b2c:	ldr	lr, [r4, #12]
   25b30:	ldr	ip, [r4, #16]
   25b34:	cmp	lr, #0
   25b38:	ldr	r8, [r4, #20]
   25b3c:	strne	ip, [lr, #16]
   25b40:	cmp	ip, #0
   25b44:	streq	lr, [r6]
   25b48:	beq	25b5c <fputs@plt+0x10bd0>
   25b4c:	ldr	r3, [ip, #8]
   25b50:	cmp	r3, r4
   25b54:	streq	lr, [ip, #8]
   25b58:	strne	lr, [ip, #12]
   25b5c:	add	r3, r5, #8
   25b60:	add	r7, r4, #8
   25b64:	ldm	r3, {r0, r1, r2, r3}
   25b68:	ldr	r9, [r4, #16]
   25b6c:	stm	r7, {r0, r1, r2, r3}
   25b70:	cmp	r9, r5
   25b74:	ldr	r3, [r5, #16]
   25b78:	moveq	ip, r4
   25b7c:	cmp	r3, #0
   25b80:	streq	r4, [r6]
   25b84:	beq	25b98 <fputs@plt+0x10c0c>
   25b88:	ldr	r2, [r3, #8]
   25b8c:	cmp	r2, r5
   25b90:	streq	r4, [r3, #8]
   25b94:	strne	r4, [r3, #12]
   25b98:	ldr	r3, [r5, #8]
   25b9c:	str	r4, [r3, #16]
   25ba0:	ldr	r3, [r5, #12]
   25ba4:	cmp	r3, #0
   25ba8:	strne	r4, [r3, #16]
   25bac:	cmp	ip, #0
   25bb0:	beq	25b04 <fputs@plt+0x10b78>
   25bb4:	mov	r3, ip
   25bb8:	ldr	r3, [r3, #16]
   25bbc:	cmp	r3, #0
   25bc0:	bne	25bb8 <fputs@plt+0x10c2c>
   25bc4:	b	25b04 <fputs@plt+0x10b78>
   25bc8:	ldr	r2, [r3, #20]
   25bcc:	cmp	r2, #1
   25bd0:	beq	25cf8 <fputs@plt+0x10d6c>
   25bd4:	ldr	r2, [r3, #8]
   25bd8:	cmp	r2, #0
   25bdc:	beq	25bec <fputs@plt+0x10c60>
   25be0:	ldr	r1, [r2, #20]
   25be4:	cmp	r1, #0
   25be8:	bne	25e18 <fputs@plt+0x10e8c>
   25bec:	ldr	r1, [r3, #12]
   25bf0:	cmp	r1, #0
   25bf4:	beq	25c04 <fputs@plt+0x10c78>
   25bf8:	ldr	lr, [r1, #20]
   25bfc:	cmp	lr, #0
   25c00:	bne	25db0 <fputs@plt+0x10e24>
   25c04:	str	r0, [r3, #20]
   25c08:	ldr	r3, [ip, #16]
   25c0c:	mov	lr, ip
   25c10:	mov	ip, r3
   25c14:	cmp	lr, #0
   25c18:	beq	25c28 <fputs@plt+0x10c9c>
   25c1c:	ldr	r3, [lr, #20]
   25c20:	cmp	r3, #0
   25c24:	bne	25e84 <fputs@plt+0x10ef8>
   25c28:	ldr	r3, [r6]
   25c2c:	cmp	lr, r3
   25c30:	beq	25ce0 <fputs@plt+0x10d54>
   25c34:	ldr	r3, [ip, #8]
   25c38:	cmp	r3, lr
   25c3c:	bne	25bc8 <fputs@plt+0x10c3c>
   25c40:	ldr	r3, [ip, #12]
   25c44:	ldr	r2, [r3, #20]
   25c48:	cmp	r2, #1
   25c4c:	beq	25d48 <fputs@plt+0x10dbc>
   25c50:	ldr	r2, [r3, #8]
   25c54:	cmp	r2, #0
   25c58:	beq	25c68 <fputs@plt+0x10cdc>
   25c5c:	ldr	r1, [r2, #20]
   25c60:	cmp	r1, #0
   25c64:	bne	25e8c <fputs@plt+0x10f00>
   25c68:	ldr	r2, [r3, #12]
   25c6c:	cmp	r2, #0
   25c70:	beq	25c04 <fputs@plt+0x10c78>
   25c74:	ldr	r2, [r2, #20]
   25c78:	cmp	r2, #0
   25c7c:	beq	25c04 <fputs@plt+0x10c78>
   25c80:	ldr	r1, [ip, #20]
   25c84:	mov	r2, #0
   25c88:	str	r1, [r3, #20]
   25c8c:	str	r2, [ip, #20]
   25c90:	ldr	r3, [r3, #12]
   25c94:	cmp	r3, r2
   25c98:	strne	r2, [r3, #20]
   25c9c:	ldr	r3, [ip, #12]
   25ca0:	ldr	r2, [r3, #8]
   25ca4:	cmp	r2, #0
   25ca8:	str	r2, [ip, #12]
   25cac:	strne	ip, [r2, #16]
   25cb0:	ldr	r2, [ip, #16]
   25cb4:	cmp	r2, #0
   25cb8:	str	r2, [r3, #16]
   25cbc:	streq	r3, [r6]
   25cc0:	beq	25cd4 <fputs@plt+0x10d48>
   25cc4:	ldr	r1, [r2, #8]
   25cc8:	cmp	ip, r1
   25ccc:	streq	r3, [r2, #8]
   25cd0:	strne	r3, [r2, #12]
   25cd4:	str	ip, [r3, #8]
   25cd8:	str	r3, [ip, #16]
   25cdc:	ldr	r3, [r6]
   25ce0:	cmp	r3, #0
   25ce4:	beq	25b14 <fputs@plt+0x10b88>
   25ce8:	mov	r2, #0
   25cec:	str	r2, [r3, #20]
   25cf0:	mov	r0, r5
   25cf4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   25cf8:	str	r4, [r3, #20]
   25cfc:	ldr	r1, [ip, #8]
   25d00:	str	r2, [ip, #20]
   25d04:	ldr	r3, [r1, #12]
   25d08:	cmp	r3, #0
   25d0c:	str	r3, [ip, #8]
   25d10:	strne	ip, [r3, #16]
   25d14:	ldr	r3, [ip, #16]
   25d18:	cmp	r3, #0
   25d1c:	str	r3, [r1, #16]
   25d20:	streq	r1, [r6]
   25d24:	beq	25d38 <fputs@plt+0x10dac>
   25d28:	ldr	r2, [r3, #8]
   25d2c:	cmp	ip, r2
   25d30:	streq	r1, [r3, #8]
   25d34:	strne	r1, [r3, #12]
   25d38:	str	ip, [r1, #12]
   25d3c:	str	r1, [ip, #16]
   25d40:	ldr	r3, [ip, #8]
   25d44:	b	25bd4 <fputs@plt+0x10c48>
   25d48:	str	r4, [r3, #20]
   25d4c:	ldr	r1, [ip, #12]
   25d50:	str	r2, [ip, #20]
   25d54:	ldr	r3, [r1, #8]
   25d58:	cmp	r3, #0
   25d5c:	str	r3, [ip, #12]
   25d60:	strne	ip, [r3, #16]
   25d64:	ldr	r3, [ip, #16]
   25d68:	cmp	r3, #0
   25d6c:	str	r3, [r1, #16]
   25d70:	streq	r1, [r6]
   25d74:	beq	25d88 <fputs@plt+0x10dfc>
   25d78:	ldr	r2, [r3, #8]
   25d7c:	cmp	ip, r2
   25d80:	streq	r1, [r3, #8]
   25d84:	strne	r1, [r3, #12]
   25d88:	str	ip, [r1, #8]
   25d8c:	str	r1, [ip, #16]
   25d90:	ldr	r3, [ip, #12]
   25d94:	b	25c50 <fputs@plt+0x10cc4>
   25d98:	cmp	r4, #0
   25d9c:	ldr	ip, [r1, #16]
   25da0:	ldr	r8, [r1, #20]
   25da4:	beq	25ae8 <fputs@plt+0x10b5c>
   25da8:	mov	lr, r4
   25dac:	b	25ae4 <fputs@plt+0x10b58>
   25db0:	cmp	r2, #0
   25db4:	beq	25dc4 <fputs@plt+0x10e38>
   25db8:	ldr	r2, [r2, #20]
   25dbc:	cmp	r2, #0
   25dc0:	bne	25e18 <fputs@plt+0x10e8c>
   25dc4:	mov	r2, #0
   25dc8:	str	r2, [r1, #20]
   25dcc:	ldr	r2, [r3, #12]
   25dd0:	mov	r1, #1
   25dd4:	str	r1, [r3, #20]
   25dd8:	ldr	r1, [r2, #8]
   25ddc:	cmp	r1, #0
   25de0:	str	r1, [r3, #12]
   25de4:	strne	r3, [r1, #16]
   25de8:	ldr	r1, [r3, #16]
   25dec:	cmp	r1, #0
   25df0:	str	r1, [r2, #16]
   25df4:	streq	r2, [r6]
   25df8:	beq	25e0c <fputs@plt+0x10e80>
   25dfc:	ldr	r0, [r1, #8]
   25e00:	cmp	r3, r0
   25e04:	streq	r2, [r1, #8]
   25e08:	strne	r2, [r1, #12]
   25e0c:	str	r3, [r2, #8]
   25e10:	str	r2, [r3, #16]
   25e14:	ldr	r3, [ip, #8]
   25e18:	ldr	r1, [ip, #20]
   25e1c:	mov	r2, #0
   25e20:	str	r1, [r3, #20]
   25e24:	str	r2, [ip, #20]
   25e28:	ldr	r3, [r3, #8]
   25e2c:	cmp	r3, r2
   25e30:	strne	r2, [r3, #20]
   25e34:	ldr	r3, [ip, #8]
   25e38:	ldr	r2, [r3, #12]
   25e3c:	cmp	r2, #0
   25e40:	str	r2, [ip, #8]
   25e44:	strne	ip, [r2, #16]
   25e48:	ldr	r2, [ip, #16]
   25e4c:	cmp	r2, #0
   25e50:	str	r2, [r3, #16]
   25e54:	streq	r3, [r6]
   25e58:	beq	25e6c <fputs@plt+0x10ee0>
   25e5c:	ldr	r1, [r2, #8]
   25e60:	cmp	ip, r1
   25e64:	streq	r3, [r2, #8]
   25e68:	strne	r3, [r2, #12]
   25e6c:	str	ip, [r3, #12]
   25e70:	str	r3, [ip, #16]
   25e74:	ldr	r3, [r6]
   25e78:	cmp	r3, #0
   25e7c:	bne	25ce8 <fputs@plt+0x10d5c>
   25e80:	b	25b14 <fputs@plt+0x10b88>
   25e84:	mov	r3, lr
   25e88:	b	25ce8 <fputs@plt+0x10d5c>
   25e8c:	ldr	r1, [r3, #12]
   25e90:	cmp	r1, #0
   25e94:	beq	25ea4 <fputs@plt+0x10f18>
   25e98:	ldr	r1, [r1, #20]
   25e9c:	cmp	r1, #0
   25ea0:	bne	25c80 <fputs@plt+0x10cf4>
   25ea4:	mov	r1, #0
   25ea8:	str	r1, [r2, #20]
   25eac:	ldr	r2, [r3, #8]
   25eb0:	mov	r1, #1
   25eb4:	str	r1, [r3, #20]
   25eb8:	ldr	r1, [r2, #12]
   25ebc:	cmp	r1, #0
   25ec0:	str	r1, [r3, #8]
   25ec4:	strne	r3, [r1, #16]
   25ec8:	ldr	r1, [r3, #16]
   25ecc:	cmp	r1, #0
   25ed0:	str	r1, [r2, #16]
   25ed4:	streq	r2, [r6]
   25ed8:	beq	25eec <fputs@plt+0x10f60>
   25edc:	ldr	r0, [r1, #8]
   25ee0:	cmp	r3, r0
   25ee4:	streq	r2, [r1, #8]
   25ee8:	strne	r2, [r1, #12]
   25eec:	str	r3, [r2, #12]
   25ef0:	str	r2, [r3, #16]
   25ef4:	ldr	r3, [ip, #12]
   25ef8:	b	25c80 <fputs@plt+0x10cf4>
   25efc:	ldr	r3, [r0, #12]
   25f00:	cmp	r3, #0
   25f04:	bne	25f10 <fputs@plt+0x10f84>
   25f08:	b	25f24 <fputs@plt+0x10f98>
   25f0c:	mov	r3, r2
   25f10:	ldr	r2, [r3, #8]
   25f14:	cmp	r2, #0
   25f18:	bne	25f0c <fputs@plt+0x10f80>
   25f1c:	mov	r0, r3
   25f20:	bx	lr
   25f24:	ldr	r3, [r0, #16]
   25f28:	cmp	r3, #0
   25f2c:	beq	25f1c <fputs@plt+0x10f90>
   25f30:	ldr	r2, [r3, #8]
   25f34:	cmp	r2, r0
   25f38:	beq	25f1c <fputs@plt+0x10f90>
   25f3c:	ldr	r2, [r3, #12]
   25f40:	cmp	r2, r0
   25f44:	bne	25f1c <fputs@plt+0x10f90>
   25f48:	ldr	r2, [r3, #16]
   25f4c:	mov	r0, r3
   25f50:	subs	r3, r2, #0
   25f54:	beq	25f1c <fputs@plt+0x10f90>
   25f58:	ldr	r2, [r3, #12]
   25f5c:	cmp	r2, r0
   25f60:	beq	25f48 <fputs@plt+0x10fbc>
   25f64:	mov	r0, r3
   25f68:	bx	lr
   25f6c:	push	{r4, r5, r6, r7, r8, lr}
   25f70:	mov	r6, r3
   25f74:	mov	r3, #0
   25f78:	str	r3, [r6]
   25f7c:	ldr	r4, [r0]
   25f80:	mov	r8, r1
   25f84:	cmp	r4, r3
   25f88:	mov	r5, r2
   25f8c:	bne	25fac <fputs@plt+0x11020>
   25f90:	b	25fd0 <fputs@plt+0x11044>
   25f94:	bl	1ddfc <fputs@plt+0x8e70>
   25f98:	cmp	r0, #0
   25f9c:	bne	25fc0 <fputs@plt+0x11034>
   25fa0:	ldr	r4, [r4, #12]
   25fa4:	cmp	r4, #0
   25fa8:	beq	25fd0 <fputs@plt+0x11044>
   25fac:	subs	r1, r5, #0
   25fb0:	ldr	r0, [r4]
   25fb4:	bne	25f94 <fputs@plt+0x11008>
   25fb8:	cmp	r0, #0
   25fbc:	bne	25f94 <fputs@plt+0x11008>
   25fc0:	str	r4, [r6]
   25fc4:	mov	r4, #0
   25fc8:	mov	r0, r4
   25fcc:	pop	{r4, r5, r6, r7, r8, pc}
   25fd0:	ldr	r3, [sp, #24]
   25fd4:	cmp	r3, #0
   25fd8:	beq	25fc4 <fputs@plt+0x11038>
   25fdc:	mov	r1, #20
   25fe0:	mov	r0, #1
   25fe4:	bl	14314 <calloc@plt>
   25fe8:	subs	r7, r0, #0
   25fec:	beq	2604c <fputs@plt+0x110c0>
   25ff0:	cmp	r5, #0
   25ff4:	streq	r5, [r7]
   25ff8:	beq	26010 <fputs@plt+0x11084>
   25ffc:	mov	r0, r5
   26000:	mov	r1, r7
   26004:	bl	1ee68 <fputs@plt+0x9edc>
   26008:	subs	r4, r0, #0
   2600c:	bne	26040 <fputs@plt+0x110b4>
   26010:	ldr	r3, [r8]
   26014:	mov	r4, #0
   26018:	add	r2, r7, #12
   2601c:	str	r3, [r7, #16]
   26020:	str	r4, [r7, #4]
   26024:	str	r4, [r7, #8]
   26028:	str	r4, [r7, #12]
   2602c:	mov	r0, r4
   26030:	str	r7, [r3]
   26034:	str	r2, [r8]
   26038:	str	r7, [r6]
   2603c:	pop	{r4, r5, r6, r7, r8, pc}
   26040:	mov	r0, r7
   26044:	bl	14548 <free@plt>
   26048:	b	25fc8 <fputs@plt+0x1103c>
   2604c:	mvn	r4, #1
   26050:	b	25fc8 <fputs@plt+0x1103c>
   26054:	push	{r4, r5, r6, r7, r8, lr}
   26058:	mov	r7, r1
   2605c:	ldr	r6, [r0]
   26060:	ldr	r4, [r1, #8]
   26064:	cmp	r4, #0
   26068:	ldr	r5, [r6, #16]
   2606c:	bne	26084 <fputs@plt+0x110f8>
   26070:	b	260a4 <fputs@plt+0x11118>
   26074:	beq	26108 <fputs@plt+0x1117c>
   26078:	ldr	r4, [r4, #8]
   2607c:	cmp	r4, #0
   26080:	beq	260a4 <fputs@plt+0x11118>
   26084:	ldr	r1, [r4]
   26088:	mov	r0, r5
   2608c:	bl	14ee4 <strcmp@plt>
   26090:	cmp	r0, #0
   26094:	bge	26074 <fputs@plt+0x110e8>
   26098:	ldr	r4, [r4, #4]
   2609c:	cmp	r4, #0
   260a0:	bne	26084 <fputs@plt+0x110f8>
   260a4:	ldrd	r2, [r6, #8]
   260a8:	orrs	r1, r2, r3
   260ac:	ldrne	r0, [r7, #4]
   260b0:	beq	26110 <fputs@plt+0x11184>
   260b4:	cmp	r0, #0
   260b8:	popeq	{r4, r5, r6, r7, r8, pc}
   260bc:	ldrd	r4, [r0]
   260c0:	cmp	r3, r5
   260c4:	cmpeq	r2, r4
   260c8:	bcs	260e8 <fputs@plt+0x1115c>
   260cc:	ldr	r0, [r0, #16]
   260d0:	cmp	r0, #0
   260d4:	popeq	{r4, r5, r6, r7, r8, pc}
   260d8:	ldrd	r4, [r0]
   260dc:	cmp	r3, r5
   260e0:	cmpeq	r2, r4
   260e4:	bcc	260cc <fputs@plt+0x11140>
   260e8:	ldrd	r4, [r0, #8]
   260ec:	cmp	r3, r5
   260f0:	cmpeq	r2, r4
   260f4:	bls	26108 <fputs@plt+0x1117c>
   260f8:	ldr	r0, [r0, #20]
   260fc:	cmp	r0, #0
   26100:	bne	260bc <fputs@plt+0x11130>
   26104:	pop	{r4, r5, r6, r7, r8, pc}
   26108:	mvn	r0, #50	; 0x32
   2610c:	pop	{r4, r5, r6, r7, r8, pc}
   26110:	mov	r0, #0
   26114:	pop	{r4, r5, r6, r7, r8, pc}
   26118:	cmp	r1, r3
   2611c:	push	{r4, r5, r6, lr}
   26120:	mov	r4, r1
   26124:	mov	r1, r2
   26128:	beq	26154 <fputs@plt+0x111c8>
   2612c:	movcc	r2, r4
   26130:	movcs	r2, r3
   26134:	mov	r5, r3
   26138:	bl	14170 <memcmp@plt>
   2613c:	cmp	r0, #0
   26140:	popne	{r4, r5, r6, pc}
   26144:	cmp	r4, r5
   26148:	movhi	r0, #1
   2614c:	mvnls	r0, #0
   26150:	pop	{r4, r5, r6, pc}
   26154:	mov	r2, r4
   26158:	pop	{r4, r5, r6, lr}
   2615c:	b	14170 <memcmp@plt>
   26160:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26164:	mov	r6, r0
   26168:	mov	r7, r1
   2616c:	mov	r0, #1
   26170:	mov	r1, #24
   26174:	mov	r9, r2
   26178:	bl	14314 <calloc@plt>
   2617c:	subs	r4, r0, #0
   26180:	beq	26434 <fputs@plt+0x114a8>
   26184:	ldr	r5, [r6]
   26188:	str	r7, [r4]
   2618c:	cmp	r5, #0
   26190:	str	r9, [r4, #4]
   26194:	bne	261b0 <fputs@plt+0x11224>
   26198:	b	26368 <fputs@plt+0x113dc>
   2619c:	beq	26304 <fputs@plt+0x11378>
   261a0:	ldr	r3, [r5, #12]
   261a4:	cmp	r3, #0
   261a8:	beq	261d4 <fputs@plt+0x11248>
   261ac:	mov	r5, r3
   261b0:	ldrd	r2, [r5]
   261b4:	mov	r1, r9
   261b8:	mov	r0, r7
   261bc:	bl	26118 <fputs@plt+0x1118c>
   261c0:	subs	r8, r0, #0
   261c4:	bge	2619c <fputs@plt+0x11210>
   261c8:	ldr	r3, [r5, #8]
   261cc:	cmp	r3, #0
   261d0:	bne	261ac <fputs@plt+0x11220>
   261d4:	mov	r2, #1
   261d8:	cmp	r8, #0
   261dc:	str	r5, [r4, #16]
   261e0:	str	r3, [r4, #12]
   261e4:	str	r3, [r4, #8]
   261e8:	str	r2, [r4, #20]
   261ec:	blt	2641c <fputs@plt+0x11490>
   261f0:	str	r4, [r5, #12]
   261f4:	ldr	r2, [r4, #16]
   261f8:	mov	r0, #0
   261fc:	mov	ip, #1
   26200:	b	26270 <fputs@plt+0x112e4>
   26204:	cmp	r1, #0
   26208:	beq	26218 <fputs@plt+0x1128c>
   2620c:	ldr	lr, [r1, #20]
   26210:	cmp	lr, #1
   26214:	beq	26398 <fputs@plt+0x1140c>
   26218:	ldr	r1, [r2, #8]
   2621c:	cmp	r4, r1
   26220:	beq	2631c <fputs@plt+0x11390>
   26224:	str	r0, [r2, #20]
   26228:	ldr	r2, [r3, #12]
   2622c:	str	ip, [r3, #20]
   26230:	ldr	r1, [r2, #8]
   26234:	cmp	r1, #0
   26238:	str	r1, [r3, #12]
   2623c:	strne	r3, [r1, #16]
   26240:	ldr	r1, [r3, #16]
   26244:	cmp	r1, #0
   26248:	str	r1, [r2, #16]
   2624c:	streq	r2, [r6]
   26250:	beq	26264 <fputs@plt+0x112d8>
   26254:	ldr	lr, [r1, #8]
   26258:	cmp	r3, lr
   2625c:	streq	r2, [r1, #8]
   26260:	strne	r2, [r1, #12]
   26264:	str	r3, [r2, #8]
   26268:	str	r2, [r3, #16]
   2626c:	ldr	r2, [r4, #16]
   26270:	cmp	r2, #0
   26274:	beq	26380 <fputs@plt+0x113f4>
   26278:	ldr	r3, [r2, #20]
   2627c:	cmp	r3, #1
   26280:	bne	26380 <fputs@plt+0x113f4>
   26284:	ldr	r3, [r2, #16]
   26288:	ldr	r1, [r3, #8]
   2628c:	cmp	r2, r1
   26290:	bne	26204 <fputs@plt+0x11278>
   26294:	ldr	lr, [r3, #12]
   26298:	cmp	lr, #0
   2629c:	beq	262ac <fputs@plt+0x11320>
   262a0:	ldr	r5, [lr, #20]
   262a4:	cmp	r5, #1
   262a8:	beq	26408 <fputs@plt+0x1147c>
   262ac:	ldr	lr, [r2, #12]
   262b0:	cmp	lr, r4
   262b4:	beq	263ac <fputs@plt+0x11420>
   262b8:	str	r0, [r1, #20]
   262bc:	ldr	r2, [r3, #8]
   262c0:	str	ip, [r3, #20]
   262c4:	ldr	r1, [r2, #12]
   262c8:	cmp	r1, #0
   262cc:	str	r1, [r3, #8]
   262d0:	strne	r3, [r1, #16]
   262d4:	ldr	r1, [r3, #16]
   262d8:	cmp	r1, #0
   262dc:	str	r1, [r2, #16]
   262e0:	streq	r2, [r6]
   262e4:	beq	262f8 <fputs@plt+0x1136c>
   262e8:	ldr	lr, [r1, #8]
   262ec:	cmp	r3, lr
   262f0:	streq	r2, [r1, #8]
   262f4:	strne	r2, [r1, #12]
   262f8:	str	r3, [r2, #12]
   262fc:	str	r2, [r3, #16]
   26300:	b	2626c <fputs@plt+0x112e0>
   26304:	mov	r0, r7
   26308:	bl	14548 <free@plt>
   2630c:	mov	r0, r4
   26310:	bl	14548 <free@plt>
   26314:	mov	r0, r8
   26318:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2631c:	ldr	lr, [r1, #12]
   26320:	cmp	lr, #0
   26324:	str	lr, [r2, #8]
   26328:	beq	263fc <fputs@plt+0x11470>
   2632c:	str	r2, [lr, #16]
   26330:	ldr	lr, [r2, #16]
   26334:	cmp	lr, #0
   26338:	str	lr, [r1, #16]
   2633c:	streq	r1, [r6]
   26340:	beq	26354 <fputs@plt+0x113c8>
   26344:	ldr	r4, [lr, #8]
   26348:	cmp	r2, r4
   2634c:	streq	r1, [lr, #8]
   26350:	strne	r1, [lr, #12]
   26354:	str	r2, [r1, #12]
   26358:	mov	r4, r2
   2635c:	str	r1, [r2, #16]
   26360:	mov	r2, r1
   26364:	b	26224 <fputs@plt+0x11298>
   26368:	mov	r3, #1
   2636c:	str	r5, [r4, #16]
   26370:	str	r5, [r4, #12]
   26374:	str	r5, [r4, #8]
   26378:	str	r4, [r6]
   2637c:	str	r3, [r4, #20]
   26380:	ldr	r2, [r6]
   26384:	mov	r3, #0
   26388:	mov	r8, r3
   2638c:	str	r3, [r2, #20]
   26390:	mov	r0, r8
   26394:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26398:	str	r0, [r1, #20]
   2639c:	mov	r4, r3
   263a0:	str	r0, [r2, #20]
   263a4:	str	lr, [r3, #20]
   263a8:	b	2626c <fputs@plt+0x112e0>
   263ac:	ldr	lr, [r4, #8]
   263b0:	cmp	lr, #0
   263b4:	str	lr, [r2, #12]
   263b8:	beq	26428 <fputs@plt+0x1149c>
   263bc:	str	r2, [lr, #16]
   263c0:	ldr	lr, [r2, #16]
   263c4:	cmp	lr, #0
   263c8:	str	lr, [r4, #16]
   263cc:	streq	r4, [r6]
   263d0:	beq	263e4 <fputs@plt+0x11458>
   263d4:	ldr	r5, [lr, #8]
   263d8:	cmp	r2, r5
   263dc:	streq	r4, [lr, #8]
   263e0:	strne	r4, [lr, #12]
   263e4:	mov	lr, r4
   263e8:	str	r2, [r4, #8]
   263ec:	str	r4, [r2, #16]
   263f0:	mov	r4, r1
   263f4:	mov	r1, lr
   263f8:	b	262b8 <fputs@plt+0x1132c>
   263fc:	str	r3, [r1, #16]
   26400:	mov	lr, r3
   26404:	b	26344 <fputs@plt+0x113b8>
   26408:	str	r0, [lr, #20]
   2640c:	mov	r4, r3
   26410:	str	r0, [r2, #20]
   26414:	str	r5, [r3, #20]
   26418:	b	2626c <fputs@plt+0x112e0>
   2641c:	str	r4, [r5, #8]
   26420:	ldr	r2, [r4, #16]
   26424:	b	261f8 <fputs@plt+0x1126c>
   26428:	str	r3, [r4, #16]
   2642c:	mov	lr, r3
   26430:	b	263d4 <fputs@plt+0x11448>
   26434:	mvn	r8, #1
   26438:	b	26314 <fputs@plt+0x11388>
   2643c:	push	{r4, r5, r6, r7, r8, lr}
   26440:	mov	r6, r0
   26444:	mov	r0, r2
   26448:	mov	r4, r2
   2644c:	mov	r7, r1
   26450:	bl	14a7c <malloc@plt>
   26454:	subs	r5, r0, #0
   26458:	beq	26498 <fputs@plt+0x1150c>
   2645c:	mov	r2, r4
   26460:	mov	r1, r7
   26464:	bl	14788 <memcpy@plt>
   26468:	mov	r2, r4
   2646c:	mov	r1, r5
   26470:	mov	r0, r6
   26474:	bl	26160 <fputs@plt+0x111d4>
   26478:	subs	r4, r0, #0
   2647c:	bne	26488 <fputs@plt+0x114fc>
   26480:	mov	r0, r4
   26484:	pop	{r4, r5, r6, r7, r8, pc}
   26488:	mov	r0, r5
   2648c:	bl	14548 <free@plt>
   26490:	mov	r0, r4
   26494:	pop	{r4, r5, r6, r7, r8, pc}
   26498:	mvn	r4, #23
   2649c:	b	26480 <fputs@plt+0x114f4>
   264a0:	push	{r4, r5, r6, r7, r8, lr}
   264a4:	mov	r5, r0
   264a8:	ldr	r8, [pc, #188]	; 2656c <fputs@plt+0x115e0>
   264ac:	sub	sp, sp, #16
   264b0:	mov	r3, #0
   264b4:	ldr	r0, [r8]
   264b8:	mov	r7, r1
   264bc:	mov	r6, r2
   264c0:	str	r0, [sp, #12]
   264c4:	str	r3, [sp, #4]
   264c8:	str	r3, [sp, #8]
   264cc:	b	26510 <fputs@plt+0x11584>
   264d0:	add	r2, sp, #8
   264d4:	add	r1, sp, #4
   264d8:	mov	r0, r5
   264dc:	bl	23f44 <fputs@plt+0xefb8>
   264e0:	subs	r4, r0, #0
   264e4:	bne	26524 <fputs@plt+0x11598>
   264e8:	cmp	r6, #0
   264ec:	ldr	r2, [sp, #8]
   264f0:	beq	264fc <fputs@plt+0x11570>
   264f4:	cmp	r6, r2
   264f8:	bne	2654c <fputs@plt+0x115c0>
   264fc:	ldr	r1, [sp, #4]
   26500:	mov	r0, r7
   26504:	bl	26160 <fputs@plt+0x111d4>
   26508:	subs	r4, r0, #0
   2650c:	bne	26540 <fputs@plt+0x115b4>
   26510:	mov	r0, r5
   26514:	bl	1c04c <fputs@plt+0x70c0>
   26518:	cmp	r0, #0
   2651c:	bne	264d0 <fputs@plt+0x11544>
   26520:	mov	r4, r0
   26524:	ldr	r2, [sp, #12]
   26528:	ldr	r3, [r8]
   2652c:	mov	r0, r4
   26530:	cmp	r2, r3
   26534:	bne	26568 <fputs@plt+0x115dc>
   26538:	add	sp, sp, #16
   2653c:	pop	{r4, r5, r6, r7, r8, pc}
   26540:	ldr	r0, [sp, #4]
   26544:	bl	14548 <free@plt>
   26548:	b	26524 <fputs@plt+0x11598>
   2654c:	ldr	r1, [pc, #28]	; 26570 <fputs@plt+0x115e4>
   26550:	ldr	r0, [pc, #28]	; 26574 <fputs@plt+0x115e8>
   26554:	bl	2d990 <error@@Base>
   26558:	ldr	r0, [sp, #4]
   2655c:	bl	14548 <free@plt>
   26560:	mvn	r4, #3
   26564:	b	26524 <fputs@plt+0x11598>
   26568:	bl	14aac <__stack_chk_fail@plt>
   2656c:	andeq	r4, r7, r0, asr #19
   26570:	andeq	r4, r4, ip, lsl ip
   26574:	strdeq	r4, [r4], -r8
   26578:	push	{r4, r5, r6, lr}
   2657c:	subs	r4, r0, #0
   26580:	beq	265c4 <fputs@plt+0x11638>
   26584:	ldr	r6, [r1]
   26588:	ldr	r5, [r1, #4]
   2658c:	b	265a0 <fputs@plt+0x11614>
   26590:	beq	265c4 <fputs@plt+0x11638>
   26594:	ldr	r4, [r4, #12]
   26598:	cmp	r4, #0
   2659c:	beq	265c4 <fputs@plt+0x11638>
   265a0:	ldrd	r2, [r4]
   265a4:	mov	r1, r5
   265a8:	mov	r0, r6
   265ac:	bl	26118 <fputs@plt+0x1118c>
   265b0:	cmp	r0, #0
   265b4:	bge	26590 <fputs@plt+0x11604>
   265b8:	ldr	r4, [r4, #8]
   265bc:	cmp	r4, #0
   265c0:	bne	265a0 <fputs@plt+0x11614>
   265c4:	mov	r0, r4
   265c8:	pop	{r4, r5, r6, pc}
   265cc:	push	{r4, r5, r6, r7, r8, lr}
   265d0:	mov	r6, r1
   265d4:	ldr	r5, [pc, #460]	; 267a8 <fputs@plt+0x1181c>
   265d8:	sub	sp, sp, #40	; 0x28
   265dc:	mov	ip, #0
   265e0:	ldr	r1, [r5]
   265e4:	mov	r7, r0
   265e8:	str	r1, [sp, #36]	; 0x24
   265ec:	add	r2, sp, #12
   265f0:	mov	r0, r6
   265f4:	add	r3, sp, #16
   265f8:	mov	r1, #1
   265fc:	str	ip, [sp, #16]
   26600:	str	ip, [sp, #12]
   26604:	str	ip, [sp, #20]
   26608:	str	ip, [sp, #24]
   2660c:	str	ip, [sp, #28]
   26610:	str	ip, [sp, #32]
   26614:	bl	1df78 <fputs@plt+0x8fec>
   26618:	subs	r4, r0, #0
   2661c:	beq	2663c <fputs@plt+0x116b0>
   26620:	ldr	r2, [sp, #36]	; 0x24
   26624:	ldr	r3, [r5]
   26628:	mov	r0, r4
   2662c:	cmp	r2, r3
   26630:	bne	267a4 <fputs@plt+0x11818>
   26634:	add	sp, sp, #40	; 0x28
   26638:	pop	{r4, r5, r6, r7, r8, pc}
   2663c:	add	r1, sp, #12
   26640:	ldr	r0, [r7, #32]
   26644:	bl	26578 <fputs@plt+0x115ec>
   26648:	mov	r8, r0
   2664c:	ldr	r0, [sp, #12]
   26650:	bl	14548 <free@plt>
   26654:	cmp	r8, #0
   26658:	bne	26794 <fputs@plt+0x11808>
   2665c:	add	r3, sp, #16
   26660:	add	r2, sp, #12
   26664:	mov	r1, #2
   26668:	mov	r0, r6
   2666c:	str	r4, [sp, #12]
   26670:	str	r4, [sp, #16]
   26674:	str	r4, [sp, #20]
   26678:	str	r4, [sp, #24]
   2667c:	str	r4, [sp, #28]
   26680:	str	r4, [sp, #32]
   26684:	bl	1df78 <fputs@plt+0x8fec>
   26688:	subs	r4, r0, #0
   2668c:	bne	26620 <fputs@plt+0x11694>
   26690:	add	r1, sp, #12
   26694:	ldr	r0, [r7, #36]	; 0x24
   26698:	bl	26578 <fputs@plt+0x115ec>
   2669c:	mov	r8, r0
   266a0:	ldr	r0, [sp, #12]
   266a4:	bl	14548 <free@plt>
   266a8:	cmp	r8, #0
   266ac:	bne	26794 <fputs@plt+0x11808>
   266b0:	add	r2, sp, #16
   266b4:	add	r1, sp, #12
   266b8:	mov	r0, r6
   266bc:	str	r4, [sp, #12]
   266c0:	str	r4, [sp, #16]
   266c4:	str	r4, [sp, #20]
   266c8:	str	r4, [sp, #24]
   266cc:	str	r4, [sp, #28]
   266d0:	str	r4, [sp, #32]
   266d4:	bl	2548c <fputs@plt+0x10500>
   266d8:	subs	r4, r0, #0
   266dc:	bne	26620 <fputs@plt+0x11694>
   266e0:	add	r1, sp, #12
   266e4:	ldr	r0, [r7, #28]
   266e8:	bl	26578 <fputs@plt+0x115ec>
   266ec:	mov	r8, r0
   266f0:	ldr	r0, [sp, #12]
   266f4:	bl	14548 <free@plt>
   266f8:	cmp	r8, #0
   266fc:	bne	26794 <fputs@plt+0x11808>
   26700:	mov	r0, r6
   26704:	bl	1d514 <fputs@plt+0x8588>
   26708:	cmp	r0, #0
   2670c:	beq	26620 <fputs@plt+0x11694>
   26710:	ldr	r3, [r6, #52]	; 0x34
   26714:	add	r8, r7, #40	; 0x28
   26718:	add	r7, r7, #44	; 0x2c
   2671c:	ldr	r2, [r3, #56]	; 0x38
   26720:	mov	r1, r7
   26724:	str	r4, [sp]
   26728:	mov	r0, r8
   2672c:	add	r3, sp, #8
   26730:	bl	25f6c <fputs@plt+0x10fe0>
   26734:	cmp	r0, #0
   26738:	bne	2679c <fputs@plt+0x11810>
   2673c:	ldr	r1, [sp, #8]
   26740:	cmp	r1, #0
   26744:	beq	26758 <fputs@plt+0x117cc>
   26748:	add	r0, r6, #52	; 0x34
   2674c:	bl	26054 <fputs@plt+0x110c8>
   26750:	cmp	r0, #0
   26754:	bne	2679c <fputs@plt+0x11810>
   26758:	mov	r2, #0
   2675c:	add	r3, sp, #8
   26760:	mov	r1, r7
   26764:	mov	r0, r8
   26768:	str	r2, [sp]
   2676c:	bl	25f6c <fputs@plt+0x10fe0>
   26770:	cmp	r0, #0
   26774:	bne	2679c <fputs@plt+0x11810>
   26778:	ldr	r1, [sp, #8]
   2677c:	cmp	r1, #0
   26780:	beq	26620 <fputs@plt+0x11694>
   26784:	add	r0, r6, #52	; 0x34
   26788:	bl	26054 <fputs@plt+0x110c8>
   2678c:	mov	r4, r0
   26790:	b	26620 <fputs@plt+0x11694>
   26794:	mvn	r4, #50	; 0x32
   26798:	b	26620 <fputs@plt+0x11694>
   2679c:	mov	r4, r0
   267a0:	b	26620 <fputs@plt+0x11694>
   267a4:	bl	14aac <__stack_chk_fail@plt>
   267a8:	andeq	r4, r7, r0, asr #19
   267ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   267b0:	sub	sp, sp, #12
   267b4:	mov	r4, r0
   267b8:	str	r0, [sp, #4]
   267bc:	ldr	r0, [r0, #24]
   267c0:	bl	14548 <free@plt>
   267c4:	ldr	r4, [r4, #28]
   267c8:	cmp	r4, #0
   267cc:	bne	267d8 <fputs@plt+0x1184c>
   267d0:	b	2681c <fputs@plt+0x11890>
   267d4:	mov	r4, r3
   267d8:	ldr	r3, [r4, #8]
   267dc:	cmp	r3, #0
   267e0:	bne	267d4 <fputs@plt+0x11848>
   267e4:	ldr	r3, [sp, #4]
   267e8:	add	r6, r3, #28
   267ec:	mov	r0, r4
   267f0:	bl	25efc <fputs@plt+0x10f70>
   267f4:	mov	r1, r4
   267f8:	mov	r5, r0
   267fc:	mov	r0, r6
   26800:	bl	25ab8 <fputs@plt+0x10b2c>
   26804:	ldr	r0, [r4]
   26808:	bl	14548 <free@plt>
   2680c:	mov	r0, r4
   26810:	bl	14548 <free@plt>
   26814:	subs	r4, r5, #0
   26818:	bne	267ec <fputs@plt+0x11860>
   2681c:	ldr	r3, [sp, #4]
   26820:	ldr	r4, [r3, #32]
   26824:	cmp	r4, #0
   26828:	bne	26834 <fputs@plt+0x118a8>
   2682c:	b	26878 <fputs@plt+0x118ec>
   26830:	mov	r4, r3
   26834:	ldr	r3, [r4, #8]
   26838:	cmp	r3, #0
   2683c:	bne	26830 <fputs@plt+0x118a4>
   26840:	ldr	r3, [sp, #4]
   26844:	add	r6, r3, #32
   26848:	mov	r0, r4
   2684c:	bl	25efc <fputs@plt+0x10f70>
   26850:	mov	r1, r4
   26854:	mov	r5, r0
   26858:	mov	r0, r6
   2685c:	bl	25ab8 <fputs@plt+0x10b2c>
   26860:	ldr	r0, [r4]
   26864:	bl	14548 <free@plt>
   26868:	mov	r0, r4
   2686c:	bl	14548 <free@plt>
   26870:	subs	r4, r5, #0
   26874:	bne	26848 <fputs@plt+0x118bc>
   26878:	ldr	r3, [sp, #4]
   2687c:	ldr	r4, [r3, #36]	; 0x24
   26880:	cmp	r4, #0
   26884:	bne	26890 <fputs@plt+0x11904>
   26888:	b	268d4 <fputs@plt+0x11948>
   2688c:	mov	r4, r3
   26890:	ldr	r3, [r4, #8]
   26894:	cmp	r3, #0
   26898:	bne	2688c <fputs@plt+0x11900>
   2689c:	ldr	r3, [sp, #4]
   268a0:	add	r6, r3, #36	; 0x24
   268a4:	mov	r0, r4
   268a8:	bl	25efc <fputs@plt+0x10f70>
   268ac:	mov	r1, r4
   268b0:	mov	r5, r0
   268b4:	mov	r0, r6
   268b8:	bl	25ab8 <fputs@plt+0x10b2c>
   268bc:	ldr	r0, [r4]
   268c0:	bl	14548 <free@plt>
   268c4:	mov	r0, r4
   268c8:	bl	14548 <free@plt>
   268cc:	subs	r4, r5, #0
   268d0:	bne	268a4 <fputs@plt+0x11918>
   268d4:	ldr	r3, [sp, #4]
   268d8:	ldr	r6, [r3, #40]	; 0x28
   268dc:	cmp	r6, #0
   268e0:	beq	26c88 <fputs@plt+0x11cfc>
   268e4:	mov	fp, #1
   268e8:	ldr	sl, [r6, #12]
   268ec:	ldr	r3, [r6, #16]
   268f0:	cmp	sl, #0
   268f4:	strne	r3, [sl, #16]
   268f8:	beq	26d4c <fputs@plt+0x11dc0>
   268fc:	ldrd	r2, [r6, #12]
   26900:	str	r2, [r3]
   26904:	ldr	r4, [r6, #4]
   26908:	cmp	r4, #0
   2690c:	bne	26918 <fputs@plt+0x1198c>
   26910:	b	26950 <fputs@plt+0x119c4>
   26914:	mov	r4, r3
   26918:	ldr	r3, [r4, #16]
   2691c:	cmp	r3, #0
   26920:	bne	26914 <fputs@plt+0x11988>
   26924:	add	r7, r6, #4
   26928:	mov	r0, r4
   2692c:	bl	259d8 <fputs@plt+0x10a4c>
   26930:	mov	r1, r4
   26934:	mov	r5, r0
   26938:	mov	r0, r7
   2693c:	bl	25594 <fputs@plt+0x10608>
   26940:	mov	r0, r4
   26944:	bl	14548 <free@plt>
   26948:	subs	r4, r5, #0
   2694c:	bne	26928 <fputs@plt+0x1199c>
   26950:	ldr	r4, [r6, #8]
   26954:	cmp	r4, #0
   26958:	bne	26964 <fputs@plt+0x119d8>
   2695c:	b	26c78 <fputs@plt+0x11cec>
   26960:	mov	r4, r1
   26964:	ldr	r1, [r4, #4]
   26968:	cmp	r1, #0
   2696c:	bne	26960 <fputs@plt+0x119d4>
   26970:	mov	r7, r1
   26974:	str	sl, [sp]
   26978:	mov	r0, r4
   2697c:	bl	25a48 <fputs@plt+0x10abc>
   26980:	ldr	lr, [r4, #8]
   26984:	cmp	r1, #0
   26988:	mov	r8, r0
   2698c:	beq	26c30 <fputs@plt+0x11ca4>
   26990:	cmp	lr, #0
   26994:	movne	r5, lr
   26998:	bne	269a4 <fputs@plt+0x11a18>
   2699c:	b	26c60 <fputs@plt+0x11cd4>
   269a0:	mov	r5, r3
   269a4:	ldr	r3, [r5, #4]
   269a8:	cmp	r3, #0
   269ac:	bne	269a0 <fputs@plt+0x11a14>
   269b0:	ldr	lr, [r5, #8]
   269b4:	ldr	ip, [r5, #12]
   269b8:	cmp	lr, #0
   269bc:	ldr	r9, [r5, #16]
   269c0:	strne	ip, [lr, #12]
   269c4:	cmp	ip, #0
   269c8:	streq	lr, [r6, #8]
   269cc:	beq	269e0 <fputs@plt+0x11a54>
   269d0:	ldr	r3, [ip, #4]
   269d4:	cmp	r5, r3
   269d8:	streq	lr, [ip, #4]
   269dc:	strne	lr, [ip, #8]
   269e0:	ldmib	r4, {r0, r1, r2, r3}
   269e4:	ldr	sl, [r5, #12]
   269e8:	stmib	r5, {r0, r1, r2, r3}
   269ec:	cmp	sl, r4
   269f0:	ldr	r3, [r4, #12]
   269f4:	moveq	ip, r5
   269f8:	cmp	r3, #0
   269fc:	streq	r5, [r6, #8]
   26a00:	beq	26a14 <fputs@plt+0x11a88>
   26a04:	ldr	r2, [r3, #4]
   26a08:	cmp	r2, r4
   26a0c:	streq	r5, [r3, #4]
   26a10:	strne	r5, [r3, #8]
   26a14:	ldr	r3, [r4, #4]
   26a18:	str	r5, [r3, #12]
   26a1c:	ldr	r3, [r4, #8]
   26a20:	cmp	r3, #0
   26a24:	strne	r5, [r3, #12]
   26a28:	cmp	ip, #0
   26a2c:	beq	26a40 <fputs@plt+0x11ab4>
   26a30:	mov	r3, ip
   26a34:	ldr	r3, [r3, #12]
   26a38:	cmp	r3, #0
   26a3c:	bne	26a34 <fputs@plt+0x11aa8>
   26a40:	cmp	r9, #0
   26a44:	beq	26ab8 <fputs@plt+0x11b2c>
   26a48:	ldr	r0, [r4]
   26a4c:	bl	14548 <free@plt>
   26a50:	mov	r0, r4
   26a54:	bl	14548 <free@plt>
   26a58:	cmp	r8, #0
   26a5c:	beq	26c74 <fputs@plt+0x11ce8>
   26a60:	ldr	r1, [r8, #4]
   26a64:	mov	r4, r8
   26a68:	b	26978 <fputs@plt+0x119ec>
   26a6c:	ldr	r1, [r3, #16]
   26a70:	cmp	r1, #1
   26a74:	beq	26b90 <fputs@plt+0x11c04>
   26a78:	ldr	r2, [r3, #4]
   26a7c:	cmp	r2, #0
   26a80:	beq	26a90 <fputs@plt+0x11b04>
   26a84:	ldr	r1, [r2, #16]
   26a88:	cmp	r1, #0
   26a8c:	bne	26ce4 <fputs@plt+0x11d58>
   26a90:	ldr	r1, [r3, #8]
   26a94:	cmp	r1, #0
   26a98:	beq	26aa8 <fputs@plt+0x11b1c>
   26a9c:	ldr	r0, [r1, #16]
   26aa0:	cmp	r0, #0
   26aa4:	bne	26c90 <fputs@plt+0x11d04>
   26aa8:	str	fp, [r3, #16]
   26aac:	ldr	r3, [ip, #12]
   26ab0:	mov	lr, ip
   26ab4:	mov	ip, r3
   26ab8:	cmp	lr, #0
   26abc:	beq	26acc <fputs@plt+0x11b40>
   26ac0:	ldr	r3, [lr, #16]
   26ac4:	cmp	r3, #0
   26ac8:	bne	26d44 <fputs@plt+0x11db8>
   26acc:	ldr	r3, [r6, #8]
   26ad0:	cmp	lr, r3
   26ad4:	beq	26b80 <fputs@plt+0x11bf4>
   26ad8:	ldr	r3, [ip, #4]
   26adc:	cmp	r3, lr
   26ae0:	bne	26a6c <fputs@plt+0x11ae0>
   26ae4:	ldr	r3, [ip, #8]
   26ae8:	ldr	r1, [r3, #16]
   26aec:	cmp	r1, #1
   26af0:	beq	26be0 <fputs@plt+0x11c54>
   26af4:	ldr	r2, [r3, #4]
   26af8:	cmp	r2, #0
   26afc:	beq	26b0c <fputs@plt+0x11b80>
   26b00:	ldr	r1, [r2, #16]
   26b04:	cmp	r1, #0
   26b08:	bne	26d58 <fputs@plt+0x11dcc>
   26b0c:	ldr	r2, [r3, #8]
   26b10:	cmp	r2, #0
   26b14:	beq	26aa8 <fputs@plt+0x11b1c>
   26b18:	ldr	r2, [r2, #16]
   26b1c:	cmp	r2, #0
   26b20:	beq	26aa8 <fputs@plt+0x11b1c>
   26b24:	ldr	r2, [ip, #16]
   26b28:	str	r2, [r3, #16]
   26b2c:	str	r7, [ip, #16]
   26b30:	ldr	r3, [r3, #8]
   26b34:	cmp	r3, #0
   26b38:	strne	r7, [r3, #16]
   26b3c:	ldr	r3, [ip, #8]
   26b40:	ldr	r2, [r3, #4]
   26b44:	cmp	r2, #0
   26b48:	str	r2, [ip, #8]
   26b4c:	strne	ip, [r2, #12]
   26b50:	ldr	r2, [ip, #12]
   26b54:	cmp	r2, #0
   26b58:	str	r2, [r3, #12]
   26b5c:	streq	r3, [r6, #8]
   26b60:	beq	26b74 <fputs@plt+0x11be8>
   26b64:	ldr	r1, [r2, #4]
   26b68:	cmp	ip, r1
   26b6c:	streq	r3, [r2, #4]
   26b70:	strne	r3, [r2, #8]
   26b74:	str	ip, [r3, #4]
   26b78:	str	r3, [ip, #12]
   26b7c:	ldr	r3, [r6, #8]
   26b80:	cmp	r3, #0
   26b84:	beq	26a48 <fputs@plt+0x11abc>
   26b88:	str	r7, [r3, #16]
   26b8c:	b	26a48 <fputs@plt+0x11abc>
   26b90:	str	r7, [r3, #16]
   26b94:	ldr	r2, [ip, #4]
   26b98:	str	r1, [ip, #16]
   26b9c:	ldr	r3, [r2, #8]
   26ba0:	cmp	r3, #0
   26ba4:	str	r3, [ip, #4]
   26ba8:	strne	ip, [r3, #12]
   26bac:	ldr	r3, [ip, #12]
   26bb0:	cmp	r3, #0
   26bb4:	str	r3, [r2, #12]
   26bb8:	streq	r2, [r6, #8]
   26bbc:	beq	26bd0 <fputs@plt+0x11c44>
   26bc0:	ldr	r1, [r3, #4]
   26bc4:	cmp	ip, r1
   26bc8:	streq	r2, [r3, #4]
   26bcc:	strne	r2, [r3, #8]
   26bd0:	str	ip, [r2, #8]
   26bd4:	str	r2, [ip, #12]
   26bd8:	ldr	r3, [ip, #4]
   26bdc:	b	26a78 <fputs@plt+0x11aec>
   26be0:	str	r7, [r3, #16]
   26be4:	ldr	r2, [ip, #8]
   26be8:	str	r1, [ip, #16]
   26bec:	ldr	r3, [r2, #4]
   26bf0:	cmp	r3, #0
   26bf4:	str	r3, [ip, #8]
   26bf8:	strne	ip, [r3, #12]
   26bfc:	ldr	r3, [ip, #12]
   26c00:	cmp	r3, #0
   26c04:	str	r3, [r2, #12]
   26c08:	streq	r2, [r6, #8]
   26c0c:	beq	26c20 <fputs@plt+0x11c94>
   26c10:	ldr	r1, [r3, #4]
   26c14:	cmp	ip, r1
   26c18:	streq	r2, [r3, #4]
   26c1c:	strne	r2, [r3, #8]
   26c20:	str	ip, [r2, #4]
   26c24:	str	r2, [ip, #12]
   26c28:	ldr	r3, [ip, #8]
   26c2c:	b	26af4 <fputs@plt+0x11b68>
   26c30:	cmp	lr, #0
   26c34:	ldr	ip, [r4, #12]
   26c38:	ldr	r9, [r4, #16]
   26c3c:	bne	26c6c <fputs@plt+0x11ce0>
   26c40:	cmp	ip, #0
   26c44:	streq	lr, [r6, #8]
   26c48:	beq	26a40 <fputs@plt+0x11ab4>
   26c4c:	ldr	r3, [ip, #4]
   26c50:	cmp	r3, r4
   26c54:	streq	lr, [ip, #4]
   26c58:	strne	lr, [ip, #8]
   26c5c:	b	26a40 <fputs@plt+0x11ab4>
   26c60:	ldr	ip, [r4, #12]
   26c64:	ldr	r9, [r4, #16]
   26c68:	mov	lr, r1
   26c6c:	str	ip, [lr, #12]
   26c70:	b	26c40 <fputs@plt+0x11cb4>
   26c74:	ldr	sl, [sp]
   26c78:	ldr	r0, [r6]
   26c7c:	bl	1d72c <fputs@plt+0x87a0>
   26c80:	subs	r6, sl, #0
   26c84:	bne	268e8 <fputs@plt+0x1195c>
   26c88:	add	sp, sp, #12
   26c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26c90:	cmp	r2, #0
   26c94:	bne	26dc0 <fputs@plt+0x11e34>
   26c98:	str	r7, [r1, #16]
   26c9c:	ldr	r2, [r3, #8]
   26ca0:	str	fp, [r3, #16]
   26ca4:	ldr	r1, [r2, #4]
   26ca8:	cmp	r1, #0
   26cac:	str	r1, [r3, #8]
   26cb0:	strne	r3, [r1, #12]
   26cb4:	ldr	r1, [r3, #12]
   26cb8:	cmp	r1, #0
   26cbc:	str	r1, [r2, #12]
   26cc0:	streq	r2, [r6, #8]
   26cc4:	beq	26cd8 <fputs@plt+0x11d4c>
   26cc8:	ldr	r0, [r1, #4]
   26ccc:	cmp	r3, r0
   26cd0:	streq	r2, [r1, #4]
   26cd4:	strne	r2, [r1, #8]
   26cd8:	str	r3, [r2, #4]
   26cdc:	str	r2, [r3, #12]
   26ce0:	ldr	r3, [ip, #4]
   26ce4:	ldr	r2, [ip, #16]
   26ce8:	str	r2, [r3, #16]
   26cec:	str	r7, [ip, #16]
   26cf0:	ldr	r3, [r3, #4]
   26cf4:	cmp	r3, #0
   26cf8:	strne	r7, [r3, #16]
   26cfc:	ldr	r3, [ip, #4]
   26d00:	ldr	r2, [r3, #8]
   26d04:	cmp	r2, #0
   26d08:	str	r2, [ip, #4]
   26d0c:	strne	ip, [r2, #12]
   26d10:	ldr	r2, [ip, #12]
   26d14:	cmp	r2, #0
   26d18:	str	r2, [r3, #12]
   26d1c:	streq	r3, [r6, #8]
   26d20:	beq	26d34 <fputs@plt+0x11da8>
   26d24:	ldr	r1, [r2, #4]
   26d28:	cmp	ip, r1
   26d2c:	streq	r3, [r2, #4]
   26d30:	strne	r3, [r2, #8]
   26d34:	str	ip, [r3, #8]
   26d38:	str	r3, [ip, #12]
   26d3c:	ldr	r3, [r6, #8]
   26d40:	b	26b80 <fputs@plt+0x11bf4>
   26d44:	mov	r3, lr
   26d48:	b	26b88 <fputs@plt+0x11bfc>
   26d4c:	ldr	r2, [sp, #4]
   26d50:	str	r3, [r2, #44]	; 0x2c
   26d54:	b	268fc <fputs@plt+0x11970>
   26d58:	ldr	r1, [r3, #8]
   26d5c:	cmp	r1, #0
   26d60:	beq	26d70 <fputs@plt+0x11de4>
   26d64:	ldr	r1, [r1, #16]
   26d68:	cmp	r1, #0
   26d6c:	bne	26b24 <fputs@plt+0x11b98>
   26d70:	str	r7, [r2, #16]
   26d74:	ldr	r2, [r3, #4]
   26d78:	str	fp, [r3, #16]
   26d7c:	ldr	r1, [r2, #8]
   26d80:	cmp	r1, #0
   26d84:	str	r1, [r3, #4]
   26d88:	strne	r3, [r1, #12]
   26d8c:	ldr	r1, [r3, #12]
   26d90:	cmp	r1, #0
   26d94:	str	r1, [r2, #12]
   26d98:	streq	r2, [r6, #8]
   26d9c:	beq	26db0 <fputs@plt+0x11e24>
   26da0:	ldr	r0, [r1, #4]
   26da4:	cmp	r3, r0
   26da8:	streq	r2, [r1, #4]
   26dac:	strne	r2, [r1, #8]
   26db0:	str	r3, [r2, #8]
   26db4:	str	r2, [r3, #12]
   26db8:	ldr	r3, [ip, #8]
   26dbc:	b	26b24 <fputs@plt+0x11b98>
   26dc0:	ldr	r2, [r2, #16]
   26dc4:	cmp	r2, #0
   26dc8:	beq	26c98 <fputs@plt+0x11d0c>
   26dcc:	b	26ce4 <fputs@plt+0x11d58>
   26dd0:	push	{r4, lr}
   26dd4:	mov	r1, #48	; 0x30
   26dd8:	mov	r0, #1
   26ddc:	bl	14314 <calloc@plt>
   26de0:	cmp	r0, #0
   26de4:	popeq	{r4, pc}
   26de8:	mov	r2, r0
   26dec:	mov	r3, #0
   26df0:	str	r3, [r0, #28]
   26df4:	str	r3, [r0, #32]
   26df8:	str	r3, [r0, #36]	; 0x24
   26dfc:	str	r3, [r2, #40]!	; 0x28
   26e00:	str	r2, [r0, #44]	; 0x2c
   26e04:	pop	{r4, pc}
   26e08:	cmp	r0, #0
   26e0c:	bxeq	lr
   26e10:	b	267ac <fputs@plt+0x11820>
   26e14:	strd	r2, [r0]
   26e18:	bx	lr
   26e1c:	push	{r4, r5, r6, lr}
   26e20:	mov	r5, r1
   26e24:	mov	r4, r0
   26e28:	ldr	r0, [r0, #24]
   26e2c:	bl	14548 <free@plt>
   26e30:	mov	r0, r5
   26e34:	bl	14a70 <strdup@plt>
   26e38:	cmp	r0, #0
   26e3c:	str	r0, [r4, #24]
   26e40:	mvneq	r0, #1
   26e44:	movne	r0, #0
   26e48:	pop	{r4, r5, r6, pc}
   26e4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26e50:	sub	sp, sp, #84	; 0x54
   26e54:	mov	r6, r2
   26e58:	mov	r7, r3
   26e5c:	ldrd	r2, [sp, #120]	; 0x78
   26e60:	ldr	r9, [pc, #1340]	; 273a4 <fputs@plt+0x12418>
   26e64:	cmp	r7, r3
   26e68:	cmpeq	r6, r2
   26e6c:	movhi	r3, #1
   26e70:	movls	r3, #0
   26e74:	orrs	r2, r6, r7
   26e78:	moveq	r3, #1
   26e7c:	ldr	ip, [r9]
   26e80:	cmp	r3, #0
   26e84:	str	ip, [sp, #76]	; 0x4c
   26e88:	bne	27390 <fputs@plt+0x12404>
   26e8c:	mov	r3, #1
   26e90:	mov	r2, r1
   26e94:	str	r3, [sp]
   26e98:	add	r1, r0, #44	; 0x2c
   26e9c:	add	r3, sp, #36	; 0x24
   26ea0:	add	r0, r0, #40	; 0x28
   26ea4:	bl	25f6c <fputs@plt+0x10fe0>
   26ea8:	subs	r8, r0, #0
   26eac:	beq	26ecc <fputs@plt+0x11f40>
   26eb0:	ldr	r2, [sp, #76]	; 0x4c
   26eb4:	ldr	r3, [r9]
   26eb8:	mov	r0, r8
   26ebc:	cmp	r2, r3
   26ec0:	bne	273a0 <fputs@plt+0x12414>
   26ec4:	add	sp, sp, #84	; 0x54
   26ec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26ecc:	ldr	r5, [sp, #36]	; 0x24
   26ed0:	ldrd	r2, [sp, #120]	; 0x78
   26ed4:	str	r8, [sp, #56]	; 0x38
   26ed8:	ldr	r4, [r5, #4]
   26edc:	strd	r2, [sp, #48]	; 0x30
   26ee0:	cmp	r4, #0
   26ee4:	add	r3, r5, #4
   26ee8:	strd	r6, [sp, #40]	; 0x28
   26eec:	str	r3, [sp, #12]
   26ef0:	str	r8, [sp, #60]	; 0x3c
   26ef4:	str	r8, [sp, #64]	; 0x40
   26ef8:	str	r8, [sp, #68]	; 0x44
   26efc:	beq	26f54 <fputs@plt+0x11fc8>
   26f00:	mov	ip, r8
   26f04:	ldrd	r2, [r4]
   26f08:	ldrd	r0, [sp, #120]	; 0x78
   26f0c:	cmp	r1, r3
   26f10:	cmpeq	r0, r2
   26f14:	bcc	26f28 <fputs@plt+0x11f9c>
   26f18:	ldrd	r0, [r4, #8]
   26f1c:	cmp	r7, r1
   26f20:	cmpeq	r6, r0
   26f24:	bls	26ff4 <fputs@plt+0x12068>
   26f28:	cmp	r7, r3
   26f2c:	cmpeq	r6, r2
   26f30:	ldr	r3, [r4, #16]
   26f34:	ldr	r2, [r4, #20]
   26f38:	movcc	ip, r4
   26f3c:	movcs	r4, r2
   26f40:	movcc	r4, r3
   26f44:	cmp	r4, #0
   26f48:	bne	26f04 <fputs@plt+0x11f78>
   26f4c:	cmp	ip, #0
   26f50:	bne	272e8 <fputs@plt+0x1235c>
   26f54:	mov	r0, #32
   26f58:	bl	14a7c <malloc@plt>
   26f5c:	subs	r4, r0, #0
   26f60:	beq	27398 <fputs@plt+0x1240c>
   26f64:	add	lr, sp, #40	; 0x28
   26f68:	mov	ip, r4
   26f6c:	ldm	lr!, {r0, r1, r2, r3}
   26f70:	stmia	ip!, {r0, r1, r2, r3}
   26f74:	ldm	lr, {r0, r1, r2, r3}
   26f78:	stm	ip, {r0, r1, r2, r3}
   26f7c:	ldr	ip, [r5, #4]
   26f80:	cmp	ip, #0
   26f84:	beq	27374 <fputs@plt+0x123e8>
   26f88:	mov	lr, r5
   26f8c:	str	r8, [sp, #16]
   26f90:	mov	r8, r4
   26f94:	ldrd	r4, [sp, #120]	; 0x78
   26f98:	b	26fc4 <fputs@plt+0x12038>
   26f9c:	cmp	r7, r3
   26fa0:	cmpeq	r6, r2
   26fa4:	ldr	r2, [ip, #16]
   26fa8:	ldr	r3, [ip, #20]
   26fac:	movcc	r3, r2
   26fb0:	movcs	r1, #1
   26fb4:	mvncc	r1, #0
   26fb8:	cmp	r3, #0
   26fbc:	beq	2713c <fputs@plt+0x121b0>
   26fc0:	mov	ip, r3
   26fc4:	ldrd	r2, [ip]
   26fc8:	cmp	r5, r3
   26fcc:	cmpeq	r4, r2
   26fd0:	bcc	26f9c <fputs@plt+0x12010>
   26fd4:	ldrd	r0, [ip, #8]
   26fd8:	cmp	r7, r1
   26fdc:	cmpeq	r6, r0
   26fe0:	bhi	26f9c <fputs@plt+0x12010>
   26fe4:	mov	r0, r8
   26fe8:	bl	14548 <free@plt>
   26fec:	mvn	r8, #0
   26ff0:	b	26eb0 <fputs@plt+0x11f24>
   26ff4:	strd	r0, [sp, #16]
   26ff8:	cmp	r7, r3
   26ffc:	cmpeq	r6, r2
   27000:	ldrd	r0, [sp, #16]
   27004:	ldrd	r2, [sp, #120]	; 0x78
   27008:	strdcc	r6, [r4]
   2700c:	cmp	r3, r1
   27010:	cmpeq	r2, r0
   27014:	strdhi	r2, [r4, #8]
   27018:	ldr	r5, [r4, #16]
   2701c:	cmp	r5, #0
   27020:	bne	2702c <fputs@plt+0x120a0>
   27024:	b	2708c <fputs@plt+0x12100>
   27028:	mov	r5, r3
   2702c:	ldr	r3, [r5, #20]
   27030:	cmp	r3, #0
   27034:	bne	27028 <fputs@plt+0x1209c>
   27038:	ldrd	r0, [r4]
   2703c:	orrs	r3, r0, r1
   27040:	beq	2706c <fputs@plt+0x120e0>
   27044:	ldrd	r2, [r5, #8]
   27048:	subs	r6, r0, #1
   2704c:	sbc	r7, r1, #0
   27050:	cmp	r3, r7
   27054:	cmpeq	r2, r6
   27058:	bcc	270d0 <fputs@plt+0x12144>
   2705c:	ldrd	r2, [r5]
   27060:	cmp	r1, r3
   27064:	cmpeq	r0, r2
   27068:	strdhi	r2, [r4]
   2706c:	mov	r1, r5
   27070:	ldr	r0, [sp, #12]
   27074:	bl	25594 <fputs@plt+0x10608>
   27078:	mov	r0, r5
   2707c:	bl	14548 <free@plt>
   27080:	ldr	r5, [r4, #16]
   27084:	cmp	r5, #0
   27088:	bne	2702c <fputs@plt+0x120a0>
   2708c:	ldr	r5, [r4, #24]
   27090:	cmp	r5, #0
   27094:	beq	270d0 <fputs@plt+0x12144>
   27098:	ldr	r3, [r5, #20]
   2709c:	cmp	r4, r3
   270a0:	movne	r2, r4
   270a4:	bne	270c0 <fputs@plt+0x12134>
   270a8:	b	27038 <fputs@plt+0x120ac>
   270ac:	ldr	r3, [r5, #24]
   270b0:	mov	r2, r5
   270b4:	cmp	r3, #0
   270b8:	beq	270d0 <fputs@plt+0x12144>
   270bc:	mov	r5, r3
   270c0:	ldr	r3, [r5, #16]
   270c4:	cmp	r3, r2
   270c8:	beq	270ac <fputs@plt+0x12120>
   270cc:	b	27038 <fputs@plt+0x120ac>
   270d0:	mvn	r6, #0
   270d4:	mvn	r7, #0
   270d8:	b	27128 <fputs@plt+0x1219c>
   270dc:	ldrd	r2, [r4, #8]
   270e0:	cmp	r3, r7
   270e4:	cmpeq	r2, r6
   270e8:	beq	27114 <fputs@plt+0x12188>
   270ec:	ldrd	r0, [r5]
   270f0:	adds	sl, r2, #1
   270f4:	adc	fp, r3, #0
   270f8:	cmp	r1, fp
   270fc:	cmpeq	r0, sl
   27100:	bhi	26eb0 <fputs@plt+0x11f24>
   27104:	ldrd	r0, [r5, #8]
   27108:	cmp	r3, r1
   2710c:	cmpeq	r2, r0
   27110:	strdcc	r0, [r4, #8]
   27114:	mov	r1, r5
   27118:	ldr	r0, [sp, #12]
   2711c:	bl	25594 <fputs@plt+0x10608>
   27120:	mov	r0, r5
   27124:	bl	14548 <free@plt>
   27128:	mov	r0, r4
   2712c:	bl	259d8 <fputs@plt+0x10a4c>
   27130:	subs	r5, r0, #0
   27134:	bne	270dc <fputs@plt+0x12150>
   27138:	b	26eb0 <fputs@plt+0x11f24>
   2713c:	mov	r4, r8
   27140:	ldr	r8, [sp, #16]
   27144:	mov	r5, lr
   27148:	cmn	r1, #1
   2714c:	mov	r3, #1
   27150:	str	ip, [r4, #24]
   27154:	str	r3, [r4, #28]
   27158:	strne	r4, [ip, #20]
   2715c:	streq	r4, [ip, #16]
   27160:	mov	r0, r4
   27164:	mov	ip, #0
   27168:	mov	lr, #1
   2716c:	ldr	r2, [r0, #24]
   27170:	cmp	r2, #0
   27174:	beq	27208 <fputs@plt+0x1227c>
   27178:	ldr	r3, [r2, #28]
   2717c:	cmp	r3, #1
   27180:	bne	27208 <fputs@plt+0x1227c>
   27184:	ldr	r3, [r2, #24]
   27188:	ldr	r1, [r3, #16]
   2718c:	cmp	r2, r1
   27190:	beq	27218 <fputs@plt+0x1228c>
   27194:	cmp	r1, #0
   27198:	beq	271a8 <fputs@plt+0x1221c>
   2719c:	ldr	r6, [r1, #28]
   271a0:	cmp	r6, #1
   271a4:	beq	272d4 <fputs@plt+0x12348>
   271a8:	ldr	r1, [r2, #16]
   271ac:	cmp	r0, r1
   271b0:	beq	27288 <fputs@plt+0x122fc>
   271b4:	str	ip, [r2, #28]
   271b8:	ldr	r2, [r3, #20]
   271bc:	str	lr, [r3, #28]
   271c0:	ldr	r1, [r2, #16]
   271c4:	cmp	r1, #0
   271c8:	str	r1, [r3, #20]
   271cc:	strne	r3, [r1, #24]
   271d0:	ldr	r1, [r3, #24]
   271d4:	cmp	r1, #0
   271d8:	str	r1, [r2, #24]
   271dc:	streq	r2, [r5, #4]
   271e0:	beq	271f4 <fputs@plt+0x12268>
   271e4:	ldr	r6, [r1, #16]
   271e8:	cmp	r3, r6
   271ec:	streq	r2, [r1, #16]
   271f0:	strne	r2, [r1, #20]
   271f4:	str	r3, [r2, #16]
   271f8:	str	r2, [r3, #24]
   271fc:	ldr	r2, [r0, #24]
   27200:	cmp	r2, #0
   27204:	bne	27178 <fputs@plt+0x121ec>
   27208:	ldr	r3, [r5, #4]
   2720c:	mov	r2, #0
   27210:	str	r2, [r3, #28]
   27214:	b	27018 <fputs@plt+0x1208c>
   27218:	ldr	r1, [r3, #20]
   2721c:	cmp	r1, #0
   27220:	beq	27230 <fputs@plt+0x122a4>
   27224:	ldr	r6, [r1, #28]
   27228:	cmp	r6, #1
   2722c:	beq	272d4 <fputs@plt+0x12348>
   27230:	ldr	r1, [r2, #20]
   27234:	cmp	r1, r0
   27238:	beq	27318 <fputs@plt+0x1238c>
   2723c:	str	ip, [r2, #28]
   27240:	ldr	r2, [r3, #16]
   27244:	str	lr, [r3, #28]
   27248:	ldr	r1, [r2, #20]
   2724c:	cmp	r1, #0
   27250:	str	r1, [r3, #16]
   27254:	strne	r3, [r1, #24]
   27258:	ldr	r1, [r3, #24]
   2725c:	cmp	r1, #0
   27260:	str	r1, [r2, #24]
   27264:	streq	r2, [r5, #4]
   27268:	beq	2727c <fputs@plt+0x122f0>
   2726c:	ldr	r6, [r1, #16]
   27270:	cmp	r3, r6
   27274:	streq	r2, [r1, #16]
   27278:	strne	r2, [r1, #20]
   2727c:	str	r3, [r2, #20]
   27280:	str	r2, [r3, #24]
   27284:	b	2716c <fputs@plt+0x121e0>
   27288:	ldr	r0, [r1, #20]
   2728c:	cmp	r0, #0
   27290:	str	r0, [r2, #16]
   27294:	beq	27368 <fputs@plt+0x123dc>
   27298:	str	r2, [r0, #24]
   2729c:	ldr	r0, [r2, #24]
   272a0:	cmp	r0, #0
   272a4:	str	r0, [r1, #24]
   272a8:	streq	r1, [r5, #4]
   272ac:	beq	272c0 <fputs@plt+0x12334>
   272b0:	ldr	r6, [r0, #16]
   272b4:	cmp	r2, r6
   272b8:	streq	r1, [r0, #16]
   272bc:	strne	r1, [r0, #20]
   272c0:	str	r2, [r1, #20]
   272c4:	mov	r0, r2
   272c8:	str	r1, [r2, #24]
   272cc:	mov	r2, r1
   272d0:	b	271b4 <fputs@plt+0x12228>
   272d4:	str	ip, [r1, #28]
   272d8:	mov	r0, r3
   272dc:	str	ip, [r2, #28]
   272e0:	str	r6, [r3, #28]
   272e4:	b	2716c <fputs@plt+0x121e0>
   272e8:	ldrd	r2, [ip, #8]
   272ec:	cmp	r7, r3
   272f0:	cmpeq	r6, r2
   272f4:	strd	r2, [sp, #16]
   272f8:	bhi	26f54 <fputs@plt+0x11fc8>
   272fc:	ldrd	r2, [ip]
   27300:	ldrd	r0, [sp, #120]	; 0x78
   27304:	cmp	r1, r3
   27308:	cmpeq	r0, r2
   2730c:	movcs	r4, ip
   27310:	bcc	26f54 <fputs@plt+0x11fc8>
   27314:	b	26ff8 <fputs@plt+0x1206c>
   27318:	ldr	r1, [r0, #16]
   2731c:	cmp	r1, #0
   27320:	str	r1, [r2, #20]
   27324:	beq	27384 <fputs@plt+0x123f8>
   27328:	str	r2, [r1, #24]
   2732c:	ldr	r1, [r2, #24]
   27330:	cmp	r1, #0
   27334:	str	r1, [r0, #24]
   27338:	streq	r0, [r5, #4]
   2733c:	beq	27350 <fputs@plt+0x123c4>
   27340:	ldr	r6, [r1, #16]
   27344:	cmp	r2, r6
   27348:	streq	r0, [r1, #16]
   2734c:	strne	r0, [r1, #20]
   27350:	mov	r1, r0
   27354:	str	r2, [r0, #16]
   27358:	str	r0, [r2, #24]
   2735c:	mov	r0, r2
   27360:	mov	r2, r1
   27364:	b	2723c <fputs@plt+0x122b0>
   27368:	str	r3, [r1, #24]
   2736c:	mov	r0, r3
   27370:	b	272b0 <fputs@plt+0x12324>
   27374:	mov	r3, #1
   27378:	str	r3, [r4, #28]
   2737c:	str	r4, [r5, #4]
   27380:	b	27160 <fputs@plt+0x121d4>
   27384:	str	r3, [r0, #24]
   27388:	mov	r1, r3
   2738c:	b	27340 <fputs@plt+0x123b4>
   27390:	mvn	r8, #9
   27394:	b	26eb0 <fputs@plt+0x11f24>
   27398:	mvn	r8, #1
   2739c:	b	26eb0 <fputs@plt+0x11f24>
   273a0:	bl	14aac <__stack_chk_fail@plt>
   273a4:	andeq	r4, r7, r0, asr #19
   273a8:	push	{lr}		; (str lr, [sp, #-4]!)
   273ac:	sub	sp, sp, #12
   273b0:	strd	r2, [sp]
   273b4:	bl	26e4c <fputs@plt+0x11ec0>
   273b8:	add	sp, sp, #12
   273bc:	pop	{pc}		; (ldr pc, [sp], #4)
   273c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   273c4:	sub	sp, sp, #16
   273c8:	ldr	r6, [pc, #784]	; 276e0 <fputs@plt+0x12754>
   273cc:	mov	r3, r0
   273d0:	mov	sl, #1
   273d4:	ldr	ip, [r6]
   273d8:	mov	r5, r2
   273dc:	add	r0, r0, #40	; 0x28
   273e0:	mov	r2, r1
   273e4:	str	sl, [sp]
   273e8:	add	r1, r3, #44	; 0x2c
   273ec:	add	r3, sp, #8
   273f0:	str	ip, [sp, #12]
   273f4:	bl	25f6c <fputs@plt+0x10fe0>
   273f8:	subs	r7, r0, #0
   273fc:	beq	2741c <fputs@plt+0x12490>
   27400:	ldr	r2, [sp, #12]
   27404:	ldr	r3, [r6]
   27408:	mov	r0, r7
   2740c:	cmp	r2, r3
   27410:	bne	276dc <fputs@plt+0x12750>
   27414:	add	sp, sp, #16
   27418:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2741c:	mov	r1, #20
   27420:	mov	r0, sl
   27424:	bl	14314 <calloc@plt>
   27428:	subs	r4, r0, #0
   2742c:	beq	276cc <fputs@plt+0x12740>
   27430:	mov	r0, r5
   27434:	bl	14a70 <strdup@plt>
   27438:	cmp	r0, #0
   2743c:	mov	r9, r0
   27440:	str	r0, [r4]
   27444:	beq	276cc <fputs@plt+0x12740>
   27448:	ldr	r8, [sp, #8]
   2744c:	ldr	r5, [r8, #8]
   27450:	cmp	r5, #0
   27454:	bne	27470 <fputs@plt+0x124e4>
   27458:	b	276a8 <fputs@plt+0x1271c>
   2745c:	beq	27634 <fputs@plt+0x126a8>
   27460:	ldr	r3, [r5, #8]
   27464:	cmp	r3, #0
   27468:	beq	27490 <fputs@plt+0x12504>
   2746c:	mov	r5, r3
   27470:	ldr	r1, [r5]
   27474:	mov	r0, r9
   27478:	bl	14ee4 <strcmp@plt>
   2747c:	subs	sl, r0, #0
   27480:	bge	2745c <fputs@plt+0x124d0>
   27484:	ldr	r3, [r5, #4]
   27488:	cmp	r3, #0
   2748c:	bne	2746c <fputs@plt+0x124e0>
   27490:	cmp	sl, #0
   27494:	mov	r2, #1
   27498:	str	r5, [r4, #12]
   2749c:	str	r3, [r4, #8]
   274a0:	str	r3, [r4, #4]
   274a4:	str	r2, [r4, #16]
   274a8:	strge	r4, [r5, #8]
   274ac:	strlt	r4, [r5, #4]
   274b0:	mov	r0, #0
   274b4:	mov	ip, #1
   274b8:	ldr	r2, [r4, #12]
   274bc:	cmp	r2, #0
   274c0:	beq	27554 <fputs@plt+0x125c8>
   274c4:	ldr	r3, [r2, #16]
   274c8:	cmp	r3, #1
   274cc:	bne	27554 <fputs@plt+0x125c8>
   274d0:	ldr	r3, [r2, #12]
   274d4:	ldr	r1, [r3, #4]
   274d8:	cmp	r2, r1
   274dc:	beq	27564 <fputs@plt+0x125d8>
   274e0:	cmp	r1, #0
   274e4:	beq	274f4 <fputs@plt+0x12568>
   274e8:	ldr	lr, [r1, #16]
   274ec:	cmp	lr, #1
   274f0:	beq	27620 <fputs@plt+0x12694>
   274f4:	ldr	r1, [r2, #4]
   274f8:	cmp	r4, r1
   274fc:	beq	275d4 <fputs@plt+0x12648>
   27500:	str	r0, [r2, #16]
   27504:	ldr	r2, [r3, #8]
   27508:	str	ip, [r3, #16]
   2750c:	ldr	r1, [r2, #4]
   27510:	cmp	r1, #0
   27514:	str	r1, [r3, #8]
   27518:	strne	r3, [r1, #12]
   2751c:	ldr	r1, [r3, #12]
   27520:	cmp	r1, #0
   27524:	str	r1, [r2, #12]
   27528:	streq	r2, [r8, #8]
   2752c:	beq	27540 <fputs@plt+0x125b4>
   27530:	ldr	lr, [r1, #4]
   27534:	cmp	r3, lr
   27538:	streq	r2, [r1, #4]
   2753c:	strne	r2, [r1, #8]
   27540:	str	r3, [r2, #4]
   27544:	str	r2, [r3, #12]
   27548:	ldr	r2, [r4, #12]
   2754c:	cmp	r2, #0
   27550:	bne	274c4 <fputs@plt+0x12538>
   27554:	ldr	r3, [r8, #8]
   27558:	mov	r2, #0
   2755c:	str	r2, [r3, #16]
   27560:	b	27400 <fputs@plt+0x12474>
   27564:	ldr	r1, [r3, #8]
   27568:	cmp	r1, #0
   2756c:	beq	2757c <fputs@plt+0x125f0>
   27570:	ldr	lr, [r1, #16]
   27574:	cmp	lr, #1
   27578:	beq	27620 <fputs@plt+0x12694>
   2757c:	ldr	r1, [r2, #8]
   27580:	cmp	r1, r4
   27584:	beq	2764c <fputs@plt+0x126c0>
   27588:	str	r0, [r2, #16]
   2758c:	ldr	r2, [r3, #4]
   27590:	str	ip, [r3, #16]
   27594:	ldr	r1, [r2, #8]
   27598:	cmp	r1, #0
   2759c:	str	r1, [r3, #4]
   275a0:	strne	r3, [r1, #12]
   275a4:	ldr	r1, [r3, #12]
   275a8:	cmp	r1, #0
   275ac:	str	r1, [r2, #12]
   275b0:	streq	r2, [r8, #8]
   275b4:	beq	275c8 <fputs@plt+0x1263c>
   275b8:	ldr	lr, [r1, #4]
   275bc:	cmp	r3, lr
   275c0:	streq	r2, [r1, #4]
   275c4:	strne	r2, [r1, #8]
   275c8:	str	r3, [r2, #8]
   275cc:	str	r2, [r3, #12]
   275d0:	b	274b8 <fputs@plt+0x1252c>
   275d4:	ldr	lr, [r1, #8]
   275d8:	cmp	lr, #0
   275dc:	str	lr, [r2, #4]
   275e0:	beq	2769c <fputs@plt+0x12710>
   275e4:	str	r2, [lr, #12]
   275e8:	ldr	lr, [r2, #12]
   275ec:	cmp	lr, #0
   275f0:	str	lr, [r1, #12]
   275f4:	streq	r1, [r8, #8]
   275f8:	beq	2760c <fputs@plt+0x12680>
   275fc:	ldr	r4, [lr, #4]
   27600:	cmp	r2, r4
   27604:	streq	r1, [lr, #4]
   27608:	strne	r1, [lr, #8]
   2760c:	str	r2, [r1, #8]
   27610:	mov	r4, r2
   27614:	str	r1, [r2, #12]
   27618:	mov	r2, r1
   2761c:	b	27500 <fputs@plt+0x12574>
   27620:	str	r0, [r1, #16]
   27624:	mov	r4, r3
   27628:	str	r0, [r2, #16]
   2762c:	str	lr, [r3, #16]
   27630:	b	274b8 <fputs@plt+0x1252c>
   27634:	mov	r0, r9
   27638:	bl	14548 <free@plt>
   2763c:	mov	r0, r4
   27640:	bl	14548 <free@plt>
   27644:	mov	r7, sl
   27648:	b	27400 <fputs@plt+0x12474>
   2764c:	ldr	r1, [r4, #4]
   27650:	cmp	r1, #0
   27654:	str	r1, [r2, #8]
   27658:	beq	276c0 <fputs@plt+0x12734>
   2765c:	str	r2, [r1, #12]
   27660:	ldr	r1, [r2, #12]
   27664:	cmp	r1, #0
   27668:	str	r1, [r4, #12]
   2766c:	streq	r4, [r8, #8]
   27670:	beq	27684 <fputs@plt+0x126f8>
   27674:	ldr	lr, [r1, #4]
   27678:	cmp	r2, lr
   2767c:	streq	r4, [r1, #4]
   27680:	strne	r4, [r1, #8]
   27684:	mov	r1, r4
   27688:	str	r2, [r4, #4]
   2768c:	str	r4, [r2, #12]
   27690:	mov	r4, r2
   27694:	mov	r2, r1
   27698:	b	27588 <fputs@plt+0x125fc>
   2769c:	str	r3, [r1, #12]
   276a0:	mov	lr, r3
   276a4:	b	275fc <fputs@plt+0x12670>
   276a8:	str	r7, [r4, #12]
   276ac:	str	r7, [r4, #8]
   276b0:	str	r7, [r4, #4]
   276b4:	str	sl, [r4, #16]
   276b8:	str	r4, [r8, #8]
   276bc:	b	274b0 <fputs@plt+0x12524>
   276c0:	str	r3, [r4, #12]
   276c4:	mov	r1, r3
   276c8:	b	27674 <fputs@plt+0x126e8>
   276cc:	mov	r0, r4
   276d0:	bl	14548 <free@plt>
   276d4:	mvn	r7, #1
   276d8:	b	27400 <fputs@plt+0x12474>
   276dc:	bl	14aac <__stack_chk_fail@plt>
   276e0:	andeq	r4, r7, r0, asr #19
   276e4:	push	{r4, r5, r6, lr}
   276e8:	sub	sp, sp, #16
   276ec:	ldr	r4, [pc, #100]	; 27758 <fputs@plt+0x127cc>
   276f0:	mov	r6, r0
   276f4:	mov	r0, r1
   276f8:	ldr	r3, [r4]
   276fc:	mov	r5, r1
   27700:	str	r3, [sp, #12]
   27704:	bl	1cf68 <fputs@plt+0x7fdc>
   27708:	ldr	r1, [pc, #76]	; 2775c <fputs@plt+0x127d0>
   2770c:	mov	r2, r0
   27710:	ldr	r0, [pc, #72]	; 27760 <fputs@plt+0x127d4>
   27714:	bl	2db84 <error@@Base+0x1f4>
   27718:	mov	r0, r5
   2771c:	add	r2, sp, #8
   27720:	add	r1, sp, #4
   27724:	bl	2548c <fputs@plt+0x10500>
   27728:	cmp	r0, #0
   2772c:	bne	2773c <fputs@plt+0x127b0>
   27730:	add	r0, r6, #28
   27734:	ldmib	sp, {r1, r2}
   27738:	bl	26160 <fputs@plt+0x111d4>
   2773c:	ldr	r2, [sp, #12]
   27740:	ldr	r3, [r4]
   27744:	cmp	r2, r3
   27748:	bne	27754 <fputs@plt+0x127c8>
   2774c:	add	sp, sp, #16
   27750:	pop	{r4, r5, r6, pc}
   27754:	bl	14aac <__stack_chk_fail@plt>
   27758:	andeq	r4, r7, r0, asr #19
   2775c:	andeq	r4, r4, ip, lsr #24
   27760:	andeq	r4, r4, r8, lsl #26
   27764:	push	{r4, r5, r6, lr}
   27768:	mov	r4, r2
   2776c:	mov	r5, r0
   27770:	mov	r6, r1
   27774:	ldr	r0, [pc, #40]	; 277a4 <fputs@plt+0x12818>
   27778:	ldr	r1, [pc, #40]	; 277a8 <fputs@plt+0x1281c>
   2777c:	bl	2db84 <error@@Base+0x1f4>
   27780:	cmp	r4, #20
   27784:	bne	2779c <fputs@plt+0x12810>
   27788:	mov	r2, r4
   2778c:	mov	r1, r6
   27790:	add	r0, r5, #32
   27794:	pop	{r4, r5, r6, lr}
   27798:	b	2643c <fputs@plt+0x114b0>
   2779c:	mvn	r0, #3
   277a0:	pop	{r4, r5, r6, pc}
   277a4:	andeq	r4, r4, ip, lsl sp
   277a8:	andeq	r4, r4, r8, asr #24
   277ac:	push	{r4, r5, r6, lr}
   277b0:	mov	r4, r2
   277b4:	mov	r5, r0
   277b8:	mov	r6, r1
   277bc:	ldr	r0, [pc, #40]	; 277ec <fputs@plt+0x12860>
   277c0:	ldr	r1, [pc, #40]	; 277f0 <fputs@plt+0x12864>
   277c4:	bl	2db84 <error@@Base+0x1f4>
   277c8:	cmp	r4, #32
   277cc:	bne	277e4 <fputs@plt+0x12858>
   277d0:	mov	r2, r4
   277d4:	mov	r1, r6
   277d8:	add	r0, r5, #36	; 0x24
   277dc:	pop	{r4, r5, r6, lr}
   277e0:	b	2643c <fputs@plt+0x114b0>
   277e4:	mvn	r0, #3
   277e8:	pop	{r4, r5, r6, pc}
   277ec:	andeq	r4, r4, r0, lsr sp
   277f0:	andeq	r4, r4, r0, ror #24
   277f4:	push	{r4, r5, lr}
   277f8:	mov	r5, r0
   277fc:	sub	sp, sp, #12
   27800:	mov	r0, r1
   27804:	mov	r4, r1
   27808:	bl	1d514 <fputs@plt+0x8588>
   2780c:	cmp	r0, #0
   27810:	beq	27860 <fputs@plt+0x128d4>
   27814:	ldr	r3, [r4, #52]	; 0x34
   27818:	ldrd	r0, [r3, #8]
   2781c:	ldr	ip, [r3, #56]	; 0x38
   27820:	orrs	r2, r0, r1
   27824:	bne	27840 <fputs@plt+0x128b4>
   27828:	ldr	r2, [r3, #16]
   2782c:	mov	r1, ip
   27830:	mov	r0, r5
   27834:	add	sp, sp, #12
   27838:	pop	{r4, r5, lr}
   2783c:	b	273c0 <fputs@plt+0x12434>
   27840:	strd	r0, [sp]
   27844:	mov	r2, r0
   27848:	mov	r3, r1
   2784c:	mov	r0, r5
   27850:	mov	r1, ip
   27854:	bl	26e4c <fputs@plt+0x11ec0>
   27858:	add	sp, sp, #12
   2785c:	pop	{r4, r5, pc}
   27860:	mov	r1, r4
   27864:	mov	r0, r5
   27868:	add	sp, sp, #12
   2786c:	pop	{r4, r5, lr}
   27870:	b	276e4 <fputs@plt+0x12758>
   27874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27878:	sub	sp, sp, #156	; 0x9c
   2787c:	ldrd	r4, [r0, #8]
   27880:	ldr	fp, [pc, #3844]	; 2878c <fputs@plt+0x13800>
   27884:	str	r2, [sp, #48]	; 0x30
   27888:	orrs	r2, r4, r5
   2788c:	ldr	r2, [fp]
   27890:	mov	r6, r0
   27894:	mov	r0, #0
   27898:	mov	r7, r1
   2789c:	str	r3, [sp, #20]
   278a0:	str	r2, [sp, #148]	; 0x94
   278a4:	str	r0, [sp, #140]	; 0x8c
   278a8:	beq	27d18 <fputs@plt+0x12d8c>
   278ac:	bl	1b974 <fputs@plt+0x69e8>
   278b0:	subs	r8, r0, #0
   278b4:	beq	28240 <fputs@plt+0x132b4>
   278b8:	mov	r2, #8
   278bc:	ldr	r1, [pc, #3788]	; 28790 <fputs@plt+0x13804>
   278c0:	mov	r0, r7
   278c4:	bl	241bc <fputs@plt+0xf230>
   278c8:	subs	sl, r0, #0
   278cc:	beq	278fc <fputs@plt+0x12970>
   278d0:	ldr	r0, [sp, #140]	; 0x8c
   278d4:	bl	14548 <free@plt>
   278d8:	mov	r0, r8
   278dc:	bl	1bb5c <fputs@plt+0x6bd0>
   278e0:	ldr	r2, [sp, #148]	; 0x94
   278e4:	ldr	r3, [fp]
   278e8:	mov	r0, sl
   278ec:	cmp	r2, r3
   278f0:	bne	28638 <fputs@plt+0x136ac>
   278f4:	add	sp, sp, #156	; 0x9c
   278f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   278fc:	mov	r1, #1
   27900:	mov	r0, r7
   27904:	bl	24438 <fputs@plt+0xf4ac>
   27908:	subs	sl, r0, #0
   2790c:	bne	278d0 <fputs@plt+0x12944>
   27910:	ldrd	r2, [r6]
   27914:	mov	r0, r7
   27918:	bl	24398 <fputs@plt+0xf40c>
   2791c:	subs	sl, r0, #0
   27920:	bne	278d0 <fputs@plt+0x12944>
   27924:	ldrd	r2, [r6, #8]
   27928:	mov	r0, r7
   2792c:	bl	24398 <fputs@plt+0xf40c>
   27930:	subs	sl, r0, #0
   27934:	bne	278d0 <fputs@plt+0x12944>
   27938:	ldrd	r2, [r6, #16]
   2793c:	mov	r0, r7
   27940:	bl	24398 <fputs@plt+0xf40c>
   27944:	subs	sl, r0, #0
   27948:	bne	278d0 <fputs@plt+0x12944>
   2794c:	mov	r2, sl
   27950:	mov	r1, sl
   27954:	mov	r0, r7
   27958:	bl	2456c <fputs@plt+0xf5e0>
   2795c:	subs	sl, r0, #0
   27960:	bne	278d0 <fputs@plt+0x12944>
   27964:	ldr	r1, [r6, #24]
   27968:	mov	r0, r7
   2796c:	bl	24620 <fputs@plt+0xf694>
   27970:	subs	sl, r0, #0
   27974:	bne	278d0 <fputs@plt+0x12944>
   27978:	ldr	r3, [r6, #40]	; 0x28
   2797c:	cmp	r3, #0
   27980:	str	r3, [sp, #80]	; 0x50
   27984:	strne	r8, [sp, #52]	; 0x34
   27988:	strne	sl, [sp, #104]	; 0x68
   2798c:	strne	r6, [sp, #108]	; 0x6c
   27990:	strne	r7, [sp, #96]	; 0x60
   27994:	beq	28328 <fputs@plt+0x1339c>
   27998:	ldr	r0, [sp, #52]	; 0x34
   2799c:	bl	1bde0 <fputs@plt+0x6e54>
   279a0:	bl	1b974 <fputs@plt+0x69e8>
   279a4:	subs	r3, r0, #0
   279a8:	str	r3, [sp, #60]	; 0x3c
   279ac:	beq	285a0 <fputs@plt+0x13614>
   279b0:	ldr	r3, [sp, #80]	; 0x50
   279b4:	ldr	r3, [r3]
   279b8:	cmp	r3, #0
   279bc:	str	r3, [sp, #64]	; 0x40
   279c0:	beq	28100 <fputs@plt+0x13174>
   279c4:	ldr	r0, [sp, #64]	; 0x40
   279c8:	ldr	r1, [sp, #52]	; 0x34
   279cc:	bl	1df58 <fputs@plt+0x8fcc>
   279d0:	subs	r4, r0, #0
   279d4:	bne	27f84 <fputs@plt+0x12ff8>
   279d8:	mov	r2, #0
   279dc:	mov	r1, r2
   279e0:	ldr	r0, [sp, #52]	; 0x34
   279e4:	bl	2456c <fputs@plt+0xf5e0>
   279e8:	subs	r4, r0, #0
   279ec:	bne	27f84 <fputs@plt+0x12ff8>
   279f0:	ldr	r3, [sp, #80]	; 0x50
   279f4:	ldr	r9, [r3, #4]
   279f8:	cmp	r9, #0
   279fc:	bne	27a08 <fputs@plt+0x12a7c>
   27a00:	b	281c8 <fputs@plt+0x1323c>
   27a04:	mov	r9, r3
   27a08:	ldr	r3, [r9, #16]
   27a0c:	cmp	r3, #0
   27a10:	bne	27a04 <fputs@plt+0x12a78>
   27a14:	mov	r1, #0
   27a18:	mov	r6, r1
   27a1c:	mov	r7, r3
   27a20:	str	r3, [sp, #64]	; 0x40
   27a24:	str	r1, [sp, #84]	; 0x54
   27a28:	str	r1, [sp, #100]	; 0x64
   27a2c:	mov	r0, r9
   27a30:	bl	259d8 <fputs@plt+0x10a4c>
   27a34:	ldr	r3, [r9, #8]
   27a38:	ldr	r2, [r9, #12]
   27a3c:	cmp	r0, #0
   27a40:	beq	28068 <fputs@plt+0x130dc>
   27a44:	ldr	lr, [r0]
   27a48:	ldr	r4, [r0, #4]
   27a4c:	subs	lr, lr, r3
   27a50:	sbc	r4, r4, r2
   27a54:	ldr	ip, [r9]
   27a58:	adds	r3, r3, #1
   27a5c:	ldr	r5, [r9, #4]
   27a60:	adc	r2, r2, #0
   27a64:	subs	r3, r3, ip
   27a68:	str	r3, [sp, #40]	; 0x28
   27a6c:	sbc	r3, r2, r5
   27a70:	str	r3, [sp, #44]	; 0x2c
   27a74:	ldrd	r2, [sp, #40]	; 0x28
   27a78:	str	lr, [sp, #24]
   27a7c:	str	r4, [sp, #28]
   27a80:	cmp	r3, #0
   27a84:	cmpeq	r2, #-2147483648	; 0x80000000
   27a88:	strd	r2, [sp, #68]	; 0x44
   27a8c:	movhi	r2, #-2147483648	; 0x80000000
   27a90:	movhi	r3, #0
   27a94:	strdhi	r2, [sp, #68]	; 0x44
   27a98:	ldrd	r2, [sp, #24]
   27a9c:	cmp	r3, #0
   27aa0:	cmpeq	r2, #-2147483648	; 0x80000000
   27aa4:	movhi	r2, #-2147483648	; 0x80000000
   27aa8:	movhi	r3, #0
   27aac:	strdhi	r2, [sp, #24]
   27ab0:	cmp	r7, #0
   27ab4:	bne	27d9c <fputs@plt+0x12e10>
   27ab8:	mov	sl, #0
   27abc:	mov	r6, #72	; 0x48
   27ac0:	mov	r2, #0
   27ac4:	mov	r3, #0
   27ac8:	mov	r4, r6
   27acc:	mov	ip, sl
   27ad0:	mov	r1, #8
   27ad4:	mov	r8, sl
   27ad8:	strd	r2, [sp, #32]
   27adc:	mov	lr, r1
   27ae0:	mov	r1, sl
   27ae4:	ldr	sl, [sp, #72]	; 0x48
   27ae8:	mov	r5, r8
   27aec:	ldr	r3, [sp, #68]	; 0x44
   27af0:	str	r7, [sp, #56]	; 0x38
   27af4:	str	r6, [sp, #68]	; 0x44
   27af8:	adds	r2, r4, r3
   27afc:	adc	ip, ip, sl
   27b00:	lsl	r8, sl, #6
   27b04:	cmp	r0, #0
   27b08:	orr	r8, r8, r3, lsr #26
   27b0c:	lsl	r4, r3, #6
   27b10:	bne	27f3c <fputs@plt+0x12fb0>
   27b14:	adds	lr, r4, lr
   27b18:	adc	r8, r8, r5
   27b1c:	mov	r4, #17
   27b20:	mov	r5, #0
   27b24:	strd	r4, [sp, #72]	; 0x48
   27b28:	mov	r4, #0
   27b2c:	mov	r5, #0
   27b30:	ldrd	r6, [sp, #32]
   27b34:	adds	lr, lr, #7
   27b38:	adc	r8, r8, #0
   27b3c:	adds	r2, r2, #7
   27b40:	adc	ip, ip, #0
   27b44:	ldr	r0, [sp, #68]	; 0x44
   27b48:	adds	r2, r2, r4
   27b4c:	adc	ip, ip, r5
   27b50:	adds	r2, r2, r6
   27b54:	adc	ip, ip, r7
   27b58:	adds	r3, r0, r3
   27b5c:	adc	sl, r1, sl
   27b60:	adds	r3, r3, #7
   27b64:	adc	sl, sl, #0
   27b68:	adds	r6, r3, r4
   27b6c:	lsr	r1, ip, #3
   27b70:	lsr	r4, r6, #3
   27b74:	ldrd	r6, [sp, #72]	; 0x48
   27b78:	lsr	r0, r2, #3
   27b7c:	orr	r0, r0, ip, lsl #29
   27b80:	adc	sl, sl, r5
   27b84:	cmp	r7, r1
   27b88:	cmpeq	r6, r0
   27b8c:	lsr	r3, r8, #3
   27b90:	movcc	r1, r7
   27b94:	lsr	r2, lr, #3
   27b98:	orr	r2, r2, r8, lsl #29
   27b9c:	movcc	r0, r6
   27ba0:	movcc	r8, #33	; 0x21
   27ba4:	movcs	r8, #34	; 0x22
   27ba8:	cmp	r3, r1
   27bac:	cmpeq	r2, r0
   27bb0:	movcc	r1, r3
   27bb4:	lsr	r5, sl, #3
   27bb8:	movcc	r0, r2
   27bbc:	orr	r4, r4, sl, lsl #29
   27bc0:	movcc	r8, #32
   27bc4:	cmp	r5, r1
   27bc8:	cmpeq	r4, r0
   27bcc:	ldr	r3, [sp, #56]	; 0x38
   27bd0:	bcc	27f70 <fputs@plt+0x12fe4>
   27bd4:	cmp	r3, #0
   27bd8:	beq	27e64 <fputs@plt+0x12ed8>
   27bdc:	ldr	r2, [sp, #56]	; 0x38
   27be0:	sub	r3, r2, #33	; 0x21
   27be4:	clz	r3, r3
   27be8:	lsr	r3, r3, #5
   27bec:	cmp	r8, r2
   27bf0:	orrne	r3, r3, #1
   27bf4:	cmp	r3, #0
   27bf8:	movne	r4, #0
   27bfc:	bne	27e0c <fputs@plt+0x12e80>
   27c00:	ldr	r8, [sp, #56]	; 0x38
   27c04:	cmp	r8, #33	; 0x21
   27c08:	bne	27d28 <fputs@plt+0x12d9c>
   27c0c:	ldr	r4, [sp, #60]	; 0x3c
   27c10:	ldrd	r2, [r9]
   27c14:	mov	r0, r4
   27c18:	bl	24398 <fputs@plt+0xf40c>
   27c1c:	cmp	r0, #0
   27c20:	bne	27d7c <fputs@plt+0x12df0>
   27c24:	ldrd	r2, [r9, #8]
   27c28:	mov	r0, r4
   27c2c:	bl	24398 <fputs@plt+0xf40c>
   27c30:	cmp	r0, #0
   27c34:	bne	27d7c <fputs@plt+0x12df0>
   27c38:	mov	r0, r9
   27c3c:	bl	259d8 <fputs@plt+0x10a4c>
   27c40:	ldr	r1, [r9, #8]
   27c44:	ldr	r4, [r9, #12]
   27c48:	subs	r9, r0, #0
   27c4c:	beq	28524 <fputs@plt+0x13598>
   27c50:	bl	259d8 <fputs@plt+0x10a4c>
   27c54:	ldr	ip, [r9]
   27c58:	ldr	r5, [r9, #4]
   27c5c:	ldr	r2, [r9, #8]
   27c60:	ldr	lr, [r9, #12]
   27c64:	cmp	r0, #0
   27c68:	beq	28248 <fputs@plt+0x132bc>
   27c6c:	adds	r3, r2, #1
   27c70:	adc	r6, lr, #0
   27c74:	subs	r3, r3, ip
   27c78:	str	r3, [sp, #40]	; 0x28
   27c7c:	sbc	r3, r6, r5
   27c80:	str	r3, [sp, #44]	; 0x2c
   27c84:	ldrd	r6, [sp, #40]	; 0x28
   27c88:	cmp	r7, #0
   27c8c:	cmpeq	r6, #-2147483648	; 0x80000000
   27c90:	mov	r3, r6
   27c94:	mov	sl, r7
   27c98:	movhi	r3, #-2147483648	; 0x80000000
   27c9c:	movhi	sl, #0
   27ca0:	subs	r1, ip, r1
   27ca4:	str	r1, [sp, #32]
   27ca8:	sbc	r1, r5, r4
   27cac:	str	r1, [sp, #36]	; 0x24
   27cb0:	ldrd	r4, [sp, #32]
   27cb4:	ldm	r0, {r1, ip}
   27cb8:	cmp	r5, #0
   27cbc:	cmpeq	r4, #-2147483648	; 0x80000000
   27cc0:	movhi	r4, #-2147483648	; 0x80000000
   27cc4:	movhi	r5, #0
   27cc8:	strdhi	r4, [sp, #32]
   27ccc:	subs	r2, r1, r2
   27cd0:	str	r2, [sp, #24]
   27cd4:	sbc	r2, ip, lr
   27cd8:	str	r2, [sp, #28]
   27cdc:	ldrd	r4, [sp, #24]
   27ce0:	cmp	r5, #0
   27ce4:	cmpeq	r4, #-2147483648	; 0x80000000
   27ce8:	movhi	r4, #-2147483648	; 0x80000000
   27cec:	movhi	r5, #0
   27cf0:	strdhi	r4, [sp, #24]
   27cf4:	mov	ip, #0
   27cf8:	mov	r4, #72	; 0x48
   27cfc:	mov	r2, #33	; 0x21
   27d00:	str	r4, [sp, #68]	; 0x44
   27d04:	mov	r1, ip
   27d08:	mov	lr, #8
   27d0c:	mov	r5, ip
   27d10:	str	r2, [sp, #56]	; 0x38
   27d14:	b	27af8 <fputs@plt+0x12b6c>
   27d18:	bl	14a04 <time@plt>
   27d1c:	asr	r1, r0, #31
   27d20:	strd	r0, [r6, #8]
   27d24:	b	278ac <fputs@plt+0x12920>
   27d28:	cmp	r8, #34	; 0x22
   27d2c:	beq	27ea4 <fputs@plt+0x12f18>
   27d30:	ldrd	r6, [sp, #40]	; 0x28
   27d34:	orrs	r3, r6, r7
   27d38:	beq	28380 <fputs@plt+0x133f4>
   27d3c:	mov	r4, #0
   27d40:	mov	r5, #0
   27d44:	ldr	r8, [sp, #60]	; 0x3c
   27d48:	b	27d60 <fputs@plt+0x12dd4>
   27d4c:	adds	r4, r4, #1
   27d50:	adc	r5, r5, #0
   27d54:	cmp	r5, r7
   27d58:	cmpeq	r4, r6
   27d5c:	bcs	28148 <fputs@plt+0x131bc>
   27d60:	ldrd	r2, [r9]
   27d64:	mov	r0, r8
   27d68:	adds	r2, r4, r2
   27d6c:	adc	r3, r5, r3
   27d70:	bl	24398 <fputs@plt+0xf40c>
   27d74:	cmp	r0, #0
   27d78:	beq	27d4c <fputs@plt+0x12dc0>
   27d7c:	ldr	r8, [sp, #52]	; 0x34
   27d80:	mov	r4, r0
   27d84:	ldr	r0, [sp, #64]	; 0x40
   27d88:	bl	29550 <fputs@plt+0x145c4>
   27d8c:	ldr	r0, [sp, #60]	; 0x3c
   27d90:	bl	1bb5c <fputs@plt+0x6bd0>
   27d94:	mov	sl, r4
   27d98:	b	278d0 <fputs@plt+0x12944>
   27d9c:	subs	r3, ip, r1
   27da0:	str	r3, [sp, #32]
   27da4:	sbc	r3, r5, r6
   27da8:	str	r3, [sp, #36]	; 0x24
   27dac:	ldrd	r2, [sp, #32]
   27db0:	cmp	r3, #0
   27db4:	cmpeq	r2, #-2147483648	; 0x80000000
   27db8:	movhi	r2, #-2147483648	; 0x80000000
   27dbc:	movhi	r3, #0
   27dc0:	strdhi	r2, [sp, #32]
   27dc4:	cmp	r7, #34	; 0x22
   27dc8:	beq	28048 <fputs@plt+0x130bc>
   27dcc:	cmp	r7, #32
   27dd0:	beq	280e4 <fputs@plt+0x13158>
   27dd4:	mov	r6, #0
   27dd8:	mov	r4, r6
   27ddc:	mov	r1, r6
   27de0:	mov	ip, r6
   27de4:	mov	r8, r6
   27de8:	ldr	r3, [sp, #68]	; 0x44
   27dec:	str	r7, [sp, #56]	; 0x38
   27df0:	mov	lr, r1
   27df4:	mov	r5, r8
   27df8:	str	r6, [sp, #68]	; 0x44
   27dfc:	ldr	sl, [sp, #72]	; 0x48
   27e00:	b	27af8 <fputs@plt+0x12b6c>
   27e04:	mov	r4, #1
   27e08:	mov	r8, #34	; 0x22
   27e0c:	ldr	r3, [sp, #56]	; 0x38
   27e10:	cmp	r3, #34	; 0x22
   27e14:	beq	28120 <fputs@plt+0x13194>
   27e18:	ldr	r7, [sp, #56]	; 0x38
   27e1c:	ldr	r5, [sp, #52]	; 0x34
   27e20:	uxtb	r1, r7
   27e24:	mov	r0, r5
   27e28:	bl	24518 <fputs@plt+0xf58c>
   27e2c:	cmp	r0, #0
   27e30:	bne	27d7c <fputs@plt+0x12df0>
   27e34:	ldr	r6, [sp, #60]	; 0x3c
   27e38:	mov	r0, r5
   27e3c:	mov	r1, r6
   27e40:	bl	24650 <fputs@plt+0xf6c4>
   27e44:	cmp	r0, #0
   27e48:	bne	27d7c <fputs@plt+0x12df0>
   27e4c:	mov	r0, r6
   27e50:	bl	1bde0 <fputs@plt+0x6e54>
   27e54:	cmp	r8, r7
   27e58:	bne	27e64 <fputs@plt+0x12ed8>
   27e5c:	cmp	r4, #0
   27e60:	beq	27c04 <fputs@plt+0x12c78>
   27e64:	ldr	r0, [sp, #60]	; 0x3c
   27e68:	bl	1bde0 <fputs@plt+0x6e54>
   27e6c:	cmp	r8, #34	; 0x22
   27e70:	bne	27c04 <fputs@plt+0x12c78>
   27e74:	bl	294f8 <fputs@plt+0x1456c>
   27e78:	subs	r3, r0, #0
   27e7c:	str	r3, [sp, #64]	; 0x40
   27e80:	beq	27f30 <fputs@plt+0x12fa4>
   27e84:	ldr	r2, [r9]
   27e88:	ldr	r3, [r9, #4]
   27e8c:	ldr	r0, [sp, #60]	; 0x3c
   27e90:	str	r2, [sp, #84]	; 0x54
   27e94:	str	r3, [sp, #100]	; 0x64
   27e98:	bl	24398 <fputs@plt+0xf40c>
   27e9c:	cmp	r0, #0
   27ea0:	bne	27d7c <fputs@plt+0x12df0>
   27ea4:	ldm	r9, {r1, r3}
   27ea8:	ldr	r2, [sp, #84]	; 0x54
   27eac:	subs	r2, r1, r2
   27eb0:	str	r2, [sp, #88]	; 0x58
   27eb4:	ldr	r2, [sp, #100]	; 0x64
   27eb8:	sbc	r3, r3, r2
   27ebc:	str	r3, [sp, #92]	; 0x5c
   27ec0:	ldrd	r4, [sp, #88]	; 0x58
   27ec4:	mov	r3, #0
   27ec8:	mvn	r2, #-2147483648	; 0x80000000
   27ecc:	cmp	r5, r3
   27ed0:	cmpeq	r4, r2
   27ed4:	bhi	28500 <fputs@plt+0x13574>
   27ed8:	ldrd	r2, [sp, #40]	; 0x28
   27edc:	orrs	r3, r2, r3
   27ee0:	beq	27f94 <fputs@plt+0x13008>
   27ee4:	mov	sl, r9
   27ee8:	ldr	r4, [sp, #84]	; 0x54
   27eec:	mov	r6, #0
   27ef0:	mov	r7, #0
   27ef4:	ldr	r5, [sp, #64]	; 0x40
   27ef8:	ldrd	r8, [sp, #40]	; 0x28
   27efc:	b	27f18 <fputs@plt+0x12f8c>
   27f00:	adds	r6, r6, #1
   27f04:	adc	r7, r7, #0
   27f08:	cmp	r7, r9
   27f0c:	cmpeq	r6, r8
   27f10:	bcs	28234 <fputs@plt+0x132a8>
   27f14:	ldr	r1, [sl]
   27f18:	sub	r1, r1, r4
   27f1c:	add	r1, r1, r6
   27f20:	mov	r0, r5
   27f24:	bl	295f0 <fputs@plt+0x14664>
   27f28:	cmp	r0, #0
   27f2c:	beq	27f00 <fputs@plt+0x12f74>
   27f30:	ldr	r8, [sp, #52]	; 0x34
   27f34:	mvn	r4, #1
   27f38:	b	27d84 <fputs@plt+0x12df8>
   27f3c:	adds	lr, lr, #72	; 0x48
   27f40:	adc	r0, r5, #0
   27f44:	adds	lr, r4, lr
   27f48:	ldrd	r4, [sp, #24]
   27f4c:	adc	r8, r8, r0
   27f50:	mov	r6, #26
   27f54:	cmp	r5, #0
   27f58:	mov	r7, #0
   27f5c:	cmpeq	r4, #72	; 0x48
   27f60:	movhi	r4, #72	; 0x48
   27f64:	movhi	r5, #0
   27f68:	strd	r6, [sp, #72]	; 0x48
   27f6c:	b	27b30 <fputs@plt+0x12ba4>
   27f70:	cmp	r3, #0
   27f74:	bne	27e04 <fputs@plt+0x12e78>
   27f78:	ldr	r0, [sp, #60]	; 0x3c
   27f7c:	bl	1bde0 <fputs@plt+0x6e54>
   27f80:	b	27e74 <fputs@plt+0x12ee8>
   27f84:	mov	r3, #0
   27f88:	ldr	r8, [sp, #52]	; 0x34
   27f8c:	str	r3, [sp, #64]	; 0x40
   27f90:	b	27d84 <fputs@plt+0x12df8>
   27f94:	mov	r0, r9
   27f98:	bl	259d8 <fputs@plt+0x10a4c>
   27f9c:	ldr	r5, [r9, #8]
   27fa0:	ldr	r6, [r9, #12]
   27fa4:	subs	r9, r0, #0
   27fa8:	beq	28170 <fputs@plt+0x131e4>
   27fac:	bl	259d8 <fputs@plt+0x10a4c>
   27fb0:	ldm	r9, {r1, ip, lr}
   27fb4:	ldr	r4, [r9, #12]
   27fb8:	cmp	r0, #0
   27fbc:	beq	2852c <fputs@plt+0x135a0>
   27fc0:	adds	r3, lr, #1
   27fc4:	adc	r2, r4, #0
   27fc8:	subs	r3, r3, r1
   27fcc:	str	r3, [sp, #40]	; 0x28
   27fd0:	sbc	r3, r2, ip
   27fd4:	str	r3, [sp, #44]	; 0x2c
   27fd8:	ldrd	r2, [sp, #40]	; 0x28
   27fdc:	cmp	r3, #0
   27fe0:	cmpeq	r2, #-2147483648	; 0x80000000
   27fe4:	strd	r2, [sp, #68]	; 0x44
   27fe8:	movhi	r2, #-2147483648	; 0x80000000
   27fec:	movhi	r3, #0
   27ff0:	strdhi	r2, [sp, #68]	; 0x44
   27ff4:	subs	r3, r1, r5
   27ff8:	str	r3, [sp, #32]
   27ffc:	sbc	r3, ip, r6
   28000:	str	r3, [sp, #36]	; 0x24
   28004:	ldrd	r2, [sp, #32]
   28008:	ldm	r0, {r1, ip}
   2800c:	cmp	r3, #0
   28010:	cmpeq	r2, #-2147483648	; 0x80000000
   28014:	movhi	r2, #-2147483648	; 0x80000000
   28018:	movhi	r3, #0
   2801c:	strdhi	r2, [sp, #32]
   28020:	subs	r3, r1, lr
   28024:	str	r3, [sp, #24]
   28028:	sbc	r3, ip, r4
   2802c:	str	r3, [sp, #28]
   28030:	ldrd	r2, [sp, #24]
   28034:	cmp	r3, #0
   28038:	cmpeq	r2, #-2147483648	; 0x80000000
   2803c:	movhi	r2, #-2147483648	; 0x80000000
   28040:	movhi	r3, #0
   28044:	strdhi	r2, [sp, #24]
   28048:	mov	r8, #0
   2804c:	mov	r1, #8
   28050:	mov	r4, r8
   28054:	mov	ip, r8
   28058:	mov	r6, #72	; 0x48
   2805c:	mov	sl, r8
   28060:	mov	r7, #34	; 0x22
   28064:	b	27adc <fputs@plt+0x12b50>
   28068:	mov	lr, #0
   2806c:	mov	r4, lr
   28070:	b	27a54 <fputs@plt+0x12ac8>
   28074:	adds	r3, r3, #1
   28078:	adc	r4, r4, #0
   2807c:	subs	r3, r3, r1
   28080:	str	r3, [sp, #128]	; 0x80
   28084:	sbc	r3, r4, ip
   28088:	str	r3, [sp, #132]	; 0x84
   2808c:	ldrd	r2, [sp, #128]	; 0x80
   28090:	cmp	r3, #0
   28094:	cmpeq	r2, #-2147483648	; 0x80000000
   28098:	strd	r2, [sp, #68]	; 0x44
   2809c:	movhi	r2, #-2147483648	; 0x80000000
   280a0:	movhi	r3, #0
   280a4:	strdhi	r2, [sp, #68]	; 0x44
   280a8:	subs	r3, r1, r5
   280ac:	str	r3, [sp, #32]
   280b0:	sbc	r3, ip, r6
   280b4:	str	r3, [sp, #36]	; 0x24
   280b8:	ldrd	r2, [sp, #32]
   280bc:	cmp	r3, #0
   280c0:	cmpeq	r2, #-2147483648	; 0x80000000
   280c4:	movhi	r2, #-2147483648	; 0x80000000
   280c8:	movhi	r3, #0
   280cc:	strdhi	r2, [sp, #32]
   280d0:	mov	r2, #0
   280d4:	mov	r3, #0
   280d8:	strd	r2, [sp, #24]
   280dc:	ldrd	r2, [sp, #128]	; 0x80
   280e0:	strd	r2, [sp, #40]	; 0x28
   280e4:	mov	ip, #0
   280e8:	mov	r4, #72	; 0x48
   280ec:	mov	r6, r4
   280f0:	mov	r1, ip
   280f4:	mov	r8, ip
   280f8:	mov	r7, #32
   280fc:	b	27de8 <fputs@plt+0x12e5c>
   28100:	mov	r1, r3
   28104:	mov	r2, r3
   28108:	ldr	r0, [sp, #52]	; 0x34
   2810c:	bl	2456c <fputs@plt+0xf5e0>
   28110:	subs	r4, r0, #0
   28114:	beq	279d8 <fputs@plt+0x12a4c>
   28118:	ldr	r8, [sp, #52]	; 0x34
   2811c:	b	27d84 <fputs@plt+0x12df8>
   28120:	ldr	r6, [sp, #64]	; 0x40
   28124:	ldr	r0, [sp, #60]	; 0x3c
   28128:	mov	r1, r6
   2812c:	bl	2551c <fputs@plt+0x10590>
   28130:	subs	r5, r0, #0
   28134:	bne	2863c <fputs@plt+0x136b0>
   28138:	mov	r0, r6
   2813c:	bl	29550 <fputs@plt+0x145c4>
   28140:	str	r5, [sp, #64]	; 0x40
   28144:	b	27e18 <fputs@plt+0x12e8c>
   28148:	mov	r7, #32
   2814c:	mov	r0, r9
   28150:	bl	259d8 <fputs@plt+0x10a4c>
   28154:	ldr	r1, [r9, #8]
   28158:	ldr	r6, [r9, #12]
   2815c:	subs	r9, r0, #0
   28160:	bne	27a2c <fputs@plt+0x12aa0>
   28164:	cmp	r7, #34	; 0x22
   28168:	mov	r4, r7
   2816c:	bne	28198 <fputs@plt+0x1320c>
   28170:	ldr	r5, [sp, #64]	; 0x40
   28174:	ldr	r0, [sp, #60]	; 0x3c
   28178:	mov	r1, r5
   2817c:	bl	2551c <fputs@plt+0x10590>
   28180:	subs	r4, r0, #0
   28184:	bne	28118 <fputs@plt+0x1318c>
   28188:	mov	r0, r5
   2818c:	bl	29550 <fputs@plt+0x145c4>
   28190:	str	r4, [sp, #64]	; 0x40
   28194:	mov	r4, #34	; 0x22
   28198:	ldr	r5, [sp, #52]	; 0x34
   2819c:	uxtb	r1, r4
   281a0:	mov	r0, r5
   281a4:	bl	24518 <fputs@plt+0xf58c>
   281a8:	subs	r4, r0, #0
   281ac:	bne	28118 <fputs@plt+0x1318c>
   281b0:	ldr	r1, [sp, #60]	; 0x3c
   281b4:	mov	r0, r5
   281b8:	bl	24650 <fputs@plt+0xf6c4>
   281bc:	subs	r4, r0, #0
   281c0:	bne	28118 <fputs@plt+0x1318c>
   281c4:	ldr	r9, [sp, #64]	; 0x40
   281c8:	ldr	r0, [sp, #60]	; 0x3c
   281cc:	bl	1bde0 <fputs@plt+0x6e54>
   281d0:	ldr	r3, [sp, #80]	; 0x50
   281d4:	ldr	r5, [r3, #8]
   281d8:	cmp	r5, #0
   281dc:	bne	281e8 <fputs@plt+0x1325c>
   281e0:	b	282b8 <fputs@plt+0x1332c>
   281e4:	mov	r5, r3
   281e8:	ldr	r3, [r5, #4]
   281ec:	cmp	r3, #0
   281f0:	bne	281e4 <fputs@plt+0x13258>
   281f4:	ldr	r6, [sp, #60]	; 0x3c
   281f8:	b	2820c <fputs@plt+0x13280>
   281fc:	mov	r0, r5
   28200:	bl	25a48 <fputs@plt+0x10abc>
   28204:	subs	r5, r0, #0
   28208:	beq	282b4 <fputs@plt+0x13328>
   2820c:	ldr	r1, [r5]
   28210:	mov	r0, r6
   28214:	bl	24620 <fputs@plt+0xf694>
   28218:	cmp	r0, #0
   2821c:	beq	281fc <fputs@plt+0x13270>
   28220:	ldr	r8, [sp, #52]	; 0x34
   28224:	str	r6, [sp, #60]	; 0x3c
   28228:	mov	r4, r0
   2822c:	str	r9, [sp, #64]	; 0x40
   28230:	b	27d84 <fputs@plt+0x12df8>
   28234:	mov	r9, sl
   28238:	mov	r7, #34	; 0x22
   2823c:	b	2814c <fputs@plt+0x131c0>
   28240:	mvn	sl, #1
   28244:	b	278e0 <fputs@plt+0x12954>
   28248:	adds	r2, r2, #1
   2824c:	adc	lr, lr, #0
   28250:	subs	r3, r2, ip
   28254:	str	r3, [sp, #40]	; 0x28
   28258:	sbc	r3, lr, r5
   2825c:	str	r3, [sp, #44]	; 0x2c
   28260:	ldrd	r6, [sp, #40]	; 0x28
   28264:	cmp	r7, #0
   28268:	cmpeq	r6, #-2147483648	; 0x80000000
   2826c:	mov	r3, r6
   28270:	mov	sl, r7
   28274:	movhi	r3, #-2147483648	; 0x80000000
   28278:	movhi	sl, #0
   2827c:	subs	r2, ip, r1
   28280:	str	r2, [sp, #32]
   28284:	sbc	r2, r5, r4
   28288:	str	r2, [sp, #36]	; 0x24
   2828c:	ldrd	r4, [sp, #32]
   28290:	cmp	r5, #0
   28294:	cmpeq	r4, #-2147483648	; 0x80000000
   28298:	movhi	r4, #-2147483648	; 0x80000000
   2829c:	movhi	r5, #0
   282a0:	strdhi	r4, [sp, #32]
   282a4:	mov	r4, #0
   282a8:	mov	r5, #0
   282ac:	strd	r4, [sp, #24]
   282b0:	b	27cf4 <fputs@plt+0x12d68>
   282b4:	str	r6, [sp, #60]	; 0x3c
   282b8:	ldr	r0, [sp, #60]	; 0x3c
   282bc:	bl	1c04c <fputs@plt+0x70c0>
   282c0:	cmp	r0, #0
   282c4:	bne	28648 <fputs@plt+0x136bc>
   282c8:	mov	r0, r9
   282cc:	bl	29550 <fputs@plt+0x145c4>
   282d0:	ldr	r0, [sp, #60]	; 0x3c
   282d4:	bl	1bb5c <fputs@plt+0x6bd0>
   282d8:	ldr	r4, [sp, #96]	; 0x60
   282dc:	mov	r1, #1
   282e0:	mov	r0, r4
   282e4:	bl	24518 <fputs@plt+0xf58c>
   282e8:	cmp	r0, #0
   282ec:	bne	284f4 <fputs@plt+0x13568>
   282f0:	ldr	r1, [sp, #52]	; 0x34
   282f4:	mov	r0, r4
   282f8:	bl	24650 <fputs@plt+0xf6c4>
   282fc:	cmp	r0, #0
   28300:	bne	284f4 <fputs@plt+0x13568>
   28304:	ldr	r3, [sp, #80]	; 0x50
   28308:	ldr	r3, [r3, #12]
   2830c:	cmp	r3, #0
   28310:	str	r3, [sp, #80]	; 0x50
   28314:	bne	27998 <fputs@plt+0x12a0c>
   28318:	ldr	r8, [sp, #52]	; 0x34
   2831c:	ldr	sl, [sp, #104]	; 0x68
   28320:	ldr	r6, [sp, #108]	; 0x6c
   28324:	ldr	r7, [sp, #96]	; 0x60
   28328:	mov	r0, r8
   2832c:	bl	1bde0 <fputs@plt+0x6e54>
   28330:	ldr	r4, [r6, #28]
   28334:	cmp	r4, #0
   28338:	bne	28344 <fputs@plt+0x133b8>
   2833c:	b	28468 <fputs@plt+0x134dc>
   28340:	mov	r4, r3
   28344:	ldr	r3, [r4, #8]
   28348:	cmp	r3, #0
   2834c:	bne	28340 <fputs@plt+0x133b4>
   28350:	b	28364 <fputs@plt+0x133d8>
   28354:	mov	r0, r4
   28358:	bl	25efc <fputs@plt+0x10f70>
   2835c:	subs	r4, r0, #0
   28360:	beq	28468 <fputs@plt+0x134dc>
   28364:	ldm	r4, {r1, r2}
   28368:	mov	r0, r8
   2836c:	bl	2456c <fputs@plt+0xf5e0>
   28370:	cmp	r0, #0
   28374:	beq	28354 <fputs@plt+0x133c8>
   28378:	mov	sl, r0
   2837c:	b	278d0 <fputs@plt+0x12944>
   28380:	mov	r0, r9
   28384:	bl	259d8 <fputs@plt+0x10a4c>
   28388:	ldr	r5, [r9, #8]
   2838c:	ldr	r6, [r9, #12]
   28390:	subs	r9, r0, #0
   28394:	beq	28520 <fputs@plt+0x13594>
   28398:	bl	259d8 <fputs@plt+0x10a4c>
   2839c:	ldm	r9, {r1, ip}
   283a0:	ldr	r3, [r9, #8]
   283a4:	ldr	r4, [r9, #12]
   283a8:	cmp	r0, #0
   283ac:	beq	28074 <fputs@plt+0x130e8>
   283b0:	adds	r2, r3, #1
   283b4:	adc	lr, r4, #0
   283b8:	subs	r2, r2, r1
   283bc:	str	r2, [sp, #120]	; 0x78
   283c0:	sbc	r2, lr, ip
   283c4:	str	r2, [sp, #124]	; 0x7c
   283c8:	subs	r2, r1, r5
   283cc:	str	r2, [sp, #32]
   283d0:	sbc	r2, ip, r6
   283d4:	str	r2, [sp, #36]	; 0x24
   283d8:	ldrd	r6, [sp, #32]
   283dc:	ldr	r2, [r0]
   283e0:	ldr	r1, [r0, #4]
   283e4:	cmp	r7, #0
   283e8:	cmpeq	r6, #-2147483648	; 0x80000000
   283ec:	movhi	r6, #-2147483648	; 0x80000000
   283f0:	movhi	r7, #0
   283f4:	mov	ip, #0
   283f8:	strdhi	r6, [sp, #32]
   283fc:	subs	r3, r2, r3
   28400:	str	r3, [sp, #24]
   28404:	sbc	r3, r1, r4
   28408:	str	r3, [sp, #28]
   2840c:	ldrd	r2, [sp, #24]
   28410:	ldrd	r6, [sp, #120]	; 0x78
   28414:	mov	r4, #72	; 0x48
   28418:	cmp	r3, #0
   2841c:	cmpeq	r2, #-2147483648	; 0x80000000
   28420:	movhi	r2, #-2147483648	; 0x80000000
   28424:	movhi	r3, #0
   28428:	mov	sl, r7
   2842c:	strdhi	r2, [sp, #24]
   28430:	cmp	r7, #0
   28434:	cmpeq	r6, #-2147483648	; 0x80000000
   28438:	mov	r3, r6
   2843c:	ldrd	r6, [sp, #120]	; 0x78
   28440:	mov	r2, #32
   28444:	str	r4, [sp, #68]	; 0x44
   28448:	mov	r1, ip
   2844c:	mov	lr, ip
   28450:	mov	r5, ip
   28454:	movhi	r3, #-2147483648	; 0x80000000
   28458:	movhi	sl, ip
   2845c:	str	r2, [sp, #56]	; 0x38
   28460:	strd	r6, [sp, #40]	; 0x28
   28464:	b	27af8 <fputs@plt+0x12b6c>
   28468:	mov	r0, r8
   2846c:	bl	1c04c <fputs@plt+0x70c0>
   28470:	cmp	r0, #0
   28474:	beq	284a0 <fputs@plt+0x13514>
   28478:	mov	r1, #2
   2847c:	mov	r0, r7
   28480:	bl	24518 <fputs@plt+0xf58c>
   28484:	cmp	r0, #0
   28488:	bne	28378 <fputs@plt+0x133ec>
   2848c:	mov	r1, r8
   28490:	mov	r0, r7
   28494:	bl	24650 <fputs@plt+0xf6c4>
   28498:	cmp	r0, #0
   2849c:	bne	28378 <fputs@plt+0x133ec>
   284a0:	mov	r0, r8
   284a4:	bl	1bde0 <fputs@plt+0x6e54>
   284a8:	ldr	r4, [r6, #32]
   284ac:	cmp	r4, #0
   284b0:	bne	284bc <fputs@plt+0x13530>
   284b4:	b	285ac <fputs@plt+0x13620>
   284b8:	mov	r4, r3
   284bc:	ldr	r3, [r4, #8]
   284c0:	cmp	r3, #0
   284c4:	bne	284b8 <fputs@plt+0x1352c>
   284c8:	b	284dc <fputs@plt+0x13550>
   284cc:	mov	r0, r4
   284d0:	bl	25efc <fputs@plt+0x10f70>
   284d4:	subs	r4, r0, #0
   284d8:	beq	285ac <fputs@plt+0x13620>
   284dc:	ldm	r4, {r1, r2}
   284e0:	mov	r0, r8
   284e4:	bl	2456c <fputs@plt+0xf5e0>
   284e8:	cmp	r0, #0
   284ec:	beq	284cc <fputs@plt+0x13540>
   284f0:	b	28378 <fputs@plt+0x133ec>
   284f4:	ldr	r8, [sp, #52]	; 0x34
   284f8:	mov	sl, r0
   284fc:	b	278d0 <fputs@plt+0x12944>
   28500:	ldr	r1, [pc, #652]	; 28794 <fputs@plt+0x13808>
   28504:	ldr	r0, [pc, #652]	; 28798 <fputs@plt+0x1380c>
   28508:	bl	2d990 <error@@Base>
   2850c:	ldr	r0, [sp, #64]	; 0x40
   28510:	bl	29550 <fputs@plt+0x145c4>
   28514:	ldr	r0, [sp, #60]	; 0x3c
   28518:	bl	1bb5c <fputs@plt+0x6bd0>
   2851c:	b	282d8 <fputs@plt+0x1334c>
   28520:	mov	r8, #32
   28524:	mov	r4, r8
   28528:	b	28198 <fputs@plt+0x1320c>
   2852c:	adds	lr, lr, #1
   28530:	adc	r4, r4, #0
   28534:	subs	r3, lr, r1
   28538:	str	r3, [sp, #112]	; 0x70
   2853c:	sbc	r3, r4, ip
   28540:	str	r3, [sp, #116]	; 0x74
   28544:	ldrd	r2, [sp, #112]	; 0x70
   28548:	cmp	r3, #0
   2854c:	cmpeq	r2, #-2147483648	; 0x80000000
   28550:	strd	r2, [sp, #68]	; 0x44
   28554:	movhi	r2, #-2147483648	; 0x80000000
   28558:	movhi	r3, #0
   2855c:	strdhi	r2, [sp, #68]	; 0x44
   28560:	subs	r3, r1, r5
   28564:	str	r3, [sp, #32]
   28568:	sbc	r3, ip, r6
   2856c:	str	r3, [sp, #36]	; 0x24
   28570:	ldrd	r2, [sp, #32]
   28574:	cmp	r3, #0
   28578:	cmpeq	r2, #-2147483648	; 0x80000000
   2857c:	movhi	r2, #-2147483648	; 0x80000000
   28580:	movhi	r3, #0
   28584:	strdhi	r2, [sp, #32]
   28588:	mov	r2, #0
   2858c:	mov	r3, #0
   28590:	strd	r2, [sp, #24]
   28594:	ldrd	r2, [sp, #112]	; 0x70
   28598:	strd	r2, [sp, #40]	; 0x28
   2859c:	b	28048 <fputs@plt+0x130bc>
   285a0:	ldr	r8, [sp, #52]	; 0x34
   285a4:	mvn	sl, #1
   285a8:	b	278d0 <fputs@plt+0x12944>
   285ac:	mov	r0, r8
   285b0:	bl	1c04c <fputs@plt+0x70c0>
   285b4:	cmp	r0, #0
   285b8:	beq	285e4 <fputs@plt+0x13658>
   285bc:	mov	r1, #3
   285c0:	mov	r0, r7
   285c4:	bl	24518 <fputs@plt+0xf58c>
   285c8:	cmp	r0, #0
   285cc:	bne	28378 <fputs@plt+0x133ec>
   285d0:	mov	r1, r8
   285d4:	mov	r0, r7
   285d8:	bl	24650 <fputs@plt+0xf6c4>
   285dc:	cmp	r0, #0
   285e0:	bne	28378 <fputs@plt+0x133ec>
   285e4:	mov	r0, r8
   285e8:	bl	1bde0 <fputs@plt+0x6e54>
   285ec:	ldr	r4, [r6, #36]	; 0x24
   285f0:	cmp	r4, #0
   285f4:	bne	28600 <fputs@plt+0x13674>
   285f8:	b	2868c <fputs@plt+0x13700>
   285fc:	mov	r4, r3
   28600:	ldr	r3, [r4, #8]
   28604:	cmp	r3, #0
   28608:	bne	285fc <fputs@plt+0x13670>
   2860c:	b	28620 <fputs@plt+0x13694>
   28610:	mov	r0, r4
   28614:	bl	25efc <fputs@plt+0x10f70>
   28618:	subs	r4, r0, #0
   2861c:	beq	2868c <fputs@plt+0x13700>
   28620:	ldm	r4, {r1, r2}
   28624:	mov	r0, r8
   28628:	bl	2456c <fputs@plt+0xf5e0>
   2862c:	cmp	r0, #0
   28630:	beq	28610 <fputs@plt+0x13684>
   28634:	b	28378 <fputs@plt+0x133ec>
   28638:	bl	14aac <__stack_chk_fail@plt>
   2863c:	ldr	r8, [sp, #52]	; 0x34
   28640:	mov	r4, r5
   28644:	b	27d84 <fputs@plt+0x12df8>
   28648:	ldr	r6, [sp, #52]	; 0x34
   2864c:	mov	r1, #35	; 0x23
   28650:	mov	r0, r6
   28654:	bl	24518 <fputs@plt+0xf58c>
   28658:	subs	r4, r0, #0
   2865c:	bne	2874c <fputs@plt+0x137c0>
   28660:	ldr	r5, [sp, #60]	; 0x3c
   28664:	mov	r0, r6
   28668:	mov	r1, r5
   2866c:	bl	24650 <fputs@plt+0xf6c4>
   28670:	subs	r4, r0, #0
   28674:	bne	2874c <fputs@plt+0x137c0>
   28678:	mov	r0, r9
   2867c:	bl	29550 <fputs@plt+0x145c4>
   28680:	mov	r0, r5
   28684:	bl	1bb5c <fputs@plt+0x6bd0>
   28688:	b	282d8 <fputs@plt+0x1334c>
   2868c:	mov	r0, r8
   28690:	bl	1c04c <fputs@plt+0x70c0>
   28694:	cmp	r0, #0
   28698:	bne	28760 <fputs@plt+0x137d4>
   2869c:	ldr	r3, [sp, #20]
   286a0:	cmp	r3, #0
   286a4:	movne	r4, #0
   286a8:	ldrne	r3, [sp, #48]	; 0x30
   286ac:	subne	r5, r3, #4
   286b0:	bne	28734 <fputs@plt+0x137a8>
   286b4:	b	278d0 <fputs@plt+0x12944>
   286b8:	mov	r1, r7
   286bc:	ldr	r0, [r5, #4]
   286c0:	bl	1df58 <fputs@plt+0x8fcc>
   286c4:	subs	r6, r0, #0
   286c8:	bne	28758 <fputs@plt+0x137cc>
   286cc:	mov	r0, r7
   286d0:	ldr	r9, [r5, #4]!
   286d4:	bl	1c19c <fputs@plt+0x7210>
   286d8:	str	r0, [sp, #48]	; 0x30
   286dc:	mov	r0, r7
   286e0:	bl	1c04c <fputs@plt+0x70c0>
   286e4:	ldr	r3, [sp, #48]	; 0x30
   286e8:	str	r6, [sp, #8]
   286ec:	str	r6, [sp, #4]
   286f0:	add	r2, sp, #144	; 0x90
   286f4:	add	r1, sp, #140	; 0x8c
   286f8:	str	r0, [sp]
   286fc:	mov	r0, r9
   28700:	bl	1f57c <fputs@plt+0xa5f0>
   28704:	cmp	r0, #0
   28708:	bne	28378 <fputs@plt+0x133ec>
   2870c:	ldr	r2, [sp, #144]	; 0x90
   28710:	ldr	r1, [sp, #140]	; 0x8c
   28714:	mov	r0, r7
   28718:	bl	2456c <fputs@plt+0xf5e0>
   2871c:	cmp	r0, #0
   28720:	bne	28378 <fputs@plt+0x133ec>
   28724:	ldr	r3, [sp, #20]
   28728:	add	r4, r4, #1
   2872c:	cmp	r3, r4
   28730:	beq	278d0 <fputs@plt+0x12944>
   28734:	mov	r1, #4
   28738:	mov	r0, r7
   2873c:	bl	24518 <fputs@plt+0xf58c>
   28740:	cmp	r0, #0
   28744:	beq	286b8 <fputs@plt+0x1372c>
   28748:	b	28378 <fputs@plt+0x133ec>
   2874c:	ldr	r8, [sp, #52]	; 0x34
   28750:	str	r9, [sp, #64]	; 0x40
   28754:	b	27d84 <fputs@plt+0x12df8>
   28758:	mov	sl, r6
   2875c:	b	278d0 <fputs@plt+0x12944>
   28760:	mov	r1, #5
   28764:	mov	r0, r7
   28768:	bl	24518 <fputs@plt+0xf58c>
   2876c:	cmp	r0, #0
   28770:	bne	28378 <fputs@plt+0x133ec>
   28774:	mov	r1, r8
   28778:	mov	r0, r7
   2877c:	bl	24650 <fputs@plt+0xf6c4>
   28780:	cmp	r0, #0
   28784:	beq	2869c <fputs@plt+0x13710>
   28788:	b	28378 <fputs@plt+0x133ec>
   2878c:	andeq	r4, r7, r0, asr #19
   28790:	andeq	r4, r4, ip, ror ip
   28794:	andeq	r4, r4, r8, lsl #25
   28798:	andeq	r4, r4, r8, asr #26
   2879c:	push	{r4, r5, r6, lr}
   287a0:	mov	r5, r0
   287a4:	mov	r4, r1
   287a8:	bl	265cc <fputs@plt+0x11640>
   287ac:	cmp	r0, #0
   287b0:	popne	{r4, r5, r6, pc}
   287b4:	mov	r0, r4
   287b8:	bl	1d514 <fputs@plt+0x8588>
   287bc:	cmp	r0, #0
   287c0:	popeq	{r4, r5, r6, pc}
   287c4:	ldr	r1, [pc, #24]	; 287e4 <fputs@plt+0x13858>
   287c8:	ldr	r0, [pc, #24]	; 287e8 <fputs@plt+0x1385c>
   287cc:	bl	2db2c <error@@Base+0x19c>
   287d0:	ldr	r3, [r4, #52]	; 0x34
   287d4:	mov	r0, r5
   287d8:	pop	{r4, r5, r6, lr}
   287dc:	ldr	r1, [r3, #56]	; 0x38
   287e0:	b	265cc <fputs@plt+0x11640>
   287e4:	andeq	r4, r4, r0, lsr #25
   287e8:	andeq	r4, r4, r0, ror #26
   287ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   287f0:	mov	sl, r1
   287f4:	ldr	r5, [pc, #2712]	; 29294 <fputs@plt+0x14308>
   287f8:	sub	sp, sp, #204	; 0xcc
   287fc:	mov	r6, #0
   28800:	ldr	r1, [r5]
   28804:	str	r6, [sl]
   28808:	str	r2, [sp, #16]
   2880c:	mov	fp, r3
   28810:	str	r1, [sp, #196]	; 0xc4
   28814:	str	r6, [sp, #64]	; 0x40
   28818:	str	r6, [sp, #68]	; 0x44
   2881c:	mov	r7, r0
   28820:	bl	1c04c <fputs@plt+0x70c0>
   28824:	cmp	r0, #7
   28828:	bls	28ad8 <fputs@plt+0x13b4c>
   2882c:	mov	r0, r7
   28830:	bl	1c19c <fputs@plt+0x7210>
   28834:	mov	r2, #8
   28838:	ldr	r1, [pc, #2648]	; 29298 <fputs@plt+0x1430c>
   2883c:	bl	14170 <memcmp@plt>
   28840:	subs	r9, r0, #0
   28844:	bne	28ad8 <fputs@plt+0x13b4c>
   28848:	mov	r0, r7
   2884c:	bl	1bc50 <fputs@plt+0x6cc4>
   28850:	subs	r8, r0, #0
   28854:	beq	288e8 <fputs@plt+0x1395c>
   28858:	mov	r1, #8
   2885c:	bl	1c4c8 <fputs@plt+0x753c>
   28860:	subs	r4, r0, #0
   28864:	beq	288a4 <fputs@plt+0x13918>
   28868:	mov	r0, r9
   2886c:	bl	14548 <free@plt>
   28870:	ldr	r0, [sp, #68]	; 0x44
   28874:	bl	1d72c <fputs@plt+0x87a0>
   28878:	mov	r0, r8
   2887c:	bl	1bb5c <fputs@plt+0x6bd0>
   28880:	ldr	r0, [sp, #64]	; 0x40
   28884:	bl	1bb5c <fputs@plt+0x6bd0>
   28888:	ldr	r2, [sp, #196]	; 0xc4
   2888c:	ldr	r3, [r5]
   28890:	mov	r0, r4
   28894:	cmp	r2, r3
   28898:	bne	28cd8 <fputs@plt+0x13d4c>
   2889c:	add	sp, sp, #204	; 0xcc
   288a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   288a4:	bl	26dd0 <fputs@plt+0x11e44>
   288a8:	subs	r3, r0, #0
   288ac:	str	r3, [sp, #20]
   288b0:	beq	28900 <fputs@plt+0x13974>
   288b4:	add	r1, sp, #80	; 0x50
   288b8:	mov	r0, r8
   288bc:	bl	23d50 <fputs@plt+0xedc4>
   288c0:	subs	r4, r0, #0
   288c4:	bne	288f4 <fputs@plt+0x13968>
   288c8:	ldr	r3, [sp, #80]	; 0x50
   288cc:	cmp	r3, #1
   288d0:	beq	28914 <fputs@plt+0x13988>
   288d4:	ldr	r0, [sp, #20]
   288d8:	mov	r9, r4
   288dc:	bl	267ac <fputs@plt+0x11820>
   288e0:	mvn	r4, #3
   288e4:	b	28868 <fputs@plt+0x138dc>
   288e8:	mov	r9, r8
   288ec:	mvn	r4, #1
   288f0:	b	28868 <fputs@plt+0x138dc>
   288f4:	ldr	r0, [sp, #20]
   288f8:	bl	267ac <fputs@plt+0x11820>
   288fc:	b	28868 <fputs@plt+0x138dc>
   28900:	ldr	r1, [pc, #2452]	; 2929c <fputs@plt+0x14310>
   28904:	ldr	r0, [pc, #2452]	; 292a0 <fputs@plt+0x14314>
   28908:	bl	2d990 <error@@Base>
   2890c:	mov	r9, r4
   28910:	b	28868 <fputs@plt+0x138dc>
   28914:	ldr	r1, [sp, #20]
   28918:	mov	r0, r8
   2891c:	bl	23cd0 <fputs@plt+0xed44>
   28920:	subs	r4, r0, #0
   28924:	beq	28938 <fputs@plt+0x139ac>
   28928:	ldr	r0, [sp, #20]
   2892c:	bl	267ac <fputs@plt+0x11820>
   28930:	mov	r9, #0
   28934:	b	28868 <fputs@plt+0x138dc>
   28938:	ldr	r6, [sp, #20]
   2893c:	mov	r0, r8
   28940:	add	r1, r6, #8
   28944:	bl	23cd0 <fputs@plt+0xed44>
   28948:	subs	r4, r0, #0
   2894c:	bne	288f4 <fputs@plt+0x13968>
   28950:	add	r1, r6, #16
   28954:	mov	r0, r8
   28958:	bl	23cd0 <fputs@plt+0xed44>
   2895c:	subs	r4, r0, #0
   28960:	bne	28928 <fputs@plt+0x1399c>
   28964:	mov	r2, #0
   28968:	mov	r1, r2
   2896c:	mov	r0, r8
   28970:	bl	23eac <fputs@plt+0xef20>
   28974:	subs	r4, r0, #0
   28978:	bne	28928 <fputs@plt+0x1399c>
   2897c:	mov	r2, r4
   28980:	add	r1, r6, #24
   28984:	mov	r0, r8
   28988:	bl	24008 <fputs@plt+0xf07c>
   2898c:	subs	r4, r0, #0
   28990:	bne	28928 <fputs@plt+0x1399c>
   28994:	ldr	r3, [r6, #8]
   28998:	add	r0, sp, #120	; 0x78
   2899c:	str	r3, [sp, #120]	; 0x78
   289a0:	bl	14158 <localtime@plt>
   289a4:	add	r6, sp, #132	; 0x84
   289a8:	subs	r3, r0, #0
   289ac:	mov	r0, r6
   289b0:	beq	28b00 <fputs@plt+0x13b74>
   289b4:	ldr	r2, [pc, #2280]	; 292a4 <fputs@plt+0x14318>
   289b8:	mov	r1, #64	; 0x40
   289bc:	strb	r4, [sp, #132]	; 0x84
   289c0:	bl	14bf0 <strftime@plt>
   289c4:	ldr	r1, [sp, #20]
   289c8:	ldr	ip, [pc, #2264]	; 292a8 <fputs@plt+0x1431c>
   289cc:	ldr	r3, [pc, #2264]	; 292ac <fputs@plt+0x14320>
   289d0:	ldr	r2, [r1, #24]
   289d4:	ldrd	r0, [r1]
   289d8:	ldrb	lr, [r2]
   289dc:	str	r2, [sp, #8]
   289e0:	str	r6, [sp]
   289e4:	cmp	lr, #0
   289e8:	moveq	r3, ip
   289ec:	mov	r2, r0
   289f0:	str	r3, [sp, #4]
   289f4:	ldr	r0, [pc, #2228]	; 292b0 <fputs@plt+0x14324>
   289f8:	mov	r3, r1
   289fc:	bl	2dad4 <error@@Base+0x144>
   28a00:	mov	r0, r7
   28a04:	bl	1c04c <fputs@plt+0x70c0>
   28a08:	mov	r4, r0
   28a0c:	mov	r0, r8
   28a10:	bl	1c04c <fputs@plt+0x70c0>
   28a14:	cmp	r4, r0
   28a18:	bcc	28aec <fputs@plt+0x13b60>
   28a1c:	mov	r0, r7
   28a20:	bl	1c04c <fputs@plt+0x70c0>
   28a24:	mov	r6, #0
   28a28:	mov	r9, r6
   28a2c:	str	r0, [sp, #28]
   28a30:	mov	r0, r8
   28a34:	bl	1c04c <fputs@plt+0x70c0>
   28a38:	str	sl, [sp, #44]	; 0x2c
   28a3c:	mov	sl, r6
   28a40:	str	r0, [sp, #40]	; 0x28
   28a44:	mov	r0, r8
   28a48:	bl	1c04c <fputs@plt+0x70c0>
   28a4c:	cmp	r0, #0
   28a50:	beq	28b1c <fputs@plt+0x13b90>
   28a54:	add	r1, sp, #62	; 0x3e
   28a58:	mov	r0, r8
   28a5c:	bl	23ddc <fputs@plt+0xee50>
   28a60:	cmp	r0, #0
   28a64:	bne	28b10 <fputs@plt+0x13b84>
   28a68:	add	r2, sp, #76	; 0x4c
   28a6c:	add	r1, sp, #72	; 0x48
   28a70:	mov	r0, r8
   28a74:	bl	23eac <fputs@plt+0xef20>
   28a78:	cmp	r0, #0
   28a7c:	bne	28b10 <fputs@plt+0x13b84>
   28a80:	ldrb	r3, [sp, #62]	; 0x3e
   28a84:	cmp	r3, #4
   28a88:	beq	28be4 <fputs@plt+0x13c58>
   28a8c:	cmp	r6, #0
   28a90:	beq	28a44 <fputs@plt+0x13ab8>
   28a94:	ldr	r0, [pc, #2072]	; 292b4 <fputs@plt+0x14328>
   28a98:	str	sl, [sp, #24]
   28a9c:	bl	2d990 <error@@Base>
   28aa0:	mvn	r4, #3
   28aa4:	ldr	r0, [sp, #20]
   28aa8:	bl	267ac <fputs@plt+0x11820>
   28aac:	ldr	r3, [sp, #24]
   28ab0:	cmp	r3, #0
   28ab4:	beq	28868 <fputs@plt+0x138dc>
   28ab8:	add	r7, r9, r3, lsl #2
   28abc:	sub	r7, r7, #4
   28ac0:	sub	r6, r9, #4
   28ac4:	ldr	r0, [r6, #4]!
   28ac8:	bl	1d72c <fputs@plt+0x87a0>
   28acc:	cmp	r7, r6
   28ad0:	bne	28ac4 <fputs@plt+0x13b38>
   28ad4:	b	28868 <fputs@plt+0x138dc>
   28ad8:	ldr	r1, [pc, #1980]	; 2929c <fputs@plt+0x14310>
   28adc:	ldr	r0, [pc, #2004]	; 292b8 <fputs@plt+0x1432c>
   28ae0:	bl	2db84 <error@@Base+0x1f4>
   28ae4:	mvn	r4, #49	; 0x31
   28ae8:	b	28888 <fputs@plt+0x138fc>
   28aec:	ldr	r0, [sp, #20]
   28af0:	bl	267ac <fputs@plt+0x11820>
   28af4:	mov	r9, #0
   28af8:	mvn	r4, #0
   28afc:	b	28868 <fputs@plt+0x138dc>
   28b00:	mov	r2, #64	; 0x40
   28b04:	ldr	r1, [pc, #1968]	; 292bc <fputs@plt+0x14330>
   28b08:	bl	40148 <mkdtemp@@Base+0xd98>
   28b0c:	b	289c4 <fputs@plt+0x13a38>
   28b10:	str	sl, [sp, #24]
   28b14:	mov	r4, r0
   28b18:	b	28aa4 <fputs@plt+0x13b18>
   28b1c:	mov	r0, r8
   28b20:	str	sl, [sp, #24]
   28b24:	ldr	sl, [sp, #44]	; 0x2c
   28b28:	bl	1c04c <fputs@plt+0x70c0>
   28b2c:	cmp	r0, #0
   28b30:	mvnne	r4, #0
   28b34:	bne	28aa4 <fputs@plt+0x13b18>
   28b38:	mov	r0, r8
   28b3c:	bl	1bb5c <fputs@plt+0x6bd0>
   28b40:	mov	r0, r7
   28b44:	bl	1bc50 <fputs@plt+0x6cc4>
   28b48:	subs	r8, r0, #0
   28b4c:	beq	28f18 <fputs@plt+0x13f8c>
   28b50:	ldr	r3, [sp, #28]
   28b54:	ldr	r2, [sp, #40]	; 0x28
   28b58:	sub	r1, r3, r2
   28b5c:	bl	1c4c8 <fputs@plt+0x753c>
   28b60:	cmp	r0, #0
   28b64:	bne	28b14 <fputs@plt+0x13b88>
   28b68:	str	r9, [sp, #28]
   28b6c:	ldr	r9, [sp, #20]
   28b70:	strd	sl, [sp, #40]	; 0x28
   28b74:	mov	r0, r8
   28b78:	bl	1c04c <fputs@plt+0x70c0>
   28b7c:	cmp	r0, #0
   28b80:	beq	28eb8 <fputs@plt+0x13f2c>
   28b84:	ldr	r0, [sp, #64]	; 0x40
   28b88:	bl	1bb5c <fputs@plt+0x6bd0>
   28b8c:	mov	r3, #0
   28b90:	add	r1, sp, #62	; 0x3e
   28b94:	mov	r0, r8
   28b98:	str	r3, [sp, #64]	; 0x40
   28b9c:	bl	23ddc <fputs@plt+0xee50>
   28ba0:	subs	r4, r0, #0
   28ba4:	bne	28dac <fputs@plt+0x13e20>
   28ba8:	add	r1, sp, #64	; 0x40
   28bac:	mov	r0, r8
   28bb0:	bl	24684 <fputs@plt+0xf6f8>
   28bb4:	subs	r4, r0, #0
   28bb8:	bne	28dac <fputs@plt+0x13e20>
   28bbc:	ldrb	r1, [sp, #62]	; 0x3e
   28bc0:	sub	r3, r1, #1
   28bc4:	cmp	r3, #4
   28bc8:	ldrls	pc, [pc, r3, lsl #2]
   28bcc:	b	29270 <fputs@plt+0x142e4>
   28bd0:	ldrdeq	r8, [r2], -r0
   28bd4:			; <UNDEFINED> instruction: 0x00028db4
   28bd8:	muleq	r2, ip, lr
   28bdc:	andeq	r8, r2, r4, lsl #27
   28be0:	ldrdeq	r8, [r2], -ip
   28be4:	add	r2, sp, #68	; 0x44
   28be8:	ldrd	r0, [sp, #72]	; 0x48
   28bec:	bl	21894 <fputs@plt+0xc908>
   28bf0:	cmp	r0, #0
   28bf4:	bne	28d6c <fputs@plt+0x13de0>
   28bf8:	mov	r0, r7
   28bfc:	bl	1c04c <fputs@plt+0x70c0>
   28c00:	mov	r4, r0
   28c04:	mov	r0, r8
   28c08:	bl	1c04c <fputs@plt+0x70c0>
   28c0c:	cmp	r4, r0
   28c10:	bcc	28d60 <fputs@plt+0x13dd4>
   28c14:	mov	r0, r7
   28c18:	bl	1c04c <fputs@plt+0x70c0>
   28c1c:	mov	r4, r0
   28c20:	mov	r0, r8
   28c24:	bl	1c04c <fputs@plt+0x70c0>
   28c28:	add	r2, sp, #76	; 0x4c
   28c2c:	add	r1, sp, #72	; 0x48
   28c30:	sub	r4, r4, r0
   28c34:	mov	r0, r8
   28c38:	bl	23eac <fputs@plt+0xef20>
   28c3c:	subs	r3, r0, #0
   28c40:	str	r3, [sp, #52]	; 0x34
   28c44:	bne	28d6c <fputs@plt+0x13de0>
   28c48:	ldr	r1, [sp, #72]	; 0x48
   28c4c:	ldr	r2, [sp, #76]	; 0x4c
   28c50:	mov	r0, r7
   28c54:	ldr	r6, [sp, #68]	; 0x44
   28c58:	str	r1, [sp, #48]	; 0x30
   28c5c:	str	r2, [sp, #24]
   28c60:	bl	1c19c <fputs@plt+0x7210>
   28c64:	ldr	r3, [sp, #52]	; 0x34
   28c68:	ldr	r2, [sp, #24]
   28c6c:	str	r3, [sp, #8]
   28c70:	str	r3, [sp, #4]
   28c74:	ldr	r1, [sp, #48]	; 0x30
   28c78:	str	r4, [sp]
   28c7c:	mov	r3, r0
   28c80:	mov	r0, r6
   28c84:	bl	1f644 <fputs@plt+0xa6b8>
   28c88:	cmp	r0, #0
   28c8c:	bne	28b10 <fputs@plt+0x13b84>
   28c90:	cmp	sl, #0
   28c94:	beq	28d20 <fputs@plt+0x13d94>
   28c98:	mov	r4, r0
   28c9c:	sub	r6, r9, #4
   28ca0:	b	28cb0 <fputs@plt+0x13d24>
   28ca4:	add	r4, r4, #1
   28ca8:	cmp	sl, r4
   28cac:	beq	28d20 <fputs@plt+0x13d94>
   28cb0:	ldr	r1, [sp, #68]	; 0x44
   28cb4:	ldr	r0, [r6, #4]!
   28cb8:	bl	1ddfc <fputs@plt+0x8e70>
   28cbc:	cmp	r0, #0
   28cc0:	beq	28ca4 <fputs@plt+0x13d18>
   28cc4:	ldr	r0, [pc, #1524]	; 292c0 <fputs@plt+0x14334>
   28cc8:	str	sl, [sp, #24]
   28ccc:	mvn	r4, #3
   28cd0:	bl	2d990 <error@@Base>
   28cd4:	b	28aa4 <fputs@plt+0x13b18>
   28cd8:	bl	14aac <__stack_chk_fail@plt>
   28cdc:	mov	r2, #32
   28ce0:	add	r1, r9, #36	; 0x24
   28ce4:	ldr	r0, [sp, #64]	; 0x40
   28ce8:	bl	264a0 <fputs@plt+0x11514>
   28cec:	subs	r4, r0, #0
   28cf0:	bne	28dac <fputs@plt+0x13e20>
   28cf4:	ldr	r0, [sp, #64]	; 0x40
   28cf8:	cmp	r0, #0
   28cfc:	beq	28b74 <fputs@plt+0x13be8>
   28d00:	bl	1c04c <fputs@plt+0x70c0>
   28d04:	cmp	r0, #0
   28d08:	beq	28b74 <fputs@plt+0x13be8>
   28d0c:	ldr	r0, [pc, #1456]	; 292c4 <fputs@plt+0x14338>
   28d10:	ldr	r9, [sp, #28]
   28d14:	mvn	r4, #3
   28d18:	bl	2d990 <error@@Base>
   28d1c:	b	28aa4 <fputs@plt+0x13b18>
   28d20:	add	r4, sl, #1
   28d24:	mov	r2, r4
   28d28:	mov	r3, #4
   28d2c:	mov	r1, sl
   28d30:	mov	r0, r9
   28d34:	bl	3ff24 <mkdtemp@@Base+0xb74>
   28d38:	cmp	r0, #0
   28d3c:	beq	28d78 <fputs@plt+0x13dec>
   28d40:	ldr	r3, [sp, #68]	; 0x44
   28d44:	mov	r9, r0
   28d48:	str	r3, [r0, sl, lsl #2]
   28d4c:	mov	r3, #0
   28d50:	mov	r6, #1
   28d54:	mov	sl, r4
   28d58:	str	r3, [sp, #68]	; 0x44
   28d5c:	b	28a44 <fputs@plt+0x13ab8>
   28d60:	str	sl, [sp, #24]
   28d64:	mvn	r4, #0
   28d68:	b	28aa4 <fputs@plt+0x13b18>
   28d6c:	str	sl, [sp, #24]
   28d70:	mvn	r4, #3
   28d74:	b	28aa4 <fputs@plt+0x13b18>
   28d78:	str	sl, [sp, #24]
   28d7c:	mvn	r4, #1
   28d80:	b	28aa4 <fputs@plt+0x13b18>
   28d84:	ldr	r0, [sp, #64]	; 0x40
   28d88:	bl	1bb5c <fputs@plt+0x6bd0>
   28d8c:	mov	r3, #0
   28d90:	mov	r2, r3
   28d94:	mov	r1, r3
   28d98:	mov	r0, r8
   28d9c:	str	r3, [sp, #64]	; 0x40
   28da0:	bl	23eac <fputs@plt+0xef20>
   28da4:	subs	r4, r0, #0
   28da8:	beq	28cf4 <fputs@plt+0x13d68>
   28dac:	ldr	r9, [sp, #28]
   28db0:	b	28aa4 <fputs@plt+0x13b18>
   28db4:	mov	r2, #0
   28db8:	add	r1, r9, #28
   28dbc:	ldr	r0, [sp, #64]	; 0x40
   28dc0:	bl	264a0 <fputs@plt+0x11514>
   28dc4:	subs	r4, r0, #0
   28dc8:	beq	28cf4 <fputs@plt+0x13d68>
   28dcc:	b	28dac <fputs@plt+0x13e20>
   28dd0:	mov	r3, #0
   28dd4:	str	r3, [sp, #92]	; 0x5c
   28dd8:	str	r3, [sp, #96]	; 0x60
   28ddc:	str	r3, [sp, #100]	; 0x64
   28de0:	ldr	fp, [sp, #64]	; 0x40
   28de4:	bl	1b974 <fputs@plt+0x69e8>
   28de8:	cmp	r0, #0
   28dec:	str	r0, [sp, #92]	; 0x5c
   28df0:	beq	29050 <fputs@plt+0x140c4>
   28df4:	add	r2, sp, #88	; 0x58
   28df8:	add	r1, sp, #84	; 0x54
   28dfc:	mov	r0, fp
   28e00:	bl	23eac <fputs@plt+0xef20>
   28e04:	subs	r4, r0, #0
   28e08:	bne	2902c <fputs@plt+0x140a0>
   28e0c:	mov	r2, r4
   28e10:	mov	r1, r4
   28e14:	mov	r0, fp
   28e18:	bl	23eac <fputs@plt+0xef20>
   28e1c:	subs	r4, r0, #0
   28e20:	bne	2902c <fputs@plt+0x140a0>
   28e24:	ldr	r1, [sp, #88]	; 0x58
   28e28:	cmp	r1, #0
   28e2c:	bne	29214 <fputs@plt+0x14288>
   28e30:	mov	r0, fp
   28e34:	bl	1c04c <fputs@plt+0x70c0>
   28e38:	cmp	r0, #0
   28e3c:	beq	2902c <fputs@plt+0x140a0>
   28e40:	ldr	r0, [sp, #92]	; 0x5c
   28e44:	bl	1bb5c <fputs@plt+0x6bd0>
   28e48:	mov	r3, #0
   28e4c:	add	r1, sp, #63	; 0x3f
   28e50:	mov	r0, fp
   28e54:	str	r3, [sp, #92]	; 0x5c
   28e58:	bl	23ddc <fputs@plt+0xee50>
   28e5c:	cmp	r0, #0
   28e60:	bne	2920c <fputs@plt+0x14280>
   28e64:	add	r1, sp, #92	; 0x5c
   28e68:	mov	r0, fp
   28e6c:	bl	24684 <fputs@plt+0xf6f8>
   28e70:	cmp	r0, #0
   28e74:	bne	2920c <fputs@plt+0x14280>
   28e78:	ldrb	r1, [sp, #63]	; 0x3f
   28e7c:	sub	r3, r1, #32
   28e80:	cmp	r3, #3
   28e84:	ldrls	pc, [pc, r3, lsl #2]
   28e88:	b	29284 <fputs@plt+0x142f8>
   28e8c:	andeq	r9, r2, ip, asr r2
   28e90:	andeq	r9, r2, r4, asr #3
   28e94:	andeq	r9, r2, ip, ror r0
   28e98:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   28e9c:	mov	r2, #20
   28ea0:	add	r1, r9, #32
   28ea4:	ldr	r0, [sp, #64]	; 0x40
   28ea8:	bl	264a0 <fputs@plt+0x11514>
   28eac:	subs	r4, r0, #0
   28eb0:	beq	28cf4 <fputs@plt+0x13d68>
   28eb4:	b	28dac <fputs@plt+0x13e20>
   28eb8:	ldr	r3, [sp, #24]
   28ebc:	ldr	r9, [sp, #28]
   28ec0:	mov	r7, r0
   28ec4:	add	r3, r9, r3, lsl #2
   28ec8:	ldrd	sl, [sp, #40]	; 0x28
   28ecc:	str	r3, [sp, #28]
   28ed0:	mov	r4, r9
   28ed4:	mov	r6, r0
   28ed8:	b	28ee0 <fputs@plt+0x13f54>
   28edc:	add	r4, r4, #4
   28ee0:	ldr	r3, [sp, #28]
   28ee4:	cmp	r3, r4
   28ee8:	beq	28f20 <fputs@plt+0x13f94>
   28eec:	ldr	r1, [r4]
   28ef0:	ldr	r0, [sp, #20]
   28ef4:	bl	2879c <fputs@plt+0x13810>
   28ef8:	cmp	r0, #0
   28efc:	moveq	r6, #1
   28f00:	beq	28edc <fputs@plt+0x13f50>
   28f04:	ldr	r0, [r4]
   28f08:	bl	1d72c <fputs@plt+0x87a0>
   28f0c:	mov	r3, #0
   28f10:	str	r3, [r4]
   28f14:	b	28edc <fputs@plt+0x13f50>
   28f18:	mvn	r4, #1
   28f1c:	b	28aa4 <fputs@plt+0x13b18>
   28f20:	ldr	r3, [sp, #24]
   28f24:	cmp	r3, #0
   28f28:	eorne	r3, r6, #1
   28f2c:	moveq	r3, #0
   28f30:	cmp	r3, #0
   28f34:	bne	29018 <fputs@plt+0x1408c>
   28f38:	cmp	fp, #0
   28f3c:	movne	r2, r6
   28f40:	moveq	r2, #0
   28f44:	cmp	r2, #0
   28f48:	bne	28fd0 <fputs@plt+0x14044>
   28f4c:	ldr	r3, [sp, #20]
   28f50:	mov	r4, #0
   28f54:	str	r3, [sl]
   28f58:	b	28aac <fputs@plt+0x13b20>
   28f5c:	mov	r2, #0
   28f60:	add	r1, sp, #96	; 0x60
   28f64:	ldr	r0, [sp, #92]	; 0x5c
   28f68:	bl	24008 <fputs@plt+0xf07c>
   28f6c:	cmp	r0, #0
   28f70:	bne	2920c <fputs@plt+0x14280>
   28f74:	ldr	r2, [sp, #96]	; 0x60
   28f78:	ldr	r1, [sp, #100]	; 0x64
   28f7c:	mov	r0, r9
   28f80:	bl	273c0 <fputs@plt+0x12434>
   28f84:	subs	r6, r0, #0
   28f88:	bne	29028 <fputs@plt+0x1409c>
   28f8c:	ldr	r0, [sp, #96]	; 0x60
   28f90:	bl	14548 <free@plt>
   28f94:	str	r6, [sp, #96]	; 0x60
   28f98:	ldr	r0, [sp, #92]	; 0x5c
   28f9c:	bl	1c04c <fputs@plt+0x70c0>
   28fa0:	cmp	r0, #0
   28fa4:	bne	28f5c <fputs@plt+0x13fd0>
   28fa8:	ldr	r0, [sp, #92]	; 0x5c
   28fac:	bl	1c04c <fputs@plt+0x70c0>
   28fb0:	cmp	r0, #0
   28fb4:	beq	28e30 <fputs@plt+0x13ea4>
   28fb8:	ldr	r0, [pc, #776]	; 292c8 <fputs@plt+0x1433c>
   28fbc:	bl	2d990 <error@@Base>
   28fc0:	mvn	r4, #3
   28fc4:	b	2902c <fputs@plt+0x140a0>
   28fc8:	mov	r3, #1
   28fcc:	add	r7, r7, #1
   28fd0:	eor	r2, r3, #1
   28fd4:	cmp	r7, fp
   28fd8:	movcs	r2, #0
   28fdc:	andcc	r2, r2, #1
   28fe0:	cmp	r2, #0
   28fe4:	beq	29064 <fputs@plt+0x140d8>
   28fe8:	mov	r6, r9
   28fec:	cmp	r6, r4
   28ff0:	beq	2905c <fputs@plt+0x140d0>
   28ff4:	ldr	r0, [r6], #4
   28ff8:	cmp	r0, #0
   28ffc:	beq	28fec <fputs@plt+0x14060>
   29000:	ldr	r3, [sp, #16]
   29004:	ldr	r1, [r3, r7, lsl #2]
   29008:	bl	1ddfc <fputs@plt+0x8e70>
   2900c:	cmp	r0, #0
   29010:	beq	28fec <fputs@plt+0x14060>
   29014:	b	28fc8 <fputs@plt+0x1403c>
   29018:	ldr	r0, [pc, #684]	; 292cc <fputs@plt+0x14340>
   2901c:	bl	2d990 <error@@Base>
   29020:	mvn	r4, #50	; 0x32
   29024:	b	28aa4 <fputs@plt+0x13b18>
   29028:	mov	r4, r6
   2902c:	ldr	r0, [sp, #96]	; 0x60
   29030:	bl	14548 <free@plt>
   29034:	ldr	r0, [sp, #100]	; 0x64
   29038:	bl	1d72c <fputs@plt+0x87a0>
   2903c:	ldr	r0, [sp, #92]	; 0x5c
   29040:	bl	1bb5c <fputs@plt+0x6bd0>
   29044:	cmp	r4, #0
   29048:	beq	28cf4 <fputs@plt+0x13d68>
   2904c:	b	28dac <fputs@plt+0x13e20>
   29050:	ldr	r9, [sp, #28]
   29054:	mvn	r4, #1
   29058:	b	28aa4 <fputs@plt+0x13b18>
   2905c:	mov	r3, #0
   29060:	b	28fcc <fputs@plt+0x14040>
   29064:	cmp	r3, #0
   29068:	bne	28f4c <fputs@plt+0x13fc0>
   2906c:	ldr	r0, [pc, #604]	; 292d0 <fputs@plt+0x14344>
   29070:	bl	2d990 <error@@Base>
   29074:	mvn	r4, #20
   29078:	b	28aa4 <fputs@plt+0x13b18>
   2907c:	bl	294f8 <fputs@plt+0x1456c>
   29080:	subs	sl, r0, #0
   29084:	beq	291a8 <fputs@plt+0x1421c>
   29088:	add	r1, sp, #112	; 0x70
   2908c:	ldr	r0, [sp, #92]	; 0x5c
   29090:	bl	23cd0 <fputs@plt+0xed44>
   29094:	cmp	r0, #0
   29098:	bne	291a0 <fputs@plt+0x14214>
   2909c:	add	r2, sp, #88	; 0x58
   290a0:	add	r1, sp, #84	; 0x54
   290a4:	ldr	r0, [sp, #92]	; 0x5c
   290a8:	bl	24870 <fputs@plt+0xf8e4>
   290ac:	cmp	r0, #0
   290b0:	bne	291a0 <fputs@plt+0x14214>
   290b4:	ldr	r2, [sp, #88]	; 0x58
   290b8:	ldr	r1, [sp, #84]	; 0x54
   290bc:	mov	r0, sl
   290c0:	bl	297d8 <fputs@plt+0x1484c>
   290c4:	cmp	r0, #0
   290c8:	bne	29184 <fputs@plt+0x141f8>
   290cc:	mov	r0, sl
   290d0:	bl	29688 <fputs@plt+0x146fc>
   290d4:	mov	r2, #0
   290d8:	mov	r3, #0
   290dc:	mov	r7, #0
   290e0:	strd	r2, [sp, #104]	; 0x68
   290e4:	mov	r6, r0
   290e8:	b	2916c <fputs@plt+0x141e0>
   290ec:	orrs	r1, r2, r3
   290f0:	beq	29118 <fputs@plt+0x1418c>
   290f4:	ldr	r1, [sp, #112]	; 0x70
   290f8:	ldr	r0, [sp, #116]	; 0x74
   290fc:	adds	r1, r2, r1
   29100:	str	r1, [sp, #32]
   29104:	adc	r1, r3, r0
   29108:	str	r1, [sp, #36]	; 0x24
   2910c:	ldrd	r0, [sp, #32]
   29110:	orrs	r1, r0, r1
   29114:	beq	291b0 <fputs@plt+0x14224>
   29118:	mov	r1, r2
   2911c:	mov	r0, sl
   29120:	bl	295b0 <fputs@plt+0x14624>
   29124:	cmp	r0, #0
   29128:	beq	2915c <fputs@plt+0x141d0>
   2912c:	ldr	r3, [sp, #112]	; 0x70
   29130:	ldr	r2, [sp, #104]	; 0x68
   29134:	ldr	r1, [sp, #116]	; 0x74
   29138:	ldr	r0, [sp, #108]	; 0x6c
   2913c:	adds	r2, r3, r2
   29140:	adc	r3, r1, r0
   29144:	ldr	r1, [sp, #100]	; 0x64
   29148:	strd	r2, [sp]
   2914c:	mov	r0, r9
   29150:	bl	26e4c <fputs@plt+0x11ec0>
   29154:	cmp	r0, #0
   29158:	bne	291a0 <fputs@plt+0x14214>
   2915c:	ldrd	r2, [sp, #104]	; 0x68
   29160:	adds	r2, r2, #1
   29164:	adc	r3, r3, #0
   29168:	strd	r2, [sp, #104]	; 0x68
   2916c:	cmp	r3, r7
   29170:	cmpeq	r2, r6
   29174:	bcc	290ec <fputs@plt+0x14160>
   29178:	mov	r0, sl
   2917c:	bl	29550 <fputs@plt+0x145c4>
   29180:	b	28fa8 <fputs@plt+0x1401c>
   29184:	mvn	r3, #3
   29188:	mov	r0, sl
   2918c:	str	r3, [sp, #48]	; 0x30
   29190:	bl	29550 <fputs@plt+0x145c4>
   29194:	ldr	r3, [sp, #48]	; 0x30
   29198:	mov	r4, r3
   2919c:	b	2902c <fputs@plt+0x140a0>
   291a0:	mov	r3, r0
   291a4:	b	29188 <fputs@plt+0x141fc>
   291a8:	mvn	r4, #1
   291ac:	b	2902c <fputs@plt+0x140a0>
   291b0:	ldr	r1, [pc, #284]	; 292d4 <fputs@plt+0x14348>
   291b4:	ldr	r0, [pc, #284]	; 292d8 <fputs@plt+0x1434c>
   291b8:	bl	2d990 <error@@Base>
   291bc:	mvn	r3, #3
   291c0:	b	29188 <fputs@plt+0x141fc>
   291c4:	add	r1, sp, #112	; 0x70
   291c8:	ldr	r0, [sp, #92]	; 0x5c
   291cc:	bl	23cd0 <fputs@plt+0xed44>
   291d0:	cmp	r0, #0
   291d4:	bne	2920c <fputs@plt+0x14280>
   291d8:	add	r1, sp, #120	; 0x78
   291dc:	ldr	r0, [sp, #92]	; 0x5c
   291e0:	bl	23cd0 <fputs@plt+0xed44>
   291e4:	cmp	r0, #0
   291e8:	bne	2920c <fputs@plt+0x14280>
   291ec:	ldrd	r6, [sp, #120]	; 0x78
   291f0:	ldrd	r2, [sp, #112]	; 0x70
   291f4:	ldr	r1, [sp, #100]	; 0x64
   291f8:	strd	r6, [sp]
   291fc:	mov	r0, r9
   29200:	bl	26e4c <fputs@plt+0x11ec0>
   29204:	cmp	r0, #0
   29208:	beq	28fa8 <fputs@plt+0x1401c>
   2920c:	mov	r4, r0
   29210:	b	2902c <fputs@plt+0x140a0>
   29214:	add	r2, sp, #100	; 0x64
   29218:	ldr	r0, [sp, #84]	; 0x54
   2921c:	bl	21894 <fputs@plt+0xc908>
   29220:	cmp	r0, #0
   29224:	beq	28e30 <fputs@plt+0x13ea4>
   29228:	b	2920c <fputs@plt+0x14280>
   2922c:	add	r1, sp, #104	; 0x68
   29230:	ldr	r0, [sp, #92]	; 0x5c
   29234:	bl	23cd0 <fputs@plt+0xed44>
   29238:	cmp	r0, #0
   2923c:	bne	2920c <fputs@plt+0x14280>
   29240:	ldrd	r2, [sp, #104]	; 0x68
   29244:	ldr	r1, [sp, #100]	; 0x64
   29248:	mov	r0, r9
   2924c:	strd	r2, [sp]
   29250:	bl	26e4c <fputs@plt+0x11ec0>
   29254:	cmp	r0, #0
   29258:	bne	2920c <fputs@plt+0x14280>
   2925c:	ldr	r0, [sp, #92]	; 0x5c
   29260:	bl	1c04c <fputs@plt+0x70c0>
   29264:	cmp	r0, #0
   29268:	bne	2922c <fputs@plt+0x142a0>
   2926c:	b	28fa8 <fputs@plt+0x1401c>
   29270:	ldr	r0, [pc, #100]	; 292dc <fputs@plt+0x14350>
   29274:	ldr	r9, [sp, #28]
   29278:	mvn	r4, #3
   2927c:	bl	2d990 <error@@Base>
   29280:	b	28aa4 <fputs@plt+0x13b18>
   29284:	ldr	r0, [pc, #84]	; 292e0 <fputs@plt+0x14354>
   29288:	bl	2d990 <error@@Base>
   2928c:	mvn	r4, #3
   29290:	b	2902c <fputs@plt+0x140a0>
   29294:	andeq	r4, r7, r0, asr #19
   29298:	andeq	r4, r4, ip, ror ip
   2929c:			; <UNDEFINED> instruction: 0x00044cb4
   292a0:	andeq	r4, r4, r4, lsl #27
   292a4:	andeq	r4, r4, r4, lsr #27
   292a8:	andeq	r6, r4, r4, lsl #11
   292ac:	andeq	r3, r4, r0, lsl #17
   292b0:			; <UNDEFINED> instruction: 0x00044db4
   292b4:	ldrdeq	r4, [r4], -ip
   292b8:	andeq	r4, r4, r4, ror sp
   292bc:	muleq	r4, r8, sp
   292c0:	andeq	r4, r4, r0, lsl lr
   292c4:	andeq	r4, r4, r8, asr #29
   292c8:	andeq	r4, r4, ip, ror lr
   292cc:	andeq	r4, r4, ip, ror #29
   292d0:	andeq	r4, r4, r4, lsl pc
   292d4:	andeq	r4, r4, r8, asr #25
   292d8:	andeq	r4, r4, ip, lsr lr
   292dc:	andeq	r4, r4, ip, lsr #29
   292e0:	andeq	r4, r4, r4, asr lr
   292e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   292e8:	sub	sp, sp, #8
   292ec:	ldr	r5, [pc, #336]	; 29444 <fputs@plt+0x144b8>
   292f0:	mov	r4, #0
   292f4:	subs	r8, r0, #0
   292f8:	ldr	r3, [r5]
   292fc:	str	r4, [sp]
   29300:	str	r3, [sp, #4]
   29304:	beq	29370 <fputs@plt+0x143e4>
   29308:	mov	r9, r1
   2930c:	bl	1b974 <fputs@plt+0x69e8>
   29310:	subs	r6, r0, #0
   29314:	beq	29438 <fputs@plt+0x144ac>
   29318:	mov	r1, r4
   2931c:	mov	r0, r8
   29320:	bl	148b4 <open64@plt>
   29324:	cmn	r0, #1
   29328:	mov	r7, r0
   2932c:	beq	29390 <fputs@plt+0x14404>
   29330:	mov	r1, r6
   29334:	bl	2a924 <fputs@plt+0x15998>
   29338:	subs	r4, r0, #0
   2933c:	beq	293c8 <fputs@plt+0x1443c>
   29340:	bl	14f14 <__errno_location@plt>
   29344:	ldr	sl, [r0]
   29348:	mov	r0, r7
   2934c:	bl	14980 <close@plt>
   29350:	mov	r0, r6
   29354:	bl	1bb5c <fputs@plt+0x6bd0>
   29358:	ldr	r0, [sp]
   2935c:	cmp	r0, #0
   29360:	beq	293b8 <fputs@plt+0x1442c>
   29364:	bl	267ac <fputs@plt+0x11820>
   29368:	cmp	r4, #0
   2936c:	bne	293b8 <fputs@plt+0x1442c>
   29370:	mov	r4, #0
   29374:	ldr	r2, [sp, #4]
   29378:	ldr	r3, [r5]
   2937c:	mov	r0, r4
   29380:	cmp	r2, r3
   29384:	bne	29440 <fputs@plt+0x144b4>
   29388:	add	sp, sp, #8
   2938c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   29390:	bl	14f14 <__errno_location@plt>
   29394:	mov	r7, r0
   29398:	mov	r0, r6
   2939c:	ldr	sl, [r7]
   293a0:	bl	1bb5c <fputs@plt+0x6bd0>
   293a4:	ldr	r0, [sp]
   293a8:	cmp	r0, #0
   293ac:	beq	29430 <fputs@plt+0x144a4>
   293b0:	bl	267ac <fputs@plt+0x11820>
   293b4:	mvn	r4, #23
   293b8:	bl	14f14 <__errno_location@plt>
   293bc:	mov	r7, r0
   293c0:	str	sl, [r7]
   293c4:	b	29374 <fputs@plt+0x143e8>
   293c8:	mov	r3, r4
   293cc:	mov	r2, r4
   293d0:	mov	r1, sp
   293d4:	mov	r0, r6
   293d8:	bl	287ec <fputs@plt+0x13860>
   293dc:	subs	sl, r0, #0
   293e0:	movne	r3, sl
   293e4:	movne	sl, r4
   293e8:	movne	r4, r3
   293ec:	bne	29348 <fputs@plt+0x143bc>
   293f0:	mov	r2, r8
   293f4:	ldr	r1, [pc, #76]	; 29448 <fputs@plt+0x144bc>
   293f8:	ldr	r0, [pc, #76]	; 2944c <fputs@plt+0x144c0>
   293fc:	bl	2db2c <error@@Base+0x19c>
   29400:	mov	r1, r9
   29404:	ldr	r0, [sp]
   29408:	bl	2879c <fputs@plt+0x13810>
   2940c:	mov	r4, r0
   29410:	mov	r0, r7
   29414:	bl	14980 <close@plt>
   29418:	mov	r0, r6
   2941c:	bl	1bb5c <fputs@plt+0x6bd0>
   29420:	ldr	r0, [sp]
   29424:	cmp	r0, #0
   29428:	beq	29368 <fputs@plt+0x143dc>
   2942c:	b	29364 <fputs@plt+0x143d8>
   29430:	mvn	r4, #23
   29434:	b	293c0 <fputs@plt+0x14434>
   29438:	mvn	r4, #1
   2943c:	b	29374 <fputs@plt+0x143e8>
   29440:	bl	14aac <__stack_chk_fail@plt>
   29444:	andeq	r4, r7, r0, asr #19
   29448:	ldrdeq	r4, [r4], -ip
   2944c:	andeq	r4, r4, r8, lsr pc
   29450:	push	{r4, r5, r6, lr}
   29454:	ldrd	r2, [r0, #4]
   29458:	cmp	r1, #16777216	; 0x1000000
   2945c:	cmpls	r3, r2
   29460:	movcs	r5, #1
   29464:	movcc	r5, #0
   29468:	bcs	294b0 <fputs@plt+0x14524>
   2946c:	lsr	r4, r1, #5
   29470:	add	r4, r4, #1
   29474:	cmp	r2, r4
   29478:	bcc	29484 <fputs@plt+0x144f8>
   2947c:	mov	r0, r5
   29480:	pop	{r4, r5, r6, pc}
   29484:	mov	r1, r2
   29488:	mov	r6, r0
   2948c:	mov	r3, #4
   29490:	mov	r2, r4
   29494:	ldr	r0, [r0]
   29498:	bl	3ff24 <mkdtemp@@Base+0xb74>
   2949c:	cmp	r0, #0
   294a0:	beq	294b0 <fputs@plt+0x14524>
   294a4:	stm	r6, {r0, r4}
   294a8:	mov	r0, r5
   294ac:	pop	{r4, r5, r6, pc}
   294b0:	mvn	r0, #0
   294b4:	pop	{r4, r5, r6, pc}
   294b8:	ldr	r3, [r0, #8]
   294bc:	cmp	r3, #0
   294c0:	bxeq	lr
   294c4:	ldr	r1, [r0]
   294c8:	add	r2, r1, r3, lsl #2
   294cc:	ldr	r1, [r1, r3, lsl #2]
   294d0:	cmp	r1, #0
   294d4:	bxne	lr
   294d8:	sub	r3, r3, #1
   294dc:	cmp	r3, #0
   294e0:	str	r3, [r0, #8]
   294e4:	bxeq	lr
   294e8:	ldr	r1, [r2, #-4]!
   294ec:	cmp	r1, #0
   294f0:	beq	294d8 <fputs@plt+0x1454c>
   294f4:	bx	lr
   294f8:	push	{r4, r5, r6, lr}
   294fc:	mov	r1, #12
   29500:	mov	r0, #1
   29504:	bl	14314 <calloc@plt>
   29508:	subs	r4, r0, #0
   2950c:	beq	29538 <fputs@plt+0x145ac>
   29510:	mov	r1, #4
   29514:	mov	r0, #1
   29518:	bl	14314 <calloc@plt>
   2951c:	cmp	r0, #0
   29520:	movne	r2, #1
   29524:	movne	r3, #0
   29528:	mov	r5, r0
   2952c:	str	r0, [r4]
   29530:	strdne	r2, [r4, #4]
   29534:	beq	29540 <fputs@plt+0x145b4>
   29538:	mov	r0, r4
   2953c:	pop	{r4, r5, r6, pc}
   29540:	mov	r0, r4
   29544:	bl	14548 <free@plt>
   29548:	mov	r4, r5
   2954c:	b	29538 <fputs@plt+0x145ac>
   29550:	push	{r4, lr}
   29554:	subs	r4, r0, #0
   29558:	beq	29580 <fputs@plt+0x145f4>
   2955c:	ldr	r0, [r4]
   29560:	cmp	r0, #0
   29564:	beq	29580 <fputs@plt+0x145f4>
   29568:	ldr	r2, [r4, #4]
   2956c:	mov	r1, #0
   29570:	lsl	r2, r2, #2
   29574:	bl	14368 <memset@plt>
   29578:	ldr	r0, [r4]
   2957c:	bl	14548 <free@plt>
   29580:	mov	r0, r4
   29584:	pop	{r4, lr}
   29588:	b	14548 <free@plt>
   2958c:	push	{r4, lr}
   29590:	mov	r4, r0
   29594:	ldm	r0, {r0, r2}
   29598:	mov	r1, #0
   2959c:	lsl	r2, r2, #2
   295a0:	bl	14368 <memset@plt>
   295a4:	mov	r3, #0
   295a8:	str	r3, [r4, #8]
   295ac:	pop	{r4, pc}
   295b0:	ldr	r2, [r0, #8]
   295b4:	ldr	r3, [r0, #4]
   295b8:	cmp	r3, #0
   295bc:	cmpne	r2, r3
   295c0:	bcc	295cc <fputs@plt+0x14640>
   295c4:	mov	r0, #0
   295c8:	bx	lr
   295cc:	lsr	ip, r1, #5
   295d0:	cmp	r2, ip
   295d4:	bcc	295c4 <fputs@plt+0x14638>
   295d8:	ldr	r3, [r0]
   295dc:	and	r1, r1, #31
   295e0:	ldr	r0, [r3, ip, lsl #2]
   295e4:	lsr	r0, r0, r1
   295e8:	and	r0, r0, #1
   295ec:	bx	lr
   295f0:	push	{r4, r5, r6, lr}
   295f4:	mov	r5, r0
   295f8:	mov	r4, r1
   295fc:	bl	29450 <fputs@plt+0x144c4>
   29600:	cmp	r0, #0
   29604:	popne	{r4, r5, r6, pc}
   29608:	ldr	r2, [r5, #8]
   2960c:	ldr	r1, [r5]
   29610:	lsr	r3, r4, #5
   29614:	cmp	r2, r3
   29618:	strcc	r3, [r5, #8]
   2961c:	mov	ip, #1
   29620:	ldr	r2, [r1, r3, lsl #2]
   29624:	and	r4, r4, #31
   29628:	orr	r4, r2, ip, lsl r4
   2962c:	str	r4, [r1, r3, lsl #2]
   29630:	pop	{r4, r5, r6, pc}
   29634:	ldr	r2, [r0, #8]
   29638:	ldr	ip, [r0, #4]
   2963c:	cmp	r1, #16777216	; 0x1000000
   29640:	cmpls	r2, ip
   29644:	bxcs	lr
   29648:	lsr	ip, r1, #5
   2964c:	cmp	r2, ip
   29650:	bxcc	lr
   29654:	push	{r4, lr}
   29658:	and	r1, r1, #31
   2965c:	ldr	lr, [r0]
   29660:	mov	r4, #1
   29664:	ldr	r2, [lr, ip, lsl #2]
   29668:	bic	r1, r2, r4, lsl r1
   2966c:	str	r1, [lr, ip, lsl #2]
   29670:	ldr	r2, [r0, #8]
   29674:	ldr	r3, [r0, #4]
   29678:	cmp	r2, r3
   2967c:	popcs	{r4, pc}
   29680:	pop	{r4, lr}
   29684:	b	294b8 <fputs@plt+0x1452c>
   29688:	ldr	r1, [r0, #8]
   2968c:	ldr	r2, [r0, #4]
   29690:	cmp	r1, r2
   29694:	bcs	296f8 <fputs@plt+0x1476c>
   29698:	push	{r4, lr}
   2969c:	mov	r4, r0
   296a0:	bl	294b8 <fputs@plt+0x1452c>
   296a4:	ldrd	r2, [r0, #4]
   296a8:	cmp	r2, #0
   296ac:	cmpne	r3, r2
   296b0:	bcs	296f0 <fputs@plt+0x14764>
   296b4:	cmp	r3, #0
   296b8:	ldr	r2, [r0]
   296bc:	bne	296cc <fputs@plt+0x14740>
   296c0:	ldr	r1, [r2]
   296c4:	cmp	r1, #0
   296c8:	beq	296f0 <fputs@plt+0x14764>
   296cc:	ldr	r2, [r2, r3, lsl #2]
   296d0:	add	r0, r3, #1
   296d4:	cmp	r2, #0
   296d8:	lsl	r0, r0, #5
   296dc:	poplt	{r4, pc}
   296e0:	lsls	r2, r2, #1
   296e4:	sub	r0, r0, #1
   296e8:	bpl	296e0 <fputs@plt+0x14754>
   296ec:	pop	{r4, pc}
   296f0:	mov	r0, #0
   296f4:	pop	{r4, pc}
   296f8:	mov	r0, #0
   296fc:	bx	lr
   29700:	push	{r4, lr}
   29704:	bl	29688 <fputs@plt+0x146fc>
   29708:	add	r0, r0, #7
   2970c:	lsr	r0, r0, #3
   29710:	pop	{r4, pc}
   29714:	push	{r4, r5, r6, r7, r8, lr}
   29718:	mov	r5, r2
   2971c:	mov	r6, r1
   29720:	mov	r4, r0
   29724:	bl	29688 <fputs@plt+0x146fc>
   29728:	add	r7, r0, #7
   2972c:	lsr	r7, r7, #3
   29730:	cmp	r5, r7
   29734:	bcc	297d0 <fputs@plt+0x14844>
   29738:	ldr	r1, [r4, #8]
   2973c:	ldr	r3, [r4, #4]
   29740:	cmp	r1, r3
   29744:	bcs	297d0 <fputs@plt+0x14844>
   29748:	cmp	r5, r7
   2974c:	movcs	r5, r7
   29750:	cmn	r1, #1
   29754:	movne	r3, #0
   29758:	subne	r7, r7, #1
   2975c:	movne	lr, r3
   29760:	beq	297c8 <fputs@plt+0x1483c>
   29764:	cmp	r5, r3
   29768:	bls	297b8 <fputs@plt+0x1482c>
   2976c:	ldr	r1, [r4]
   29770:	sub	r2, r7, r3
   29774:	add	ip, r6, r2
   29778:	ldr	r1, [r1, lr, lsl #2]
   2977c:	add	r3, r3, #1
   29780:	strb	r1, [r6, r2]
   29784:	lsl	r1, lr, #2
   29788:	mov	r2, #8
   2978c:	cmp	r5, r3
   29790:	beq	297b4 <fputs@plt+0x14828>
   29794:	ldr	r0, [r4]
   29798:	add	r3, r3, #1
   2979c:	ldr	r0, [r0, r1]
   297a0:	lsr	r0, r0, r2
   297a4:	add	r2, r2, #8
   297a8:	cmp	r2, #32
   297ac:	strb	r0, [ip, #-1]!
   297b0:	bne	2978c <fputs@plt+0x14800>
   297b4:	ldr	r1, [r4, #8]
   297b8:	add	lr, lr, #1
   297bc:	add	r2, r1, #1
   297c0:	cmp	r2, lr
   297c4:	bhi	29764 <fputs@plt+0x147d8>
   297c8:	mov	r0, #0
   297cc:	pop	{r4, r5, r6, r7, r8, pc}
   297d0:	mvn	r0, #0
   297d4:	pop	{r4, r5, r6, r7, r8, pc}
   297d8:	cmp	r2, #2097152	; 0x200000
   297dc:	push	{r4, r5, r6, r7, r8, lr}
   297e0:	bhi	29898 <fputs@plt+0x1490c>
   297e4:	mov	r6, r1
   297e8:	lsl	r1, r2, #3
   297ec:	mov	r4, r0
   297f0:	mov	r7, r2
   297f4:	bl	29450 <fputs@plt+0x144c4>
   297f8:	subs	r5, r0, #0
   297fc:	beq	29808 <fputs@plt+0x1487c>
   29800:	mov	r0, r5
   29804:	pop	{r4, r5, r6, r7, r8, pc}
   29808:	ldr	r2, [r4, #4]
   2980c:	mov	r1, r5
   29810:	ldr	r0, [r4]
   29814:	lsl	r2, r2, #2
   29818:	bl	14368 <memset@plt>
   2981c:	cmp	r7, #0
   29820:	streq	r5, [r4, #8]
   29824:	beq	29800 <fputs@plt+0x14874>
   29828:	add	ip, r7, #3
   2982c:	and	r3, ip, #3
   29830:	sub	r7, r7, #1
   29834:	lsr	r1, ip, #2
   29838:	add	r7, r6, r7
   2983c:	sub	r0, r6, #1
   29840:	lsl	r3, r3, #3
   29844:	sub	r1, r1, #1
   29848:	str	r1, [r4, #8]
   2984c:	ldr	ip, [r4]
   29850:	ldrb	lr, [r0, #1]!
   29854:	cmp	r3, #0
   29858:	ldr	r2, [ip, r1, lsl #2]
   2985c:	orr	r2, r2, lr, lsl r3
   29860:	sub	r3, r3, #8
   29864:	str	r2, [ip, r1, lsl #2]
   29868:	moveq	r3, #24
   2986c:	subeq	r1, r1, #1
   29870:	cmp	r7, r0
   29874:	bne	2984c <fputs@plt+0x148c0>
   29878:	ldr	r2, [r4, #8]
   2987c:	ldr	r3, [r4, #4]
   29880:	cmp	r2, r3
   29884:	bcs	29800 <fputs@plt+0x14874>
   29888:	mov	r0, r4
   2988c:	bl	294b8 <fputs@plt+0x1452c>
   29890:	mov	r0, r5
   29894:	pop	{r4, r5, r6, r7, r8, pc}
   29898:	mvn	r5, #0
   2989c:	b	29800 <fputs@plt+0x14874>
   298a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   298a4:	sub	sp, sp, #1024	; 0x400
   298a8:	ldr	r9, [pc, #324]	; 299f4 <fputs@plt+0x14a68>
   298ac:	sub	sp, sp, #8
   298b0:	mov	r7, r0
   298b4:	ldr	r3, [r9]
   298b8:	mov	r0, r1
   298bc:	mov	r4, r1
   298c0:	mov	r8, r2
   298c4:	str	r3, [sp, #1028]	; 0x404
   298c8:	bl	1c04c <fputs@plt+0x70c0>
   298cc:	mov	r1, r7
   298d0:	add	r2, sp, #4
   298d4:	mov	r3, #4
   298d8:	rev	ip, r0
   298dc:	ldr	r0, [pc, #276]	; 299f8 <fputs@plt+0x14a6c>
   298e0:	str	ip, [sp, #4]
   298e4:	bl	30810 <error@@Base+0x2e80>
   298e8:	cmp	r0, #4
   298ec:	bne	299c0 <fputs@plt+0x14a34>
   298f0:	mov	r5, r0
   298f4:	mov	r0, r4
   298f8:	bl	1c234 <fputs@plt+0x72a8>
   298fc:	mov	r6, r0
   29900:	mov	r0, r4
   29904:	bl	1c04c <fputs@plt+0x70c0>
   29908:	mov	r2, r6
   2990c:	mov	r1, r7
   29910:	mov	r3, r0
   29914:	ldr	r0, [pc, #220]	; 299f8 <fputs@plt+0x14a6c>
   29918:	bl	30810 <error@@Base+0x2e80>
   2991c:	mov	r6, r0
   29920:	mov	r0, r4
   29924:	bl	1c04c <fputs@plt+0x70c0>
   29928:	cmp	r6, r0
   2992c:	bne	299c0 <fputs@plt+0x14a34>
   29930:	mov	r3, r5
   29934:	add	r2, sp, #4
   29938:	mov	r1, r7
   2993c:	ldr	r0, [pc, #184]	; 299fc <fputs@plt+0x14a70>
   29940:	bl	30810 <error@@Base+0x2e80>
   29944:	cmp	r0, #4
   29948:	bne	299c0 <fputs@plt+0x14a34>
   2994c:	ldr	r4, [sp, #4]
   29950:	rev	r4, r4
   29954:	cmp	r4, #262144	; 0x40000
   29958:	bhi	299e8 <fputs@plt+0x14a5c>
   2995c:	mov	r0, r8
   29960:	bl	1bde0 <fputs@plt+0x6e54>
   29964:	cmp	r4, #0
   29968:	beq	299e0 <fputs@plt+0x14a54>
   2996c:	ldr	sl, [pc, #136]	; 299fc <fputs@plt+0x14a70>
   29970:	b	29994 <fputs@plt+0x14a08>
   29974:	mov	r2, r0
   29978:	add	r1, sp, #4
   2997c:	mov	r0, r8
   29980:	bl	241bc <fputs@plt+0xf230>
   29984:	cmp	r0, #0
   29988:	bne	299c4 <fputs@plt+0x14a38>
   2998c:	subs	r4, r4, r5
   29990:	beq	299e0 <fputs@plt+0x14a54>
   29994:	cmp	r4, #1024	; 0x400
   29998:	movcc	r6, r4
   2999c:	movcs	r6, #1024	; 0x400
   299a0:	mov	r3, r6
   299a4:	add	r2, sp, #4
   299a8:	mov	r1, r7
   299ac:	mov	r0, sl
   299b0:	bl	30810 <error@@Base+0x2e80>
   299b4:	cmp	r0, r6
   299b8:	mov	r5, r0
   299bc:	beq	29974 <fputs@plt+0x149e8>
   299c0:	mvn	r0, #25
   299c4:	ldr	r2, [sp, #1028]	; 0x404
   299c8:	ldr	r3, [r9]
   299cc:	cmp	r2, r3
   299d0:	bne	299f0 <fputs@plt+0x14a64>
   299d4:	add	sp, sp, #1024	; 0x400
   299d8:	add	sp, sp, #8
   299dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   299e0:	mov	r0, #0
   299e4:	b	299c4 <fputs@plt+0x14a38>
   299e8:	mvn	r0, #3
   299ec:	b	299c4 <fputs@plt+0x14a38>
   299f0:	bl	14aac <__stack_chk_fail@plt>
   299f4:	andeq	r4, r7, r0, asr #19
   299f8:	andeq	r4, r1, ip, ror #10
   299fc:	andeq	r4, r1, r0, ror #10
   29a00:	push	{r4, r5, r6, r7, r8, lr}
   29a04:	subs	r7, r1, #0
   29a08:	mov	r5, r2
   29a0c:	mov	r4, r3
   29a10:	mov	r6, r0
   29a14:	bne	29a54 <fputs@plt+0x14ac8>
   29a18:	cmp	r5, #0
   29a1c:	bne	29a80 <fputs@plt+0x14af4>
   29a20:	cmp	r4, #0
   29a24:	bne	29a30 <fputs@plt+0x14aa4>
   29a28:	mov	r0, r4
   29a2c:	pop	{r4, r5, r6, r7, r8, pc}
   29a30:	mov	r1, #3
   29a34:	mov	r0, r6
   29a38:	bl	24518 <fputs@plt+0xf58c>
   29a3c:	cmp	r0, #0
   29a40:	popne	{r4, r5, r6, r7, r8, pc}
   29a44:	mov	r1, r4
   29a48:	mov	r0, r6
   29a4c:	pop	{r4, r5, r6, r7, r8, lr}
   29a50:	b	24438 <fputs@plt+0xf4ac>
   29a54:	mov	r1, #1
   29a58:	bl	24518 <fputs@plt+0xf58c>
   29a5c:	cmp	r0, #0
   29a60:	popne	{r4, r5, r6, r7, r8, pc}
   29a64:	mov	r1, r7
   29a68:	mov	r0, r6
   29a6c:	bl	24438 <fputs@plt+0xf4ac>
   29a70:	cmp	r0, #0
   29a74:	popne	{r4, r5, r6, r7, r8, pc}
   29a78:	cmp	r5, #0
   29a7c:	beq	29a20 <fputs@plt+0x14a94>
   29a80:	mov	r1, #2
   29a84:	mov	r0, r6
   29a88:	bl	24518 <fputs@plt+0xf58c>
   29a8c:	cmp	r0, #0
   29a90:	beq	29a20 <fputs@plt+0x14a94>
   29a94:	pop	{r4, r5, r6, r7, r8, pc}
   29a98:	push	{r4, r5, r6, lr}
   29a9c:	mov	r5, r0
   29aa0:	ldr	r3, [r0]
   29aa4:	cmp	r3, #0
   29aa8:	beq	29ae8 <fputs@plt+0x14b5c>
   29aac:	mov	r4, #0
   29ab0:	ldr	r3, [r5, #4]
   29ab4:	cmp	r3, #0
   29ab8:	beq	29ac4 <fputs@plt+0x14b38>
   29abc:	ldr	r0, [r3, r4, lsl #2]
   29ac0:	bl	1d72c <fputs@plt+0x87a0>
   29ac4:	ldr	r3, [r5, #8]
   29ac8:	cmp	r3, #0
   29acc:	beq	29ad8 <fputs@plt+0x14b4c>
   29ad0:	ldr	r0, [r3, r4, lsl #2]
   29ad4:	bl	14548 <free@plt>
   29ad8:	ldr	r3, [r5]
   29adc:	add	r4, r4, #1
   29ae0:	cmp	r4, r3
   29ae4:	bcc	29ab0 <fputs@plt+0x14b24>
   29ae8:	mov	r0, r5
   29aec:	pop	{r4, r5, r6, lr}
   29af0:	b	14548 <free@plt>
   29af4:	push	{r4, r5, r6, r7, lr}
   29af8:	sub	sp, sp, #124	; 0x7c
   29afc:	ldr	r6, [pc, #248]	; 29bfc <fputs@plt+0x14c70>
   29b00:	subs	r4, r0, #0
   29b04:	ldr	r0, [pc, #244]	; 29c00 <fputs@plt+0x14c74>
   29b08:	ldr	r3, [r6]
   29b0c:	str	r3, [sp, #116]	; 0x74
   29b10:	mvnne	r3, #0
   29b14:	strne	r3, [r4]
   29b18:	bl	14284 <getenv@plt>
   29b1c:	subs	r7, r0, #0
   29b20:	beq	29bf0 <fputs@plt+0x14c64>
   29b24:	mov	r2, #108	; 0x6c
   29b28:	mov	r1, #0
   29b2c:	add	r0, sp, #6
   29b30:	bl	14368 <memset@plt>
   29b34:	mov	r5, #1
   29b38:	mov	r1, r7
   29b3c:	mov	r2, #108	; 0x6c
   29b40:	add	r0, sp, #6
   29b44:	strh	r5, [sp, #4]
   29b48:	bl	40148 <mkdtemp@@Base+0xd98>
   29b4c:	mov	r1, r5
   29b50:	mov	r0, r5
   29b54:	mov	r2, #0
   29b58:	bl	14644 <socket@plt>
   29b5c:	subs	r7, r0, #0
   29b60:	blt	29bc8 <fputs@plt+0x14c3c>
   29b64:	mov	r2, r5
   29b68:	mov	r1, #2
   29b6c:	bl	148f0 <fcntl64@plt>
   29b70:	cmn	r0, #1
   29b74:	beq	29bd0 <fputs@plt+0x14c44>
   29b78:	add	r1, sp, #4
   29b7c:	mov	r2, #110	; 0x6e
   29b80:	mov	r0, r7
   29b84:	bl	14104 <connect@plt>
   29b88:	cmp	r0, #0
   29b8c:	blt	29bd0 <fputs@plt+0x14c44>
   29b90:	cmp	r4, #0
   29b94:	beq	29bb8 <fputs@plt+0x14c2c>
   29b98:	mov	r0, #0
   29b9c:	str	r7, [r4]
   29ba0:	ldr	r2, [sp, #116]	; 0x74
   29ba4:	ldr	r3, [r6]
   29ba8:	cmp	r2, r3
   29bac:	bne	29bf8 <fputs@plt+0x14c6c>
   29bb0:	add	sp, sp, #124	; 0x7c
   29bb4:	pop	{r4, r5, r6, r7, pc}
   29bb8:	mov	r0, r7
   29bbc:	bl	14980 <close@plt>
   29bc0:	mov	r0, r4
   29bc4:	b	29ba0 <fputs@plt+0x14c14>
   29bc8:	mvn	r0, #23
   29bcc:	b	29ba0 <fputs@plt+0x14c14>
   29bd0:	bl	14f14 <__errno_location@plt>
   29bd4:	mov	r4, r0
   29bd8:	mov	r0, r7
   29bdc:	ldr	r5, [r4]
   29be0:	bl	14980 <close@plt>
   29be4:	str	r5, [r4]
   29be8:	mvn	r0, #23
   29bec:	b	29ba0 <fputs@plt+0x14c14>
   29bf0:	mvn	r0, #46	; 0x2e
   29bf4:	b	29ba0 <fputs@plt+0x14c14>
   29bf8:	bl	14aac <__stack_chk_fail@plt>
   29bfc:	andeq	r4, r7, r0, asr #19
   29c00:	andeq	r4, r4, ip, asr #30
   29c04:	push	{r4, lr}
   29c08:	mov	r4, r0
   29c0c:	ldr	r0, [pc, #20]	; 29c28 <fputs@plt+0x14c9c>
   29c10:	bl	14284 <getenv@plt>
   29c14:	cmp	r0, #0
   29c18:	popeq	{r4, pc}
   29c1c:	mov	r0, r4
   29c20:	pop	{r4, lr}
   29c24:	b	14980 <close@plt>
   29c28:	andeq	r4, r4, ip, asr #30
   29c2c:	push	{r4, r5, r6, r7, r8, lr}
   29c30:	cmp	r1, #0
   29c34:	ldr	r5, [pc, #224]	; 29d1c <fputs@plt+0x14d90>
   29c38:	sub	sp, sp, #8
   29c3c:	movne	r1, #22
   29c40:	ldr	r3, [r5]
   29c44:	moveq	r1, #23
   29c48:	mov	r8, r0
   29c4c:	mov	r7, r2
   29c50:	strb	r1, [sp, #3]
   29c54:	str	r3, [sp, #4]
   29c58:	bl	1b974 <fputs@plt+0x69e8>
   29c5c:	subs	r4, r0, #0
   29c60:	beq	29d08 <fputs@plt+0x14d7c>
   29c64:	ldrb	r1, [sp, #3]
   29c68:	bl	24518 <fputs@plt+0xf58c>
   29c6c:	subs	r6, r0, #0
   29c70:	beq	29c98 <fputs@plt+0x14d0c>
   29c74:	mov	r0, r4
   29c78:	bl	1bb5c <fputs@plt+0x6bd0>
   29c7c:	ldr	r2, [sp, #4]
   29c80:	ldr	r3, [r5]
   29c84:	mov	r0, r6
   29c88:	cmp	r2, r3
   29c8c:	bne	29d18 <fputs@plt+0x14d8c>
   29c90:	add	sp, sp, #8
   29c94:	pop	{r4, r5, r6, r7, r8, pc}
   29c98:	mov	r1, r7
   29c9c:	mov	r0, r4
   29ca0:	bl	24620 <fputs@plt+0xf694>
   29ca4:	subs	r6, r0, #0
   29ca8:	bne	29c74 <fputs@plt+0x14ce8>
   29cac:	mov	r0, r8
   29cb0:	mov	r2, r4
   29cb4:	mov	r1, r4
   29cb8:	bl	298a0 <fputs@plt+0x14914>
   29cbc:	subs	r6, r0, #0
   29cc0:	bne	29c74 <fputs@plt+0x14ce8>
   29cc4:	add	r1, sp, #3
   29cc8:	mov	r0, r4
   29ccc:	bl	23ddc <fputs@plt+0xee50>
   29cd0:	subs	r6, r0, #0
   29cd4:	bne	29c74 <fputs@plt+0x14ce8>
   29cd8:	ldrb	r3, [sp, #3]
   29cdc:	cmp	r3, #102	; 0x66
   29ce0:	cmpne	r3, #5
   29ce4:	moveq	r2, #1
   29ce8:	movne	r2, #0
   29cec:	cmp	r3, #30
   29cf0:	orreq	r2, r2, #1
   29cf4:	cmp	r2, #0
   29cf8:	bne	29d10 <fputs@plt+0x14d84>
   29cfc:	cmp	r3, #6
   29d00:	mvnne	r6, #3
   29d04:	b	29c74 <fputs@plt+0x14ce8>
   29d08:	mvn	r6, #1
   29d0c:	b	29c7c <fputs@plt+0x14cf0>
   29d10:	mvn	r6, #26
   29d14:	b	29c74 <fputs@plt+0x14ce8>
   29d18:	bl	14aac <__stack_chk_fail@plt>
   29d1c:	andeq	r4, r7, r0, asr #19
   29d20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29d24:	sub	sp, sp, #36	; 0x24
   29d28:	ldr	r5, [pc, #564]	; 29f64 <fputs@plt+0x14fd8>
   29d2c:	mov	r7, r0
   29d30:	mov	r6, r1
   29d34:	ldr	r3, [r5]
   29d38:	str	r3, [sp, #28]
   29d3c:	bl	1b974 <fputs@plt+0x69e8>
   29d40:	subs	r4, r0, #0
   29d44:	beq	29eb8 <fputs@plt+0x14f2c>
   29d48:	mov	r1, #11
   29d4c:	bl	24518 <fputs@plt+0xf58c>
   29d50:	subs	fp, r0, #0
   29d54:	beq	29d7c <fputs@plt+0x14df0>
   29d58:	mov	r0, r4
   29d5c:	bl	1bb5c <fputs@plt+0x6bd0>
   29d60:	ldr	r1, [sp, #28]
   29d64:	ldr	r2, [r5]
   29d68:	mov	r0, fp
   29d6c:	cmp	r1, r2
   29d70:	bne	29f44 <fputs@plt+0x14fb8>
   29d74:	add	sp, sp, #36	; 0x24
   29d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29d7c:	mov	r0, r7
   29d80:	mov	r2, r4
   29d84:	mov	r1, r4
   29d88:	bl	298a0 <fputs@plt+0x14914>
   29d8c:	subs	fp, r0, #0
   29d90:	bne	29d58 <fputs@plt+0x14dcc>
   29d94:	add	r1, sp, #11
   29d98:	mov	r0, r4
   29d9c:	bl	23ddc <fputs@plt+0xee50>
   29da0:	subs	fp, r0, #0
   29da4:	bne	29d58 <fputs@plt+0x14dcc>
   29da8:	ldrb	r3, [sp, #11]
   29dac:	cmp	r3, #102	; 0x66
   29db0:	cmpne	r3, #5
   29db4:	beq	29dd8 <fputs@plt+0x14e4c>
   29db8:	cmp	r3, #30
   29dbc:	beq	29dd8 <fputs@plt+0x14e4c>
   29dc0:	cmp	r3, #12
   29dc4:	beq	29de8 <fputs@plt+0x14e5c>
   29dc8:	mov	r0, r4
   29dcc:	bl	1bb5c <fputs@plt+0x6bd0>
   29dd0:	mvn	fp, #3
   29dd4:	b	29d60 <fputs@plt+0x14dd4>
   29dd8:	mov	r0, r4
   29ddc:	bl	1bb5c <fputs@plt+0x6bd0>
   29de0:	mvn	fp, #26
   29de4:	b	29d60 <fputs@plt+0x14dd4>
   29de8:	add	r1, sp, #12
   29dec:	mov	r0, r4
   29df0:	bl	23d50 <fputs@plt+0xedc4>
   29df4:	subs	fp, r0, #0
   29df8:	bne	29d58 <fputs@plt+0x14dcc>
   29dfc:	ldr	r9, [sp, #12]
   29e00:	cmp	r9, #2048	; 0x800
   29e04:	bhi	29dc8 <fputs@plt+0x14e3c>
   29e08:	cmp	r9, #0
   29e0c:	beq	29ec0 <fputs@plt+0x14f34>
   29e10:	mov	r1, #12
   29e14:	mov	r0, #1
   29e18:	bl	14314 <calloc@plt>
   29e1c:	subs	r7, r0, #0
   29e20:	beq	29eb0 <fputs@plt+0x14f24>
   29e24:	mov	r1, #4
   29e28:	mov	r0, r9
   29e2c:	bl	14314 <calloc@plt>
   29e30:	cmp	r0, #0
   29e34:	mov	r8, r0
   29e38:	str	r0, [r7, #4]
   29e3c:	beq	29f2c <fputs@plt+0x14fa0>
   29e40:	mov	r0, r9
   29e44:	mov	r1, #4
   29e48:	bl	14314 <calloc@plt>
   29e4c:	cmp	r0, #0
   29e50:	mov	sl, r0
   29e54:	str	r0, [r7, #8]
   29e58:	beq	29f2c <fputs@plt+0x14fa0>
   29e5c:	mov	r9, #0
   29e60:	add	r2, sp, #24
   29e64:	mov	r3, #0
   29e68:	add	r1, sp, #20
   29e6c:	mov	r0, r4
   29e70:	str	r3, [sp, #16]
   29e74:	bl	23eac <fputs@plt+0xef20>
   29e78:	subs	r2, r0, #0
   29e7c:	beq	29ed0 <fputs@plt+0x14f44>
   29e80:	ldr	r0, [sp, #16]
   29e84:	str	r2, [sp, #4]
   29e88:	bl	14548 <free@plt>
   29e8c:	ldr	r2, [sp, #4]
   29e90:	cmn	r2, #14
   29e94:	beq	29f34 <fputs@plt+0x14fa8>
   29e98:	mov	fp, r2
   29e9c:	mov	r0, r4
   29ea0:	bl	1bb5c <fputs@plt+0x6bd0>
   29ea4:	mov	r0, r7
   29ea8:	bl	29a98 <fputs@plt+0x14b0c>
   29eac:	b	29d60 <fputs@plt+0x14dd4>
   29eb0:	mov	r0, r4
   29eb4:	bl	1bb5c <fputs@plt+0x6bd0>
   29eb8:	mvn	fp, #1
   29ebc:	b	29d60 <fputs@plt+0x14dd4>
   29ec0:	mov	r0, r4
   29ec4:	bl	1bb5c <fputs@plt+0x6bd0>
   29ec8:	mvn	fp, #47	; 0x2f
   29ecc:	b	29d60 <fputs@plt+0x14dd4>
   29ed0:	add	r1, sp, #16
   29ed4:	mov	r0, r4
   29ed8:	bl	24008 <fputs@plt+0xf07c>
   29edc:	subs	r2, r0, #0
   29ee0:	bne	29e80 <fputs@plt+0x14ef4>
   29ee4:	lsl	r3, r9, #2
   29ee8:	add	r2, r8, r3
   29eec:	ldrd	r0, [sp, #20]
   29ef0:	str	r3, [sp, #4]
   29ef4:	bl	21894 <fputs@plt+0xc908>
   29ef8:	subs	r2, r0, #0
   29efc:	bne	29e80 <fputs@plt+0x14ef4>
   29f00:	ldr	r3, [sp, #4]
   29f04:	ldr	r0, [sp, #16]
   29f08:	cmn	sl, r3
   29f0c:	strne	r0, [sl, r3]
   29f10:	beq	29f5c <fputs@plt+0x14fd0>
   29f14:	ldr	r2, [sp, #12]
   29f18:	add	r9, r9, #1
   29f1c:	cmp	r2, r9
   29f20:	bls	29f48 <fputs@plt+0x14fbc>
   29f24:	ldmib	r7, {r8, sl}
   29f28:	b	29e60 <fputs@plt+0x14ed4>
   29f2c:	mvn	fp, #1
   29f30:	b	29e9c <fputs@plt+0x14f10>
   29f34:	ldr	r2, [sp, #12]
   29f38:	sub	r2, r2, #1
   29f3c:	str	r2, [sp, #12]
   29f40:	b	29f1c <fputs@plt+0x14f90>
   29f44:	bl	14aac <__stack_chk_fail@plt>
   29f48:	str	r2, [r7]
   29f4c:	str	r7, [r6]
   29f50:	mov	r0, r4
   29f54:	bl	1bb5c <fputs@plt+0x6bd0>
   29f58:	b	29d60 <fputs@plt+0x14dd4>
   29f5c:	bl	14548 <free@plt>
   29f60:	b	29f14 <fputs@plt+0x14f88>
   29f64:	andeq	r4, r7, r0, asr #19
   29f68:	cmp	r0, #0
   29f6c:	bxeq	lr
   29f70:	b	29a98 <fputs@plt+0x14b0c>
   29f74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29f78:	sub	sp, sp, #28
   29f7c:	ldr	r5, [pc, #544]	; 2a1a4 <fputs@plt+0x15218>
   29f80:	ldr	ip, [sp, #68]	; 0x44
   29f84:	mov	r8, r2
   29f88:	mov	r7, r3
   29f8c:	ldr	r2, [r5]
   29f90:	mov	r3, #0
   29f94:	cmp	ip, #1048576	; 0x100000
   29f98:	str	r3, [r8]
   29f9c:	str	r0, [sp, #4]
   29fa0:	str	r2, [sp, #20]
   29fa4:	str	r3, [sp, #12]
   29fa8:	strb	r3, [sp, #11]
   29fac:	str	r3, [sp, #16]
   29fb0:	str	r3, [r7]
   29fb4:	ldr	sl, [sp, #64]	; 0x40
   29fb8:	ldr	r6, [sp, #72]	; 0x48
   29fbc:	bhi	2a13c <fputs@plt+0x151b0>
   29fc0:	mov	r9, r1
   29fc4:	bl	1b974 <fputs@plt+0x69e8>
   29fc8:	subs	r4, r0, #0
   29fcc:	beq	2a144 <fputs@plt+0x151b8>
   29fd0:	cmp	r6, #0
   29fd4:	beq	2a038 <fputs@plt+0x150ac>
   29fd8:	ldr	r0, [r9]
   29fdc:	bl	1d564 <fputs@plt+0x85d8>
   29fe0:	cmp	r0, #0
   29fe4:	bne	2a038 <fputs@plt+0x150ac>
   29fe8:	ldr	r1, [pc, #440]	; 2a1a8 <fputs@plt+0x1521c>
   29fec:	mov	r0, r6
   29ff0:	bl	14ee4 <strcmp@plt>
   29ff4:	cmp	r0, #0
   29ff8:	beq	2a124 <fputs@plt+0x15198>
   29ffc:	ldr	r1, [pc, #424]	; 2a1ac <fputs@plt+0x15220>
   2a000:	mov	r0, r6
   2a004:	bl	14ee4 <strcmp@plt>
   2a008:	cmp	r0, #0
   2a00c:	beq	2a124 <fputs@plt+0x15198>
   2a010:	ldr	r1, [pc, #408]	; 2a1b0 <fputs@plt+0x15224>
   2a014:	mov	r0, r6
   2a018:	bl	14ee4 <strcmp@plt>
   2a01c:	cmp	r0, #0
   2a020:	beq	2a130 <fputs@plt+0x151a4>
   2a024:	ldr	r1, [pc, #392]	; 2a1b4 <fputs@plt+0x15228>
   2a028:	mov	r0, r6
   2a02c:	bl	14ee4 <strcmp@plt>
   2a030:	cmp	r0, #0
   2a034:	beq	2a130 <fputs@plt+0x151a4>
   2a038:	mov	r3, #0
   2a03c:	str	r3, [sp]
   2a040:	mov	r1, #13
   2a044:	mov	r0, r4
   2a048:	bl	24518 <fputs@plt+0xf58c>
   2a04c:	subs	fp, r0, #0
   2a050:	beq	2a080 <fputs@plt+0x150f4>
   2a054:	ldrd	r0, [sp, #12]
   2a058:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   2a05c:	mov	r0, r4
   2a060:	bl	1bb5c <fputs@plt+0x6bd0>
   2a064:	ldr	r1, [sp, #20]
   2a068:	ldr	r2, [r5]
   2a06c:	mov	r0, fp
   2a070:	cmp	r1, r2
   2a074:	bne	2a1a0 <fputs@plt+0x15214>
   2a078:	add	sp, sp, #28
   2a07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a080:	mov	r0, r9
   2a084:	mov	r1, r4
   2a088:	bl	1df58 <fputs@plt+0x8fcc>
   2a08c:	subs	fp, r0, #0
   2a090:	bne	2a054 <fputs@plt+0x150c8>
   2a094:	ldr	r2, [sp, #68]	; 0x44
   2a098:	mov	r1, sl
   2a09c:	mov	r0, r4
   2a0a0:	bl	2456c <fputs@plt+0xf5e0>
   2a0a4:	subs	fp, r0, #0
   2a0a8:	bne	2a054 <fputs@plt+0x150c8>
   2a0ac:	ldr	r1, [sp]
   2a0b0:	mov	r0, r4
   2a0b4:	bl	24438 <fputs@plt+0xf4ac>
   2a0b8:	subs	fp, r0, #0
   2a0bc:	bne	2a054 <fputs@plt+0x150c8>
   2a0c0:	ldr	r0, [sp, #4]
   2a0c4:	mov	r2, r4
   2a0c8:	mov	r1, r4
   2a0cc:	bl	298a0 <fputs@plt+0x14914>
   2a0d0:	subs	fp, r0, #0
   2a0d4:	bne	2a054 <fputs@plt+0x150c8>
   2a0d8:	add	r1, sp, #11
   2a0dc:	mov	r0, r4
   2a0e0:	bl	23ddc <fputs@plt+0xee50>
   2a0e4:	subs	fp, r0, #0
   2a0e8:	bne	2a054 <fputs@plt+0x150c8>
   2a0ec:	ldrb	r3, [sp, #11]
   2a0f0:	cmp	r3, #102	; 0x66
   2a0f4:	cmpne	r3, #5
   2a0f8:	moveq	r2, #1
   2a0fc:	movne	r2, #0
   2a100:	cmp	r3, #30
   2a104:	orreq	r2, r2, #1
   2a108:	cmp	r2, #0
   2a10c:	bne	2a14c <fputs@plt+0x151c0>
   2a110:	cmp	r3, #14
   2a114:	beq	2a154 <fputs@plt+0x151c8>
   2a118:	ldrd	r0, [sp, #12]
   2a11c:	mvn	fp, #3
   2a120:	b	2a058 <fputs@plt+0x150cc>
   2a124:	mov	r3, #2
   2a128:	str	r3, [sp]
   2a12c:	b	2a040 <fputs@plt+0x150b4>
   2a130:	mov	r3, #4
   2a134:	str	r3, [sp]
   2a138:	b	2a040 <fputs@plt+0x150b4>
   2a13c:	mvn	fp, #9
   2a140:	b	2a064 <fputs@plt+0x150d8>
   2a144:	mvn	fp, #1
   2a148:	b	2a064 <fputs@plt+0x150d8>
   2a14c:	mvn	fp, #26
   2a150:	b	2a054 <fputs@plt+0x150c8>
   2a154:	add	r2, sp, #16
   2a158:	add	r1, sp, #12
   2a15c:	mov	r0, r4
   2a160:	bl	23f44 <fputs@plt+0xefb8>
   2a164:	subs	fp, r0, #0
   2a168:	bne	2a054 <fputs@plt+0x150c8>
   2a16c:	mov	r2, r6
   2a170:	ldrd	r0, [sp, #12]
   2a174:	bl	1f4d0 <fputs@plt+0xa544>
   2a178:	subs	fp, r0, #0
   2a17c:	bne	2a054 <fputs@plt+0x150c8>
   2a180:	ldrd	r0, [sp, #12]
   2a184:	str	r0, [r8]
   2a188:	mov	r0, #0
   2a18c:	str	r1, [r7]
   2a190:	str	r0, [sp, #12]
   2a194:	str	r0, [sp, #16]
   2a198:	mov	r1, r0
   2a19c:	b	2a058 <fputs@plt+0x150cc>
   2a1a0:	bl	14aac <__stack_chk_fail@plt>
   2a1a4:	andeq	r4, r7, r0, asr #19
   2a1a8:	andeq	r4, r4, r0, asr #20
   2a1ac:	ldrdeq	r4, [r4], -r0
   2a1b0:	andeq	r4, r4, r0, asr sl
   2a1b4:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   2a1b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a1bc:	mov	r9, r1
   2a1c0:	ldr	r5, [pc, #320]	; 2a308 <fputs@plt+0x1537c>
   2a1c4:	sub	sp, sp, #12
   2a1c8:	mov	fp, r0
   2a1cc:	ldr	r1, [r5]
   2a1d0:	mov	sl, r2
   2a1d4:	mov	r8, r3
   2a1d8:	str	r1, [sp, #4]
   2a1dc:	bl	1b974 <fputs@plt+0x69e8>
   2a1e0:	subs	r6, r0, #0
   2a1e4:	beq	2a2f4 <fputs@plt+0x15368>
   2a1e8:	ldr	r3, [r9]
   2a1ec:	cmp	r3, #9
   2a1f0:	mvnhi	r4, #9
   2a1f4:	bhi	2a224 <fputs@plt+0x15298>
   2a1f8:	ldr	r3, [sp, #48]	; 0x30
   2a1fc:	ldr	r2, [sp, #52]	; 0x34
   2a200:	orr	r7, r3, r2
   2a204:	orrs	r7, r7, r8
   2a208:	movne	r3, #25
   2a20c:	moveq	r3, #17
   2a210:	mov	r1, r3
   2a214:	strb	r3, [sp, #3]
   2a218:	bl	24518 <fputs@plt+0xf58c>
   2a21c:	subs	r4, r0, #0
   2a220:	beq	2a248 <fputs@plt+0x152bc>
   2a224:	mov	r0, r6
   2a228:	bl	1bb5c <fputs@plt+0x6bd0>
   2a22c:	ldr	r2, [sp, #4]
   2a230:	ldr	r3, [r5]
   2a234:	mov	r0, r4
   2a238:	cmp	r2, r3
   2a23c:	bne	2a2fc <fputs@plt+0x15370>
   2a240:	add	sp, sp, #12
   2a244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a248:	mov	r3, r4
   2a24c:	mov	r0, r9
   2a250:	ldr	r2, [sp, #52]	; 0x34
   2a254:	mov	r1, r6
   2a258:	bl	23c4c <fputs@plt+0xecc0>
   2a25c:	subs	r4, r0, #0
   2a260:	bne	2a224 <fputs@plt+0x15298>
   2a264:	mov	r1, sl
   2a268:	mov	r0, r6
   2a26c:	bl	24620 <fputs@plt+0xf694>
   2a270:	subs	r4, r0, #0
   2a274:	bne	2a224 <fputs@plt+0x15298>
   2a278:	cmp	r7, #0
   2a27c:	beq	2a298 <fputs@plt+0x1530c>
   2a280:	mov	r1, r8
   2a284:	ldrd	r2, [sp, #48]	; 0x30
   2a288:	mov	r0, r6
   2a28c:	bl	29a00 <fputs@plt+0x14a74>
   2a290:	subs	r4, r0, #0
   2a294:	bne	2a224 <fputs@plt+0x15298>
   2a298:	mov	r0, fp
   2a29c:	mov	r2, r6
   2a2a0:	mov	r1, r6
   2a2a4:	bl	298a0 <fputs@plt+0x14914>
   2a2a8:	subs	r4, r0, #0
   2a2ac:	bne	2a224 <fputs@plt+0x15298>
   2a2b0:	add	r1, sp, #3
   2a2b4:	mov	r0, r6
   2a2b8:	bl	23ddc <fputs@plt+0xee50>
   2a2bc:	subs	r4, r0, #0
   2a2c0:	bne	2a224 <fputs@plt+0x15298>
   2a2c4:	ldrb	r3, [sp, #3]
   2a2c8:	cmp	r3, #102	; 0x66
   2a2cc:	cmpne	r3, #5
   2a2d0:	moveq	r2, #1
   2a2d4:	movne	r2, #0
   2a2d8:	cmp	r3, #30
   2a2dc:	orreq	r2, r2, #1
   2a2e0:	cmp	r2, #0
   2a2e4:	bne	2a300 <fputs@plt+0x15374>
   2a2e8:	cmp	r3, #6
   2a2ec:	mvnne	r4, #3
   2a2f0:	b	2a224 <fputs@plt+0x15298>
   2a2f4:	mvn	r4, #1
   2a2f8:	b	2a22c <fputs@plt+0x152a0>
   2a2fc:	bl	14aac <__stack_chk_fail@plt>
   2a300:	mvn	r4, #26
   2a304:	b	2a224 <fputs@plt+0x15298>
   2a308:	andeq	r4, r7, r0, asr #19
   2a30c:	push	{r4, r5, r6, r7, lr}
   2a310:	sub	sp, sp, #20
   2a314:	ldr	r4, [pc, #292]	; 2a440 <fputs@plt+0x154b4>
   2a318:	mov	r3, #0
   2a31c:	mov	r7, r0
   2a320:	ldr	r2, [r4]
   2a324:	mov	r6, r1
   2a328:	str	r2, [sp, #12]
   2a32c:	str	r3, [sp, #4]
   2a330:	bl	1b974 <fputs@plt+0x69e8>
   2a334:	subs	r5, r0, #0
   2a338:	beq	2a42c <fputs@plt+0x154a0>
   2a33c:	ldr	r3, [r6]
   2a340:	cmp	r3, #11
   2a344:	mvneq	r6, #9
   2a348:	beq	2a364 <fputs@plt+0x153d8>
   2a34c:	mov	r0, r6
   2a350:	add	r2, sp, #8
   2a354:	add	r1, sp, #4
   2a358:	bl	1df68 <fputs@plt+0x8fdc>
   2a35c:	subs	r6, r0, #0
   2a360:	beq	2a3a8 <fputs@plt+0x1541c>
   2a364:	ldr	r0, [sp, #4]
   2a368:	cmp	r0, #0
   2a36c:	beq	2a384 <fputs@plt+0x153f8>
   2a370:	mvn	r2, #0
   2a374:	ldr	r1, [sp, #8]
   2a378:	bl	1483c <__explicit_bzero_chk@plt>
   2a37c:	ldr	r0, [sp, #4]
   2a380:	bl	14548 <free@plt>
   2a384:	mov	r0, r5
   2a388:	bl	1bb5c <fputs@plt+0x6bd0>
   2a38c:	ldr	r2, [sp, #12]
   2a390:	ldr	r3, [r4]
   2a394:	mov	r0, r6
   2a398:	cmp	r2, r3
   2a39c:	bne	2a434 <fputs@plt+0x154a8>
   2a3a0:	add	sp, sp, #20
   2a3a4:	pop	{r4, r5, r6, r7, pc}
   2a3a8:	mov	r1, #18
   2a3ac:	mov	r0, r5
   2a3b0:	bl	24518 <fputs@plt+0xf58c>
   2a3b4:	subs	r6, r0, #0
   2a3b8:	bne	2a364 <fputs@plt+0x153d8>
   2a3bc:	ldmib	sp, {r1, r2}
   2a3c0:	mov	r0, r5
   2a3c4:	bl	2456c <fputs@plt+0xf5e0>
   2a3c8:	subs	r6, r0, #0
   2a3cc:	bne	2a364 <fputs@plt+0x153d8>
   2a3d0:	mov	r0, r7
   2a3d4:	mov	r2, r5
   2a3d8:	mov	r1, r5
   2a3dc:	bl	298a0 <fputs@plt+0x14914>
   2a3e0:	subs	r6, r0, #0
   2a3e4:	bne	2a364 <fputs@plt+0x153d8>
   2a3e8:	add	r1, sp, #3
   2a3ec:	mov	r0, r5
   2a3f0:	bl	23ddc <fputs@plt+0xee50>
   2a3f4:	subs	r6, r0, #0
   2a3f8:	bne	2a364 <fputs@plt+0x153d8>
   2a3fc:	ldrb	r3, [sp, #3]
   2a400:	cmp	r3, #102	; 0x66
   2a404:	cmpne	r3, #5
   2a408:	moveq	r2, #1
   2a40c:	movne	r2, #0
   2a410:	cmp	r3, #30
   2a414:	orreq	r2, r2, #1
   2a418:	cmp	r2, #0
   2a41c:	bne	2a438 <fputs@plt+0x154ac>
   2a420:	cmp	r3, #6
   2a424:	mvnne	r6, #3
   2a428:	b	2a364 <fputs@plt+0x153d8>
   2a42c:	mvn	r6, #1
   2a430:	b	2a38c <fputs@plt+0x15400>
   2a434:	bl	14aac <__stack_chk_fail@plt>
   2a438:	mvn	r6, #26
   2a43c:	b	2a364 <fputs@plt+0x153d8>
   2a440:	andeq	r4, r7, r0, asr #19
   2a444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a448:	sub	sp, sp, #12
   2a44c:	ldr	r5, [pc, #312]	; 2a58c <fputs@plt+0x15600>
   2a450:	ldr	r7, [sp, #52]	; 0x34
   2a454:	mov	sl, r3
   2a458:	ldr	r3, [sp, #48]	; 0x30
   2a45c:	cmp	r1, #0
   2a460:	ldr	ip, [r5]
   2a464:	orr	r8, r3, r7
   2a468:	moveq	r3, #21
   2a46c:	mov	fp, r0
   2a470:	mov	r9, r2
   2a474:	str	ip, [sp, #4]
   2a478:	strbeq	r3, [sp, #3]
   2a47c:	beq	2a490 <fputs@plt+0x15504>
   2a480:	cmp	r8, #0
   2a484:	movne	r3, #26
   2a488:	moveq	r3, #20
   2a48c:	strb	r3, [sp, #3]
   2a490:	bl	1b974 <fputs@plt+0x69e8>
   2a494:	subs	r4, r0, #0
   2a498:	beq	2a578 <fputs@plt+0x155ec>
   2a49c:	ldrb	r1, [sp, #3]
   2a4a0:	bl	24518 <fputs@plt+0xf58c>
   2a4a4:	subs	r6, r0, #0
   2a4a8:	beq	2a4d0 <fputs@plt+0x15544>
   2a4ac:	mov	r0, r4
   2a4b0:	bl	1bb5c <fputs@plt+0x6bd0>
   2a4b4:	ldr	r1, [sp, #4]
   2a4b8:	ldr	r2, [r5]
   2a4bc:	mov	r0, r6
   2a4c0:	cmp	r1, r2
   2a4c4:	bne	2a588 <fputs@plt+0x155fc>
   2a4c8:	add	sp, sp, #12
   2a4cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a4d0:	mov	r1, r9
   2a4d4:	mov	r0, r4
   2a4d8:	bl	24620 <fputs@plt+0xf694>
   2a4dc:	subs	r6, r0, #0
   2a4e0:	bne	2a4ac <fputs@plt+0x15520>
   2a4e4:	mov	r1, sl
   2a4e8:	mov	r0, r4
   2a4ec:	bl	24620 <fputs@plt+0xf694>
   2a4f0:	subs	r6, r0, #0
   2a4f4:	bne	2a4ac <fputs@plt+0x15520>
   2a4f8:	cmp	r8, #0
   2a4fc:	beq	2a51c <fputs@plt+0x15590>
   2a500:	mov	r3, r6
   2a504:	mov	r2, r7
   2a508:	ldr	r1, [sp, #48]	; 0x30
   2a50c:	mov	r0, r4
   2a510:	bl	29a00 <fputs@plt+0x14a74>
   2a514:	subs	r6, r0, #0
   2a518:	bne	2a4ac <fputs@plt+0x15520>
   2a51c:	mov	r0, fp
   2a520:	mov	r2, r4
   2a524:	mov	r1, r4
   2a528:	bl	298a0 <fputs@plt+0x14914>
   2a52c:	subs	r6, r0, #0
   2a530:	bne	2a4ac <fputs@plt+0x15520>
   2a534:	add	r1, sp, #3
   2a538:	mov	r0, r4
   2a53c:	bl	23ddc <fputs@plt+0xee50>
   2a540:	subs	r6, r0, #0
   2a544:	bne	2a4ac <fputs@plt+0x15520>
   2a548:	ldrb	r2, [sp, #3]
   2a54c:	cmp	r2, #102	; 0x66
   2a550:	cmpne	r2, #5
   2a554:	moveq	r1, #1
   2a558:	movne	r1, #0
   2a55c:	cmp	r2, #30
   2a560:	orreq	r1, r1, #1
   2a564:	cmp	r1, #0
   2a568:	bne	2a580 <fputs@plt+0x155f4>
   2a56c:	cmp	r2, #6
   2a570:	mvnne	r6, #3
   2a574:	b	2a4ac <fputs@plt+0x15520>
   2a578:	mvn	r6, #1
   2a57c:	b	2a4b4 <fputs@plt+0x15528>
   2a580:	mvn	r6, #26
   2a584:	b	2a4ac <fputs@plt+0x15520>
   2a588:	bl	14aac <__stack_chk_fail@plt>
   2a58c:	andeq	r4, r7, r0, asr #19
   2a590:	push	{r4, r5, r6, r7, lr}
   2a594:	cmp	r1, #1
   2a598:	ldr	r6, [pc, #200]	; 2a668 <fputs@plt+0x156dc>
   2a59c:	sub	sp, sp, #12
   2a5a0:	moveq	r2, #9
   2a5a4:	ldr	r3, [r6]
   2a5a8:	movne	r2, #19
   2a5ac:	mov	r7, r0
   2a5b0:	strb	r2, [sp, #3]
   2a5b4:	str	r3, [sp, #4]
   2a5b8:	bl	1b974 <fputs@plt+0x69e8>
   2a5bc:	subs	r4, r0, #0
   2a5c0:	beq	2a654 <fputs@plt+0x156c8>
   2a5c4:	ldrb	r1, [sp, #3]
   2a5c8:	bl	24518 <fputs@plt+0xf58c>
   2a5cc:	subs	r5, r0, #0
   2a5d0:	beq	2a5f8 <fputs@plt+0x1566c>
   2a5d4:	mov	r0, r4
   2a5d8:	bl	1bb5c <fputs@plt+0x6bd0>
   2a5dc:	ldr	r2, [sp, #4]
   2a5e0:	ldr	r3, [r6]
   2a5e4:	mov	r0, r5
   2a5e8:	cmp	r2, r3
   2a5ec:	bne	2a664 <fputs@plt+0x156d8>
   2a5f0:	add	sp, sp, #12
   2a5f4:	pop	{r4, r5, r6, r7, pc}
   2a5f8:	mov	r0, r7
   2a5fc:	mov	r2, r4
   2a600:	mov	r1, r4
   2a604:	bl	298a0 <fputs@plt+0x14914>
   2a608:	subs	r5, r0, #0
   2a60c:	bne	2a5d4 <fputs@plt+0x15648>
   2a610:	add	r1, sp, #3
   2a614:	mov	r0, r4
   2a618:	bl	23ddc <fputs@plt+0xee50>
   2a61c:	subs	r5, r0, #0
   2a620:	bne	2a5d4 <fputs@plt+0x15648>
   2a624:	ldrb	r3, [sp, #3]
   2a628:	cmp	r3, #102	; 0x66
   2a62c:	cmpne	r3, #5
   2a630:	moveq	r2, #1
   2a634:	movne	r2, #0
   2a638:	cmp	r3, #30
   2a63c:	orreq	r2, r2, #1
   2a640:	cmp	r2, #0
   2a644:	bne	2a65c <fputs@plt+0x156d0>
   2a648:	cmp	r3, #6
   2a64c:	mvnne	r5, #3
   2a650:	b	2a5d4 <fputs@plt+0x15648>
   2a654:	mvn	r5, #1
   2a658:	b	2a5dc <fputs@plt+0x15650>
   2a65c:	mvn	r5, #26
   2a660:	b	2a5d4 <fputs@plt+0x15648>
   2a664:	bl	14aac <__stack_chk_fail@plt>
   2a668:	andeq	r4, r7, r0, asr #19
   2a66c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a670:	subs	r3, r2, #0
   2a674:	ldr	r9, [pc, #392]	; 2a804 <fputs@plt+0x15878>
   2a678:	sub	sp, sp, #28
   2a67c:	mov	ip, r3
   2a680:	ldr	r2, [r9]
   2a684:	str	r3, [sp, #4]
   2a688:	str	r2, [sp, #20]
   2a68c:	movne	r2, ip
   2a690:	mov	r3, #0
   2a694:	mov	sl, r1
   2a698:	strne	r3, [r2]
   2a69c:	mov	r8, r0
   2a6a0:	ldr	r1, [pc, #352]	; 2a808 <fputs@plt+0x1587c>
   2a6a4:	mov	r0, sl
   2a6a8:	str	r3, [sp, #8]
   2a6ac:	str	r3, [sp, #16]
   2a6b0:	bl	147ac <fopen64@plt>
   2a6b4:	subs	r5, r0, #0
   2a6b8:	beq	2a7f8 <fputs@plt+0x1586c>
   2a6bc:	ldr	r6, [pc, #328]	; 2a80c <fputs@plt+0x15880>
   2a6c0:	ldr	r7, [pc, #328]	; 2a810 <fputs@plt+0x15884>
   2a6c4:	mov	r3, r5
   2a6c8:	mov	r2, #10
   2a6cc:	add	r1, sp, #16
   2a6d0:	add	r0, sp, #8
   2a6d4:	bl	14af4 <__getdelim@plt>
   2a6d8:	ldr	r4, [sp, #8]
   2a6dc:	cmn	r0, #1
   2a6e0:	beq	2a7c8 <fputs@plt+0x1583c>
   2a6e4:	str	r4, [sp, #12]
   2a6e8:	ldrb	fp, [r4]
   2a6ec:	cmp	fp, #10
   2a6f0:	beq	2a6c4 <fputs@plt+0x15738>
   2a6f4:	cmp	fp, #35	; 0x23
   2a6f8:	beq	2a6c4 <fputs@plt+0x15738>
   2a6fc:	cmp	fp, #0
   2a700:	beq	2a6c4 <fputs@plt+0x15738>
   2a704:	mov	r2, #10
   2a708:	mov	r1, r6
   2a70c:	mov	r0, r4
   2a710:	bl	14d94 <strncmp@plt>
   2a714:	cmp	r0, #0
   2a718:	beq	2a7c8 <fputs@plt+0x1583c>
   2a71c:	mov	r1, r7
   2a720:	mov	r0, r4
   2a724:	bl	14ee4 <strcmp@plt>
   2a728:	cmp	r0, #0
   2a72c:	beq	2a7c8 <fputs@plt+0x1583c>
   2a730:	cmp	fp, #9
   2a734:	cmpne	fp, #32
   2a738:	bne	2a75c <fputs@plt+0x157d0>
   2a73c:	add	r4, r4, #1
   2a740:	str	r4, [sp, #12]
   2a744:	ldrb	r3, [r4]
   2a748:	cmp	r3, #0
   2a74c:	beq	2a6c4 <fputs@plt+0x15738>
   2a750:	cmp	r3, #9
   2a754:	cmpne	r3, #32
   2a758:	beq	2a73c <fputs@plt+0x157b0>
   2a75c:	add	r1, sp, #12
   2a760:	mov	r0, r8
   2a764:	bl	218d8 <fputs@plt+0xc94c>
   2a768:	subs	r4, r0, #0
   2a76c:	bne	2a6c4 <fputs@plt+0x15738>
   2a770:	ldr	r6, [sp, #12]
   2a774:	ldr	r1, [pc, #152]	; 2a814 <fputs@plt+0x15888>
   2a778:	mov	r0, r6
   2a77c:	bl	14d70 <strcspn@plt>
   2a780:	ldr	r7, [sp, #4]
   2a784:	cmp	r7, #0
   2a788:	strb	r4, [r6, r0]
   2a78c:	beq	2a7b4 <fputs@plt+0x15828>
   2a790:	ldr	r3, [sp, #12]
   2a794:	ldrb	r0, [r3]
   2a798:	cmp	r0, #0
   2a79c:	moveq	r0, sl
   2a7a0:	movne	r0, r3
   2a7a4:	bl	14a70 <strdup@plt>
   2a7a8:	cmp	r0, #0
   2a7ac:	mvneq	r4, #1
   2a7b0:	str	r0, [r7]
   2a7b4:	ldr	r0, [sp, #8]
   2a7b8:	bl	14548 <free@plt>
   2a7bc:	mov	r0, r5
   2a7c0:	bl	14260 <fclose@plt>
   2a7c4:	b	2a7dc <fputs@plt+0x15850>
   2a7c8:	mov	r0, r4
   2a7cc:	bl	14548 <free@plt>
   2a7d0:	mov	r0, r5
   2a7d4:	bl	14260 <fclose@plt>
   2a7d8:	mvn	r4, #3
   2a7dc:	ldr	r2, [sp, #20]
   2a7e0:	ldr	r3, [r9]
   2a7e4:	mov	r0, r4
   2a7e8:	cmp	r2, r3
   2a7ec:	bne	2a800 <fputs@plt+0x15874>
   2a7f0:	add	sp, sp, #28
   2a7f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a7f8:	mvn	r4, #23
   2a7fc:	b	2a7dc <fputs@plt+0x15850>
   2a800:	bl	14aac <__stack_chk_fail@plt>
   2a804:	andeq	r4, r7, r0, asr #19
   2a808:	strdeq	r3, [r4], -r0
   2a80c:	andeq	r4, r4, ip, asr pc
   2a810:	andeq	r4, r4, r8, ror #30
   2a814:	andeq	r5, r4, ip, lsl #18
   2a818:	push	{r4, r5, r6, r7, r8, lr}
   2a81c:	sub	sp, sp, #16
   2a820:	mov	r5, r0
   2a824:	mov	r8, r1
   2a828:	mov	r6, r2
   2a82c:	mov	r7, r3
   2a830:	bl	1b974 <fputs@plt+0x69e8>
   2a834:	subs	r4, r0, #0
   2a838:	beq	2a90c <fputs@plt+0x15980>
   2a83c:	ldr	r3, [sp, #48]	; 0x30
   2a840:	mov	r0, r5
   2a844:	str	r3, [sp, #8]
   2a848:	ldr	r3, [sp, #44]	; 0x2c
   2a84c:	mov	r2, r6
   2a850:	str	r3, [sp, #4]
   2a854:	ldr	r3, [sp, #40]	; 0x28
   2a858:	mov	r1, r4
   2a85c:	str	r3, [sp]
   2a860:	mov	r3, r7
   2a864:	bl	2399c <fputs@plt+0xea10>
   2a868:	subs	r5, r0, #0
   2a86c:	beq	2a884 <fputs@plt+0x158f8>
   2a870:	mov	r0, r4
   2a874:	bl	1bb5c <fputs@plt+0x6bd0>
   2a878:	mov	r0, r5
   2a87c:	add	sp, sp, #16
   2a880:	pop	{r4, r5, r6, r7, r8, pc}
   2a884:	mov	r2, #384	; 0x180
   2a888:	ldr	r1, [pc, #140]	; 2a91c <fputs@plt+0x15990>
   2a88c:	mov	r0, r8
   2a890:	bl	148b4 <open64@plt>
   2a894:	subs	r6, r0, #0
   2a898:	blt	2a914 <fputs@plt+0x15988>
   2a89c:	mov	r0, r4
   2a8a0:	bl	1c234 <fputs@plt+0x72a8>
   2a8a4:	mov	r7, r0
   2a8a8:	mov	r0, r4
   2a8ac:	bl	1c04c <fputs@plt+0x70c0>
   2a8b0:	mov	r2, r7
   2a8b4:	mov	r1, r6
   2a8b8:	mov	r3, r0
   2a8bc:	ldr	r0, [pc, #92]	; 2a920 <fputs@plt+0x15994>
   2a8c0:	bl	30810 <error@@Base+0x2e80>
   2a8c4:	mov	r7, r0
   2a8c8:	mov	r0, r4
   2a8cc:	bl	1c04c <fputs@plt+0x70c0>
   2a8d0:	cmp	r7, r0
   2a8d4:	bne	2a8e4 <fputs@plt+0x15958>
   2a8d8:	mov	r0, r6
   2a8dc:	bl	14980 <close@plt>
   2a8e0:	b	2a870 <fputs@plt+0x158e4>
   2a8e4:	bl	14f14 <__errno_location@plt>
   2a8e8:	mvn	r5, #23
   2a8ec:	mov	r7, r0
   2a8f0:	mov	r0, r6
   2a8f4:	ldr	r6, [r7]
   2a8f8:	bl	14980 <close@plt>
   2a8fc:	mov	r0, r8
   2a900:	bl	14734 <unlink@plt>
   2a904:	str	r6, [r7]
   2a908:	b	2a870 <fputs@plt+0x158e4>
   2a90c:	mvn	r5, #1
   2a910:	b	2a878 <fputs@plt+0x158ec>
   2a914:	mvn	r5, #23
   2a918:	b	2a870 <fputs@plt+0x158e4>
   2a91c:	andeq	r0, r0, r1, asr #4
   2a920:	andeq	r4, r1, ip, ror #10
   2a924:	push	{r4, r5, r6, r7, r8, lr}
   2a928:	sub	sp, sp, #1136	; 0x470
   2a92c:	ldr	r8, [pc, #348]	; 2aa90 <fputs@plt+0x15b04>
   2a930:	mov	r5, r0
   2a934:	mov	r4, r1
   2a938:	ldr	r3, [r8]
   2a93c:	mov	r1, r0
   2a940:	mov	r2, sp
   2a944:	mov	r0, #3
   2a948:	str	r3, [sp, #1132]	; 0x46c
   2a94c:	bl	144ac <__fxstat64@plt>
   2a950:	cmp	r0, #0
   2a954:	blt	2aa84 <fputs@plt+0x15af8>
   2a958:	ldr	r3, [sp, #16]
   2a95c:	tst	r3, #61440	; 0xf000
   2a960:	beq	2a9e0 <fputs@plt+0x15a54>
   2a964:	ldr	r7, [pc, #296]	; 2aa94 <fputs@plt+0x15b08>
   2a968:	b	2a990 <fputs@plt+0x15a04>
   2a96c:	add	r1, sp, #108	; 0x6c
   2a970:	mov	r0, r4
   2a974:	bl	241bc <fputs@plt+0xf230>
   2a978:	subs	r6, r0, #0
   2a97c:	bne	2aa04 <fputs@plt+0x15a78>
   2a980:	mov	r0, r4
   2a984:	bl	1c04c <fputs@plt+0x70c0>
   2a988:	cmp	r0, #1048576	; 0x100000
   2a98c:	bhi	2aa00 <fputs@plt+0x15a74>
   2a990:	add	r2, sp, #108	; 0x6c
   2a994:	mov	r3, #1024	; 0x400
   2a998:	mov	r1, r5
   2a99c:	mov	r0, r7
   2a9a0:	bl	30810 <error@@Base+0x2e80>
   2a9a4:	subs	r2, r0, #0
   2a9a8:	bne	2a96c <fputs@plt+0x159e0>
   2a9ac:	bl	14f14 <__errno_location@plt>
   2a9b0:	ldr	r3, [r0]
   2a9b4:	cmp	r3, #32
   2a9b8:	bne	2aa38 <fputs@plt+0x15aac>
   2a9bc:	ldr	r3, [sp, #16]
   2a9c0:	tst	r3, #61440	; 0xf000
   2a9c4:	beq	2aa50 <fputs@plt+0x15ac4>
   2a9c8:	mov	r2, #1024	; 0x400
   2a9cc:	add	r0, sp, #108	; 0x6c
   2a9d0:	mov	r1, r2
   2a9d4:	bl	1483c <__explicit_bzero_chk@plt>
   2a9d8:	mov	r6, #0
   2a9dc:	b	2aa1c <fputs@plt+0x15a90>
   2a9e0:	ldrd	r2, [sp, #48]	; 0x30
   2a9e4:	mov	r0, #1048576	; 0x100000
   2a9e8:	mov	r1, #0
   2a9ec:	cmp	r0, r2
   2a9f0:	sbcs	r3, r1, r3
   2a9f4:	bge	2a964 <fputs@plt+0x159d8>
   2a9f8:	mvn	r6, #3
   2a9fc:	b	2aa1c <fputs@plt+0x15a90>
   2aa00:	mvn	r6, #3
   2aa04:	mov	r2, #1024	; 0x400
   2aa08:	add	r0, sp, #108	; 0x6c
   2aa0c:	mov	r1, r2
   2aa10:	bl	1483c <__explicit_bzero_chk@plt>
   2aa14:	mov	r0, r4
   2aa18:	bl	1bde0 <fputs@plt+0x6e54>
   2aa1c:	ldr	r2, [sp, #1132]	; 0x46c
   2aa20:	ldr	r3, [r8]
   2aa24:	mov	r0, r6
   2aa28:	cmp	r2, r3
   2aa2c:	bne	2aa8c <fputs@plt+0x15b00>
   2aa30:	add	sp, sp, #1136	; 0x470
   2aa34:	pop	{r4, r5, r6, r7, r8, pc}
   2aa38:	mov	r2, #1024	; 0x400
   2aa3c:	add	r0, sp, #108	; 0x6c
   2aa40:	mov	r1, r2
   2aa44:	bl	1483c <__explicit_bzero_chk@plt>
   2aa48:	mvn	r6, #23
   2aa4c:	b	2aa14 <fputs@plt+0x15a88>
   2aa50:	mov	r0, r4
   2aa54:	ldrd	r6, [sp, #48]	; 0x30
   2aa58:	bl	1c04c <fputs@plt+0x70c0>
   2aa5c:	mov	r1, #0
   2aa60:	cmp	r7, r1
   2aa64:	cmpeq	r6, r0
   2aa68:	beq	2a9c8 <fputs@plt+0x15a3c>
   2aa6c:	mov	r2, #1024	; 0x400
   2aa70:	add	r0, sp, #108	; 0x6c
   2aa74:	mov	r1, r2
   2aa78:	bl	1483c <__explicit_bzero_chk@plt>
   2aa7c:	mvn	r6, #40	; 0x28
   2aa80:	b	2aa14 <fputs@plt+0x15a88>
   2aa84:	mvn	r6, #23
   2aa88:	b	2aa1c <fputs@plt+0x15a90>
   2aa8c:	bl	14aac <__stack_chk_fail@plt>
   2aa90:	andeq	r4, r7, r0, asr #19
   2aa94:	andeq	r4, r1, r0, ror #10
   2aa98:	push	{r4, r5, r6, lr}
   2aa9c:	sub	sp, sp, #112	; 0x70
   2aaa0:	ldr	r4, [pc, #172]	; 2ab54 <fputs@plt+0x15bc8>
   2aaa4:	mov	r6, r1
   2aaa8:	mov	r2, sp
   2aaac:	ldr	r3, [r4]
   2aab0:	mov	r1, r0
   2aab4:	mov	r0, #3
   2aab8:	str	r3, [sp, #108]	; 0x6c
   2aabc:	bl	144ac <__fxstat64@plt>
   2aac0:	cmp	r0, #0
   2aac4:	blt	2ab48 <fputs@plt+0x15bbc>
   2aac8:	ldr	r5, [sp, #24]
   2aacc:	bl	14500 <getuid@plt>
   2aad0:	cmp	r5, r0
   2aad4:	movne	r0, #0
   2aad8:	beq	2aaf4 <fputs@plt+0x15b68>
   2aadc:	ldr	r2, [sp, #108]	; 0x6c
   2aae0:	ldr	r3, [r4]
   2aae4:	cmp	r2, r3
   2aae8:	bne	2ab50 <fputs@plt+0x15bc4>
   2aaec:	add	sp, sp, #112	; 0x70
   2aaf0:	pop	{r4, r5, r6, pc}
   2aaf4:	ldr	r0, [sp, #16]
   2aaf8:	ands	r0, r0, #63	; 0x3f
   2aafc:	beq	2aadc <fputs@plt+0x15b50>
   2ab00:	ldr	r0, [pc, #80]	; 2ab58 <fputs@plt+0x15bcc>
   2ab04:	bl	2d990 <error@@Base>
   2ab08:	ldr	r0, [pc, #76]	; 2ab5c <fputs@plt+0x15bd0>
   2ab0c:	bl	2d990 <error@@Base>
   2ab10:	ldr	r0, [pc, #64]	; 2ab58 <fputs@plt+0x15bcc>
   2ab14:	bl	2d990 <error@@Base>
   2ab18:	ldr	r1, [sp, #16]
   2ab1c:	mov	r2, r6
   2ab20:	ldr	r0, [pc, #56]	; 2ab60 <fputs@plt+0x15bd4>
   2ab24:	lsl	r1, r1, #23
   2ab28:	lsr	r1, r1, #23
   2ab2c:	bl	2d990 <error@@Base>
   2ab30:	ldr	r0, [pc, #44]	; 2ab64 <fputs@plt+0x15bd8>
   2ab34:	bl	2d990 <error@@Base>
   2ab38:	ldr	r0, [pc, #40]	; 2ab68 <fputs@plt+0x15bdc>
   2ab3c:	bl	2d990 <error@@Base>
   2ab40:	mvn	r0, #43	; 0x2b
   2ab44:	b	2aadc <fputs@plt+0x15b50>
   2ab48:	mvn	r0, #23
   2ab4c:	b	2aadc <fputs@plt+0x15b50>
   2ab50:	bl	14aac <__stack_chk_fail@plt>
   2ab54:	andeq	r4, r7, r0, asr #19
   2ab58:	andeq	r4, r4, r0, lsl #31
   2ab5c:			; <UNDEFINED> instruction: 0x00044fbc
   2ab60:	strdeq	r4, [r4], -r8
   2ab64:	andeq	r5, r4, r4, lsr #32
   2ab68:	andeq	r5, r4, r0, ror r0
   2ab6c:	push	{r4, r5, r6, r7, r8, lr}
   2ab70:	subs	r6, r3, #0
   2ab74:	movne	r3, #0
   2ab78:	strne	r3, [r6]
   2ab7c:	sub	sp, sp, #8
   2ab80:	mov	r5, r0
   2ab84:	mov	r7, r1
   2ab88:	mov	r8, r2
   2ab8c:	bl	1b974 <fputs@plt+0x69e8>
   2ab90:	subs	r4, r0, #0
   2ab94:	beq	2abe0 <fputs@plt+0x15c54>
   2ab98:	mov	r0, r5
   2ab9c:	mov	r1, r4
   2aba0:	bl	2a924 <fputs@plt+0x15998>
   2aba4:	subs	r5, r0, #0
   2aba8:	bne	2abcc <fputs@plt+0x15c40>
   2abac:	ldr	r3, [sp, #32]
   2abb0:	mov	r2, r8
   2abb4:	str	r3, [sp]
   2abb8:	mov	r1, r7
   2abbc:	mov	r3, r6
   2abc0:	mov	r0, r4
   2abc4:	bl	23b44 <fputs@plt+0xebb8>
   2abc8:	mov	r5, r0
   2abcc:	mov	r0, r4
   2abd0:	bl	1bb5c <fputs@plt+0x6bd0>
   2abd4:	mov	r0, r5
   2abd8:	add	sp, sp, #8
   2abdc:	pop	{r4, r5, r6, r7, r8, pc}
   2abe0:	mvn	r5, #1
   2abe4:	b	2abcc <fputs@plt+0x15c40>
   2abe8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2abec:	sub	sp, sp, #8
   2abf0:	subs	r5, r3, #0
   2abf4:	ldr	r4, [sp, #40]	; 0x28
   2abf8:	movne	r3, #0
   2abfc:	strne	r3, [r5]
   2ac00:	cmp	r4, #0
   2ac04:	movne	r3, #0
   2ac08:	mov	r6, r1
   2ac0c:	strne	r3, [r4]
   2ac10:	mov	r9, r0
   2ac14:	mov	r1, #0
   2ac18:	mov	r0, r6
   2ac1c:	mov	sl, r2
   2ac20:	ldr	r7, [sp, #44]	; 0x2c
   2ac24:	bl	148b4 <open64@plt>
   2ac28:	subs	r8, r0, #0
   2ac2c:	blt	2accc <fputs@plt+0x15d40>
   2ac30:	mov	r1, r6
   2ac34:	bl	2aa98 <fputs@plt+0x15b0c>
   2ac38:	cmp	r0, #0
   2ac3c:	bne	2acb4 <fputs@plt+0x15d28>
   2ac40:	cmp	r7, #0
   2ac44:	movne	r3, #1
   2ac48:	strne	r3, [r7]
   2ac4c:	mov	r2, sl
   2ac50:	str	r4, [sp]
   2ac54:	mov	r3, r5
   2ac58:	mov	r1, r9
   2ac5c:	mov	r0, r8
   2ac60:	bl	2ab6c <fputs@plt+0x15be0>
   2ac64:	adds	r3, r5, #0
   2ac68:	movne	r3, #1
   2ac6c:	cmp	r0, #0
   2ac70:	movne	r3, #0
   2ac74:	cmp	r3, #0
   2ac78:	mov	r4, r0
   2ac7c:	bne	2ac94 <fputs@plt+0x15d08>
   2ac80:	mov	r0, r8
   2ac84:	bl	14980 <close@plt>
   2ac88:	mov	r0, r4
   2ac8c:	add	sp, sp, #8
   2ac90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ac94:	ldr	r0, [r5]
   2ac98:	cmp	r0, #0
   2ac9c:	moveq	r4, r0
   2aca0:	beq	2ac80 <fputs@plt+0x15cf4>
   2aca4:	mov	r1, r6
   2aca8:	bl	23c64 <fputs@plt+0xecd8>
   2acac:	mov	r4, r0
   2acb0:	b	2ac80 <fputs@plt+0x15cf4>
   2acb4:	cmp	r7, #0
   2acb8:	mvneq	r4, #43	; 0x2b
   2acbc:	movne	r3, #0
   2acc0:	strne	r3, [r7]
   2acc4:	mvnne	r4, #43	; 0x2b
   2acc8:	b	2ac80 <fputs@plt+0x15cf4>
   2accc:	cmp	r7, #0
   2acd0:	mvneq	r4, #23
   2acd4:	movne	r3, #0
   2acd8:	strne	r3, [r7]
   2acdc:	mvnne	r4, #23
   2ace0:	b	2ac88 <fputs@plt+0x15cfc>
   2ace4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ace8:	subs	r9, r2, #0
   2acec:	mov	r5, r3
   2acf0:	movne	r3, #0
   2acf4:	strne	r3, [r9]
   2acf8:	cmp	r5, #0
   2acfc:	movne	r3, #0
   2ad00:	strne	r3, [r5]
   2ad04:	mov	sl, r1
   2ad08:	mov	r1, #0
   2ad0c:	mov	r4, r0
   2ad10:	bl	148b4 <open64@plt>
   2ad14:	subs	r7, r0, #0
   2ad18:	blt	2adb0 <fputs@plt+0x15e24>
   2ad1c:	mov	r1, r4
   2ad20:	bl	2aa98 <fputs@plt+0x15b0c>
   2ad24:	cmp	r0, #0
   2ad28:	mvnne	r8, #43	; 0x2b
   2ad2c:	movne	r6, #0
   2ad30:	beq	2ad4c <fputs@plt+0x15dc0>
   2ad34:	mov	r0, r7
   2ad38:	bl	14980 <close@plt>
   2ad3c:	mov	r0, r6
   2ad40:	bl	1bb5c <fputs@plt+0x6bd0>
   2ad44:	mov	r0, r8
   2ad48:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ad4c:	bl	1b974 <fputs@plt+0x69e8>
   2ad50:	subs	r6, r0, #0
   2ad54:	mvneq	r8, #1
   2ad58:	beq	2ad34 <fputs@plt+0x15da8>
   2ad5c:	mov	r1, r6
   2ad60:	mov	r0, r7
   2ad64:	bl	2a924 <fputs@plt+0x15998>
   2ad68:	subs	r8, r0, #0
   2ad6c:	bne	2ad34 <fputs@plt+0x15da8>
   2ad70:	mov	r3, r5
   2ad74:	mov	r1, sl
   2ad78:	mov	r2, r9
   2ad7c:	mov	r0, r6
   2ad80:	bl	23c10 <fputs@plt+0xec84>
   2ad84:	subs	r8, r0, #0
   2ad88:	bne	2ad34 <fputs@plt+0x15da8>
   2ad8c:	cmp	r9, #0
   2ad90:	beq	2ad34 <fputs@plt+0x15da8>
   2ad94:	ldr	r0, [r9]
   2ad98:	cmp	r0, #0
   2ad9c:	beq	2ad34 <fputs@plt+0x15da8>
   2ada0:	mov	r1, r4
   2ada4:	bl	23c64 <fputs@plt+0xecd8>
   2ada8:	mov	r8, r0
   2adac:	b	2ad34 <fputs@plt+0x15da8>
   2adb0:	mvn	r8, #23
   2adb4:	b	2ad44 <fputs@plt+0x15db8>
   2adb8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2adbc:	subs	r8, r1, #0
   2adc0:	ldr	r6, [pc, #224]	; 2aea8 <fputs@plt+0x15f1c>
   2adc4:	mov	r3, #0
   2adc8:	sub	sp, sp, #12
   2adcc:	ldr	r1, [r6]
   2add0:	strne	r3, [r8]
   2add4:	cmp	r2, #0
   2add8:	str	r3, [sp]
   2addc:	movne	r3, #0
   2ade0:	strne	r3, [r2]
   2ade4:	mov	r9, r0
   2ade8:	mov	r0, #11
   2adec:	mov	r4, r2
   2adf0:	str	r1, [sp, #4]
   2adf4:	bl	1d938 <fputs@plt+0x89ac>
   2adf8:	subs	r5, r0, #0
   2adfc:	beq	2ae9c <fputs@plt+0x15f10>
   2ae00:	mov	r2, r4
   2ae04:	mov	r1, r9
   2ae08:	bl	2a66c <fputs@plt+0x156e0>
   2ae0c:	subs	r7, r0, #0
   2ae10:	bne	2ae4c <fputs@plt+0x15ec0>
   2ae14:	cmp	r8, #0
   2ae18:	strne	r5, [r8]
   2ae1c:	movne	r5, r7
   2ae20:	ldr	r0, [sp]
   2ae24:	bl	14548 <free@plt>
   2ae28:	mov	r0, r5
   2ae2c:	bl	1d72c <fputs@plt+0x87a0>
   2ae30:	ldr	r2, [sp, #4]
   2ae34:	ldr	r3, [r6]
   2ae38:	mov	r0, r7
   2ae3c:	cmp	r2, r3
   2ae40:	bne	2aea4 <fputs@plt+0x15f18>
   2ae44:	add	sp, sp, #12
   2ae48:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2ae4c:	mov	r0, r5
   2ae50:	bl	1d72c <fputs@plt+0x87a0>
   2ae54:	mov	r3, r9
   2ae58:	ldr	r2, [pc, #76]	; 2aeac <fputs@plt+0x15f20>
   2ae5c:	mov	r1, #1
   2ae60:	mov	r0, sp
   2ae64:	bl	145e4 <__asprintf_chk@plt>
   2ae68:	cmn	r0, #1
   2ae6c:	beq	2ae9c <fputs@plt+0x15f10>
   2ae70:	mov	r0, #11
   2ae74:	bl	1d938 <fputs@plt+0x89ac>
   2ae78:	subs	r5, r0, #0
   2ae7c:	mvneq	r7, #1
   2ae80:	beq	2ae20 <fputs@plt+0x15e94>
   2ae84:	mov	r2, r4
   2ae88:	ldr	r1, [sp]
   2ae8c:	bl	2a66c <fputs@plt+0x156e0>
   2ae90:	subs	r7, r0, #0
   2ae94:	bne	2ae20 <fputs@plt+0x15e94>
   2ae98:	b	2ae14 <fputs@plt+0x15e88>
   2ae9c:	mvn	r7, #1
   2aea0:	b	2ae30 <fputs@plt+0x15ea4>
   2aea4:	bl	14aac <__stack_chk_fail@plt>
   2aea8:	andeq	r4, r7, r0, asr #19
   2aeac:	muleq	r4, r4, r0
   2aeb0:	push	{r4, r5, r6, r7, lr}
   2aeb4:	subs	r6, r1, #0
   2aeb8:	ldr	r4, [pc, #156]	; 2af5c <fputs@plt+0x15fd0>
   2aebc:	sub	sp, sp, #12
   2aec0:	mov	r2, #0
   2aec4:	ldr	r1, [r4]
   2aec8:	mov	r3, r0
   2aecc:	strne	r2, [r6]
   2aed0:	str	r1, [sp, #4]
   2aed4:	str	r2, [sp]
   2aed8:	mov	r1, #1
   2aedc:	ldr	r2, [pc, #124]	; 2af60 <fputs@plt+0x15fd4>
   2aee0:	mov	r0, sp
   2aee4:	bl	145e4 <__asprintf_chk@plt>
   2aee8:	cmn	r0, #1
   2aeec:	beq	2af50 <fputs@plt+0x15fc4>
   2aef0:	mov	r0, #11
   2aef4:	bl	1d938 <fputs@plt+0x89ac>
   2aef8:	subs	r5, r0, #0
   2aefc:	mvneq	r7, #0
   2af00:	beq	2af24 <fputs@plt+0x15f98>
   2af04:	mov	r2, #0
   2af08:	ldr	r1, [sp]
   2af0c:	bl	2a66c <fputs@plt+0x156e0>
   2af10:	subs	r7, r0, #0
   2af14:	bne	2af24 <fputs@plt+0x15f98>
   2af18:	cmp	r6, #0
   2af1c:	strne	r5, [r6]
   2af20:	movne	r5, r7
   2af24:	ldr	r0, [sp]
   2af28:	bl	14548 <free@plt>
   2af2c:	mov	r0, r5
   2af30:	bl	1d72c <fputs@plt+0x87a0>
   2af34:	ldr	r2, [sp, #4]
   2af38:	ldr	r3, [r4]
   2af3c:	mov	r0, r7
   2af40:	cmp	r2, r3
   2af44:	bne	2af58 <fputs@plt+0x15fcc>
   2af48:	add	sp, sp, #12
   2af4c:	pop	{r4, r5, r6, r7, pc}
   2af50:	mvn	r7, #1
   2af54:	b	2af34 <fputs@plt+0x15fa8>
   2af58:	bl	14aac <__stack_chk_fail@plt>
   2af5c:	andeq	r4, r7, r0, asr #19
   2af60:	andeq	r2, r4, r4, ror r8
   2af64:	push	{r4, r5, r6, r7, lr}
   2af68:	subs	r7, r3, #0
   2af6c:	ldr	r4, [pc, #280]	; 2b08c <fputs@plt+0x16100>
   2af70:	sub	sp, sp, #28
   2af74:	mov	r3, #0
   2af78:	ldr	ip, [r4]
   2af7c:	mov	r6, r1
   2af80:	str	ip, [sp, #20]
   2af84:	str	r3, [sp, #12]
   2af88:	str	r3, [sp, #16]
   2af8c:	ldr	r1, [sp, #48]	; 0x30
   2af90:	strne	r3, [r7]
   2af94:	cmp	r0, #11
   2af98:	ldrls	pc, [pc, r0, lsl #2]
   2af9c:	b	2b080 <fputs@plt+0x160f4>
   2afa0:	ldrdeq	sl, [r2], -r0
   2afa4:	ldrdeq	sl, [r2], -r0
   2afa8:	ldrdeq	sl, [r2], -r0
   2afac:	ldrdeq	sl, [r2], -r0
   2afb0:	andeq	fp, r2, r0, lsl #1
   2afb4:	andeq	fp, r2, r0, lsl #1
   2afb8:	andeq	fp, r2, r0, lsl #1
   2afbc:	andeq	fp, r2, r0, lsl #1
   2afc0:	ldrdeq	sl, [r2], -r0
   2afc4:	andeq	fp, r2, r0, lsl #1
   2afc8:	andeq	fp, r2, r0, lsl #1
   2afcc:	ldrdeq	sl, [r2], -r0
   2afd0:	mov	r3, #0
   2afd4:	str	r1, [sp, #4]
   2afd8:	str	r3, [sp]
   2afdc:	mov	r1, r6
   2afe0:	add	r3, sp, #12
   2afe4:	bl	2abe8 <fputs@plt+0x15c5c>
   2afe8:	subs	r5, r0, #0
   2afec:	beq	2b01c <fputs@plt+0x16090>
   2aff0:	ldr	r0, [sp, #12]
   2aff4:	bl	1d72c <fputs@plt+0x87a0>
   2aff8:	ldr	r0, [sp, #16]
   2affc:	bl	1d72c <fputs@plt+0x87a0>
   2b000:	ldr	r2, [sp, #20]
   2b004:	ldr	r3, [r4]
   2b008:	mov	r0, r5
   2b00c:	cmp	r2, r3
   2b010:	bne	2b088 <fputs@plt+0x160fc>
   2b014:	add	sp, sp, #28
   2b018:	pop	{r4, r5, r6, r7, pc}
   2b01c:	mov	r0, r6
   2b020:	add	r1, sp, #16
   2b024:	bl	2aeb0 <fputs@plt+0x15f24>
   2b028:	subs	r5, r0, #0
   2b02c:	bne	2aff0 <fputs@plt+0x16064>
   2b030:	ldrd	r0, [sp, #12]
   2b034:	bl	1da64 <fputs@plt+0x8ad8>
   2b038:	cmp	r0, #0
   2b03c:	mvneq	r5, #44	; 0x2c
   2b040:	ldr	r0, [sp, #12]
   2b044:	beq	2aff4 <fputs@plt+0x16068>
   2b048:	bl	1f6f0 <fputs@plt+0xa764>
   2b04c:	subs	r5, r0, #0
   2b050:	bne	2aff0 <fputs@plt+0x16064>
   2b054:	ldr	r1, [sp, #12]
   2b058:	ldr	r0, [sp, #16]
   2b05c:	bl	1f290 <fputs@plt+0xa304>
   2b060:	subs	r5, r0, #0
   2b064:	bne	2aff0 <fputs@plt+0x16064>
   2b068:	ldr	r0, [sp, #12]
   2b06c:	cmp	r7, #0
   2b070:	strne	r0, [r7]
   2b074:	strne	r5, [sp, #12]
   2b078:	movne	r0, r5
   2b07c:	b	2aff4 <fputs@plt+0x16068>
   2b080:	mvn	r5, #13
   2b084:	b	2b000 <fputs@plt+0x16074>
   2b088:	bl	14aac <__stack_chk_fail@plt>
   2b08c:	andeq	r4, r7, r0, asr #19
   2b090:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b094:	mov	r4, #0
   2b098:	ldr	r7, [pc, #380]	; 2b21c <fputs@plt+0x16290>
   2b09c:	sub	sp, sp, #16
   2b0a0:	ldr	ip, [pc, #376]	; 2b220 <fputs@plt+0x16294>
   2b0a4:	ldr	lr, [r7]
   2b0a8:	cmp	r2, r4
   2b0ac:	mov	r8, r0
   2b0b0:	mov	r0, r1
   2b0b4:	ldr	r1, [pc, #360]	; 2b224 <fputs@plt+0x16298>
   2b0b8:	ldr	r6, [pc, #360]	; 2b228 <fputs@plt+0x1629c>
   2b0bc:	mov	r9, r3
   2b0c0:	moveq	r6, ip
   2b0c4:	str	lr, [sp, #12]
   2b0c8:	str	r4, [sp]
   2b0cc:	str	r4, [sp, #8]
   2b0d0:	bl	147ac <fopen64@plt>
   2b0d4:	subs	r5, r0, #0
   2b0d8:	beq	2b210 <fputs@plt+0x16284>
   2b0dc:	mov	r3, r5
   2b0e0:	mov	r2, #10
   2b0e4:	add	r1, sp, #8
   2b0e8:	mov	r0, sp
   2b0ec:	bl	14af4 <__getdelim@plt>
   2b0f0:	cmn	r0, #1
   2b0f4:	beq	2b200 <fputs@plt+0x16274>
   2b0f8:	mov	r0, r4
   2b0fc:	bl	1d72c <fputs@plt+0x87a0>
   2b100:	ldr	r2, [sp]
   2b104:	str	r2, [sp, #4]
   2b108:	ldrb	r3, [r2]
   2b10c:	cmp	r3, #0
   2b110:	bne	2b12c <fputs@plt+0x161a0>
   2b114:	b	2b1f8 <fputs@plt+0x1626c>
   2b118:	add	r2, r2, #1
   2b11c:	str	r2, [sp, #4]
   2b120:	ldrb	r3, [r2]
   2b124:	cmp	r3, #0
   2b128:	beq	2b1f8 <fputs@plt+0x1626c>
   2b12c:	cmp	r3, #9
   2b130:	cmpne	r3, #32
   2b134:	beq	2b118 <fputs@plt+0x1618c>
   2b138:	cmp	r3, #10
   2b13c:	beq	2b1f8 <fputs@plt+0x1626c>
   2b140:	cmp	r3, #35	; 0x23
   2b144:	beq	2b1f8 <fputs@plt+0x1626c>
   2b148:	cmp	r3, #0
   2b14c:	beq	2b1f8 <fputs@plt+0x1626c>
   2b150:	mov	r0, #11
   2b154:	bl	1d938 <fputs@plt+0x89ac>
   2b158:	subs	r4, r0, #0
   2b15c:	beq	2b208 <fputs@plt+0x1627c>
   2b160:	add	r1, sp, #4
   2b164:	bl	218d8 <fputs@plt+0xc94c>
   2b168:	cmn	r0, #56	; 0x38
   2b16c:	mov	sl, r0
   2b170:	beq	2b0dc <fputs@plt+0x16150>
   2b174:	cmp	r0, #0
   2b178:	bne	2b1c4 <fputs@plt+0x16238>
   2b17c:	mov	r1, r4
   2b180:	mov	r0, r8
   2b184:	blx	r6
   2b188:	cmp	r0, #0
   2b18c:	bne	2b1c4 <fputs@plt+0x16238>
   2b190:	cmp	r9, #0
   2b194:	beq	2b0dc <fputs@plt+0x16150>
   2b198:	mov	r0, r8
   2b19c:	bl	1d514 <fputs@plt+0x8588>
   2b1a0:	cmp	r0, #0
   2b1a4:	beq	2b0dc <fputs@plt+0x16150>
   2b1a8:	ldr	r3, [r8, #52]	; 0x34
   2b1ac:	mov	r1, r4
   2b1b0:	ldr	r0, [r3, #56]	; 0x38
   2b1b4:	blx	r6
   2b1b8:	cmp	r0, #0
   2b1bc:	beq	2b0dc <fputs@plt+0x16150>
   2b1c0:	mov	sl, #0
   2b1c4:	ldr	r0, [sp]
   2b1c8:	bl	14548 <free@plt>
   2b1cc:	mov	r0, r4
   2b1d0:	bl	1d72c <fputs@plt+0x87a0>
   2b1d4:	mov	r0, r5
   2b1d8:	bl	14260 <fclose@plt>
   2b1dc:	ldr	r2, [sp, #12]
   2b1e0:	ldr	r3, [r7]
   2b1e4:	mov	r0, sl
   2b1e8:	cmp	r2, r3
   2b1ec:	bne	2b218 <fputs@plt+0x1628c>
   2b1f0:	add	sp, sp, #16
   2b1f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b1f8:	mov	r4, #0
   2b1fc:	b	2b0dc <fputs@plt+0x16150>
   2b200:	mvn	sl, #45	; 0x2d
   2b204:	b	2b1c4 <fputs@plt+0x16238>
   2b208:	mvn	sl, #1
   2b20c:	b	2b1c4 <fputs@plt+0x16238>
   2b210:	mvn	sl, #23
   2b214:	b	2b1dc <fputs@plt+0x16250>
   2b218:	bl	14aac <__stack_chk_fail@plt>
   2b21c:	andeq	r4, r7, r0, asr #19
   2b220:	andeq	sp, r1, r4, ror #20
   2b224:	strdeq	r3, [r4], -r0
   2b228:	strdeq	sp, [r1], -ip
   2b22c:	push	{r4, r5, r6, lr}
   2b230:	mov	r4, r0
   2b234:	mov	r5, r1
   2b238:	mov	r0, r1
   2b23c:	mov	r1, r4
   2b240:	bl	292e4 <fputs@plt+0x14358>
   2b244:	cmn	r0, #50	; 0x32
   2b248:	popne	{r4, r5, r6, pc}
   2b24c:	mov	r1, r5
   2b250:	mov	r0, r4
   2b254:	mov	r3, #1
   2b258:	mov	r2, #0
   2b25c:	bl	2b090 <fputs@plt+0x16104>
   2b260:	cmn	r0, #46	; 0x2e
   2b264:	beq	2b274 <fputs@plt+0x162e8>
   2b268:	cmp	r0, #0
   2b26c:	mvneq	r0, #50	; 0x32
   2b270:	pop	{r4, r5, r6, pc}
   2b274:	mov	r0, #0
   2b278:	pop	{r4, r5, r6, pc}
   2b27c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b280:	mov	r7, #0
   2b284:	ldr	r4, [pc, #164]	; 2b330 <fputs@plt+0x163a4>
   2b288:	ldr	r5, [pc, #164]	; 2b334 <fputs@plt+0x163a8>
   2b28c:	mov	r9, r0
   2b290:	mov	r8, r1
   2b294:	mov	r6, r7
   2b298:	mov	r3, #1
   2b29c:	b	2b2a4 <fputs@plt+0x16318>
   2b2a0:	ldr	r3, [r4, #20]
   2b2a4:	tst	r3, #8
   2b2a8:	bne	2b308 <fputs@plt+0x1637c>
   2b2ac:	cmp	r8, #0
   2b2b0:	beq	2b2c0 <fputs@plt+0x16334>
   2b2b4:	ldr	r3, [r4, #16]
   2b2b8:	cmp	r3, #0
   2b2bc:	beq	2b308 <fputs@plt+0x1637c>
   2b2c0:	cmp	r6, #0
   2b2c4:	strbne	r9, [r6, r7]
   2b2c8:	mov	r0, r5
   2b2cc:	addne	sl, r7, #1
   2b2d0:	moveq	sl, r7
   2b2d4:	bl	14710 <strlen@plt>
   2b2d8:	add	r7, sl, r0
   2b2dc:	mov	fp, r0
   2b2e0:	add	r1, r7, #2
   2b2e4:	mov	r0, r6
   2b2e8:	bl	14e24 <realloc@plt>
   2b2ec:	mov	r1, r5
   2b2f0:	add	r2, fp, #1
   2b2f4:	subs	r5, r0, #0
   2b2f8:	add	r0, r5, sl
   2b2fc:	beq	2b31c <fputs@plt+0x16390>
   2b300:	bl	14788 <memcpy@plt>
   2b304:	mov	r6, r5
   2b308:	ldr	r5, [r4, #28]!
   2b30c:	cmp	r5, #0
   2b310:	bne	2b2a0 <fputs@plt+0x16314>
   2b314:	mov	r0, r6
   2b318:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b31c:	mov	r0, r6
   2b320:	mov	r6, r5
   2b324:	bl	14548 <free@plt>
   2b328:	mov	r0, r6
   2b32c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b330:	muleq	r4, ip, r0
   2b334:	andeq	r5, r4, r8, lsl #4
   2b338:	ldr	r0, [r0, #4]
   2b33c:	bx	lr
   2b340:	ldr	r0, [r0, #8]
   2b344:	bx	lr
   2b348:	push	{r4, lr}
   2b34c:	mov	r4, r0
   2b350:	ldr	r0, [pc, #20]	; 2b36c <fputs@plt+0x163e0>
   2b354:	ldr	r1, [r4]
   2b358:	bl	14ee4 <strcmp@plt>
   2b35c:	cmp	r0, #0
   2b360:	ldrne	r0, [r4, #8]
   2b364:	moveq	r0, #14
   2b368:	pop	{r4, pc}
   2b36c:	andeq	r5, r4, r8, lsl #4
   2b370:	ldr	r0, [r0, #16]
   2b374:	bx	lr
   2b378:	ldr	r3, [r0, #12]
   2b37c:	cmp	r3, #0
   2b380:	bne	2b390 <fputs@plt+0x16404>
   2b384:	ldr	r2, [r0, #20]
   2b388:	tst	r2, #2
   2b38c:	ldreq	r3, [r0, #4]
   2b390:	mov	r0, r3
   2b394:	bx	lr
   2b398:	ldr	r0, [r0, #20]
   2b39c:	and	r0, r0, #1
   2b3a0:	bx	lr
   2b3a4:	ldr	r0, [r0]
   2b3a8:	bx	lr
   2b3ac:	push	{r4, r5, r6, lr}
   2b3b0:	mov	r5, r0
   2b3b4:	ldr	r3, [pc, #52]	; 2b3f0 <fputs@plt+0x16464>
   2b3b8:	ldr	r4, [pc, #52]	; 2b3f4 <fputs@plt+0x16468>
   2b3bc:	b	2b3cc <fputs@plt+0x16440>
   2b3c0:	ldr	r4, [r4, #28]
   2b3c4:	cmp	r4, #0
   2b3c8:	beq	2b3e8 <fputs@plt+0x1645c>
   2b3cc:	mov	r0, r4
   2b3d0:	mov	r1, r5
   2b3d4:	mov	r4, r3
   2b3d8:	bl	14ee4 <strcmp@plt>
   2b3dc:	add	r3, r4, #28
   2b3e0:	cmp	r0, #0
   2b3e4:	bne	2b3c0 <fputs@plt+0x16434>
   2b3e8:	mov	r0, r4
   2b3ec:	pop	{r4, r5, r6, pc}
   2b3f0:	muleq	r4, ip, r0
   2b3f4:	andeq	r5, r4, r8, lsl #4
   2b3f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2b3fc:	sub	sp, sp, #12
   2b400:	ldr	r6, [pc, #228]	; 2b4ec <fputs@plt+0x16560>
   2b404:	subs	r2, r0, #0
   2b408:	ldr	r3, [r6]
   2b40c:	str	r3, [sp, #4]
   2b410:	beq	2b420 <fputs@plt+0x16494>
   2b414:	ldrb	r3, [r2]
   2b418:	cmp	r3, #0
   2b41c:	bne	2b43c <fputs@plt+0x164b0>
   2b420:	mov	r0, #0
   2b424:	ldr	r2, [sp, #4]
   2b428:	ldr	r3, [r6]
   2b42c:	cmp	r2, r3
   2b430:	bne	2b4e8 <fputs@plt+0x1655c>
   2b434:	add	sp, sp, #12
   2b438:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2b43c:	bl	14a70 <strdup@plt>
   2b440:	cmp	r0, #0
   2b444:	mov	r9, r0
   2b448:	str	r0, [sp]
   2b44c:	beq	2b420 <fputs@plt+0x16494>
   2b450:	mov	r0, sp
   2b454:	ldr	r1, [pc, #148]	; 2b4f0 <fputs@plt+0x16564>
   2b458:	bl	14230 <strsep@plt>
   2b45c:	subs	r5, r0, #0
   2b460:	beq	2b4cc <fputs@plt+0x16540>
   2b464:	ldrb	r3, [r5]
   2b468:	cmp	r3, #0
   2b46c:	beq	2b4cc <fputs@plt+0x16540>
   2b470:	ldr	r7, [pc, #124]	; 2b4f4 <fputs@plt+0x16568>
   2b474:	ldr	r8, [pc, #116]	; 2b4f0 <fputs@plt+0x16564>
   2b478:	ldr	r4, [pc, #120]	; 2b4f8 <fputs@plt+0x1656c>
   2b47c:	mov	r0, r7
   2b480:	b	2b490 <fputs@plt+0x16504>
   2b484:	ldr	r0, [r4, #28]!
   2b488:	cmp	r0, #0
   2b48c:	beq	2b4dc <fputs@plt+0x16550>
   2b490:	mov	r1, r5
   2b494:	bl	14ee4 <strcmp@plt>
   2b498:	cmp	r0, #0
   2b49c:	bne	2b484 <fputs@plt+0x164f8>
   2b4a0:	ldr	r3, [r4, #20]
   2b4a4:	tst	r3, #8
   2b4a8:	bne	2b4dc <fputs@plt+0x16550>
   2b4ac:	mov	r1, r8
   2b4b0:	mov	r0, sp
   2b4b4:	bl	14230 <strsep@plt>
   2b4b8:	subs	r5, r0, #0
   2b4bc:	beq	2b4cc <fputs@plt+0x16540>
   2b4c0:	ldrb	r3, [r5]
   2b4c4:	cmp	r3, #0
   2b4c8:	bne	2b478 <fputs@plt+0x164ec>
   2b4cc:	mov	r0, r9
   2b4d0:	bl	14548 <free@plt>
   2b4d4:	mov	r0, #1
   2b4d8:	b	2b424 <fputs@plt+0x16498>
   2b4dc:	mov	r0, r9
   2b4e0:	bl	14548 <free@plt>
   2b4e4:	b	2b420 <fputs@plt+0x16494>
   2b4e8:	bl	14aac <__stack_chk_fail@plt>
   2b4ec:	andeq	r4, r7, r0, asr #19
   2b4f0:	andeq	r2, r4, r8, asr #4
   2b4f4:	andeq	r5, r4, r8, lsl #4
   2b4f8:	muleq	r4, ip, r0
   2b4fc:	mov	r0, #0
   2b500:	bx	lr
   2b504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b508:	mov	r8, r0
   2b50c:	sub	sp, sp, #12
   2b510:	mov	r0, #0
   2b514:	str	r0, [r8]
   2b518:	mov	r5, r1
   2b51c:	mov	r0, #280	; 0x118
   2b520:	mov	r1, #1
   2b524:	mov	r9, r2
   2b528:	mov	r7, r3
   2b52c:	ldr	r6, [sp, #56]	; 0x38
   2b530:	bl	14314 <calloc@plt>
   2b534:	subs	r4, r0, #0
   2b538:	beq	2b6e8 <fputs@plt+0x1675c>
   2b53c:	ldr	r3, [r5, #20]
   2b540:	ldr	r2, [r5, #8]
   2b544:	ands	fp, r3, #8
   2b548:	movne	r1, #1
   2b54c:	moveq	r1, #0
   2b550:	cmp	r2, r7
   2b554:	stm	r4, {r1, r6}
   2b558:	bhi	2b5b8 <fputs@plt+0x1662c>
   2b55c:	ldr	r2, [sp, #48]	; 0x30
   2b560:	cmp	r2, #0
   2b564:	beq	2b5ec <fputs@plt+0x16660>
   2b568:	ldr	r2, [r5, #12]
   2b56c:	cmp	r2, #0
   2b570:	bne	2b5ac <fputs@plt+0x16620>
   2b574:	tst	r3, #2
   2b578:	beq	2b6c8 <fputs@plt+0x1673c>
   2b57c:	str	r5, [r4, #276]	; 0x114
   2b580:	mov	r1, r7
   2b584:	mov	r0, r9
   2b588:	bl	37898 <error@@Base+0x9f08>
   2b58c:	cmp	r0, #0
   2b590:	str	r0, [r4, #12]
   2b594:	beq	2b5b8 <fputs@plt+0x1662c>
   2b598:	mov	r5, #0
   2b59c:	mov	r0, r5
   2b5a0:	str	r4, [r8]
   2b5a4:	add	sp, sp, #12
   2b5a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5ac:	ldr	r1, [sp, #52]	; 0x34
   2b5b0:	cmp	r2, r1
   2b5b4:	bls	2b5ec <fputs@plt+0x16660>
   2b5b8:	ldr	r3, [r4, #8]
   2b5bc:	mvn	r5, #9
   2b5c0:	mov	r0, r3
   2b5c4:	bl	14bd8 <EVP_CIPHER_CTX_free@plt>
   2b5c8:	mov	r2, #280	; 0x118
   2b5cc:	mov	r0, r4
   2b5d0:	mov	r1, r2
   2b5d4:	bl	1483c <__explicit_bzero_chk@plt>
   2b5d8:	mov	r0, r4
   2b5dc:	bl	14548 <free@plt>
   2b5e0:	mov	r0, r5
   2b5e4:	add	sp, sp, #12
   2b5e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b5ec:	tst	r3, #2
   2b5f0:	str	r5, [r4, #276]	; 0x114
   2b5f4:	bne	2b580 <fputs@plt+0x165f4>
   2b5f8:	cmp	fp, #0
   2b5fc:	bne	2b598 <fputs@plt+0x1660c>
   2b600:	ldr	r3, [r5, #24]
   2b604:	blx	r3
   2b608:	mov	sl, r0
   2b60c:	bl	14938 <EVP_CIPHER_CTX_new@plt>
   2b610:	cmp	r0, #0
   2b614:	mov	r3, r0
   2b618:	str	r0, [r4, #8]
   2b61c:	beq	2b6e0 <fputs@plt+0x16754>
   2b620:	sub	r6, r6, #1
   2b624:	clz	r6, r6
   2b628:	lsr	r6, r6, #5
   2b62c:	str	r6, [sp]
   2b630:	mov	r2, fp
   2b634:	mov	r1, sl
   2b638:	ldr	r3, [sp, #48]	; 0x30
   2b63c:	bl	14134 <EVP_CipherInit@plt>
   2b640:	cmp	r0, #0
   2b644:	beq	2b6bc <fputs@plt+0x16730>
   2b648:	ldr	r3, [r5, #16]
   2b64c:	ldr	r0, [r4, #8]
   2b650:	cmp	r3, #0
   2b654:	beq	2b674 <fputs@plt+0x166e8>
   2b658:	ldr	r3, [sp, #48]	; 0x30
   2b65c:	mvn	r2, #0
   2b660:	mov	r1, #18
   2b664:	bl	1435c <EVP_CIPHER_CTX_ctrl@plt>
   2b668:	cmp	r0, #0
   2b66c:	ldrne	r0, [r4, #8]
   2b670:	beq	2b6bc <fputs@plt+0x16730>
   2b674:	bl	141ac <EVP_CIPHER_CTX_key_length@plt>
   2b678:	cmp	r0, r7
   2b67c:	cmpne	r0, #0
   2b680:	ble	2b698 <fputs@plt+0x1670c>
   2b684:	mov	r1, r7
   2b688:	ldr	r0, [r4, #8]
   2b68c:	bl	148fc <EVP_CIPHER_CTX_set_key_length@plt>
   2b690:	cmp	r0, #0
   2b694:	beq	2b6bc <fputs@plt+0x16730>
   2b698:	mvn	r1, #0
   2b69c:	mov	r3, #0
   2b6a0:	str	r1, [sp]
   2b6a4:	mov	r2, r9
   2b6a8:	mov	r1, r3
   2b6ac:	ldr	r0, [r4, #8]
   2b6b0:	bl	14134 <EVP_CipherInit@plt>
   2b6b4:	cmp	r0, #0
   2b6b8:	bne	2b598 <fputs@plt+0x1660c>
   2b6bc:	ldr	r3, [r4, #8]
   2b6c0:	mvn	r5, #21
   2b6c4:	b	2b5c0 <fputs@plt+0x16634>
   2b6c8:	ldr	r3, [r5, #4]
   2b6cc:	ldr	r2, [sp, #52]	; 0x34
   2b6d0:	cmp	r2, r3
   2b6d4:	strcs	r5, [r4, #276]	; 0x114
   2b6d8:	bcs	2b5f8 <fputs@plt+0x1666c>
   2b6dc:	b	2b5b8 <fputs@plt+0x1662c>
   2b6e0:	mvn	r5, #1
   2b6e4:	b	2b5c0 <fputs@plt+0x16634>
   2b6e8:	mvn	r5, #1
   2b6ec:	b	2b5e0 <fputs@plt+0x16654>
   2b6f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2b6f4:	mov	r4, r0
   2b6f8:	ldr	r0, [r0, #276]	; 0x114
   2b6fc:	ldr	r6, [pc, #468]	; 2b8d8 <fputs@plt+0x1694c>
   2b700:	sub	sp, sp, #24
   2b704:	ldr	ip, [r0, #20]
   2b708:	ldr	lr, [r6]
   2b70c:	ands	r5, ip, #2
   2b710:	str	lr, [sp, #20]
   2b714:	ldr	r7, [sp, #60]	; 0x3c
   2b718:	ldr	r8, [sp, #64]	; 0x40
   2b71c:	bne	2b7a8 <fputs@plt+0x1681c>
   2b720:	tst	ip, #8
   2b724:	mov	sl, r2
   2b728:	mov	r9, r3
   2b72c:	bne	2b82c <fputs@plt+0x168a0>
   2b730:	cmp	r8, #0
   2b734:	bne	2b794 <fputs@plt+0x16808>
   2b738:	cmp	r7, #0
   2b73c:	bne	2b814 <fputs@plt+0x16888>
   2b740:	ldr	r1, [r0, #4]
   2b744:	ldr	r0, [sp, #56]	; 0x38
   2b748:	bl	41040 <mkdtemp@@Base+0x1c90>
   2b74c:	subs	r5, r1, #0
   2b750:	bne	2b7a0 <fputs@plt+0x16814>
   2b754:	add	r2, r9, r7
   2b758:	ldr	r3, [sp, #56]	; 0x38
   2b75c:	add	r1, sl, r7
   2b760:	ldr	r0, [r4, #8]
   2b764:	bl	14c5c <EVP_Cipher@plt>
   2b768:	cmp	r0, #0
   2b76c:	blt	2b894 <fputs@plt+0x16908>
   2b770:	cmp	r8, #0
   2b774:	bne	2b848 <fputs@plt+0x168bc>
   2b778:	mov	r0, #0
   2b77c:	ldr	r2, [sp, #20]
   2b780:	ldr	r3, [r6]
   2b784:	cmp	r2, r3
   2b788:	bne	2b8d4 <fputs@plt+0x16948>
   2b78c:	add	sp, sp, #24
   2b790:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2b794:	ldr	r3, [r0, #16]
   2b798:	cmp	r8, r3
   2b79c:	beq	2b7c8 <fputs@plt+0x1683c>
   2b7a0:	mvn	r0, #9
   2b7a4:	b	2b77c <fputs@plt+0x167f0>
   2b7a8:	ldr	r0, [r4, #4]
   2b7ac:	ldr	ip, [sp, #56]	; 0x38
   2b7b0:	stmib	sp, {r7, r8}
   2b7b4:	str	ip, [sp]
   2b7b8:	str	r0, [sp, #12]
   2b7bc:	ldr	r0, [r4, #12]
   2b7c0:	bl	3799c <error@@Base+0xa00c>
   2b7c4:	b	2b77c <fputs@plt+0x167f0>
   2b7c8:	add	r3, sp, #16
   2b7cc:	mov	r2, #1
   2b7d0:	mov	r1, #19
   2b7d4:	ldr	r0, [r4, #8]
   2b7d8:	bl	1435c <EVP_CIPHER_CTX_ctrl@plt>
   2b7dc:	cmp	r0, #0
   2b7e0:	beq	2b894 <fputs@plt+0x16908>
   2b7e4:	ldr	r3, [r4, #4]
   2b7e8:	cmp	r3, #0
   2b7ec:	beq	2b89c <fputs@plt+0x16910>
   2b7f0:	cmp	r7, #0
   2b7f4:	beq	2b824 <fputs@plt+0x16898>
   2b7f8:	mov	r3, r7
   2b7fc:	mov	r2, r9
   2b800:	mov	r1, #0
   2b804:	ldr	r0, [r4, #8]
   2b808:	bl	14c5c <EVP_Cipher@plt>
   2b80c:	cmp	r0, #0
   2b810:	blt	2b894 <fputs@plt+0x16908>
   2b814:	mov	r2, r7
   2b818:	mov	r1, r9
   2b81c:	mov	r0, sl
   2b820:	bl	14788 <memcpy@plt>
   2b824:	ldr	r0, [r4, #276]	; 0x114
   2b828:	b	2b740 <fputs@plt+0x167b4>
   2b82c:	ldr	r3, [sp, #56]	; 0x38
   2b830:	mov	r1, r9
   2b834:	add	r2, r3, r7
   2b838:	mov	r0, sl
   2b83c:	bl	14788 <memcpy@plt>
   2b840:	mov	r0, r5
   2b844:	b	2b77c <fputs@plt+0x167f0>
   2b848:	mov	r3, r5
   2b84c:	mov	r2, r5
   2b850:	mov	r1, r5
   2b854:	ldr	r0, [r4, #8]
   2b858:	bl	14c5c <EVP_Cipher@plt>
   2b85c:	ldr	r3, [r4, #4]
   2b860:	cmp	r0, #0
   2b864:	blt	2b8c4 <fputs@plt+0x16938>
   2b868:	cmp	r3, #0
   2b86c:	beq	2b778 <fputs@plt+0x167ec>
   2b870:	ldr	r3, [sp, #56]	; 0x38
   2b874:	mov	r2, r8
   2b878:	add	r3, r3, r7
   2b87c:	add	r3, sl, r3
   2b880:	ldr	r0, [r4, #8]
   2b884:	mov	r1, #16
   2b888:	bl	1435c <EVP_CIPHER_CTX_ctrl@plt>
   2b88c:	cmp	r0, #0
   2b890:	bne	2b778 <fputs@plt+0x167ec>
   2b894:	mvn	r0, #21
   2b898:	b	2b77c <fputs@plt+0x167f0>
   2b89c:	ldr	r3, [sp, #56]	; 0x38
   2b8a0:	mov	r2, r8
   2b8a4:	add	r3, r3, r7
   2b8a8:	add	r3, r9, r3
   2b8ac:	mov	r1, #17
   2b8b0:	ldr	r0, [r4, #8]
   2b8b4:	bl	1435c <EVP_CIPHER_CTX_ctrl@plt>
   2b8b8:	cmp	r0, #0
   2b8bc:	bne	2b7f0 <fputs@plt+0x16864>
   2b8c0:	b	2b894 <fputs@plt+0x16908>
   2b8c4:	cmp	r3, #0
   2b8c8:	mvneq	r0, #29
   2b8cc:	beq	2b77c <fputs@plt+0x167f0>
   2b8d0:	b	2b894 <fputs@plt+0x16908>
   2b8d4:	bl	14aac <__stack_chk_fail@plt>
   2b8d8:	andeq	r4, r7, r0, asr #19
   2b8dc:	push	{r4, r5, lr}
   2b8e0:	ldr	ip, [r0, #276]	; 0x114
   2b8e4:	ldr	lr, [sp, #12]
   2b8e8:	ldr	ip, [ip, #20]
   2b8ec:	ands	ip, ip, #2
   2b8f0:	bne	2b918 <fputs@plt+0x1698c>
   2b8f4:	cmp	lr, #3
   2b8f8:	movhi	r5, r3
   2b8fc:	movhi	r4, r1
   2b900:	ldrhi	r3, [r5]
   2b904:	movhi	r0, ip
   2b908:	revhi	r3, r3
   2b90c:	strhi	r3, [r4]
   2b910:	mvnls	r0, #2
   2b914:	pop	{r4, r5, pc}
   2b918:	ldr	r0, [r0, #12]
   2b91c:	pop	{r4, r5, lr}
   2b920:	b	37b90 <error@@Base+0xa200>
   2b924:	push	{r4, lr}
   2b928:	subs	r4, r0, #0
   2b92c:	popeq	{r4, pc}
   2b930:	ldr	r3, [r4, #276]	; 0x114
   2b934:	ldr	r3, [r3, #20]
   2b938:	tst	r3, #2
   2b93c:	bne	2b974 <fputs@plt+0x169e8>
   2b940:	tst	r3, #4
   2b944:	bne	2b988 <fputs@plt+0x169fc>
   2b948:	ldr	r0, [r4, #8]
   2b94c:	bl	14bd8 <EVP_CIPHER_CTX_free@plt>
   2b950:	mov	r3, #0
   2b954:	mov	r0, r4
   2b958:	str	r3, [r4, #8]
   2b95c:	mvn	r2, #0
   2b960:	mov	r1, #280	; 0x118
   2b964:	bl	1483c <__explicit_bzero_chk@plt>
   2b968:	mov	r0, r4
   2b96c:	pop	{r4, lr}
   2b970:	b	14548 <free@plt>
   2b974:	ldr	r0, [r4, #12]
   2b978:	bl	37970 <error@@Base+0x9fe0>
   2b97c:	mov	r3, #0
   2b980:	str	r3, [r4, #12]
   2b984:	b	2b948 <fputs@plt+0x169bc>
   2b988:	mvn	r2, #0
   2b98c:	mov	r1, #260	; 0x104
   2b990:	add	r0, r4, #16
   2b994:	bl	1483c <__explicit_bzero_chk@plt>
   2b998:	b	2b948 <fputs@plt+0x169bc>
   2b99c:	ldr	r3, [r0, #276]	; 0x114
   2b9a0:	ldr	r3, [r3, #20]
   2b9a4:	tst	r3, #2
   2b9a8:	bne	2b9c4 <fputs@plt+0x16a38>
   2b9ac:	tst	r3, #4
   2b9b0:	bne	2b9bc <fputs@plt+0x16a30>
   2b9b4:	ldr	r0, [r0, #8]
   2b9b8:	b	14164 <EVP_CIPHER_CTX_iv_length@plt>
   2b9bc:	mov	r0, #16
   2b9c0:	bx	lr
   2b9c4:	mov	r0, #0
   2b9c8:	bx	lr
   2b9cc:	push	{r4, r5, r6, r7, r8, lr}
   2b9d0:	ldr	r7, [r0, #276]	; 0x114
   2b9d4:	ldr	ip, [r7, #20]
   2b9d8:	ands	lr, ip, #2
   2b9dc:	beq	2b9f0 <fputs@plt+0x16a64>
   2b9e0:	cmp	r2, #0
   2b9e4:	bne	2baa4 <fputs@plt+0x16b18>
   2b9e8:	mov	r0, #0
   2b9ec:	pop	{r4, r5, r6, r7, r8, pc}
   2b9f0:	tst	ip, #4
   2b9f4:	beq	2ba2c <fputs@plt+0x16aa0>
   2b9f8:	cmp	r2, #16
   2b9fc:	bne	2baa4 <fputs@plt+0x16b18>
   2ba00:	mov	r2, r0
   2ba04:	mov	r0, lr
   2ba08:	ldr	r4, [r2, #260]!	; 0x104
   2ba0c:	ldr	lr, [r2, #4]
   2ba10:	ldr	ip, [r2, #8]
   2ba14:	ldr	r3, [r2, #12]
   2ba18:	str	r4, [r1]
   2ba1c:	str	lr, [r1, #4]
   2ba20:	str	ip, [r1, #8]
   2ba24:	str	r3, [r1, #12]
   2ba28:	pop	{r4, r5, r6, r7, r8, pc}
   2ba2c:	tst	ip, #8
   2ba30:	bne	2b9e8 <fputs@plt+0x16a5c>
   2ba34:	mov	r4, r0
   2ba38:	ldr	r0, [r0, #8]
   2ba3c:	mov	r6, r2
   2ba40:	mov	r5, r1
   2ba44:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   2ba48:	cmp	r0, #0
   2ba4c:	beq	2b9e8 <fputs@plt+0x16a5c>
   2ba50:	blt	2ba80 <fputs@plt+0x16af4>
   2ba54:	cmp	r6, r0
   2ba58:	bne	2baa4 <fputs@plt+0x16b18>
   2ba5c:	ldr	r3, [r7, #16]
   2ba60:	ldr	r0, [r4, #8]
   2ba64:	cmp	r3, #0
   2ba68:	bne	2ba88 <fputs@plt+0x16afc>
   2ba6c:	mov	r2, r6
   2ba70:	mov	r1, r5
   2ba74:	bl	3c784 <setlogin@@Base+0x148>
   2ba78:	cmp	r0, #0
   2ba7c:	bne	2b9e8 <fputs@plt+0x16a5c>
   2ba80:	mvn	r0, #21
   2ba84:	pop	{r4, r5, r6, r7, r8, pc}
   2ba88:	mov	r3, r5
   2ba8c:	mov	r2, r6
   2ba90:	mov	r1, #19
   2ba94:	bl	1435c <EVP_CIPHER_CTX_ctrl@plt>
   2ba98:	cmp	r0, #0
   2ba9c:	bne	2b9e8 <fputs@plt+0x16a5c>
   2baa0:	b	2ba80 <fputs@plt+0x16af4>
   2baa4:	mvn	r0, #9
   2baa8:	pop	{r4, r5, r6, r7, r8, pc}
   2baac:	push	{r4, r5, r6, r7, r8, lr}
   2bab0:	ldr	r5, [r0, #276]	; 0x114
   2bab4:	ldr	ip, [r5, #20]
   2bab8:	tst	ip, #10
   2babc:	beq	2bac8 <fputs@plt+0x16b3c>
   2bac0:	mov	r0, #0
   2bac4:	pop	{r4, r5, r6, r7, r8, pc}
   2bac8:	mov	r4, r0
   2bacc:	ldr	r0, [r0, #8]
   2bad0:	mov	r6, r2
   2bad4:	mov	r7, r1
   2bad8:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   2badc:	cmp	r0, #0
   2bae0:	ble	2bb14 <fputs@plt+0x16b88>
   2bae4:	cmp	r6, r0
   2bae8:	bne	2bb38 <fputs@plt+0x16bac>
   2baec:	ldr	r3, [r5, #16]
   2baf0:	ldr	r0, [r4, #8]
   2baf4:	cmp	r3, #0
   2baf8:	beq	2bb1c <fputs@plt+0x16b90>
   2bafc:	mov	r3, r7
   2bb00:	mvn	r2, #0
   2bb04:	mov	r1, #18
   2bb08:	bl	1435c <EVP_CIPHER_CTX_ctrl@plt>
   2bb0c:	cmp	r0, #0
   2bb10:	bne	2bac0 <fputs@plt+0x16b34>
   2bb14:	mvn	r0, #21
   2bb18:	pop	{r4, r5, r6, r7, r8, pc}
   2bb1c:	mov	r2, r6
   2bb20:	mov	r1, r7
   2bb24:	bl	3c804 <setlogin@@Base+0x1c8>
   2bb28:	cmp	r0, #0
   2bb2c:	beq	2bb14 <fputs@plt+0x16b88>
   2bb30:	mov	r0, #0
   2bb34:	pop	{r4, r5, r6, r7, r8, pc}
   2bb38:	mvn	r0, #9
   2bb3c:	pop	{r4, r5, r6, r7, r8, pc}
   2bb40:	push	{r0, r1, r2, r3}
   2bb44:	mov	r0, #1
   2bb48:	ldr	r1, [pc, #40]	; 2bb78 <fputs@plt+0x16bec>
   2bb4c:	push	{lr}		; (str lr, [sp, #-4]!)
   2bb50:	sub	sp, sp, #12
   2bb54:	add	r3, sp, #20
   2bb58:	ldr	ip, [r1]
   2bb5c:	mov	r2, r3
   2bb60:	ldr	r1, [sp, #16]
   2bb64:	str	ip, [sp, #4]
   2bb68:	str	r3, [sp]
   2bb6c:	bl	2d6e8 <fputs@plt+0x1875c>
   2bb70:	mov	r0, #255	; 0xff
   2bb74:	bl	38df0 <error@@Base+0xb460>
   2bb78:	andeq	r4, r7, r0, asr #19
   2bb7c:	push	{r4, r5, r6, r7, r8, lr}
   2bb80:	mov	r5, r0
   2bb84:	ldr	r3, [r0, #8]
   2bb88:	sub	sp, sp, #8
   2bb8c:	cmp	r3, #1
   2bb90:	ldr	r4, [r1, #8]
   2bb94:	beq	2bcac <fputs@plt+0x16d20>
   2bb98:	ldr	r2, [r0, #20]
   2bb9c:	mov	r7, r1
   2bba0:	cmp	r2, #1
   2bba4:	beq	2bca4 <fputs@plt+0x16d18>
   2bba8:	ldr	r3, [pc, #288]	; 2bcd0 <fputs@plt+0x16d44>
   2bbac:	cmp	r2, #3
   2bbb0:	ldr	r6, [pc, #284]	; 2bcd4 <fputs@plt+0x16d48>
   2bbb4:	movne	r6, r3
   2bbb8:	ldr	r0, [r5, #36]	; 0x24
   2bbbc:	bl	1cf68 <fputs@plt+0x7fdc>
   2bbc0:	ldr	r1, [r5, #4]
   2bbc4:	ldr	r3, [r5]
   2bbc8:	mov	r2, r6
   2bbcc:	str	r1, [sp, #4]
   2bbd0:	str	r3, [sp]
   2bbd4:	ldr	r1, [pc, #252]	; 2bcd8 <fputs@plt+0x16d4c>
   2bbd8:	mov	r3, r0
   2bbdc:	ldr	r0, [pc, #248]	; 2bcdc <fputs@plt+0x16d50>
   2bbe0:	bl	2db84 <error@@Base+0x1f4>
   2bbe4:	ldr	r1, [r4, #4]
   2bbe8:	mov	r3, #20
   2bbec:	add	r2, r1, #1
   2bbf0:	ldr	r0, [r4]
   2bbf4:	bl	3ff24 <mkdtemp@@Base+0xb74>
   2bbf8:	subs	r8, r0, #0
   2bbfc:	beq	2bcc8 <fputs@plt+0x16d3c>
   2bc00:	ldr	r3, [r4, #4]
   2bc04:	str	r8, [r4]
   2bc08:	ldr	r0, [r7]
   2bc0c:	add	r3, r3, r3, lsl #2
   2bc10:	lsl	r6, r3, #2
   2bc14:	bl	2fcc8 <error@@Base+0x2338>
   2bc18:	str	r0, [r8, r6]
   2bc1c:	ldr	r3, [r4, #4]
   2bc20:	ldr	r6, [r4]
   2bc24:	ldr	r0, [r5]
   2bc28:	add	r3, r3, r3, lsl #2
   2bc2c:	add	r6, r6, r3, lsl #2
   2bc30:	bl	2fcc8 <error@@Base+0x2338>
   2bc34:	mov	ip, #0
   2bc38:	mov	r2, ip
   2bc3c:	str	r0, [r6, #4]
   2bc40:	ldm	r4, {r1, r3}
   2bc44:	add	r3, r3, r3, lsl #2
   2bc48:	add	r3, r1, r3, lsl #2
   2bc4c:	ldr	r1, [r5, #4]
   2bc50:	str	r1, [r3, #8]
   2bc54:	ldm	r4, {r1, r3}
   2bc58:	add	r3, r3, r3, lsl #2
   2bc5c:	add	r3, r1, r3, lsl #2
   2bc60:	ldr	r1, [r5, #36]	; 0x24
   2bc64:	str	r1, [r3, #12]
   2bc68:	str	ip, [r5, #36]	; 0x24
   2bc6c:	ldm	r4, {r1, r3}
   2bc70:	ldr	r0, [r5, #20]
   2bc74:	add	r3, r3, r3, lsl #2
   2bc78:	add	r3, r1, r3, lsl #2
   2bc7c:	str	r0, [r3, #16]
   2bc80:	ldr	r3, [r4, #4]
   2bc84:	add	r3, r3, #1
   2bc88:	str	r3, [r4, #4]
   2bc8c:	ldr	r3, [r7, #4]
   2bc90:	add	r3, r3, #1
   2bc94:	str	r3, [r7, #4]
   2bc98:	mov	r0, r2
   2bc9c:	add	sp, sp, #8
   2bca0:	pop	{r4, r5, r6, r7, r8, pc}
   2bca4:	ldr	r6, [pc, #52]	; 2bce0 <fputs@plt+0x16d54>
   2bca8:	b	2bbb8 <fputs@plt+0x16c2c>
   2bcac:	ldm	r0, {r1, r2}
   2bcb0:	ldr	r0, [pc, #44]	; 2bce4 <fputs@plt+0x16d58>
   2bcb4:	bl	2dad4 <error@@Base+0x144>
   2bcb8:	mov	r2, #0
   2bcbc:	mov	r0, r2
   2bcc0:	add	sp, sp, #8
   2bcc4:	pop	{r4, r5, r6, r7, r8, pc}
   2bcc8:	mvn	r2, #1
   2bccc:	b	2bc98 <fputs@plt+0x16d0c>
   2bcd0:	andeq	r5, r4, ip, lsr r3
   2bcd4:	andeq	r5, r4, r8, lsr r3
   2bcd8:			; <UNDEFINED> instruction: 0x000452bc
   2bcdc:	andeq	r5, r4, r0, ror r3
   2bce0:	andeq	r6, r4, r4, lsl #11
   2bce4:	andeq	r5, r4, r8, asr #6
   2bce8:	push	{r4, r5, r6, r7, r8, r9, lr}
   2bcec:	mov	r5, r1
   2bcf0:	ldr	r2, [r1, #4]
   2bcf4:	ldr	r3, [r0, #8]
   2bcf8:	cmp	r2, #0
   2bcfc:	movne	r7, #5
   2bd00:	moveq	r7, #4
   2bd04:	cmp	r3, #3
   2bd08:	sub	sp, sp, #20
   2bd0c:	mov	r6, r0
   2bd10:	beq	2bd68 <fputs@plt+0x16ddc>
   2bd14:	cmp	r3, #1
   2bd18:	beq	2bd3c <fputs@plt+0x16db0>
   2bd1c:	ldr	r3, [r6, #16]
   2bd20:	ldr	r0, [r5]
   2bd24:	ldr	r2, [pc, #316]	; 2be68 <fputs@plt+0x16edc>
   2bd28:	mov	r1, #1
   2bd2c:	bl	14ad0 <__fprintf_chk@plt>
   2bd30:	mov	r0, #0
   2bd34:	add	sp, sp, #20
   2bd38:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2bd3c:	cmp	r2, #0
   2bd40:	ldm	r0, {r1, ip}
   2bd44:	ldreq	r2, [pc, #288]	; 2be6c <fputs@plt+0x16ee0>
   2bd48:	ldrne	r2, [pc, #288]	; 2be70 <fputs@plt+0x16ee4>
   2bd4c:	stm	sp, {r1, ip}
   2bd50:	ldrne	r3, [pc, #284]	; 2be74 <fputs@plt+0x16ee8>
   2bd54:	moveq	r3, r2
   2bd58:	mov	r0, r7
   2bd5c:	ldr	r1, [pc, #276]	; 2be78 <fputs@plt+0x16eec>
   2bd60:	bl	2dbdc <error@@Base+0x24c>
   2bd64:	b	2bd1c <fputs@plt+0x16d90>
   2bd68:	ldr	r3, [r0, #20]
   2bd6c:	cmp	r3, #1
   2bd70:	bne	2bd1c <fputs@plt+0x16d90>
   2bd74:	ldr	r3, [r1, #20]
   2bd78:	cmp	r3, #0
   2bd7c:	movne	r4, #0
   2bd80:	bne	2bd94 <fputs@plt+0x16e08>
   2bd84:	b	2be08 <fputs@plt+0x16e7c>
   2bd88:	ldr	r3, [r5, #20]
   2bd8c:	cmp	r3, r4
   2bd90:	bls	2be04 <fputs@plt+0x16e78>
   2bd94:	ldr	r3, [r5, #16]
   2bd98:	ldr	r1, [r6, #36]	; 0x24
   2bd9c:	lsl	r8, r4, #2
   2bda0:	ldr	r0, [r3, r4, lsl #2]
   2bda4:	bl	1ddfc <fputs@plt+0x8e70>
   2bda8:	add	r4, r4, #1
   2bdac:	cmp	r0, #0
   2bdb0:	beq	2bd88 <fputs@plt+0x16dfc>
   2bdb4:	ldr	r2, [r5, #12]
   2bdb8:	mov	r3, #1
   2bdbc:	mov	r1, r3
   2bdc0:	str	r3, [r2, r8]
   2bdc4:	ldr	r2, [pc, #156]	; 2be68 <fputs@plt+0x16edc>
   2bdc8:	ldr	r3, [r6, #16]
   2bdcc:	ldr	r0, [r5]
   2bdd0:	bl	14ad0 <__fprintf_chk@plt>
   2bdd4:	ldr	r0, [r6, #36]	; 0x24
   2bdd8:	bl	1cf68 <fputs@plt+0x7fdc>
   2bddc:	ldr	r2, [r6, #4]
   2bde0:	ldr	r3, [r6]
   2bde4:	ldr	r1, [pc, #132]	; 2be70 <fputs@plt+0x16ee4>
   2bde8:	str	r2, [sp]
   2bdec:	mov	r2, r0
   2bdf0:	ldr	r0, [pc, #132]	; 2be7c <fputs@plt+0x16ef0>
   2bdf4:	bl	2db84 <error@@Base+0x1f4>
   2bdf8:	mov	r0, #0
   2bdfc:	add	sp, sp, #20
   2be00:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2be04:	ldr	r2, [r5, #4]
   2be08:	cmp	r2, #0
   2be0c:	ldr	r0, [r6, #36]	; 0x24
   2be10:	ldreq	r4, [pc, #84]	; 2be6c <fputs@plt+0x16ee0>
   2be14:	ldrne	r4, [pc, #84]	; 2be70 <fputs@plt+0x16ee4>
   2be18:	ldrne	r9, [pc, #84]	; 2be74 <fputs@plt+0x16ee8>
   2be1c:	moveq	r9, r4
   2be20:	ldr	r8, [r6]
   2be24:	ldr	r6, [r6, #4]
   2be28:	bl	1cf68 <fputs@plt+0x7fdc>
   2be2c:	ldr	r1, [r5, #8]
   2be30:	mov	r3, r9
   2be34:	str	r1, [sp, #12]
   2be38:	str	r6, [sp, #4]
   2be3c:	str	r8, [sp]
   2be40:	mov	r2, r4
   2be44:	ldr	r1, [pc, #52]	; 2be80 <fputs@plt+0x16ef4>
   2be48:	str	r0, [sp, #8]
   2be4c:	mov	r0, r7
   2be50:	bl	2dbdc <error@@Base+0x24c>
   2be54:	mov	r3, #1
   2be58:	mov	r0, #0
   2be5c:	str	r3, [r5, #24]
   2be60:	add	sp, sp, #20
   2be64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2be68:	andeq	r3, r4, r4, lsr #24
   2be6c:	andeq	r6, r4, r4, lsl #11
   2be70:	andeq	r5, r4, ip, asr #5
   2be74:	andeq	r3, r4, r0, lsl #17
   2be78:	andeq	r5, r4, r0, ror #7
   2be7c:	muleq	r4, r8, r3
   2be80:			; <UNDEFINED> instruction: 0x000453b8
   2be84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2be88:	sub	sp, sp, #12
   2be8c:	mov	r6, r0
   2be90:	mov	r0, r1
   2be94:	mov	r8, r3
   2be98:	mov	r7, r1
   2be9c:	str	r2, [sp, #4]
   2bea0:	bl	1d514 <fputs@plt+0x8588>
   2bea4:	mov	r9, #1
   2bea8:	subs	sl, r0, #0
   2beac:	movne	fp, #3
   2beb0:	moveq	fp, #1
   2beb4:	cmp	r8, #0
   2beb8:	movne	r3, #0
   2bebc:	strne	r3, [r8]
   2bec0:	ldr	r0, [r6, #4]
   2bec4:	cmp	r0, #0
   2bec8:	beq	2bf80 <fputs@plt+0x16ff4>
   2becc:	mov	r5, #0
   2bed0:	b	2bef8 <fputs@plt+0x16f6c>
   2bed4:	ldr	r3, [r7, #52]	; 0x34
   2bed8:	ldr	r0, [r3, #56]	; 0x38
   2bedc:	bl	1da64 <fputs@plt+0x8ad8>
   2bee0:	cmp	r0, #0
   2bee4:	bne	2c04c <fputs@plt+0x170c0>
   2bee8:	ldr	r0, [r6, #4]
   2beec:	add	r5, r5, #1
   2bef0:	cmp	r0, r5
   2bef4:	bls	2bf80 <fputs@plt+0x16ff4>
   2bef8:	add	r4, r5, r5, lsl #2
   2befc:	ldr	r3, [r6]
   2bf00:	lsl	r4, r4, #2
   2bf04:	add	r3, r3, r4
   2bf08:	ldr	r1, [r3, #16]
   2bf0c:	cmp	r1, fp
   2bf10:	bne	2beec <fputs@plt+0x16f60>
   2bf14:	cmp	r7, #0
   2bf18:	ldr	r1, [r3, #12]
   2bf1c:	beq	2bf54 <fputs@plt+0x16fc8>
   2bf20:	cmp	sl, #0
   2bf24:	bne	2bed4 <fputs@plt+0x16f48>
   2bf28:	mov	r0, r7
   2bf2c:	bl	1ddfc <fputs@plt+0x8e70>
   2bf30:	cmp	r0, #0
   2bf34:	bne	2c04c <fputs@plt+0x170c0>
   2bf38:	cmp	r8, #0
   2bf3c:	beq	2c040 <fputs@plt+0x170b4>
   2bf40:	ldr	r3, [r6]
   2bf44:	mov	r9, #2
   2bf48:	add	r4, r3, r4
   2bf4c:	str	r4, [r8]
   2bf50:	b	2bee8 <fputs@plt+0x16f5c>
   2bf54:	ldr	ip, [r1]
   2bf58:	ldr	r2, [sp, #4]
   2bf5c:	cmp	ip, r2
   2bf60:	bne	2beec <fputs@plt+0x16f60>
   2bf64:	cmp	r8, #0
   2bf68:	strne	r3, [r8]
   2bf6c:	ldrne	r3, [r6]
   2bf70:	moveq	r7, r1
   2bf74:	addne	r4, r3, r4
   2bf78:	mov	r9, #4
   2bf7c:	ldrne	r7, [r4, #12]
   2bf80:	mov	r0, r7
   2bf84:	bl	1d514 <fputs@plt+0x8588>
   2bf88:	ldr	r1, [r6, #4]
   2bf8c:	cmp	r1, #0
   2bf90:	mov	r5, r0
   2bf94:	beq	2bff4 <fputs@plt+0x17068>
   2bf98:	mov	sl, #0
   2bf9c:	b	2bfac <fputs@plt+0x17020>
   2bfa0:	add	sl, sl, #1
   2bfa4:	cmp	sl, r1
   2bfa8:	bcs	2bff4 <fputs@plt+0x17068>
   2bfac:	add	r4, sl, sl, lsl #2
   2bfb0:	ldr	r3, [r6]
   2bfb4:	lsl	r4, r4, #2
   2bfb8:	add	r3, r3, r4
   2bfbc:	ldr	r2, [r3, #16]
   2bfc0:	cmp	r2, #2
   2bfc4:	bne	2bfa0 <fputs@plt+0x17014>
   2bfc8:	ldr	r1, [r3, #12]
   2bfcc:	mov	r0, r7
   2bfd0:	bl	1da64 <fputs@plt+0x8ad8>
   2bfd4:	cmp	r0, #0
   2bfd8:	bne	2c020 <fputs@plt+0x17094>
   2bfdc:	cmp	r5, #0
   2bfe0:	bne	2c000 <fputs@plt+0x17074>
   2bfe4:	ldr	r1, [r6, #4]
   2bfe8:	add	sl, sl, #1
   2bfec:	cmp	sl, r1
   2bff0:	bcc	2bfac <fputs@plt+0x17020>
   2bff4:	mov	r0, r9
   2bff8:	add	sp, sp, #12
   2bffc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c000:	ldr	r3, [r6]
   2c004:	ldr	r2, [r7, #52]	; 0x34
   2c008:	add	r4, r3, r4
   2c00c:	ldr	r0, [r2, #56]	; 0x38
   2c010:	ldr	r1, [r4, #12]
   2c014:	bl	1da64 <fputs@plt+0x8ad8>
   2c018:	cmp	r0, #0
   2c01c:	beq	2bfe4 <fputs@plt+0x17058>
   2c020:	cmp	r8, #0
   2c024:	movne	r3, #0
   2c028:	movne	r9, #3
   2c02c:	moveq	r9, #3
   2c030:	mov	r0, r9
   2c034:	strne	r3, [r8]
   2c038:	add	sp, sp, #12
   2c03c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c040:	ldr	r0, [r6, #4]
   2c044:	mov	r9, #2
   2c048:	b	2beec <fputs@plt+0x16f60>
   2c04c:	cmp	r8, #0
   2c050:	moveq	r9, #0
   2c054:	ldrne	r3, [r6]
   2c058:	movne	r9, #0
   2c05c:	addne	r4, r3, r4
   2c060:	strne	r4, [r8]
   2c064:	b	2bf80 <fputs@plt+0x16ff4>
   2c068:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2c06c:	sub	sp, sp, #1568	; 0x620
   2c070:	ldr	r7, [pc, #612]	; 2c2dc <fputs@plt+0x17350>
   2c074:	mov	r8, r0
   2c078:	mov	r0, #1
   2c07c:	ldr	r3, [r7]
   2c080:	mov	r4, r1
   2c084:	mov	r5, r2
   2c088:	str	r3, [sp, #1564]	; 0x61c
   2c08c:	bl	380f8 <error@@Base+0xa768>
   2c090:	cmp	r4, #0
   2c094:	mov	r6, r0
   2c098:	beq	2c23c <fputs@plt+0x172b0>
   2c09c:	cmp	r5, #2
   2c0a0:	bls	2c2a4 <fputs@plt+0x17318>
   2c0a4:	mov	r2, #3
   2c0a8:	ldr	r1, [pc, #560]	; 2c2e0 <fputs@plt+0x17354>
   2c0ac:	mov	r0, r4
   2c0b0:	bl	14d94 <strncmp@plt>
   2c0b4:	subs	r9, r0, #0
   2c0b8:	bne	2c294 <fputs@plt+0x17308>
   2c0bc:	add	r4, r4, #3
   2c0c0:	sub	r2, r5, #3
   2c0c4:	mov	r0, r4
   2c0c8:	mov	r1, #124	; 0x7c
   2c0cc:	bl	14ec0 <memchr@plt>
   2c0d0:	subs	r5, r0, #0
   2c0d4:	beq	2c2c0 <fputs@plt+0x17334>
   2c0d8:	mov	r1, r4
   2c0dc:	bl	41748 <mkdtemp@@Base+0x2398>
   2c0e0:	sub	r3, r0, #1
   2c0e4:	cmp	r3, #1024	; 0x400
   2c0e8:	mov	r5, r0
   2c0ec:	bcs	2c250 <fputs@plt+0x172c4>
   2c0f0:	add	r0, r0, #1
   2c0f4:	bl	2fbe4 <error@@Base+0x2254>
   2c0f8:	mov	r2, r5
   2c0fc:	mov	r1, r4
   2c100:	add	r4, sp, #28
   2c104:	mov	sl, r0
   2c108:	bl	14788 <memcpy@plt>
   2c10c:	strb	r9, [sl, r5]
   2c110:	mov	r1, r4
   2c114:	mov	r2, #256	; 0x100
   2c118:	mov	r0, sl
   2c11c:	bl	3c9f0 <__b64_pton@@Base>
   2c120:	mov	r5, r0
   2c124:	mov	r0, sl
   2c128:	bl	14548 <free@plt>
   2c12c:	cmn	r5, #1
   2c130:	beq	2c284 <fputs@plt+0x172f8>
   2c134:	mov	r0, #1
   2c138:	bl	384b8 <error@@Base+0xab28>
   2c13c:	cmp	r5, r0
   2c140:	bne	2c264 <fputs@plt+0x172d8>
   2c144:	mov	r0, #1
   2c148:	bl	384bc <error@@Base+0xab2c>
   2c14c:	subs	r5, r0, #0
   2c150:	beq	2c2b4 <fputs@plt+0x17328>
   2c154:	mov	r2, r6
   2c158:	mov	r1, r4
   2c15c:	bl	38558 <error@@Base+0xabc8>
   2c160:	cmp	r0, #0
   2c164:	blt	2c2b4 <fputs@plt+0x17328>
   2c168:	mov	r0, r8
   2c16c:	bl	14710 <strlen@plt>
   2c170:	mov	r1, r8
   2c174:	mov	r2, r0
   2c178:	mov	r0, r5
   2c17c:	bl	38654 <error@@Base+0xacc4>
   2c180:	cmp	r0, #0
   2c184:	blt	2c2b4 <fputs@plt+0x17328>
   2c188:	add	r1, sp, #284	; 0x11c
   2c18c:	mov	r2, #256	; 0x100
   2c190:	mov	r0, r5
   2c194:	bl	38664 <error@@Base+0xacd4>
   2c198:	cmp	r0, #0
   2c19c:	bne	2c2b4 <fputs@plt+0x17328>
   2c1a0:	mov	r0, r5
   2c1a4:	bl	386e4 <error@@Base+0xad54>
   2c1a8:	mov	r0, r4
   2c1ac:	add	r2, sp, #540	; 0x21c
   2c1b0:	mov	r3, #512	; 0x200
   2c1b4:	mov	r1, r6
   2c1b8:	bl	3c880 <__b64_ntop@@Base>
   2c1bc:	cmn	r0, #1
   2c1c0:	beq	2c2cc <fputs@plt+0x17340>
   2c1c4:	add	r4, sp, #1040	; 0x410
   2c1c8:	add	r4, r4, #12
   2c1cc:	mov	r1, r6
   2c1d0:	add	r0, sp, #284	; 0x11c
   2c1d4:	mov	r2, r4
   2c1d8:	mov	r3, #512	; 0x200
   2c1dc:	bl	3c880 <__b64_ntop@@Base>
   2c1e0:	cmn	r0, #1
   2c1e4:	beq	2c2cc <fputs@plt+0x17340>
   2c1e8:	ldr	r0, [pc, #240]	; 2c2e0 <fputs@plt+0x17354>
   2c1ec:	ldr	r1, [pc, #240]	; 2c2e4 <fputs@plt+0x17358>
   2c1f0:	add	ip, sp, #540	; 0x21c
   2c1f4:	mov	r2, #124	; 0x7c
   2c1f8:	mov	r3, #1024	; 0x400
   2c1fc:	stmib	sp, {r0, ip}
   2c200:	str	r1, [sp]
   2c204:	str	r2, [sp, #12]
   2c208:	str	r4, [sp, #16]
   2c20c:	mov	r1, r3
   2c210:	mov	r2, #1
   2c214:	ldr	r0, [pc, #204]	; 2c2e8 <fputs@plt+0x1735c>
   2c218:	bl	14914 <__snprintf_chk@plt>
   2c21c:	ldr	r5, [pc, #196]	; 2c2e8 <fputs@plt+0x1735c>
   2c220:	ldr	r2, [sp, #1564]	; 0x61c
   2c224:	ldr	r3, [r7]
   2c228:	mov	r0, r5
   2c22c:	cmp	r2, r3
   2c230:	bne	2c2d8 <fputs@plt+0x1734c>
   2c234:	add	sp, sp, #1568	; 0x620
   2c238:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c23c:	add	r4, sp, #28
   2c240:	mov	r0, r4
   2c244:	mov	r1, r6
   2c248:	bl	3c424 <error@@Base+0xea94>
   2c24c:	b	2c144 <fputs@plt+0x171b8>
   2c250:	mov	r1, r0
   2c254:	ldr	r0, [pc, #144]	; 2c2ec <fputs@plt+0x17360>
   2c258:	mov	r5, r9
   2c25c:	bl	2db2c <error@@Base+0x19c>
   2c260:	b	2c220 <fputs@plt+0x17294>
   2c264:	mov	r0, #1
   2c268:	bl	384b8 <error@@Base+0xab28>
   2c26c:	mov	r2, r5
   2c270:	mov	r5, r9
   2c274:	mov	r1, r0
   2c278:	ldr	r0, [pc, #112]	; 2c2f0 <fputs@plt+0x17364>
   2c27c:	bl	2db2c <error@@Base+0x19c>
   2c280:	b	2c220 <fputs@plt+0x17294>
   2c284:	ldr	r0, [pc, #104]	; 2c2f4 <fputs@plt+0x17368>
   2c288:	mov	r5, r9
   2c28c:	bl	2db2c <error@@Base+0x19c>
   2c290:	b	2c220 <fputs@plt+0x17294>
   2c294:	ldr	r0, [pc, #92]	; 2c2f8 <fputs@plt+0x1736c>
   2c298:	bl	2db2c <error@@Base+0x19c>
   2c29c:	mov	r5, #0
   2c2a0:	b	2c220 <fputs@plt+0x17294>
   2c2a4:	ldr	r0, [pc, #80]	; 2c2fc <fputs@plt+0x17370>
   2c2a8:	bl	2db2c <error@@Base+0x19c>
   2c2ac:	mov	r5, #0
   2c2b0:	b	2c220 <fputs@plt+0x17294>
   2c2b4:	ldr	r1, [pc, #68]	; 2c300 <fputs@plt+0x17374>
   2c2b8:	ldr	r0, [pc, #68]	; 2c304 <fputs@plt+0x17378>
   2c2bc:	bl	2bb40 <fputs@plt+0x16bb4>
   2c2c0:	ldr	r0, [pc, #64]	; 2c308 <fputs@plt+0x1737c>
   2c2c4:	bl	2db2c <error@@Base+0x19c>
   2c2c8:	b	2c220 <fputs@plt+0x17294>
   2c2cc:	ldr	r1, [pc, #44]	; 2c300 <fputs@plt+0x17374>
   2c2d0:	ldr	r0, [pc, #52]	; 2c30c <fputs@plt+0x17380>
   2c2d4:	bl	2bb40 <fputs@plt+0x16bb4>
   2c2d8:	bl	14aac <__stack_chk_fail@plt>
   2c2dc:	andeq	r4, r7, r0, asr #19
   2c2e0:	andeq	r5, r4, r8, lsr #8
   2c2e4:	andeq	r5, r4, ip, lsr #10
   2c2e8:	strdeq	r5, [r7], -r0
   2c2ec:	andeq	r5, r4, r8, lsl #9
   2c2f0:	ldrdeq	r5, [r4], -r4
   2c2f4:			; <UNDEFINED> instruction: 0x000454b4
   2c2f8:	andeq	r5, r4, ip, lsr #8
   2c2fc:	andeq	r5, r4, r8, lsl #8
   2c300:	ldrdeq	r5, [r4], -r8
   2c304:	andeq	r5, r4, r0, lsl #10
   2c308:	andeq	r5, r4, r4, asr r4
   2c30c:	andeq	r5, r4, r4, lsl r5
   2c310:	push	{r4, r5, r6, r7, r8, lr}
   2c314:	sub	sp, sp, #8
   2c318:	mov	r4, r0
   2c31c:	mov	r0, r1
   2c320:	ldr	r7, [sp, #32]
   2c324:	mov	r6, r2
   2c328:	mov	r8, r3
   2c32c:	bl	2fcc8 <error@@Base+0x2338>
   2c330:	mov	r5, r0
   2c334:	bl	32cd8 <error@@Base+0x5348>
   2c338:	cmp	r7, #0
   2c33c:	bne	2c3b0 <fputs@plt+0x17424>
   2c340:	cmp	r6, #0
   2c344:	beq	2c398 <fputs@plt+0x1740c>
   2c348:	str	r6, [sp]
   2c34c:	mov	r3, r5
   2c350:	ldr	r2, [pc, #188]	; 2c414 <fputs@plt+0x17488>
   2c354:	mov	r1, #1
   2c358:	mov	r0, r4
   2c35c:	bl	14ad0 <__fprintf_chk@plt>
   2c360:	mov	r0, r5
   2c364:	bl	14548 <free@plt>
   2c368:	mov	r1, r4
   2c36c:	mov	r0, r8
   2c370:	bl	1e9d0 <fputs@plt+0x9a44>
   2c374:	cmp	r0, #0
   2c378:	moveq	r6, #1
   2c37c:	bne	2c3e0 <fputs@plt+0x17454>
   2c380:	mov	r1, r4
   2c384:	mov	r0, #10
   2c388:	bl	14b24 <fputc@plt>
   2c38c:	mov	r0, r6
   2c390:	add	sp, sp, #8
   2c394:	pop	{r4, r5, r6, r7, r8, pc}
   2c398:	mov	r3, r5
   2c39c:	ldr	r2, [pc, #116]	; 2c418 <fputs@plt+0x1748c>
   2c3a0:	mov	r1, #1
   2c3a4:	mov	r0, r4
   2c3a8:	bl	14ad0 <__fprintf_chk@plt>
   2c3ac:	b	2c360 <fputs@plt+0x173d4>
   2c3b0:	mov	r2, #0
   2c3b4:	mov	r1, r2
   2c3b8:	mov	r0, r5
   2c3bc:	bl	2c068 <fputs@plt+0x170dc>
   2c3c0:	subs	r6, r0, #0
   2c3c4:	beq	2c3fc <fputs@plt+0x17470>
   2c3c8:	mov	r3, r6
   2c3cc:	ldr	r2, [pc, #68]	; 2c418 <fputs@plt+0x1748c>
   2c3d0:	mov	r1, #1
   2c3d4:	mov	r0, r4
   2c3d8:	bl	14ad0 <__fprintf_chk@plt>
   2c3dc:	b	2c360 <fputs@plt+0x173d4>
   2c3e0:	bl	1b52c <fputs@plt+0x65a0>
   2c3e4:	ldr	r1, [pc, #48]	; 2c41c <fputs@plt+0x17490>
   2c3e8:	mov	r6, #0
   2c3ec:	mov	r2, r0
   2c3f0:	ldr	r0, [pc, #40]	; 2c420 <fputs@plt+0x17494>
   2c3f4:	bl	2d990 <error@@Base>
   2c3f8:	b	2c380 <fputs@plt+0x173f4>
   2c3fc:	ldr	r1, [pc, #24]	; 2c41c <fputs@plt+0x17490>
   2c400:	ldr	r0, [pc, #28]	; 2c424 <fputs@plt+0x17498>
   2c404:	bl	2d990 <error@@Base>
   2c408:	mov	r0, r5
   2c40c:	bl	14548 <free@plt>
   2c410:	b	2c38c <fputs@plt+0x17400>
   2c414:	andeq	r5, r4, r0, asr r5
   2c418:	andeq	r3, r4, ip, asr r0
   2c41c:	andeq	r5, r4, r4, ror #5
   2c420:	andeq	r5, r4, r8, asr r5
   2c424:	andeq	r5, r4, r8, lsr r5
   2c428:	push	{r4, r5, r6, r7, r8, lr}
   2c42c:	mov	r5, r0
   2c430:	mov	r0, r1
   2c434:	ldrb	r7, [r1]
   2c438:	mov	r6, r2
   2c43c:	mov	r4, r1
   2c440:	bl	14710 <strlen@plt>
   2c444:	cmp	r7, #124	; 0x7c
   2c448:	moveq	r3, #1
   2c44c:	movne	r3, #0
   2c450:	str	r3, [r6]
   2c454:	beq	2c474 <fputs@plt+0x174e8>
   2c458:	mov	r1, r4
   2c45c:	mov	r0, r5
   2c460:	bl	2e040 <error@@Base+0x6b0>
   2c464:	sub	r0, r0, #1
   2c468:	clz	r0, r0
   2c46c:	lsr	r0, r0, #5
   2c470:	pop	{r4, r5, r6, r7, r8, pc}
   2c474:	mov	r8, r0
   2c478:	mov	r2, r8
   2c47c:	mov	r0, r5
   2c480:	mov	r1, r4
   2c484:	bl	2c068 <fputs@plt+0x170dc>
   2c488:	subs	r5, r0, #0
   2c48c:	beq	2c4c0 <fputs@plt+0x17534>
   2c490:	bl	14710 <strlen@plt>
   2c494:	cmp	r0, r8
   2c498:	beq	2c4a4 <fputs@plt+0x17518>
   2c49c:	mov	r0, #0
   2c4a0:	pop	{r4, r5, r6, r7, r8, pc}
   2c4a4:	mov	r2, r0
   2c4a8:	mov	r1, r4
   2c4ac:	mov	r0, r5
   2c4b0:	bl	14d94 <strncmp@plt>
   2c4b4:	clz	r0, r0
   2c4b8:	lsr	r0, r0, #5
   2c4bc:	pop	{r4, r5, r6, r7, r8, pc}
   2c4c0:	mvn	r0, #0
   2c4c4:	pop	{r4, r5, r6, r7, r8, pc}
   2c4c8:	push	{r4, r5, r6, r7, lr}
   2c4cc:	sub	sp, sp, #12
   2c4d0:	ldr	r3, [r0]
   2c4d4:	ldr	r4, [pc, #192]	; 2c59c <fputs@plt+0x17610>
   2c4d8:	mov	r6, r1
   2c4dc:	str	r3, [sp]
   2c4e0:	ldrb	r1, [r3]
   2c4e4:	mov	r5, r0
   2c4e8:	ldr	r0, [r4]
   2c4ec:	cmp	r1, #9
   2c4f0:	cmpne	r1, #32
   2c4f4:	mov	r7, r2
   2c4f8:	str	r0, [sp, #4]
   2c4fc:	bne	2c518 <fputs@plt+0x1758c>
   2c500:	add	r3, r3, #1
   2c504:	str	r3, [sp]
   2c508:	ldrb	r1, [r3]
   2c50c:	cmp	r1, #9
   2c510:	cmpne	r1, #32
   2c514:	beq	2c500 <fputs@plt+0x17574>
   2c518:	mov	r1, sp
   2c51c:	mov	r0, r7
   2c520:	bl	218d8 <fputs@plt+0xc94c>
   2c524:	cmp	r0, #0
   2c528:	movne	r1, #0
   2c52c:	bne	2c57c <fputs@plt+0x175f0>
   2c530:	ldr	r3, [sp]
   2c534:	ldrb	r2, [r3]
   2c538:	cmp	r2, #9
   2c53c:	cmpne	r2, #32
   2c540:	bne	2c55c <fputs@plt+0x175d0>
   2c544:	add	r3, r3, #1
   2c548:	str	r3, [sp]
   2c54c:	ldrb	r1, [r3]
   2c550:	cmp	r1, #9
   2c554:	cmpne	r1, #32
   2c558:	beq	2c544 <fputs@plt+0x175b8>
   2c55c:	cmp	r6, #0
   2c560:	str	r3, [r5]
   2c564:	moveq	r1, #1
   2c568:	beq	2c57c <fputs@plt+0x175f0>
   2c56c:	mov	r0, r7
   2c570:	bl	1d40c <fputs@plt+0x8480>
   2c574:	mov	r1, #1
   2c578:	str	r0, [r6]
   2c57c:	ldr	r2, [sp, #4]
   2c580:	ldr	r3, [r4]
   2c584:	mov	r0, r1
   2c588:	cmp	r2, r3
   2c58c:	bne	2c598 <fputs@plt+0x1760c>
   2c590:	add	sp, sp, #12
   2c594:	pop	{r4, r5, r6, r7, pc}
   2c598:	bl	14aac <__stack_chk_fail@plt>
   2c59c:	andeq	r4, r7, r0, asr #19
   2c5a0:	push	{r4, lr}
   2c5a4:	mov	r1, #8
   2c5a8:	mov	r0, #1
   2c5ac:	bl	2fc18 <error@@Base+0x2288>
   2c5b0:	mov	r2, #0
   2c5b4:	str	r2, [r0]
   2c5b8:	pop	{r4, pc}
   2c5bc:	push	{r4, r5, r6, lr}
   2c5c0:	mov	r5, r0
   2c5c4:	ldr	r3, [r0, #4]
   2c5c8:	cmp	r3, #0
   2c5cc:	beq	2c62c <fputs@plt+0x176a0>
   2c5d0:	mov	r4, #0
   2c5d4:	mov	r6, r4
   2c5d8:	ldr	r3, [r5]
   2c5dc:	add	r6, r6, #1
   2c5e0:	ldr	r0, [r3, r4]
   2c5e4:	bl	14548 <free@plt>
   2c5e8:	ldr	r3, [r5]
   2c5ec:	add	r3, r3, r4
   2c5f0:	ldr	r0, [r3, #4]
   2c5f4:	bl	14548 <free@plt>
   2c5f8:	ldr	r3, [r5]
   2c5fc:	add	r3, r3, r4
   2c600:	ldr	r0, [r3, #12]
   2c604:	bl	1d72c <fputs@plt+0x87a0>
   2c608:	ldr	r0, [r5]
   2c60c:	mvn	r2, #0
   2c610:	add	r0, r0, r4
   2c614:	mov	r1, #20
   2c618:	bl	1483c <__explicit_bzero_chk@plt>
   2c61c:	ldr	r3, [r5, #4]
   2c620:	add	r4, r4, #20
   2c624:	cmp	r3, r6
   2c628:	bhi	2c5d8 <fputs@plt+0x1764c>
   2c62c:	ldr	r0, [r5]
   2c630:	bl	14548 <free@plt>
   2c634:	mov	r0, r5
   2c638:	mvn	r2, #0
   2c63c:	mov	r1, #8
   2c640:	bl	1483c <__explicit_bzero_chk@plt>
   2c644:	mov	r0, r5
   2c648:	pop	{r4, r5, r6, lr}
   2c64c:	b	14548 <free@plt>
   2c650:	cmp	r1, #0
   2c654:	beq	2c664 <fputs@plt+0x176d8>
   2c658:	mov	r3, r2
   2c65c:	mov	r2, #0
   2c660:	b	2be84 <fputs@plt+0x16ef8>
   2c664:	push	{r4, lr}
   2c668:	ldr	r0, [pc]	; 2c670 <fputs@plt+0x176e4>
   2c66c:	bl	2bb40 <fputs@plt+0x16bb4>
   2c670:	andeq	r5, r4, r4, ror r5
   2c674:	mov	r3, r2
   2c678:	push	{r4, lr}
   2c67c:	mov	r2, r1
   2c680:	mov	r1, #0
   2c684:	bl	2be84 <fputs@plt+0x16ef8>
   2c688:	sub	r0, r0, #4
   2c68c:	clz	r0, r0
   2c690:	lsr	r0, r0, #5
   2c694:	pop	{r4, pc}
   2c698:	push	{r4, r5, r6, r7, lr}
   2c69c:	subs	r5, r2, #0
   2c6a0:	sub	sp, sp, #12
   2c6a4:	moveq	r4, #1
   2c6a8:	beq	2c6e8 <fputs@plt+0x1775c>
   2c6ac:	mov	r4, r1
   2c6b0:	ldr	r1, [pc, #60]	; 2c6f4 <fputs@plt+0x17768>
   2c6b4:	mov	r6, r3
   2c6b8:	bl	147ac <fopen64@plt>
   2c6bc:	subs	r7, r0, #0
   2c6c0:	moveq	r4, r7
   2c6c4:	beq	2c6e8 <fputs@plt+0x1775c>
   2c6c8:	mov	r1, r4
   2c6cc:	str	r6, [sp]
   2c6d0:	mov	r3, r5
   2c6d4:	mov	r2, #0
   2c6d8:	bl	2c310 <fputs@plt+0x17384>
   2c6dc:	mov	r4, r0
   2c6e0:	mov	r0, r7
   2c6e4:	bl	14260 <fclose@plt>
   2c6e8:	mov	r0, r4
   2c6ec:	add	sp, sp, #12
   2c6f0:	pop	{r4, r5, r6, r7, pc}
   2c6f4:	andeq	r3, r4, r8, ror #28
   2c6f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c6fc:	sub	sp, sp, #268	; 0x10c
   2c700:	ldr	lr, [pc, #1508]	; 2ccec <fputs@plt+0x17d60>
   2c704:	mov	ip, #0
   2c708:	mov	r4, r3
   2c70c:	ldr	lr, [lr]
   2c710:	str	r3, [sp, #20]
   2c714:	ldr	r3, [sp, #304]	; 0x130
   2c718:	str	r1, [sp, #12]
   2c71c:	str	r2, [sp, #16]
   2c720:	mov	r6, r0
   2c724:	mov	r1, ip
   2c728:	add	r0, sp, #56	; 0x38
   2c72c:	mov	r2, #44	; 0x2c
   2c730:	str	lr, [sp, #260]	; 0x104
   2c734:	str	ip, [sp, #36]	; 0x24
   2c738:	str	ip, [sp, #52]	; 0x34
   2c73c:	str	r3, [sp, #24]
   2c740:	bl	14368 <memset@plt>
   2c744:	cmp	r4, #0
   2c748:	beq	2cbc0 <fputs@plt+0x17c34>
   2c74c:	ldr	r1, [pc, #1436]	; 2ccf0 <fputs@plt+0x17d64>
   2c750:	mov	r0, r6
   2c754:	bl	147ac <fopen64@plt>
   2c758:	subs	r7, r0, #0
   2c75c:	beq	2ccb0 <fputs@plt+0x17d24>
   2c760:	mov	r2, r6
   2c764:	ldr	r1, [pc, #1416]	; 2ccf4 <fputs@plt+0x17d68>
   2c768:	ldr	r0, [pc, #1416]	; 2ccf8 <fputs@plt+0x17d6c>
   2c76c:	bl	2db84 <error@@Base+0x1f4>
   2c770:	ldr	r5, [pc, #1412]	; 2ccfc <fputs@plt+0x17d70>
   2c774:	ldr	r8, [pc, #1412]	; 2cd00 <fputs@plt+0x17d74>
   2c778:	mov	r4, #0
   2c77c:	mov	r3, r7
   2c780:	mov	r2, #10
   2c784:	add	r1, sp, #52	; 0x34
   2c788:	add	r0, sp, #36	; 0x24
   2c78c:	bl	14af4 <__getdelim@plt>
   2c790:	cmn	r0, #1
   2c794:	beq	2cbf8 <fputs@plt+0x17c6c>
   2c798:	ldr	r9, [sp, #36]	; 0x24
   2c79c:	ldr	r1, [pc, #1376]	; 2cd04 <fputs@plt+0x17d78>
   2c7a0:	mov	r0, r9
   2c7a4:	bl	14d70 <strcspn@plt>
   2c7a8:	mov	sl, #0
   2c7ac:	add	r4, r4, #1
   2c7b0:	strb	sl, [r9, r0]
   2c7b4:	ldr	r0, [sp, #72]	; 0x48
   2c7b8:	bl	14548 <free@plt>
   2c7bc:	ldr	r0, [sp, #92]	; 0x5c
   2c7c0:	bl	1d72c <fputs@plt+0x87a0>
   2c7c4:	mov	r2, #36	; 0x24
   2c7c8:	mov	r1, sl
   2c7cc:	add	r0, sp, #64	; 0x40
   2c7d0:	bl	14368 <memset@plt>
   2c7d4:	ldr	r0, [sp, #36]	; 0x24
   2c7d8:	str	r4, [sp, #60]	; 0x3c
   2c7dc:	str	r6, [sp, #56]	; 0x38
   2c7e0:	bl	2fcc8 <error@@Base+0x2338>
   2c7e4:	ldr	r9, [sp, #36]	; 0x24
   2c7e8:	mov	r3, #11
   2c7ec:	mov	r2, #1
   2c7f0:	str	sl, [sp, #64]	; 0x40
   2c7f4:	str	r9, [sp, #40]	; 0x28
   2c7f8:	str	r2, [sp, #76]	; 0x4c
   2c7fc:	str	r3, [sp, #88]	; 0x58
   2c800:	str	r0, [sp, #72]	; 0x48
   2c804:	ldrb	r3, [r9]
   2c808:	cmp	r3, #9
   2c80c:	cmpne	r3, #32
   2c810:	bne	2c82c <fputs@plt+0x178a0>
   2c814:	add	r9, r9, #1
   2c818:	str	r9, [sp, #40]	; 0x28
   2c81c:	ldrb	r3, [r9]
   2c820:	cmp	r3, #9
   2c824:	cmpne	r3, #32
   2c828:	beq	2c814 <fputs@plt+0x17888>
   2c82c:	cmp	r3, #0
   2c830:	sub	r2, r3, #35	; 0x23
   2c834:	clz	r2, r2
   2c838:	lsr	r2, r2, #5
   2c83c:	moveq	r2, #1
   2c840:	cmp	r3, #10
   2c844:	movne	r3, r2
   2c848:	orreq	r3, r2, #1
   2c84c:	cmp	r3, #0
   2c850:	beq	2c8c4 <fputs@plt+0x17938>
   2c854:	ldr	r3, [sp, #308]	; 0x134
   2c858:	tst	r3, #1
   2c85c:	bne	2c77c <fputs@plt+0x177f0>
   2c860:	ldr	r1, [sp, #16]
   2c864:	mov	r3, #2
   2c868:	str	r3, [sp, #64]	; 0x40
   2c86c:	add	r0, sp, #56	; 0x38
   2c870:	ldr	r3, [sp, #12]
   2c874:	blx	r3
   2c878:	cmp	r0, #0
   2c87c:	beq	2c77c <fputs@plt+0x177f0>
   2c880:	mov	r9, r0
   2c884:	ldr	r0, [sp, #92]	; 0x5c
   2c888:	bl	1d72c <fputs@plt+0x87a0>
   2c88c:	ldr	r0, [sp, #72]	; 0x48
   2c890:	bl	14548 <free@plt>
   2c894:	ldr	r0, [sp, #36]	; 0x24
   2c898:	bl	14548 <free@plt>
   2c89c:	mov	r0, r7
   2c8a0:	bl	14260 <fclose@plt>
   2c8a4:	ldr	r3, [pc, #1088]	; 2ccec <fputs@plt+0x17d60>
   2c8a8:	ldr	r2, [sp, #260]	; 0x104
   2c8ac:	mov	r0, r9
   2c8b0:	ldr	r3, [r3]
   2c8b4:	cmp	r2, r3
   2c8b8:	bne	2ccd4 <fputs@plt+0x17d48>
   2c8bc:	add	sp, sp, #268	; 0x10c
   2c8c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c8c4:	ldrb	r3, [r9]
   2c8c8:	mov	r2, #1
   2c8cc:	cmp	r3, #64	; 0x40
   2c8d0:	bne	2c994 <fputs@plt+0x17a08>
   2c8d4:	cmp	r2, #1
   2c8d8:	bne	2cb7c <fputs@plt+0x17bf0>
   2c8dc:	mov	r1, #32
   2c8e0:	mov	r0, r9
   2c8e4:	bl	142b4 <strchr@plt>
   2c8e8:	subs	sl, r0, #0
   2c8ec:	beq	2cb68 <fputs@plt+0x17bdc>
   2c8f0:	add	r3, r9, #1
   2c8f4:	cmp	sl, r3
   2c8f8:	bls	2cb7c <fputs@plt+0x17bf0>
   2c8fc:	add	r3, r9, #32
   2c900:	cmp	sl, r3
   2c904:	bcs	2cb7c <fputs@plt+0x17bf0>
   2c908:	mov	r1, r9
   2c90c:	mov	r0, sl
   2c910:	bl	41748 <mkdtemp@@Base+0x2398>
   2c914:	mov	r1, r9
   2c918:	mov	r3, #32
   2c91c:	mov	r2, r0
   2c920:	mov	fp, r0
   2c924:	add	r0, sp, #100	; 0x64
   2c928:	bl	145fc <__memcpy_chk@plt>
   2c92c:	add	r3, sp, #264	; 0x108
   2c930:	add	fp, r3, fp
   2c934:	add	r0, sp, #100	; 0x64
   2c938:	mov	r3, #0
   2c93c:	mov	r1, r5
   2c940:	strb	r3, [fp, #-164]	; 0xffffff5c
   2c944:	bl	14ee4 <strcmp@plt>
   2c948:	cmp	r0, #0
   2c94c:	beq	2cb60 <fputs@plt+0x17bd4>
   2c950:	add	r0, sp, #100	; 0x64
   2c954:	mov	r1, r8
   2c958:	bl	14ee4 <strcmp@plt>
   2c95c:	cmp	r0, #0
   2c960:	bne	2cb7c <fputs@plt+0x17bf0>
   2c964:	mov	r2, #2
   2c968:	ldrb	r3, [sl]
   2c96c:	cmp	r3, #32
   2c970:	cmpne	r3, #9
   2c974:	bne	2c988 <fputs@plt+0x179fc>
   2c978:	ldrb	r3, [sl, #1]!
   2c97c:	cmp	r3, #9
   2c980:	cmpne	r3, #32
   2c984:	beq	2c978 <fputs@plt+0x179ec>
   2c988:	cmp	r3, #64	; 0x40
   2c98c:	mov	r9, sl
   2c990:	beq	2c8d4 <fputs@plt+0x17948>
   2c994:	str	r2, [sp, #76]	; 0x4c
   2c998:	str	r9, [sp, #40]	; 0x28
   2c99c:	ldrb	r3, [r9]
   2c9a0:	mov	sl, r9
   2c9a4:	and	r2, r3, #223	; 0xdf
   2c9a8:	cmp	r3, #9
   2c9ac:	cmpne	r2, #0
   2c9b0:	beq	2c9c8 <fputs@plt+0x17a3c>
   2c9b4:	ldrb	r3, [sl, #1]!
   2c9b8:	and	r2, r3, #223	; 0xdf
   2c9bc:	cmp	r3, #9
   2c9c0:	cmpne	r2, #0
   2c9c4:	bne	2c9b4 <fputs@plt+0x17a28>
   2c9c8:	ldr	r0, [sp, #20]
   2c9cc:	mov	r3, #0
   2c9d0:	cmp	r0, #0
   2c9d4:	str	r9, [sp, #80]	; 0x50
   2c9d8:	strb	r3, [sl]
   2c9dc:	beq	2ca5c <fputs@plt+0x17ad0>
   2c9e0:	add	r2, sp, #48	; 0x30
   2c9e4:	ldr	r1, [sp, #80]	; 0x50
   2c9e8:	bl	2c428 <fputs@plt+0x1749c>
   2c9ec:	cmn	r0, #1
   2c9f0:	beq	2cc58 <fputs@plt+0x17ccc>
   2c9f4:	cmp	r0, #1
   2c9f8:	bne	2ca1c <fputs@plt+0x17a90>
   2c9fc:	ldr	r2, [sp, #48]	; 0x30
   2ca00:	ldr	r3, [sp, #68]	; 0x44
   2ca04:	cmp	r2, #0
   2ca08:	movne	r2, #5
   2ca0c:	moveq	r2, #1
   2ca10:	orr	r3, r3, r2
   2ca14:	mov	r2, #3
   2ca18:	strd	r2, [sp, #64]	; 0x40
   2ca1c:	ldr	r0, [sp, #24]
   2ca20:	cmp	r0, #0
   2ca24:	beq	2ca44 <fputs@plt+0x17ab8>
   2ca28:	add	r2, sp, #48	; 0x30
   2ca2c:	ldr	r1, [sp, #80]	; 0x50
   2ca30:	bl	2c428 <fputs@plt+0x1749c>
   2ca34:	cmn	r0, #1
   2ca38:	beq	2cc78 <fputs@plt+0x17cec>
   2ca3c:	cmp	r0, #1
   2ca40:	beq	2cbd4 <fputs@plt+0x17c48>
   2ca44:	ldr	r3, [sp, #308]	; 0x134
   2ca48:	tst	r3, #1
   2ca4c:	beq	2ca5c <fputs@plt+0x17ad0>
   2ca50:	ldr	r3, [sp, #64]	; 0x40
   2ca54:	cmp	r3, #3
   2ca58:	bne	2c77c <fputs@plt+0x177f0>
   2ca5c:	ldrb	r3, [sl, #1]
   2ca60:	add	sl, sl, #1
   2ca64:	cmp	r3, #32
   2ca68:	cmpne	r3, #9
   2ca6c:	bne	2ca80 <fputs@plt+0x17af4>
   2ca70:	ldrb	r3, [sl, #1]!
   2ca74:	cmp	r3, #9
   2ca78:	cmpne	r3, #32
   2ca7c:	beq	2ca70 <fputs@plt+0x17ae4>
   2ca80:	cmp	r3, #35	; 0x23
   2ca84:	cmpne	r3, #0
   2ca88:	beq	2cc44 <fputs@plt+0x17cb8>
   2ca8c:	ldr	r3, [sp, #308]	; 0x134
   2ca90:	str	sl, [sp, #40]	; 0x28
   2ca94:	ands	r3, r3, #2
   2ca98:	str	r3, [sp, #28]
   2ca9c:	str	sl, [sp, #84]	; 0x54
   2caa0:	bne	2cc00 <fputs@plt+0x17c74>
   2caa4:	ldr	r1, [pc, #604]	; 2cd08 <fputs@plt+0x17d7c>
   2caa8:	mov	r0, sl
   2caac:	bl	14d70 <strcspn@plt>
   2cab0:	sub	r3, r0, #2
   2cab4:	cmp	r3, #125	; 0x7d
   2cab8:	mov	fp, r0
   2cabc:	bhi	2cba4 <fputs@plt+0x17c18>
   2cac0:	ldrb	r3, [sl, r0]
   2cac4:	add	r9, sl, r0
   2cac8:	cmp	r3, #0
   2cacc:	beq	2cba4 <fputs@plt+0x17c18>
   2cad0:	mov	r1, sl
   2cad4:	mov	r3, #128	; 0x80
   2cad8:	mov	r2, fp
   2cadc:	add	r0, sp, #132	; 0x84
   2cae0:	bl	145fc <__memcpy_chk@plt>
   2cae4:	add	r3, sp, #264	; 0x108
   2cae8:	add	r3, r3, fp
   2caec:	ldr	r2, [sp, #28]
   2caf0:	add	r0, sp, #132	; 0x84
   2caf4:	strb	r2, [r3, #-132]	; 0xffffff7c
   2caf8:	bl	1d0f8 <fputs@plt+0x816c>
   2cafc:	cmp	fp, #7
   2cb00:	cmpls	r0, #11
   2cb04:	mov	sl, r0
   2cb08:	str	r0, [sp, #88]	; 0x58
   2cb0c:	beq	2cc98 <fputs@plt+0x17d0c>
   2cb10:	ldrb	r3, [r9]
   2cb14:	cmp	r3, #32
   2cb18:	cmpne	r3, #9
   2cb1c:	bne	2cb30 <fputs@plt+0x17ba4>
   2cb20:	ldrb	r3, [r9, #1]!
   2cb24:	cmp	r3, #9
   2cb28:	cmpne	r3, #32
   2cb2c:	beq	2cb20 <fputs@plt+0x17b94>
   2cb30:	cmp	r3, #35	; 0x23
   2cb34:	cmpne	r3, #0
   2cb38:	beq	2ccb8 <fputs@plt+0x17d2c>
   2cb3c:	cmp	sl, #11
   2cb40:	beq	2cba4 <fputs@plt+0x17c18>
   2cb44:	ldr	r1, [sp, #16]
   2cb48:	add	r0, sp, #56	; 0x38
   2cb4c:	ldr	r3, [sp, #12]
   2cb50:	blx	r3
   2cb54:	cmp	r0, #0
   2cb58:	beq	2c77c <fputs@plt+0x177f0>
   2cb5c:	b	2c880 <fputs@plt+0x178f4>
   2cb60:	mov	r2, #3
   2cb64:	b	2c968 <fputs@plt+0x179dc>
   2cb68:	mov	r1, #9
   2cb6c:	mov	r0, r9
   2cb70:	bl	142b4 <strchr@plt>
   2cb74:	subs	sl, r0, #0
   2cb78:	bne	2c8f0 <fputs@plt+0x17964>
   2cb7c:	mov	ip, #0
   2cb80:	mov	r3, r4
   2cb84:	mov	r2, r6
   2cb88:	ldr	r1, [pc, #356]	; 2ccf4 <fputs@plt+0x17d68>
   2cb8c:	ldr	r0, [pc, #376]	; 2cd0c <fputs@plt+0x17d80>
   2cb90:	str	ip, [sp, #76]	; 0x4c
   2cb94:	bl	2da7c <error@@Base+0xec>
   2cb98:	ldr	r3, [sp, #308]	; 0x134
   2cb9c:	tst	r3, #1
   2cba0:	bne	2c77c <fputs@plt+0x177f0>
   2cba4:	ldr	r0, [sp, #92]	; 0x5c
   2cba8:	bl	1d72c <fputs@plt+0x87a0>
   2cbac:	mov	r2, #0
   2cbb0:	mov	r3, #1
   2cbb4:	ldr	r1, [sp, #16]
   2cbb8:	str	r2, [sp, #92]	; 0x5c
   2cbbc:	b	2c868 <fputs@plt+0x178dc>
   2cbc0:	ldr	r3, [sp, #308]	; 0x134
   2cbc4:	tst	r3, #1
   2cbc8:	beq	2c74c <fputs@plt+0x177c0>
   2cbcc:	mvn	r9, #9
   2cbd0:	b	2c8a4 <fputs@plt+0x17918>
   2cbd4:	ldr	r2, [sp, #48]	; 0x30
   2cbd8:	ldr	r3, [sp, #68]	; 0x44
   2cbdc:	cmp	r2, #0
   2cbe0:	movne	r2, #10
   2cbe4:	moveq	r2, #2
   2cbe8:	orr	r3, r3, r2
   2cbec:	mov	r2, #3
   2cbf0:	strd	r2, [sp, #64]	; 0x40
   2cbf4:	b	2ca5c <fputs@plt+0x17ad0>
   2cbf8:	mov	r9, #0
   2cbfc:	b	2c884 <fputs@plt+0x178f8>
   2cc00:	mov	r0, #11
   2cc04:	bl	1d938 <fputs@plt+0x89ac>
   2cc08:	cmp	r0, #0
   2cc0c:	mov	r2, r0
   2cc10:	str	r0, [sp, #92]	; 0x5c
   2cc14:	beq	2ccd8 <fputs@plt+0x17d4c>
   2cc18:	add	r1, sp, #44	; 0x2c
   2cc1c:	add	r0, sp, #40	; 0x28
   2cc20:	bl	2c4c8 <fputs@plt+0x1753c>
   2cc24:	cmp	r0, #0
   2cc28:	beq	2cba4 <fputs@plt+0x17c18>
   2cc2c:	ldr	r3, [sp, #92]	; 0x5c
   2cc30:	ldr	r2, [sp, #40]	; 0x28
   2cc34:	ldr	r3, [r3]
   2cc38:	str	r2, [sp, #96]	; 0x60
   2cc3c:	str	r3, [sp, #88]	; 0x58
   2cc40:	b	2cb44 <fputs@plt+0x17bb8>
   2cc44:	mov	r2, r4
   2cc48:	mov	r1, r6
   2cc4c:	ldr	r0, [pc, #188]	; 2cd10 <fputs@plt+0x17d84>
   2cc50:	bl	2db2c <error@@Base+0x19c>
   2cc54:	b	2cba4 <fputs@plt+0x17c18>
   2cc58:	ldr	r2, [sp, #80]	; 0x50
   2cc5c:	mov	r3, r4
   2cc60:	str	r2, [sp]
   2cc64:	ldr	r1, [pc, #136]	; 2ccf4 <fputs@plt+0x17d68>
   2cc68:	mov	r2, r6
   2cc6c:	ldr	r0, [pc, #160]	; 2cd14 <fputs@plt+0x17d88>
   2cc70:	bl	2db2c <error@@Base+0x19c>
   2cc74:	b	2cba4 <fputs@plt+0x17c18>
   2cc78:	ldr	r2, [sp, #80]	; 0x50
   2cc7c:	mov	r3, r4
   2cc80:	str	r2, [sp]
   2cc84:	ldr	r1, [pc, #104]	; 2ccf4 <fputs@plt+0x17d68>
   2cc88:	mov	r2, r6
   2cc8c:	ldr	r0, [pc, #132]	; 2cd18 <fputs@plt+0x17d8c>
   2cc90:	bl	2db2c <error@@Base+0x19c>
   2cc94:	b	2cba4 <fputs@plt+0x17c18>
   2cc98:	add	r0, sp, #132	; 0x84
   2cc9c:	ldr	r1, [pc, #120]	; 2cd1c <fputs@plt+0x17d90>
   2cca0:	bl	14ce0 <strspn@plt>
   2cca4:	cmp	r0, fp
   2cca8:	bne	2cb10 <fputs@plt+0x17b84>
   2ccac:	b	2cba4 <fputs@plt+0x17c18>
   2ccb0:	mvn	r9, #23
   2ccb4:	b	2c8a4 <fputs@plt+0x17918>
   2ccb8:	mov	r2, r4
   2ccbc:	mov	r1, r6
   2ccc0:	ldr	r0, [pc, #88]	; 2cd20 <fputs@plt+0x17d94>
   2ccc4:	bl	2db2c <error@@Base+0x19c>
   2ccc8:	mov	r3, #11
   2cccc:	str	r3, [sp, #88]	; 0x58
   2ccd0:	b	2cba4 <fputs@plt+0x17c18>
   2ccd4:	bl	14aac <__stack_chk_fail@plt>
   2ccd8:	ldr	r1, [pc, #20]	; 2ccf4 <fputs@plt+0x17d68>
   2ccdc:	ldr	r0, [pc, #64]	; 2cd24 <fputs@plt+0x17d98>
   2cce0:	bl	2d990 <error@@Base>
   2cce4:	mvn	r9, #1
   2cce8:	b	2c884 <fputs@plt+0x178f8>
   2ccec:	andeq	r4, r7, r0, asr #19
   2ccf0:	strdeq	r3, [r4], -r0
   2ccf4:	strdeq	r5, [r4], -r8
   2ccf8:	andeq	r5, r4, r8, lsl #11
   2ccfc:	andeq	r5, r4, r0, lsr #11
   2cd00:			; <UNDEFINED> instruction: 0x000455b0
   2cd04:	andeq	r2, r4, r4, asr sl
   2cd08:	andeq	r2, r4, r4, lsl r4
   2cd0c:	andeq	r5, r4, r0, ror #12
   2cd10:	andeq	r5, r4, r0, lsl #12
   2cd14:			; <UNDEFINED> instruction: 0x000455bc
   2cd18:	andeq	r5, r4, r0, ror #11
   2cd1c:	andeq	r3, r6, ip, asr #17
   2cd20:	andeq	r5, r4, ip, lsr r6
   2cd24:	andeq	r5, r4, r4, lsr #12
   2cd28:	push	{r4, r5, r6, r7, lr}
   2cd2c:	mov	r4, r1
   2cd30:	ldr	r6, [pc, #192]	; 2cdf8 <fputs@plt+0x17e6c>
   2cd34:	sub	sp, sp, #28
   2cd38:	mov	ip, #0
   2cd3c:	ldr	r1, [r6]
   2cd40:	mov	r7, r2
   2cd44:	mov	r2, #3
   2cd48:	str	r0, [sp, #16]
   2cd4c:	str	r2, [sp, #4]
   2cd50:	str	r1, [sp, #20]
   2cd54:	mov	r3, r4
   2cd58:	str	ip, [sp]
   2cd5c:	mov	r0, r7
   2cd60:	add	r2, sp, #8
   2cd64:	ldr	r1, [pc, #144]	; 2cdfc <fputs@plt+0x17e70>
   2cd68:	str	r4, [sp, #8]
   2cd6c:	str	ip, [sp, #12]
   2cd70:	bl	2c6f8 <fputs@plt+0x1776c>
   2cd74:	cmp	r0, #0
   2cd78:	cmnne	r0, #24
   2cd7c:	bne	2cda4 <fputs@plt+0x17e18>
   2cd80:	ldr	r2, [sp, #12]
   2cd84:	cmp	r2, #0
   2cd88:	bne	2cde0 <fputs@plt+0x17e54>
   2cd8c:	ldr	r2, [sp, #20]
   2cd90:	ldr	r3, [r6]
   2cd94:	cmp	r2, r3
   2cd98:	bne	2cdf4 <fputs@plt+0x17e68>
   2cd9c:	add	sp, sp, #28
   2cda0:	pop	{r4, r5, r6, r7, pc}
   2cda4:	mov	r5, r0
   2cda8:	bl	14f14 <__errno_location@plt>
   2cdac:	ldr	r3, [r0]
   2cdb0:	cmp	r3, #2
   2cdb4:	beq	2cd80 <fputs@plt+0x17df4>
   2cdb8:	mov	r0, r5
   2cdbc:	bl	1b52c <fputs@plt+0x65a0>
   2cdc0:	mov	r2, r7
   2cdc4:	ldr	r1, [pc, #52]	; 2ce00 <fputs@plt+0x17e74>
   2cdc8:	mov	r3, r0
   2cdcc:	ldr	r0, [pc, #48]	; 2ce04 <fputs@plt+0x17e78>
   2cdd0:	bl	2dad4 <error@@Base+0x144>
   2cdd4:	ldr	r2, [sp, #12]
   2cdd8:	cmp	r2, #0
   2cddc:	beq	2cd8c <fputs@plt+0x17e00>
   2cde0:	mov	r3, r4
   2cde4:	ldr	r1, [pc, #20]	; 2ce00 <fputs@plt+0x17e74>
   2cde8:	ldr	r0, [pc, #24]	; 2ce08 <fputs@plt+0x17e7c>
   2cdec:	bl	2db84 <error@@Base+0x1f4>
   2cdf0:	b	2cd8c <fputs@plt+0x17e00>
   2cdf4:	bl	14aac <__stack_chk_fail@plt>
   2cdf8:	andeq	r4, r7, r0, asr #19
   2cdfc:	andeq	fp, r2, ip, ror fp
   2ce00:	andeq	r5, r4, ip, lsl #6
   2ce04:	andeq	r5, r4, r0, lsl #13
   2ce08:	andeq	r5, r4, r8, lsr #13
   2ce0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ce10:	sub	sp, sp, #84	; 0x54
   2ce14:	ldr	fp, [pc, #1212]	; 2d2d8 <fputs@plt+0x1834c>
   2ce18:	ldr	r4, [sp, #128]	; 0x80
   2ce1c:	mov	r9, #0
   2ce20:	cmp	r4, #0
   2ce24:	ldr	ip, [fp]
   2ce28:	mov	r6, r3
   2ce2c:	mov	r8, r0
   2ce30:	movne	r3, #5
   2ce34:	moveq	r3, #4
   2ce38:	mov	r0, #63	; 0x3f
   2ce3c:	mov	r7, r1
   2ce40:	ldr	r5, [sp, #120]	; 0x78
   2ce44:	str	r2, [sp, #16]
   2ce48:	str	ip, [sp, #76]	; 0x4c
   2ce4c:	str	r3, [sp, #20]
   2ce50:	str	r9, [sp, #40]	; 0x28
   2ce54:	str	r9, [sp, #44]	; 0x2c
   2ce58:	bl	1465c <umask@plt>
   2ce5c:	mov	r1, #4
   2ce60:	str	r9, [sp, #48]	; 0x30
   2ce64:	str	r7, [sp, #56]	; 0x38
   2ce68:	str	r4, [sp, #52]	; 0x34
   2ce6c:	str	r9, [sp, #60]	; 0x3c
   2ce70:	str	r9, [sp, #64]	; 0x40
   2ce74:	str	r9, [sp, #68]	; 0x44
   2ce78:	str	r9, [sp, #72]	; 0x48
   2ce7c:	str	r0, [sp, #24]
   2ce80:	mov	r0, r5
   2ce84:	bl	14314 <calloc@plt>
   2ce88:	cmp	r0, r9
   2ce8c:	str	r0, [sp, #60]	; 0x3c
   2ce90:	beq	2d254 <fputs@plt+0x182c8>
   2ce94:	mov	r3, r8
   2ce98:	ldr	r2, [pc, #1084]	; 2d2dc <fputs@plt+0x18350>
   2ce9c:	mov	r1, #1
   2cea0:	add	r0, sp, #40	; 0x28
   2cea4:	str	r6, [sp, #64]	; 0x40
   2cea8:	str	r5, [sp, #68]	; 0x44
   2ceac:	bl	145e4 <__asprintf_chk@plt>
   2ceb0:	cmp	r0, r9
   2ceb4:	blt	2d124 <fputs@plt+0x18198>
   2ceb8:	mov	r3, r8
   2cebc:	ldr	r2, [pc, #1052]	; 2d2e0 <fputs@plt+0x18354>
   2cec0:	mov	r1, #1
   2cec4:	add	r0, sp, #44	; 0x2c
   2cec8:	bl	145e4 <__asprintf_chk@plt>
   2cecc:	cmp	r0, #0
   2ced0:	ldr	r0, [sp, #40]	; 0x28
   2ced4:	blt	2d0bc <fputs@plt+0x18130>
   2ced8:	bl	3f39c <mkstemp64@@Base>
   2cedc:	cmn	r0, #1
   2cee0:	mov	r9, r0
   2cee4:	beq	2d164 <fputs@plt+0x181d8>
   2cee8:	ldr	r1, [pc, #1012]	; 2d2e4 <fputs@plt+0x18358>
   2ceec:	bl	1492c <fdopen@plt>
   2cef0:	cmp	r0, #0
   2cef4:	str	r0, [sp, #48]	; 0x30
   2cef8:	beq	2d1d8 <fputs@plt+0x1824c>
   2cefc:	ldr	r2, [sp, #16]
   2cf00:	mov	r3, #2
   2cf04:	str	r2, [sp]
   2cf08:	str	r3, [sp, #4]
   2cf0c:	add	r2, sp, #48	; 0x30
   2cf10:	mov	r3, r7
   2cf14:	ldr	r1, [pc, #972]	; 2d2e8 <fputs@plt+0x1835c>
   2cf18:	mov	r0, r8
   2cf1c:	bl	2c6f8 <fputs@plt+0x1776c>
   2cf20:	subs	r9, r0, #0
   2cf24:	bne	2d1b0 <fputs@plt+0x18224>
   2cf28:	cmp	r5, #0
   2cf2c:	beq	2cfe8 <fputs@plt+0x1805c>
   2cf30:	ldr	r3, [pc, #948]	; 2d2ec <fputs@plt+0x18360>
   2cf34:	ldr	r2, [pc, #948]	; 2d2f0 <fputs@plt+0x18364>
   2cf38:	ldr	sl, [sp, #124]	; 0x7c
   2cf3c:	cmp	r4, #0
   2cf40:	ldr	r1, [pc, #940]	; 2d2f4 <fputs@plt+0x18368>
   2cf44:	mov	r4, r9
   2cf48:	moveq	r1, r3
   2cf4c:	movne	r3, r2
   2cf50:	str	r1, [sp, #28]
   2cf54:	str	r3, [sp, #32]
   2cf58:	str	r9, [sp, #36]	; 0x24
   2cf5c:	ldr	r3, [sp, #60]	; 0x3c
   2cf60:	ldr	r2, [r3, r4, lsl #2]
   2cf64:	cmp	r2, #0
   2cf68:	bne	2cfd8 <fputs@plt+0x1804c>
   2cf6c:	ldr	r1, [sp, #132]	; 0x84
   2cf70:	ldr	r0, [r6, r4, lsl #2]
   2cf74:	bl	1e0bc <fputs@plt+0x9130>
   2cf78:	subs	r9, r0, #0
   2cf7c:	beq	2d210 <fputs@plt+0x18284>
   2cf80:	ldr	r0, [r6, r4, lsl #2]
   2cf84:	bl	1d004 <fputs@plt+0x8078>
   2cf88:	ldr	r3, [sp, #28]
   2cf8c:	ldr	r2, [sp, #32]
   2cf90:	ldr	r1, [pc, #864]	; 2d2f8 <fputs@plt+0x1836c>
   2cf94:	str	r9, [sp, #12]
   2cf98:	stm	sp, {r7, r8}
   2cf9c:	str	r0, [sp, #8]
   2cfa0:	ldr	r0, [sp, #20]
   2cfa4:	bl	2dbdc <error@@Base+0x24c>
   2cfa8:	mov	r0, r9
   2cfac:	bl	14548 <free@plt>
   2cfb0:	str	sl, [sp]
   2cfb4:	ldr	r2, [sp, #16]
   2cfb8:	ldr	r3, [r6, r4, lsl #2]
   2cfbc:	mov	r1, r7
   2cfc0:	ldr	r0, [sp, #48]	; 0x30
   2cfc4:	bl	2c310 <fputs@plt+0x17384>
   2cfc8:	cmp	r0, #0
   2cfcc:	beq	2d218 <fputs@plt+0x1828c>
   2cfd0:	mov	r3, #1
   2cfd4:	str	r3, [sp, #72]	; 0x48
   2cfd8:	add	r4, r4, #1
   2cfdc:	cmp	r5, r4
   2cfe0:	bne	2cf5c <fputs@plt+0x17fd0>
   2cfe4:	ldr	r9, [sp, #36]	; 0x24
   2cfe8:	ldr	r0, [sp, #48]	; 0x30
   2cfec:	bl	14260 <fclose@plt>
   2cff0:	ldr	r4, [sp, #72]	; 0x48
   2cff4:	mov	r3, #0
   2cff8:	cmp	r4, r3
   2cffc:	str	r3, [sp, #48]	; 0x30
   2d000:	beq	2d198 <fputs@plt+0x1820c>
   2d004:	ldr	r0, [sp, #44]	; 0x2c
   2d008:	bl	14734 <unlink@plt>
   2d00c:	cmn	r0, #1
   2d010:	bne	2d220 <fputs@plt+0x18294>
   2d014:	bl	14f14 <__errno_location@plt>
   2d018:	ldr	r1, [sp, #44]	; 0x2c
   2d01c:	ldr	r4, [r0]
   2d020:	cmp	r4, #2
   2d024:	bne	2d298 <fputs@plt+0x1830c>
   2d028:	mov	r0, r8
   2d02c:	bl	14de8 <link@plt>
   2d030:	cmn	r0, #1
   2d034:	beq	2d25c <fputs@plt+0x182d0>
   2d038:	mov	r1, r8
   2d03c:	ldr	r0, [sp, #40]	; 0x28
   2d040:	bl	14254 <rename@plt>
   2d044:	cmn	r0, #1
   2d048:	bne	2d1a8 <fputs@plt+0x1821c>
   2d04c:	bl	14f14 <__errno_location@plt>
   2d050:	ldr	r5, [sp, #40]	; 0x28
   2d054:	ldr	r4, [r0]
   2d058:	mov	r0, r4
   2d05c:	bl	140a4 <strerror@plt>
   2d060:	mov	r2, r5
   2d064:	mov	r3, r8
   2d068:	ldr	r1, [pc, #640]	; 2d2f0 <fputs@plt+0x18364>
   2d06c:	str	r0, [sp]
   2d070:	ldr	r0, [pc, #644]	; 2d2fc <fputs@plt+0x18370>
   2d074:	bl	2d990 <error@@Base>
   2d078:	ldr	r0, [sp, #40]	; 0x28
   2d07c:	cmp	r0, #0
   2d080:	bne	2d190 <fputs@plt+0x18204>
   2d084:	ldr	r0, [sp, #44]	; 0x2c
   2d088:	bl	14548 <free@plt>
   2d08c:	ldr	r0, [sp, #48]	; 0x30
   2d090:	cmp	r0, #0
   2d094:	mvnne	r9, #23
   2d098:	bne	2d0ec <fputs@plt+0x18160>
   2d09c:	ldr	r0, [sp, #60]	; 0x3c
   2d0a0:	bl	14548 <free@plt>
   2d0a4:	ldr	r0, [sp, #24]
   2d0a8:	bl	1465c <umask@plt>
   2d0ac:	bl	14f14 <__errno_location@plt>
   2d0b0:	mvn	r9, #23
   2d0b4:	str	r4, [r0]
   2d0b8:	b	2d108 <fputs@plt+0x1817c>
   2d0bc:	cmp	r0, #0
   2d0c0:	beq	2d130 <fputs@plt+0x181a4>
   2d0c4:	mov	r4, r9
   2d0c8:	mvn	r9, #1
   2d0cc:	bl	14734 <unlink@plt>
   2d0d0:	ldr	r0, [sp, #40]	; 0x28
   2d0d4:	bl	14548 <free@plt>
   2d0d8:	ldr	r0, [sp, #44]	; 0x2c
   2d0dc:	bl	14548 <free@plt>
   2d0e0:	ldr	r0, [sp, #48]	; 0x30
   2d0e4:	cmp	r0, #0
   2d0e8:	beq	2d0f0 <fputs@plt+0x18164>
   2d0ec:	bl	14260 <fclose@plt>
   2d0f0:	ldr	r0, [sp, #60]	; 0x3c
   2d0f4:	bl	14548 <free@plt>
   2d0f8:	ldr	r0, [sp, #24]
   2d0fc:	bl	1465c <umask@plt>
   2d100:	cmn	r9, #24
   2d104:	beq	2d0ac <fputs@plt+0x18120>
   2d108:	ldr	r2, [sp, #76]	; 0x4c
   2d10c:	ldr	r3, [fp]
   2d110:	mov	r0, r9
   2d114:	cmp	r2, r3
   2d118:	bne	2d2cc <fputs@plt+0x18340>
   2d11c:	add	sp, sp, #84	; 0x54
   2d120:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d124:	ldr	r0, [sp, #40]	; 0x28
   2d128:	cmp	r0, r9
   2d12c:	bne	2d0c4 <fputs@plt+0x18138>
   2d130:	mvn	r9, #1
   2d134:	bl	14548 <free@plt>
   2d138:	ldr	r0, [sp, #44]	; 0x2c
   2d13c:	bl	14548 <free@plt>
   2d140:	ldr	r0, [sp, #48]	; 0x30
   2d144:	cmp	r0, #0
   2d148:	movne	r4, #0
   2d14c:	bne	2d0ec <fputs@plt+0x18160>
   2d150:	ldr	r0, [sp, #60]	; 0x3c
   2d154:	bl	14548 <free@plt>
   2d158:	ldr	r0, [sp, #24]
   2d15c:	bl	1465c <umask@plt>
   2d160:	b	2d108 <fputs@plt+0x1817c>
   2d164:	bl	14f14 <__errno_location@plt>
   2d168:	ldr	r4, [r0]
   2d16c:	mov	r0, r4
   2d170:	bl	140a4 <strerror@plt>
   2d174:	ldr	r1, [pc, #372]	; 2d2f0 <fputs@plt+0x18364>
   2d178:	mov	r2, r0
   2d17c:	ldr	r0, [pc, #380]	; 2d300 <fputs@plt+0x18374>
   2d180:	bl	2d990 <error@@Base>
   2d184:	ldr	r0, [sp, #40]	; 0x28
   2d188:	cmp	r0, #0
   2d18c:	beq	2d084 <fputs@plt+0x180f8>
   2d190:	mvn	r9, #23
   2d194:	b	2d0cc <fputs@plt+0x18140>
   2d198:	ldr	r0, [sp, #40]	; 0x28
   2d19c:	bl	14734 <unlink@plt>
   2d1a0:	subs	r9, r0, #0
   2d1a4:	bne	2d228 <fputs@plt+0x1829c>
   2d1a8:	ldr	r0, [sp, #40]	; 0x28
   2d1ac:	b	2d134 <fputs@plt+0x181a8>
   2d1b0:	bl	1b52c <fputs@plt+0x65a0>
   2d1b4:	ldr	r1, [pc, #308]	; 2d2f0 <fputs@plt+0x18364>
   2d1b8:	mov	r2, r0
   2d1bc:	ldr	r0, [pc, #320]	; 2d304 <fputs@plt+0x18378>
   2d1c0:	bl	2d990 <error@@Base>
   2d1c4:	ldr	r0, [sp, #40]	; 0x28
   2d1c8:	cmp	r0, #0
   2d1cc:	bne	2d2d0 <fputs@plt+0x18344>
   2d1d0:	mov	r4, r0
   2d1d4:	b	2d0d4 <fputs@plt+0x18148>
   2d1d8:	bl	14f14 <__errno_location@plt>
   2d1dc:	ldr	r4, [r0]
   2d1e0:	mov	r0, r9
   2d1e4:	bl	14980 <close@plt>
   2d1e8:	mov	r0, r4
   2d1ec:	bl	140a4 <strerror@plt>
   2d1f0:	ldr	r1, [pc, #248]	; 2d2f0 <fputs@plt+0x18364>
   2d1f4:	mov	r2, r0
   2d1f8:	ldr	r0, [pc, #264]	; 2d308 <fputs@plt+0x1837c>
   2d1fc:	bl	2d990 <error@@Base>
   2d200:	ldr	r0, [sp, #40]	; 0x28
   2d204:	cmp	r0, #0
   2d208:	bne	2d190 <fputs@plt+0x18204>
   2d20c:	b	2d084 <fputs@plt+0x180f8>
   2d210:	mvn	r9, #1
   2d214:	b	2d1c4 <fputs@plt+0x18238>
   2d218:	mvn	r9, #0
   2d21c:	b	2d1c4 <fputs@plt+0x18238>
   2d220:	ldr	r1, [sp, #44]	; 0x2c
   2d224:	b	2d028 <fputs@plt+0x1809c>
   2d228:	bl	14f14 <__errno_location@plt>
   2d22c:	ldr	r5, [sp, #40]	; 0x28
   2d230:	mov	r9, r4
   2d234:	ldr	r0, [r0]
   2d238:	bl	140a4 <strerror@plt>
   2d23c:	mov	r2, r5
   2d240:	ldr	r1, [pc, #168]	; 2d2f0 <fputs@plt+0x18364>
   2d244:	mov	r3, r0
   2d248:	ldr	r0, [pc, #188]	; 2d30c <fputs@plt+0x18380>
   2d24c:	bl	2d990 <error@@Base>
   2d250:	b	2d1a8 <fputs@plt+0x1821c>
   2d254:	mvn	r9, #1
   2d258:	b	2d108 <fputs@plt+0x1817c>
   2d25c:	bl	14f14 <__errno_location@plt>
   2d260:	ldr	r5, [sp, #44]	; 0x2c
   2d264:	ldr	r4, [r0]
   2d268:	mov	r0, r4
   2d26c:	bl	140a4 <strerror@plt>
   2d270:	mov	r3, r5
   2d274:	mov	r2, r8
   2d278:	ldr	r1, [pc, #112]	; 2d2f0 <fputs@plt+0x18364>
   2d27c:	str	r0, [sp]
   2d280:	ldr	r0, [pc, #136]	; 2d310 <fputs@plt+0x18384>
   2d284:	bl	2d990 <error@@Base>
   2d288:	ldr	r0, [sp, #40]	; 0x28
   2d28c:	cmp	r0, #0
   2d290:	bne	2d190 <fputs@plt+0x18204>
   2d294:	b	2d084 <fputs@plt+0x180f8>
   2d298:	mov	r0, r4
   2d29c:	str	r1, [sp, #16]
   2d2a0:	bl	140a4 <strerror@plt>
   2d2a4:	ldr	r1, [sp, #16]
   2d2a8:	mov	r2, r1
   2d2ac:	ldr	r1, [pc, #60]	; 2d2f0 <fputs@plt+0x18364>
   2d2b0:	mov	r3, r0
   2d2b4:	ldr	r0, [pc, #88]	; 2d314 <fputs@plt+0x18388>
   2d2b8:	bl	2d990 <error@@Base>
   2d2bc:	ldr	r0, [sp, #40]	; 0x28
   2d2c0:	cmp	r0, #0
   2d2c4:	bne	2d190 <fputs@plt+0x18204>
   2d2c8:	b	2d084 <fputs@plt+0x180f8>
   2d2cc:	bl	14aac <__stack_chk_fail@plt>
   2d2d0:	mov	r4, #0
   2d2d4:	b	2d0cc <fputs@plt+0x18140>
   2d2d8:	andeq	r4, r7, r0, asr #19
   2d2dc:	andeq	r5, r4, r4, asr #13
   2d2e0:	ldrdeq	r5, [r4], -r4
   2d2e4:	andeq	r2, r4, r4, lsr #17
   2d2e8:	andeq	fp, r2, r8, ror #25
   2d2ec:	andeq	r6, r4, r4, lsl #11
   2d2f0:	andeq	r5, r4, ip, lsl r3
   2d2f4:	andeq	r3, r4, r0, lsl #17
   2d2f8:	andeq	r5, r4, ip, ror #13
   2d2fc:	andeq	r5, r4, ip, asr #14
   2d300:	ldrdeq	r5, [r4], -ip
   2d304:	andeq	r3, r4, r8, ror #13
   2d308:	andeq	r2, r4, r8, lsr #17
   2d30c:	andeq	r5, r4, r8, ror #14
   2d310:	andeq	r5, r4, ip, lsr #14
   2d314:	andeq	r5, r4, r4, lsl r7
   2d318:	ldr	r3, [pc, #4]	; 2d324 <fputs@plt+0x18398>
   2d31c:	ldr	r0, [r3]
   2d320:	bx	lr
   2d324:	andeq	r5, r7, r4, lsr #32
   2d328:	push	{r4, r5, r6, lr}
   2d32c:	subs	r5, r0, #0
   2d330:	beq	2d37c <fputs@plt+0x183f0>
   2d334:	ldr	r0, [pc, #72]	; 2d384 <fputs@plt+0x183f8>
   2d338:	ldr	r6, [pc, #72]	; 2d388 <fputs@plt+0x183fc>
   2d33c:	mov	r4, #0
   2d340:	b	2d358 <fputs@plt+0x183cc>
   2d344:	bl	416ac <mkdtemp@@Base+0x22fc>
   2d348:	mov	r4, r0
   2d34c:	ldr	r0, [r6, r0, lsl #3]
   2d350:	cmp	r0, #0
   2d354:	beq	2d37c <fputs@plt+0x183f0>
   2d358:	mov	r1, r5
   2d35c:	bl	142cc <strcasecmp@plt>
   2d360:	mov	r1, #1
   2d364:	cmp	r0, #0
   2d368:	mov	r0, r4
   2d36c:	bne	2d344 <fputs@plt+0x183b8>
   2d370:	add	r4, r6, r4, lsl #3
   2d374:	ldr	r0, [r4, #4]
   2d378:	pop	{r4, r5, r6, pc}
   2d37c:	mvn	r0, #0
   2d380:	pop	{r4, r5, r6, pc}
   2d384:	andeq	r5, r4, ip, lsr r8
   2d388:	andeq	r5, r4, ip, ror r7
   2d38c:	subs	r1, r0, #0
   2d390:	beq	2d3bc <fputs@plt+0x18430>
   2d394:	ldr	r3, [pc, #40]	; 2d3c4 <fputs@plt+0x18438>
   2d398:	ldr	r0, [pc, #40]	; 2d3c8 <fputs@plt+0x1843c>
   2d39c:	add	r3, r3, #8
   2d3a0:	ldr	r2, [r3, #4]
   2d3a4:	cmp	r2, r1
   2d3a8:	bxeq	lr
   2d3ac:	ldr	r0, [r3, #8]
   2d3b0:	cmp	r0, #0
   2d3b4:	bne	2d39c <fputs@plt+0x18410>
   2d3b8:	bx	lr
   2d3bc:	ldr	r0, [pc, #8]	; 2d3cc <fputs@plt+0x18440>
   2d3c0:	bx	lr
   2d3c4:	andeq	r5, r4, ip, ror r7
   2d3c8:	andeq	r5, r4, r4, asr #16
   2d3cc:	andeq	r5, r4, ip, lsr r8
   2d3d0:	push	{r4, r5, r6, lr}
   2d3d4:	subs	r5, r0, #0
   2d3d8:	beq	2d428 <fputs@plt+0x1849c>
   2d3dc:	ldr	r0, [pc, #76]	; 2d430 <fputs@plt+0x184a4>
   2d3e0:	ldr	r6, [pc, #76]	; 2d434 <fputs@plt+0x184a8>
   2d3e4:	mov	r4, #0
   2d3e8:	b	2d400 <fputs@plt+0x18474>
   2d3ec:	bl	416ac <mkdtemp@@Base+0x22fc>
   2d3f0:	mov	r4, r0
   2d3f4:	ldr	r0, [r6, r0, lsl #3]
   2d3f8:	cmp	r0, #0
   2d3fc:	beq	2d428 <fputs@plt+0x1849c>
   2d400:	mov	r1, r5
   2d404:	bl	142cc <strcasecmp@plt>
   2d408:	mov	r1, #1
   2d40c:	cmp	r0, #0
   2d410:	mov	r0, r4
   2d414:	bne	2d3ec <fputs@plt+0x18460>
   2d418:	ldr	r3, [pc, #24]	; 2d438 <fputs@plt+0x184ac>
   2d41c:	add	r4, r3, r4, lsl #3
   2d420:	ldr	r0, [r4, #108]	; 0x6c
   2d424:	pop	{r4, r5, r6, pc}
   2d428:	mvn	r0, #0
   2d42c:	pop	{r4, r5, r6, pc}
   2d430:	andeq	r5, r4, ip, asr #16
   2d434:	andeq	r5, r4, r4, ror #15
   2d438:	andeq	r5, r4, ip, ror r7
   2d43c:	subs	r1, r0, #0
   2d440:	beq	2d46c <fputs@plt+0x184e0>
   2d444:	ldr	r3, [pc, #40]	; 2d474 <fputs@plt+0x184e8>
   2d448:	ldr	r0, [pc, #40]	; 2d478 <fputs@plt+0x184ec>
   2d44c:	add	r3, r3, #8
   2d450:	ldr	r2, [r3, #4]
   2d454:	cmp	r2, r1
   2d458:	bxeq	lr
   2d45c:	ldr	r0, [r3, #8]
   2d460:	cmp	r0, #0
   2d464:	bne	2d44c <fputs@plt+0x184c0>
   2d468:	bx	lr
   2d46c:	ldr	r0, [pc, #8]	; 2d47c <fputs@plt+0x184f0>
   2d470:	bx	lr
   2d474:	andeq	r5, r4, r4, ror #15
   2d478:	andeq	r5, r4, r4, asr r8
   2d47c:	andeq	r5, r4, ip, asr #16
   2d480:	push	{r0, r1, r2, r3}
   2d484:	mov	r0, #1
   2d488:	push	{r4, lr}
   2d48c:	bl	144e8 <_exit@plt>
   2d490:	ldr	ip, [pc, #348]	; 2d5f4 <fputs@plt+0x18668>
   2d494:	cmp	r0, #0
   2d498:	push	{r4, lr}
   2d49c:	str	r0, [ip]
   2d4a0:	ldreq	lr, [pc, #336]	; 2d5f8 <fputs@plt+0x1866c>
   2d4a4:	beq	2d4b8 <fputs@plt+0x1852c>
   2d4a8:	cmp	r1, #7
   2d4ac:	bhi	2d5b4 <fputs@plt+0x18628>
   2d4b0:	ldr	lr, [pc, #320]	; 2d5f8 <fputs@plt+0x1866c>
   2d4b4:	str	r1, [lr]
   2d4b8:	cmp	r3, #0
   2d4bc:	mov	r1, #0
   2d4c0:	str	r3, [lr, #4]
   2d4c4:	str	r1, [ip, #4]
   2d4c8:	str	r1, [ip, #8]
   2d4cc:	popne	{r4, pc}
   2d4d0:	cmp	r2, #11
   2d4d4:	ldrls	pc, [pc, r2, lsl #2]
   2d4d8:	b	2d5d4 <fputs@plt+0x18648>
   2d4dc:	andeq	sp, r2, r0, lsr r5
   2d4e0:	andeq	sp, r2, ip, lsr r5
   2d4e4:	andeq	sp, r2, r8, asr #10
   2d4e8:	andeq	sp, r2, r4, asr r5
   2d4ec:	andeq	sp, r2, r0, ror #10
   2d4f0:	andeq	sp, r2, ip, ror #10
   2d4f4:	andeq	sp, r2, r8, ror r5
   2d4f8:	andeq	sp, r2, r4, lsl #11
   2d4fc:	muleq	r2, r0, r5
   2d500:	muleq	r2, ip, r5
   2d504:	andeq	sp, r2, r8, lsr #11
   2d508:	andeq	sp, r2, ip, lsl #10
   2d50c:	mov	r2, #184	; 0xb8
   2d510:	str	r2, [lr, #8]
   2d514:	cmp	r0, #0
   2d518:	mov	r1, #1
   2d51c:	ldreq	r3, [pc, #216]	; 2d5fc <fputs@plt+0x18670>
   2d520:	ldreq	r0, [r3]
   2d524:	bl	145a8 <openlog@plt>
   2d528:	pop	{r4, lr}
   2d52c:	b	14c74 <closelog@plt>
   2d530:	mov	r2, #24
   2d534:	str	r2, [lr, #8]
   2d538:	b	2d514 <fputs@plt+0x18588>
   2d53c:	mov	r2, #8
   2d540:	str	r2, [lr, #8]
   2d544:	b	2d514 <fputs@plt+0x18588>
   2d548:	mov	r2, #32
   2d54c:	str	r2, [lr, #8]
   2d550:	b	2d514 <fputs@plt+0x18588>
   2d554:	mov	r2, #80	; 0x50
   2d558:	str	r2, [lr, #8]
   2d55c:	b	2d514 <fputs@plt+0x18588>
   2d560:	mov	r2, #128	; 0x80
   2d564:	str	r2, [lr, #8]
   2d568:	b	2d514 <fputs@plt+0x18588>
   2d56c:	mov	r2, #136	; 0x88
   2d570:	str	r2, [lr, #8]
   2d574:	b	2d514 <fputs@plt+0x18588>
   2d578:	mov	r2, #144	; 0x90
   2d57c:	str	r2, [lr, #8]
   2d580:	b	2d514 <fputs@plt+0x18588>
   2d584:	mov	r2, #152	; 0x98
   2d588:	str	r2, [lr, #8]
   2d58c:	b	2d514 <fputs@plt+0x18588>
   2d590:	mov	r2, #160	; 0xa0
   2d594:	str	r2, [lr, #8]
   2d598:	b	2d514 <fputs@plt+0x18588>
   2d59c:	mov	r2, #168	; 0xa8
   2d5a0:	str	r2, [lr, #8]
   2d5a4:	b	2d514 <fputs@plt+0x18588>
   2d5a8:	mov	r2, #176	; 0xb0
   2d5ac:	str	r2, [lr, #8]
   2d5b0:	b	2d514 <fputs@plt+0x18588>
   2d5b4:	ldr	r0, [pc, #68]	; 2d600 <fputs@plt+0x18674>
   2d5b8:	mov	r3, r1
   2d5bc:	ldr	r2, [pc, #64]	; 2d604 <fputs@plt+0x18678>
   2d5c0:	ldr	r0, [r0]
   2d5c4:	mov	r1, #1
   2d5c8:	bl	14ad0 <__fprintf_chk@plt>
   2d5cc:	mov	r0, #1
   2d5d0:	bl	14efc <exit@plt>
   2d5d4:	ldr	r1, [pc, #36]	; 2d600 <fputs@plt+0x18674>
   2d5d8:	mov	r3, r2
   2d5dc:	ldr	r2, [pc, #36]	; 2d608 <fputs@plt+0x1867c>
   2d5e0:	ldr	r0, [r1]
   2d5e4:	mov	r1, #1
   2d5e8:	bl	14ad0 <__fprintf_chk@plt>
   2d5ec:	mov	r0, #1
   2d5f0:	bl	14efc <exit@plt>
   2d5f4:	strdeq	r5, [r7], -r0
   2d5f8:	andeq	r5, r7, r4, lsr #32
   2d5fc:	andeq	r5, r7, r0, asr r0
   2d600:	andeq	r5, r7, r0, rrx
   2d604:	andeq	r5, r4, ip, asr r8
   2d608:	andeq	r5, r4, r8, lsl #17
   2d60c:	ldr	r3, [pc, #36]	; 2d638 <fputs@plt+0x186ac>
   2d610:	ldr	r3, [r3]
   2d614:	cmp	r3, #0
   2d618:	beq	2d630 <fputs@plt+0x186a4>
   2d61c:	cmp	r0, #7
   2d620:	movls	r3, #0
   2d624:	ldrls	r2, [pc, #16]	; 2d63c <fputs@plt+0x186b0>
   2d628:	mvnhi	r3, #0
   2d62c:	strls	r0, [r2]
   2d630:	mov	r0, r3
   2d634:	bx	lr
   2d638:	strdeq	r5, [r7], -r0
   2d63c:	andeq	r5, r7, r4, lsr #32
   2d640:	ldr	r3, [pc, #24]	; 2d660 <fputs@plt+0x186d4>
   2d644:	ldr	r0, [r3, #4]
   2d648:	cmp	r0, #0
   2d64c:	ldrne	r0, [r3, #12]
   2d650:	subne	r0, r0, #2
   2d654:	clzne	r0, r0
   2d658:	lsrne	r0, r0, #5
   2d65c:	bx	lr
   2d660:	andeq	r5, r7, r4, lsr #32
   2d664:	push	{r4, r5, lr}
   2d668:	mov	r2, #384	; 0x180
   2d66c:	sub	sp, sp, #12
   2d670:	ldr	r1, [pc, #80]	; 2d6c8 <fputs@plt+0x1873c>
   2d674:	mov	r4, r0
   2d678:	bl	148b4 <open64@plt>
   2d67c:	cmn	r0, #1
   2d680:	beq	2d694 <fputs@plt+0x18708>
   2d684:	ldr	r3, [pc, #64]	; 2d6cc <fputs@plt+0x18740>
   2d688:	str	r0, [r3, #12]
   2d68c:	add	sp, sp, #12
   2d690:	pop	{r4, r5, pc}
   2d694:	ldr	r3, [pc, #52]	; 2d6d0 <fputs@plt+0x18744>
   2d698:	ldr	r5, [r3]
   2d69c:	bl	14f14 <__errno_location@plt>
   2d6a0:	ldr	r0, [r0]
   2d6a4:	bl	140a4 <strerror@plt>
   2d6a8:	mov	r3, r4
   2d6ac:	ldr	r2, [pc, #32]	; 2d6d4 <fputs@plt+0x18748>
   2d6b0:	mov	r1, #1
   2d6b4:	str	r0, [sp]
   2d6b8:	mov	r0, r5
   2d6bc:	bl	14ad0 <__fprintf_chk@plt>
   2d6c0:	mov	r0, #1
   2d6c4:	bl	14efc <exit@plt>
   2d6c8:	andeq	r0, r0, r1, asr #8
   2d6cc:	andeq	r5, r7, r4, lsr #32
   2d6d0:	andeq	r5, r7, r0, rrx
   2d6d4:			; <UNDEFINED> instruction: 0x000458b8
   2d6d8:	ldr	r3, [pc, #4]	; 2d6e4 <fputs@plt+0x18758>
   2d6dc:	strd	r0, [r3, #4]
   2d6e0:	bx	lr
   2d6e4:	strdeq	r5, [r7], -r0
   2d6e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d6ec:	mov	r6, r0
   2d6f0:	ldr	r5, [pc, #608]	; 2d958 <fputs@plt+0x189cc>
   2d6f4:	ldr	r7, [pc, #608]	; 2d95c <fputs@plt+0x189d0>
   2d6f8:	sub	sp, sp, #2080	; 0x820
   2d6fc:	ldr	r0, [r5]
   2d700:	sub	sp, sp, #4
   2d704:	ldr	r3, [r7]
   2d708:	cmp	r0, r6
   2d70c:	str	r1, [sp, #16]
   2d710:	str	r3, [sp, #2076]	; 0x81c
   2d714:	blt	2d7ec <fputs@plt+0x18860>
   2d718:	mov	fp, r2
   2d71c:	bl	14f14 <__errno_location@plt>
   2d720:	sub	r3, r6, #1
   2d724:	ldr	r1, [sp, #16]
   2d728:	ldr	r2, [r0]
   2d72c:	mov	sl, r0
   2d730:	str	r2, [sp, #20]
   2d734:	cmp	r3, #6
   2d738:	ldrls	pc, [pc, r3, lsl #2]
   2d73c:	b	2d948 <fputs@plt+0x189bc>
   2d740:	andeq	sp, r2, r4, lsr r8
   2d744:	andeq	sp, r2, r0, asr r8
   2d748:	andeq	sp, r2, r8, lsl #16
   2d74c:	andeq	sp, r2, r8, lsl #16
   2d750:	andeq	sp, r2, ip, asr r7
   2d754:	andeq	sp, r2, r8, lsl r8
   2d758:	andeq	sp, r2, r8, lsr #16
   2d75c:	ldr	r2, [pc, #508]	; 2d960 <fputs@plt+0x189d4>
   2d760:	mov	r3, #7
   2d764:	str	r3, [sp, #16]
   2d768:	ldr	r4, [pc, #500]	; 2d964 <fputs@plt+0x189d8>
   2d76c:	ldr	r3, [r4, #4]
   2d770:	cmp	r3, #0
   2d774:	beq	2d8bc <fputs@plt+0x18930>
   2d778:	mov	r3, #1024	; 0x400
   2d77c:	add	r8, sp, #28
   2d780:	stm	sp, {r1, fp}
   2d784:	mov	r0, r8
   2d788:	mov	r1, r3
   2d78c:	mov	r2, #1
   2d790:	bl	14884 <__vsnprintf_chk@plt>
   2d794:	add	r9, sp, #1040	; 0x410
   2d798:	add	r9, r9, #12
   2d79c:	ldr	r3, [r5, #4]
   2d7a0:	mov	r2, #1024	; 0x400
   2d7a4:	cmp	r3, #0
   2d7a8:	movne	r3, #33	; 0x21
   2d7ac:	moveq	r3, #27
   2d7b0:	mov	r1, r8
   2d7b4:	mov	r0, r9
   2d7b8:	bl	40794 <mkdtemp@@Base+0x13e4>
   2d7bc:	ldr	fp, [r4, #4]
   2d7c0:	cmp	fp, #0
   2d7c4:	beq	2d878 <fputs@plt+0x188ec>
   2d7c8:	mov	r3, #0
   2d7cc:	mov	r1, r9
   2d7d0:	mov	r0, r6
   2d7d4:	ldr	r2, [r4, #8]
   2d7d8:	str	r3, [r4, #4]
   2d7dc:	blx	fp
   2d7e0:	str	fp, [r4, #4]
   2d7e4:	ldr	r3, [sp, #20]
   2d7e8:	str	r3, [sl]
   2d7ec:	ldr	r2, [sp, #2076]	; 0x81c
   2d7f0:	ldr	r3, [r7]
   2d7f4:	cmp	r2, r3
   2d7f8:	bne	2d944 <fputs@plt+0x189b8>
   2d7fc:	add	sp, sp, #2080	; 0x820
   2d800:	add	sp, sp, #4
   2d804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d808:	mov	r3, #6
   2d80c:	ldr	r4, [pc, #336]	; 2d964 <fputs@plt+0x189d8>
   2d810:	str	r3, [sp, #16]
   2d814:	b	2d778 <fputs@plt+0x187ec>
   2d818:	mov	r3, #7
   2d81c:	str	r3, [sp, #16]
   2d820:	ldr	r2, [pc, #320]	; 2d968 <fputs@plt+0x189dc>
   2d824:	b	2d768 <fputs@plt+0x187dc>
   2d828:	str	r6, [sp, #16]
   2d82c:	ldr	r2, [pc, #312]	; 2d96c <fputs@plt+0x189e0>
   2d830:	b	2d768 <fputs@plt+0x187dc>
   2d834:	ldr	r3, [r5, #4]
   2d838:	cmp	r3, #0
   2d83c:	mov	r3, #2
   2d840:	str	r3, [sp, #16]
   2d844:	bne	2d870 <fputs@plt+0x188e4>
   2d848:	ldr	r2, [pc, #288]	; 2d970 <fputs@plt+0x189e4>
   2d84c:	b	2d768 <fputs@plt+0x187dc>
   2d850:	ldr	r3, [r5, #4]
   2d854:	cmp	r3, #0
   2d858:	moveq	r3, #3
   2d85c:	ldreq	r2, [pc, #272]	; 2d974 <fputs@plt+0x189e8>
   2d860:	streq	r3, [sp, #16]
   2d864:	beq	2d768 <fputs@plt+0x187dc>
   2d868:	mov	r3, #3
   2d86c:	str	r3, [sp, #16]
   2d870:	ldr	r4, [pc, #236]	; 2d964 <fputs@plt+0x189d8>
   2d874:	b	2d778 <fputs@plt+0x187ec>
   2d878:	ldr	r3, [r5, #4]
   2d87c:	cmp	r3, #0
   2d880:	bne	2d904 <fputs@plt+0x18978>
   2d884:	ldr	r0, [r4]
   2d888:	ldr	r2, [r5, #8]
   2d88c:	cmp	r0, #0
   2d890:	mov	r1, #1
   2d894:	ldreq	r3, [pc, #220]	; 2d978 <fputs@plt+0x189ec>
   2d898:	ldreq	r0, [r3]
   2d89c:	bl	145a8 <openlog@plt>
   2d8a0:	mov	r3, r9
   2d8a4:	ldr	r0, [sp, #16]
   2d8a8:	ldr	r2, [pc, #204]	; 2d97c <fputs@plt+0x189f0>
   2d8ac:	mov	r1, #1
   2d8b0:	bl	1495c <__syslog_chk@plt>
   2d8b4:	bl	14c74 <closelog@plt>
   2d8b8:	b	2d7e4 <fputs@plt+0x18858>
   2d8bc:	ldr	r0, [pc, #188]	; 2d980 <fputs@plt+0x189f4>
   2d8c0:	add	r9, sp, #1040	; 0x410
   2d8c4:	add	r9, r9, #12
   2d8c8:	mov	r3, #1024	; 0x400
   2d8cc:	stm	sp, {r0, r2}
   2d8d0:	str	r1, [sp, #8]
   2d8d4:	mov	r0, r9
   2d8d8:	mov	r1, r3
   2d8dc:	mov	r2, #1
   2d8e0:	bl	14914 <__snprintf_chk@plt>
   2d8e4:	add	r8, sp, #28
   2d8e8:	mov	r3, #1024	; 0x400
   2d8ec:	stm	sp, {r9, fp}
   2d8f0:	mov	r0, r8
   2d8f4:	mov	r1, r3
   2d8f8:	mov	r2, #1
   2d8fc:	bl	14884 <__vsnprintf_chk@plt>
   2d900:	b	2d79c <fputs@plt+0x18810>
   2d904:	ldr	r1, [pc, #120]	; 2d984 <fputs@plt+0x189f8>
   2d908:	ldr	r2, [pc, #120]	; 2d988 <fputs@plt+0x189fc>
   2d90c:	mov	r3, #1024	; 0x400
   2d910:	stmib	sp, {r1, r9}
   2d914:	str	r2, [sp]
   2d918:	mov	r1, r3
   2d91c:	mov	r2, #1
   2d920:	mov	r0, r8
   2d924:	bl	14914 <__snprintf_chk@plt>
   2d928:	mov	r0, r8
   2d92c:	bl	14710 <strlen@plt>
   2d930:	mov	r1, r8
   2d934:	mov	r2, r0
   2d938:	ldr	r0, [r5, #12]
   2d93c:	bl	1456c <write@plt>
   2d940:	b	2d7e4 <fputs@plt+0x18858>
   2d944:	bl	14aac <__stack_chk_fail@plt>
   2d948:	mov	r3, #3
   2d94c:	str	r3, [sp, #16]
   2d950:	ldr	r2, [pc, #52]	; 2d98c <fputs@plt+0x18a00>
   2d954:	b	2d768 <fputs@plt+0x187dc>
   2d958:	andeq	r5, r7, r4, lsr #32
   2d95c:	andeq	r4, r7, r0, asr #19
   2d960:	ldrdeq	r5, [r4], -r8
   2d964:	strdeq	r5, [r7], -r0
   2d968:	andeq	r5, r4, r0, ror #17
   2d96c:	andeq	r5, r4, r8, ror #17
   2d970:	andeq	r5, r4, r0, lsl #18
   2d974:	strdeq	r4, [r4], -r0
   2d978:	andeq	r5, r7, r0, asr r0
   2d97c:	andeq	r5, r4, r0, lsl r9
   2d980:	muleq	r4, r0, r9
   2d984:	strdeq	r0, [r0], -sp
   2d988:	andeq	r5, r4, r8, lsl #18
   2d98c:	strdeq	r5, [r4], -r0

0002d990 <error@@Base>:
   2d990:	push	{r0, r1, r2, r3}
   2d994:	mov	r0, #2
   2d998:	push	{r4, lr}
   2d99c:	sub	sp, sp, #8
   2d9a0:	ldr	r4, [pc, #60]	; 2d9e4 <error@@Base+0x54>
   2d9a4:	add	r3, sp, #20
   2d9a8:	mov	r2, r3
   2d9ac:	ldr	ip, [r4]
   2d9b0:	ldr	r1, [sp, #16]
   2d9b4:	str	r3, [sp]
   2d9b8:	str	ip, [sp, #4]
   2d9bc:	bl	2d6e8 <fputs@plt+0x1875c>
   2d9c0:	ldr	r2, [sp, #4]
   2d9c4:	ldr	r3, [r4]
   2d9c8:	cmp	r2, r3
   2d9cc:	bne	2d9e0 <error@@Base+0x50>
   2d9d0:	add	sp, sp, #8
   2d9d4:	pop	{r4, lr}
   2d9d8:	add	sp, sp, #16
   2d9dc:	bx	lr
   2d9e0:	bl	14aac <__stack_chk_fail@plt>
   2d9e4:	andeq	r4, r7, r0, asr #19
   2d9e8:	push	{r0, r1, r2, r3}
   2d9ec:	mov	r0, #3
   2d9f0:	ldr	r1, [pc, #40]	; 2da20 <error@@Base+0x90>
   2d9f4:	push	{lr}		; (str lr, [sp, #-4]!)
   2d9f8:	sub	sp, sp, #12
   2d9fc:	add	r3, sp, #20
   2da00:	ldr	ip, [r1]
   2da04:	mov	r2, r3
   2da08:	ldr	r1, [sp, #16]
   2da0c:	str	ip, [sp, #4]
   2da10:	str	r3, [sp]
   2da14:	bl	2d6e8 <fputs@plt+0x1875c>
   2da18:	mov	r0, #255	; 0xff
   2da1c:	bl	38df0 <error@@Base+0xb460>
   2da20:	andeq	r4, r7, r0, asr #19
   2da24:	push	{r0, r1, r2, r3}
   2da28:	mov	r0, #3
   2da2c:	push	{r4, lr}
   2da30:	sub	sp, sp, #8
   2da34:	ldr	r4, [pc, #60]	; 2da78 <error@@Base+0xe8>
   2da38:	add	r3, sp, #20
   2da3c:	mov	r2, r3
   2da40:	ldr	ip, [r4]
   2da44:	ldr	r1, [sp, #16]
   2da48:	str	r3, [sp]
   2da4c:	str	ip, [sp, #4]
   2da50:	bl	2d6e8 <fputs@plt+0x1875c>
   2da54:	ldr	r2, [sp, #4]
   2da58:	ldr	r3, [r4]
   2da5c:	cmp	r2, r3
   2da60:	bne	2da74 <error@@Base+0xe4>
   2da64:	add	sp, sp, #8
   2da68:	pop	{r4, lr}
   2da6c:	add	sp, sp, #16
   2da70:	bx	lr
   2da74:	bl	14aac <__stack_chk_fail@plt>
   2da78:	andeq	r4, r7, r0, asr #19
   2da7c:	push	{r0, r1, r2, r3}
   2da80:	mov	r0, #4
   2da84:	push	{r4, lr}
   2da88:	sub	sp, sp, #8
   2da8c:	ldr	r4, [pc, #60]	; 2dad0 <error@@Base+0x140>
   2da90:	add	r3, sp, #20
   2da94:	mov	r2, r3
   2da98:	ldr	ip, [r4]
   2da9c:	ldr	r1, [sp, #16]
   2daa0:	str	r3, [sp]
   2daa4:	str	ip, [sp, #4]
   2daa8:	bl	2d6e8 <fputs@plt+0x1875c>
   2daac:	ldr	r2, [sp, #4]
   2dab0:	ldr	r3, [r4]
   2dab4:	cmp	r2, r3
   2dab8:	bne	2dacc <error@@Base+0x13c>
   2dabc:	add	sp, sp, #8
   2dac0:	pop	{r4, lr}
   2dac4:	add	sp, sp, #16
   2dac8:	bx	lr
   2dacc:	bl	14aac <__stack_chk_fail@plt>
   2dad0:	andeq	r4, r7, r0, asr #19
   2dad4:	push	{r0, r1, r2, r3}
   2dad8:	mov	r0, #5
   2dadc:	push	{r4, lr}
   2dae0:	sub	sp, sp, #8
   2dae4:	ldr	r4, [pc, #60]	; 2db28 <error@@Base+0x198>
   2dae8:	add	r3, sp, #20
   2daec:	mov	r2, r3
   2daf0:	ldr	ip, [r4]
   2daf4:	ldr	r1, [sp, #16]
   2daf8:	str	r3, [sp]
   2dafc:	str	ip, [sp, #4]
   2db00:	bl	2d6e8 <fputs@plt+0x1875c>
   2db04:	ldr	r2, [sp, #4]
   2db08:	ldr	r3, [r4]
   2db0c:	cmp	r2, r3
   2db10:	bne	2db24 <error@@Base+0x194>
   2db14:	add	sp, sp, #8
   2db18:	pop	{r4, lr}
   2db1c:	add	sp, sp, #16
   2db20:	bx	lr
   2db24:	bl	14aac <__stack_chk_fail@plt>
   2db28:	andeq	r4, r7, r0, asr #19
   2db2c:	push	{r0, r1, r2, r3}
   2db30:	mov	r0, #6
   2db34:	push	{r4, lr}
   2db38:	sub	sp, sp, #8
   2db3c:	ldr	r4, [pc, #60]	; 2db80 <error@@Base+0x1f0>
   2db40:	add	r3, sp, #20
   2db44:	mov	r2, r3
   2db48:	ldr	ip, [r4]
   2db4c:	ldr	r1, [sp, #16]
   2db50:	str	r3, [sp]
   2db54:	str	ip, [sp, #4]
   2db58:	bl	2d6e8 <fputs@plt+0x1875c>
   2db5c:	ldr	r2, [sp, #4]
   2db60:	ldr	r3, [r4]
   2db64:	cmp	r2, r3
   2db68:	bne	2db7c <error@@Base+0x1ec>
   2db6c:	add	sp, sp, #8
   2db70:	pop	{r4, lr}
   2db74:	add	sp, sp, #16
   2db78:	bx	lr
   2db7c:	bl	14aac <__stack_chk_fail@plt>
   2db80:	andeq	r4, r7, r0, asr #19
   2db84:	push	{r0, r1, r2, r3}
   2db88:	mov	r0, #7
   2db8c:	push	{r4, lr}
   2db90:	sub	sp, sp, #8
   2db94:	ldr	r4, [pc, #60]	; 2dbd8 <error@@Base+0x248>
   2db98:	add	r3, sp, #20
   2db9c:	mov	r2, r3
   2dba0:	ldr	ip, [r4]
   2dba4:	ldr	r1, [sp, #16]
   2dba8:	str	r3, [sp]
   2dbac:	str	ip, [sp, #4]
   2dbb0:	bl	2d6e8 <fputs@plt+0x1875c>
   2dbb4:	ldr	r2, [sp, #4]
   2dbb8:	ldr	r3, [r4]
   2dbbc:	cmp	r2, r3
   2dbc0:	bne	2dbd4 <error@@Base+0x244>
   2dbc4:	add	sp, sp, #8
   2dbc8:	pop	{r4, lr}
   2dbcc:	add	sp, sp, #16
   2dbd0:	bx	lr
   2dbd4:	bl	14aac <__stack_chk_fail@plt>
   2dbd8:	andeq	r4, r7, r0, asr #19
   2dbdc:	push	{r1, r2, r3}
   2dbe0:	push	{r4, lr}
   2dbe4:	sub	sp, sp, #12
   2dbe8:	ldr	r4, [pc, #60]	; 2dc2c <error@@Base+0x29c>
   2dbec:	add	r3, sp, #24
   2dbf0:	mov	r2, r3
   2dbf4:	ldr	ip, [r4]
   2dbf8:	ldr	r1, [sp, #20]
   2dbfc:	str	r3, [sp]
   2dc00:	str	ip, [sp, #4]
   2dc04:	bl	2d6e8 <fputs@plt+0x1875c>
   2dc08:	ldr	r2, [sp, #4]
   2dc0c:	ldr	r3, [r4]
   2dc10:	cmp	r2, r3
   2dc14:	bne	2dc28 <error@@Base+0x298>
   2dc18:	add	sp, sp, #12
   2dc1c:	pop	{r4, lr}
   2dc20:	add	sp, sp, #12
   2dc24:	bx	lr
   2dc28:	bl	14aac <__stack_chk_fail@plt>
   2dc2c:	andeq	r4, r7, r0, asr #19
   2dc30:	push	{r4, r5, r6, lr}
   2dc34:	mov	r5, r0
   2dc38:	ldrb	r3, [r1]
   2dc3c:	cmp	r3, #0
   2dc40:	beq	2dc9c <error@@Base+0x30c>
   2dc44:	cmp	r3, #42	; 0x2a
   2dc48:	beq	2dcac <error@@Base+0x31c>
   2dc4c:	ldrb	r0, [r0]
   2dc50:	cmp	r0, #0
   2dc54:	popeq	{r4, r5, r6, pc}
   2dc58:	cmp	r0, r3
   2dc5c:	cmpne	r3, #63	; 0x3f
   2dc60:	bne	2dd3c <error@@Base+0x3ac>
   2dc64:	add	r2, r5, #1
   2dc68:	b	2dc8c <error@@Base+0x2fc>
   2dc6c:	cmp	r3, #42	; 0x2a
   2dc70:	beq	2dcac <error@@Base+0x31c>
   2dc74:	ldrb	r0, [r2], #1
   2dc78:	cmp	r0, #0
   2dc7c:	popeq	{r4, r5, r6, pc}
   2dc80:	cmp	r3, #63	; 0x3f
   2dc84:	cmpne	r3, r0
   2dc88:	bne	2dd3c <error@@Base+0x3ac>
   2dc8c:	ldrb	r3, [r1, #1]!
   2dc90:	mov	r5, r2
   2dc94:	cmp	r3, #0
   2dc98:	bne	2dc6c <error@@Base+0x2dc>
   2dc9c:	ldrb	r0, [r5]
   2dca0:	clz	r0, r0
   2dca4:	lsr	r0, r0, #5
   2dca8:	pop	{r4, r5, r6, pc}
   2dcac:	ldrb	r6, [r1, #1]
   2dcb0:	cmp	r6, #0
   2dcb4:	beq	2dd34 <error@@Base+0x3a4>
   2dcb8:	cmp	r6, #63	; 0x3f
   2dcbc:	cmpne	r6, #42	; 0x2a
   2dcc0:	ldrb	r0, [r5]
   2dcc4:	bne	2dcf8 <error@@Base+0x368>
   2dcc8:	cmp	r0, #0
   2dccc:	popeq	{r4, r5, r6, pc}
   2dcd0:	add	r4, r1, #1
   2dcd4:	mov	r1, r4
   2dcd8:	mov	r0, r5
   2dcdc:	bl	2dc30 <error@@Base+0x2a0>
   2dce0:	cmp	r0, #0
   2dce4:	bne	2dd34 <error@@Base+0x3a4>
   2dce8:	ldrb	r3, [r5, #1]!
   2dcec:	cmp	r3, #0
   2dcf0:	bne	2dcd4 <error@@Base+0x344>
   2dcf4:	pop	{r4, r5, r6, pc}
   2dcf8:	cmp	r0, #0
   2dcfc:	popeq	{r4, r5, r6, pc}
   2dd00:	add	r5, r5, #1
   2dd04:	add	r4, r1, #2
   2dd08:	b	2dd18 <error@@Base+0x388>
   2dd0c:	ldrb	r0, [r5], #1
   2dd10:	cmp	r0, #0
   2dd14:	popeq	{r4, r5, r6, pc}
   2dd18:	cmp	r6, r0
   2dd1c:	bne	2dd0c <error@@Base+0x37c>
   2dd20:	mov	r1, r4
   2dd24:	mov	r0, r5
   2dd28:	bl	2dc30 <error@@Base+0x2a0>
   2dd2c:	cmp	r0, #0
   2dd30:	beq	2dd0c <error@@Base+0x37c>
   2dd34:	mov	r0, #1
   2dd38:	pop	{r4, r5, r6, pc}
   2dd3c:	mov	r0, #0
   2dd40:	pop	{r4, r5, r6, pc}
   2dd44:	ldr	r3, [pc, #464]	; 2df1c <error@@Base+0x58c>
   2dd48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dd4c:	sub	sp, sp, #1056	; 0x420
   2dd50:	sub	sp, sp, #4
   2dd54:	ldr	r3, [r3]
   2dd58:	str	r0, [sp, #16]
   2dd5c:	mov	r0, r1
   2dd60:	str	r1, [sp, #12]
   2dd64:	mov	r8, r2
   2dd68:	str	r3, [sp, #1052]	; 0x41c
   2dd6c:	bl	14710 <strlen@plt>
   2dd70:	subs	r7, r0, #0
   2dd74:	bne	2dda4 <error@@Base+0x414>
   2dd78:	mov	r3, #0
   2dd7c:	str	r3, [sp, #8]
   2dd80:	ldr	r3, [pc, #404]	; 2df1c <error@@Base+0x58c>
   2dd84:	ldr	r2, [sp, #1052]	; 0x41c
   2dd88:	ldr	r0, [sp, #8]
   2dd8c:	ldr	r3, [r3]
   2dd90:	cmp	r2, r3
   2dd94:	bne	2df18 <error@@Base+0x588>
   2dd98:	add	sp, sp, #1056	; 0x420
   2dd9c:	add	sp, sp, #4
   2dda0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dda4:	ldr	r9, [pc, #372]	; 2df20 <error@@Base+0x590>
   2dda8:	mov	r4, #0
   2ddac:	str	r4, [sp, #8]
   2ddb0:	ldr	r3, [sp, #12]
   2ddb4:	ldrb	r3, [r3, r4]
   2ddb8:	cmp	r3, #33	; 0x21
   2ddbc:	addeq	r4, r4, #1
   2ddc0:	moveq	r3, #1
   2ddc4:	movne	r3, #0
   2ddc8:	cmp	r4, r7
   2ddcc:	str	r3, [sp, #20]
   2ddd0:	bcs	2df04 <error@@Base+0x574>
   2ddd4:	ldr	r3, [sp, #12]
   2ddd8:	ldrb	r5, [r3, r4]
   2dddc:	add	r3, r3, r4
   2dde0:	cmp	r5, #44	; 0x2c
   2dde4:	beq	2def8 <error@@Base+0x568>
   2dde8:	mov	sl, r3
   2ddec:	add	fp, sp, #27
   2ddf0:	add	r3, sp, #32
   2ddf4:	mov	r6, #0
   2ddf8:	b	2de08 <error@@Base+0x478>
   2ddfc:	ldrb	r5, [sl, #1]!
   2de00:	cmp	r5, #44	; 0x2c
   2de04:	beq	2defc <error@@Base+0x56c>
   2de08:	cmp	r8, #0
   2de0c:	beq	2de40 <error@@Base+0x4b0>
   2de10:	bl	14a28 <__ctype_b_loc@plt>
   2de14:	sxth	r3, r5
   2de18:	str	r3, [sp, #4]
   2de1c:	lsl	r2, r3, #1
   2de20:	ldr	r1, [r0]
   2de24:	ldrh	r2, [r1, r2]
   2de28:	tst	r2, #256	; 0x100
   2de2c:	beq	2de40 <error@@Base+0x4b0>
   2de30:	bl	147c4 <__ctype_tolower_loc@plt>
   2de34:	ldr	r3, [sp, #4]
   2de38:	ldr	r2, [r0]
   2de3c:	ldrb	r5, [r2, r3, lsl #2]
   2de40:	add	r4, r4, #1
   2de44:	cmp	r7, r4
   2de48:	add	r6, r6, #1
   2de4c:	movhi	r3, #1
   2de50:	movls	r3, #0
   2de54:	cmp	r6, r9
   2de58:	movhi	r3, #0
   2de5c:	cmp	r3, #0
   2de60:	strb	r5, [fp, #1]!
   2de64:	bne	2ddfc <error@@Base+0x46c>
   2de68:	ldr	r3, [pc, #180]	; 2df24 <error@@Base+0x594>
   2de6c:	cmp	r6, r3
   2de70:	beq	2dd78 <error@@Base+0x3e8>
   2de74:	cmp	r7, r4
   2de78:	bhi	2dec0 <error@@Base+0x530>
   2de7c:	add	r3, sp, #1056	; 0x420
   2de80:	add	r6, r3, r6
   2de84:	add	r1, sp, #28
   2de88:	mov	r3, #0
   2de8c:	ldr	r0, [sp, #16]
   2de90:	strb	r3, [r6, #-1028]	; 0xfffffbfc
   2de94:	bl	2dc30 <error@@Base+0x2a0>
   2de98:	cmp	r0, #0
   2de9c:	beq	2dd80 <error@@Base+0x3f0>
   2dea0:	ldr	r3, [sp, #20]
   2dea4:	cmp	r3, #0
   2dea8:	bne	2df0c <error@@Base+0x57c>
   2deac:	mov	r3, #1
   2deb0:	str	r3, [sp, #8]
   2deb4:	cmp	r7, r4
   2deb8:	bls	2dd80 <error@@Base+0x3f0>
   2debc:	b	2ddb0 <error@@Base+0x420>
   2dec0:	ldr	r3, [sp, #12]
   2dec4:	ldrb	r3, [r3, r4]
   2dec8:	cmp	r3, #44	; 0x2c
   2decc:	beq	2defc <error@@Base+0x56c>
   2ded0:	add	r3, sp, #1056	; 0x420
   2ded4:	add	r6, r3, r6
   2ded8:	add	r1, sp, #28
   2dedc:	mov	r3, #0
   2dee0:	ldr	r0, [sp, #16]
   2dee4:	strb	r3, [r6, #-1028]	; 0xfffffbfc
   2dee8:	bl	2dc30 <error@@Base+0x2a0>
   2deec:	cmp	r0, #0
   2def0:	bne	2dea0 <error@@Base+0x510>
   2def4:	b	2deb4 <error@@Base+0x524>
   2def8:	mov	r6, #0
   2defc:	add	r4, r4, #1
   2df00:	b	2ded0 <error@@Base+0x540>
   2df04:	mov	r6, #0
   2df08:	b	2de7c <error@@Base+0x4ec>
   2df0c:	mvn	r3, #0
   2df10:	str	r3, [sp, #8]
   2df14:	b	2dd80 <error@@Base+0x3f0>
   2df18:	bl	14aac <__stack_chk_fail@plt>
   2df1c:	andeq	r4, r7, r0, asr #19
   2df20:	strdeq	r0, [r0], -lr
   2df24:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2df28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2df2c:	sub	sp, sp, #12
   2df30:	ldr	sl, [pc, #256]	; 2e038 <error@@Base+0x6a8>
   2df34:	mov	r7, r1
   2df38:	mov	r4, r2
   2df3c:	ldr	r3, [sl]
   2df40:	mov	r5, r0
   2df44:	str	r3, [sp, #4]
   2df48:	bl	14710 <strlen@plt>
   2df4c:	add	r9, r0, #1
   2df50:	mov	r0, r9
   2df54:	bl	14a7c <malloc@plt>
   2df58:	mov	r8, r0
   2df5c:	mov	r0, r5
   2df60:	bl	14a70 <strdup@plt>
   2df64:	cmp	r8, #0
   2df68:	clz	r3, r0
   2df6c:	lsr	r3, r3, #5
   2df70:	moveq	r3, #1
   2df74:	cmp	r3, #0
   2df78:	bne	2e020 <error@@Base+0x690>
   2df7c:	mov	fp, r0
   2df80:	str	r0, [sp]
   2df84:	strb	r3, [r8]
   2df88:	and	r4, r4, #1
   2df8c:	ldr	r5, [pc, #168]	; 2e03c <error@@Base+0x6ac>
   2df90:	b	2dfb4 <error@@Base+0x624>
   2df94:	mov	r2, #0
   2df98:	mov	r1, r7
   2df9c:	bl	2dd44 <error@@Base+0x3b4>
   2dfa0:	sub	r0, r0, #1
   2dfa4:	clz	r0, r0
   2dfa8:	lsr	r0, r0, #5
   2dfac:	cmp	r0, r4
   2dfb0:	bne	2dfec <error@@Base+0x65c>
   2dfb4:	mov	r1, r5
   2dfb8:	mov	r0, sp
   2dfbc:	bl	14230 <strsep@plt>
   2dfc0:	subs	r6, r0, #0
   2dfc4:	bne	2df94 <error@@Base+0x604>
   2dfc8:	mov	r0, fp
   2dfcc:	bl	14548 <free@plt>
   2dfd0:	ldr	r2, [sp, #4]
   2dfd4:	ldr	r3, [sl]
   2dfd8:	mov	r0, r8
   2dfdc:	cmp	r2, r3
   2dfe0:	bne	2e034 <error@@Base+0x6a4>
   2dfe4:	add	sp, sp, #12
   2dfe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2dfec:	ldrb	r3, [r8]
   2dff0:	cmp	r3, #0
   2dff4:	bne	2e00c <error@@Base+0x67c>
   2dff8:	mov	r1, r6
   2dffc:	mov	r2, r9
   2e000:	mov	r0, r8
   2e004:	bl	40080 <mkdtemp@@Base+0xcd0>
   2e008:	b	2dfb4 <error@@Base+0x624>
   2e00c:	mov	r2, r9
   2e010:	mov	r1, r5
   2e014:	mov	r0, r8
   2e018:	bl	40080 <mkdtemp@@Base+0xcd0>
   2e01c:	b	2dff8 <error@@Base+0x668>
   2e020:	bl	14548 <free@plt>
   2e024:	mov	r0, r8
   2e028:	bl	14548 <free@plt>
   2e02c:	mov	r8, #0
   2e030:	b	2dfd0 <error@@Base+0x640>
   2e034:	bl	14aac <__stack_chk_fail@plt>
   2e038:	andeq	r4, r7, r0, asr #19
   2e03c:	andeq	r2, r4, r8, asr #4
   2e040:	push	{r4, r5, r6, lr}
   2e044:	mov	r5, r1
   2e048:	bl	2fcc8 <error@@Base+0x2338>
   2e04c:	mov	r4, r0
   2e050:	bl	32cd8 <error@@Base+0x5348>
   2e054:	mov	r1, r5
   2e058:	mov	r2, #1
   2e05c:	mov	r0, r4
   2e060:	bl	2dd44 <error@@Base+0x3b4>
   2e064:	mov	r5, r0
   2e068:	mov	r0, r4
   2e06c:	bl	14548 <free@plt>
   2e070:	mov	r0, r5
   2e074:	pop	{r4, r5, r6, pc}
   2e078:	push	{r4, r5, r6, r7, r8, lr}
   2e07c:	mov	r4, r1
   2e080:	mov	r7, r0
   2e084:	mov	r1, r2
   2e088:	mov	r0, r4
   2e08c:	mov	r6, r2
   2e090:	bl	30380 <error@@Base+0x29f0>
   2e094:	cmn	r0, #2
   2e098:	beq	2e0f0 <error@@Base+0x760>
   2e09c:	cmp	r7, #0
   2e0a0:	clz	r1, r4
   2e0a4:	lsr	r1, r1, #5
   2e0a8:	moveq	r1, #1
   2e0ac:	cmn	r0, #1
   2e0b0:	movne	r3, #0
   2e0b4:	moveq	r3, #1
   2e0b8:	orrs	r3, r3, r1
   2e0bc:	mov	r5, r0
   2e0c0:	beq	2e0cc <error@@Base+0x73c>
   2e0c4:	mov	r0, #0
   2e0c8:	pop	{r4, r5, r6, r7, r8, pc}
   2e0cc:	mov	r1, r6
   2e0d0:	mov	r0, r7
   2e0d4:	bl	2e040 <error@@Base+0x6b0>
   2e0d8:	cmn	r0, #1
   2e0dc:	beq	2e0c4 <error@@Base+0x734>
   2e0e0:	orrs	r3, r5, r0
   2e0e4:	movne	r0, #1
   2e0e8:	moveq	r0, #0
   2e0ec:	pop	{r4, r5, r6, r7, r8, pc}
   2e0f0:	mvn	r0, #0
   2e0f4:	pop	{r4, r5, r6, r7, r8, pc}
   2e0f8:	push	{r4, r5, r6, r7, r8, lr}
   2e0fc:	mov	r4, r0
   2e100:	mov	r6, r1
   2e104:	mov	r7, r2
   2e108:	mov	r1, #64	; 0x40
   2e10c:	mov	r0, r3
   2e110:	mov	r5, r3
   2e114:	bl	142b4 <strchr@plt>
   2e118:	orr	r1, r6, r7
   2e11c:	orrs	r1, r4, r1
   2e120:	beq	2e184 <error@@Base+0x7f4>
   2e124:	cmp	r0, #0
   2e128:	beq	2e174 <error@@Base+0x7e4>
   2e12c:	mov	r0, r5
   2e130:	bl	2fcc8 <error@@Base+0x2338>
   2e134:	mov	r1, #64	; 0x40
   2e138:	mov	r5, r0
   2e13c:	bl	142b4 <strchr@plt>
   2e140:	mov	r3, #0
   2e144:	mov	r1, r5
   2e148:	mov	r8, r0
   2e14c:	mov	r0, r4
   2e150:	strb	r3, [r8]
   2e154:	bl	2dc30 <error@@Base+0x2a0>
   2e158:	cmp	r0, #1
   2e15c:	mov	r4, r0
   2e160:	beq	2e1b0 <error@@Base+0x820>
   2e164:	mov	r0, r5
   2e168:	bl	14548 <free@plt>
   2e16c:	mov	r0, r4
   2e170:	pop	{r4, r5, r6, r7, r8, pc}
   2e174:	mov	r1, r5
   2e178:	mov	r0, r4
   2e17c:	pop	{r4, r5, r6, r7, r8, lr}
   2e180:	b	2dc30 <error@@Base+0x2a0>
   2e184:	cmp	r0, #0
   2e188:	moveq	r4, r0
   2e18c:	beq	2e16c <error@@Base+0x7dc>
   2e190:	add	r2, r0, #1
   2e194:	mov	r0, r1
   2e198:	bl	2e078 <error@@Base+0x6e8>
   2e19c:	lsr	r0, r0, #31
   2e1a0:	bl	417a0 <mkdtemp@@Base+0x23f0>
   2e1a4:	mov	r4, r0
   2e1a8:	mov	r0, r4
   2e1ac:	pop	{r4, r5, r6, r7, r8, pc}
   2e1b0:	add	r2, r8, #1
   2e1b4:	mov	r1, r7
   2e1b8:	mov	r0, r6
   2e1bc:	bl	2e078 <error@@Base+0x6e8>
   2e1c0:	mov	r4, r0
   2e1c4:	b	2e164 <error@@Base+0x7d4>
   2e1c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e1cc:	sub	sp, sp, #180	; 0xb4
   2e1d0:	ldr	r8, [pc, #424]	; 2e380 <error@@Base+0x9f0>
   2e1d4:	mov	r4, r1
   2e1d8:	mov	sl, r2
   2e1dc:	ldr	r3, [r8]
   2e1e0:	str	r3, [sp, #172]	; 0xac
   2e1e4:	bl	2fcc8 <error@@Base+0x2338>
   2e1e8:	mov	r7, r0
   2e1ec:	mov	r0, r4
   2e1f0:	str	r7, [sp, #4]
   2e1f4:	bl	2fcc8 <error@@Base+0x2338>
   2e1f8:	ldr	r1, [pc, #388]	; 2e384 <error@@Base+0x9f4>
   2e1fc:	mov	r9, r0
   2e200:	add	r0, sp, #8
   2e204:	str	r9, [sp, #8]
   2e208:	bl	14230 <strsep@plt>
   2e20c:	subs	r5, r0, #0
   2e210:	beq	2e374 <error@@Base+0x9e4>
   2e214:	ldrb	r4, [r5]
   2e218:	cmp	r4, #0
   2e21c:	beq	2e270 <error@@Base+0x8e0>
   2e220:	add	r6, sp, #8
   2e224:	mov	r4, #0
   2e228:	ldr	fp, [pc, #340]	; 2e384 <error@@Base+0x9f4>
   2e22c:	b	2e244 <error@@Base+0x8b4>
   2e230:	ldrb	r3, [r5]
   2e234:	cmp	r3, #0
   2e238:	beq	2e270 <error@@Base+0x8e0>
   2e23c:	cmp	r4, #40	; 0x28
   2e240:	beq	2e270 <error@@Base+0x8e0>
   2e244:	mov	r1, fp
   2e248:	str	r5, [r6, #4]!
   2e24c:	add	r0, sp, #8
   2e250:	bl	14230 <strsep@plt>
   2e254:	mov	r1, #1
   2e258:	mov	r5, r0
   2e25c:	mov	r0, r4
   2e260:	bl	416ac <mkdtemp@@Base+0x22fc>
   2e264:	cmp	r5, #0
   2e268:	mov	r4, r0
   2e26c:	bne	2e230 <error@@Base+0x8a0>
   2e270:	add	r0, sp, #4
   2e274:	ldr	r1, [pc, #264]	; 2e384 <error@@Base+0x9f4>
   2e278:	bl	14230 <strsep@plt>
   2e27c:	subs	r5, r0, #0
   2e280:	beq	2e33c <error@@Base+0x9ac>
   2e284:	ldrb	r3, [r5]
   2e288:	cmp	r3, #0
   2e28c:	beq	2e33c <error@@Base+0x9ac>
   2e290:	add	r3, sp, #12
   2e294:	add	r6, r3, r4, lsl #2
   2e298:	cmp	r4, #0
   2e29c:	addne	fp, sp, #12
   2e2a0:	bne	2e2b0 <error@@Base+0x920>
   2e2a4:	b	2e31c <error@@Base+0x98c>
   2e2a8:	cmp	r6, fp
   2e2ac:	beq	2e31c <error@@Base+0x98c>
   2e2b0:	ldr	r1, [fp], #4
   2e2b4:	mov	r0, r5
   2e2b8:	bl	14ee4 <strcmp@plt>
   2e2bc:	cmp	r0, #0
   2e2c0:	bne	2e2a8 <error@@Base+0x918>
   2e2c4:	mov	r0, r5
   2e2c8:	bl	2fcc8 <error@@Base+0x2338>
   2e2cc:	cmp	sl, #0
   2e2d0:	mov	r4, r0
   2e2d4:	beq	2e2f0 <error@@Base+0x960>
   2e2d8:	ldr	r0, [sp, #4]
   2e2dc:	cmp	r0, #0
   2e2e0:	beq	2e368 <error@@Base+0x9d8>
   2e2e4:	mov	r1, r7
   2e2e8:	bl	41748 <mkdtemp@@Base+0x2398>
   2e2ec:	str	r0, [sl]
   2e2f0:	mov	r0, r7
   2e2f4:	bl	14548 <free@plt>
   2e2f8:	mov	r0, r9
   2e2fc:	bl	14548 <free@plt>
   2e300:	ldr	r2, [sp, #172]	; 0xac
   2e304:	ldr	r3, [r8]
   2e308:	mov	r0, r4
   2e30c:	cmp	r2, r3
   2e310:	bne	2e37c <error@@Base+0x9ec>
   2e314:	add	sp, sp, #180	; 0xb4
   2e318:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e31c:	ldr	r1, [pc, #96]	; 2e384 <error@@Base+0x9f4>
   2e320:	add	r0, sp, #4
   2e324:	bl	14230 <strsep@plt>
   2e328:	subs	r5, r0, #0
   2e32c:	beq	2e33c <error@@Base+0x9ac>
   2e330:	ldrb	r3, [r5]
   2e334:	cmp	r3, #0
   2e338:	bne	2e298 <error@@Base+0x908>
   2e33c:	cmp	sl, #0
   2e340:	beq	2e350 <error@@Base+0x9c0>
   2e344:	mov	r0, r7
   2e348:	bl	14710 <strlen@plt>
   2e34c:	str	r0, [sl]
   2e350:	mov	r0, r7
   2e354:	bl	14548 <free@plt>
   2e358:	mov	r0, r9
   2e35c:	bl	14548 <free@plt>
   2e360:	mov	r4, #0
   2e364:	b	2e300 <error@@Base+0x970>
   2e368:	mov	r0, r7
   2e36c:	bl	14710 <strlen@plt>
   2e370:	b	2e2ec <error@@Base+0x95c>
   2e374:	mov	r4, r5
   2e378:	b	2e270 <error@@Base+0x8e0>
   2e37c:	bl	14aac <__stack_chk_fail@plt>
   2e380:	andeq	r4, r7, r0, asr #19
   2e384:	andeq	r2, r4, r8, asr #4
   2e388:	mov	r2, #1
   2e38c:	b	2df28 <error@@Base+0x598>
   2e390:	mov	r2, #0
   2e394:	b	2df28 <error@@Base+0x598>
   2e398:	push	{r4, r5, r6, r7, r8, lr}
   2e39c:	mov	r1, r0
   2e3a0:	ldr	r6, [pc, #296]	; 2e4d0 <error@@Base+0xb40>
   2e3a4:	mov	r4, r0
   2e3a8:	ldr	r0, [pc, #292]	; 2e4d4 <error@@Base+0xb44>
   2e3ac:	bl	2db84 <error@@Base+0x1f4>
   2e3b0:	ldr	r3, [r6]
   2e3b4:	mov	r1, r4
   2e3b8:	add	r3, r3, #1
   2e3bc:	ldr	r0, [r6, #4]
   2e3c0:	str	r3, [r6]
   2e3c4:	bl	14764 <BN_mod_word@plt>
   2e3c8:	ldr	r5, [r6, #8]
   2e3cc:	cmp	r0, #0
   2e3d0:	beq	2e4c0 <error@@Base+0xb30>
   2e3d4:	sub	r3, r4, r0
   2e3d8:	cmp	r3, r5, lsl #1
   2e3dc:	bcs	2e41c <error@@Base+0xa8c>
   2e3e0:	tst	r3, #1
   2e3e4:	addne	r3, r4, r3
   2e3e8:	lsr	r3, r3, #1
   2e3ec:	cmp	r5, r3
   2e3f0:	bls	2e41c <error@@Base+0xa8c>
   2e3f4:	ldr	ip, [r6, #12]
   2e3f8:	mov	r7, #1
   2e3fc:	lsr	r1, r3, #5
   2e400:	and	lr, r3, #31
   2e404:	ldr	r2, [ip, r1, lsl #2]
   2e408:	add	r3, r3, r4
   2e40c:	orr	r2, r2, r7, lsl lr
   2e410:	cmp	r3, r5
   2e414:	str	r2, [ip, r1, lsl #2]
   2e418:	bcc	2e3fc <error@@Base+0xa6c>
   2e41c:	lsl	r0, r0, #1
   2e420:	add	r0, r0, #1
   2e424:	mov	r1, r4
   2e428:	bl	41040 <mkdtemp@@Base+0x1c90>
   2e42c:	lsl	r3, r5, #2
   2e430:	cmp	r1, #0
   2e434:	beq	2e4b4 <error@@Base+0xb24>
   2e438:	sub	r1, r4, r1
   2e43c:	cmp	r1, r3
   2e440:	popcs	{r4, r5, r6, r7, r8, pc}
   2e444:	tst	r1, #3
   2e448:	beq	2e47c <error@@Base+0xaec>
   2e44c:	mvn	r3, r1
   2e450:	cmp	r4, r3
   2e454:	pophi	{r4, r5, r6, r7, r8, pc}
   2e458:	add	r1, r4, r1
   2e45c:	mvn	r3, r1
   2e460:	b	2e474 <error@@Base+0xae4>
   2e464:	cmp	r3, r4
   2e468:	add	r1, r4, r1
   2e46c:	sub	r3, r3, r4
   2e470:	popcc	{r4, r5, r6, r7, r8, pc}
   2e474:	tst	r1, #3
   2e478:	bne	2e464 <error@@Base+0xad4>
   2e47c:	lsr	r1, r1, #2
   2e480:	cmp	r5, r1
   2e484:	popls	{r4, r5, r6, r7, r8, pc}
   2e488:	ldr	r0, [r6, #12]
   2e48c:	mov	lr, #1
   2e490:	lsr	r2, r1, #5
   2e494:	and	ip, r1, #31
   2e498:	ldr	r3, [r0, r2, lsl #2]
   2e49c:	add	r1, r1, r4
   2e4a0:	orr	r3, r3, lr, lsl ip
   2e4a4:	cmp	r1, r5
   2e4a8:	str	r3, [r0, r2, lsl #2]
   2e4ac:	bcc	2e490 <error@@Base+0xb00>
   2e4b0:	pop	{r4, r5, r6, r7, r8, pc}
   2e4b4:	cmp	r3, #0
   2e4b8:	popeq	{r4, r5, r6, r7, r8, pc}
   2e4bc:	b	2e480 <error@@Base+0xaf0>
   2e4c0:	lsls	r3, r5, #1
   2e4c4:	beq	2e41c <error@@Base+0xa8c>
   2e4c8:	mov	r3, r0
   2e4cc:	b	2e3ec <error@@Base+0xa5c>
   2e4d0:	strdeq	r5, [r7], -ip
   2e4d4:	andeq	r5, r4, ip, lsr #19
   2e4d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e4dc:	sub	sp, sp, #52	; 0x34
   2e4e0:	ldr	r6, [pc, #264]	; 2e5f0 <error@@Base+0xc60>
   2e4e4:	mov	r5, r0
   2e4e8:	add	r0, sp, #40	; 0x28
   2e4ec:	ldr	ip, [r6]
   2e4f0:	mov	sl, r2
   2e4f4:	mov	fp, r3
   2e4f8:	str	ip, [sp, #44]	; 0x2c
   2e4fc:	mov	r9, r1
   2e500:	ldr	r8, [sp, #96]	; 0x60
   2e504:	bl	14a04 <time@plt>
   2e508:	add	r0, sp, #40	; 0x28
   2e50c:	bl	14dc4 <gmtime@plt>
   2e510:	ldr	r1, [pc, #220]	; 2e5f4 <error@@Base+0xc64>
   2e514:	mov	r4, r0
   2e518:	ldr	r0, [r0, #20]
   2e51c:	bl	416ac <mkdtemp@@Base+0x22fc>
   2e520:	ldr	r3, [sp, #92]	; 0x5c
   2e524:	str	fp, [sp, #28]
   2e528:	str	r3, [sp, #36]	; 0x24
   2e52c:	ldr	r3, [sp, #88]	; 0x58
   2e530:	str	sl, [sp, #24]
   2e534:	str	r3, [sp, #32]
   2e538:	str	r9, [sp, #20]
   2e53c:	ldr	r3, [r4]
   2e540:	mov	r1, #1
   2e544:	str	r3, [sp, #16]
   2e548:	ldr	r3, [r4, #4]
   2e54c:	str	r3, [sp, #12]
   2e550:	ldr	r3, [r4, #8]
   2e554:	str	r3, [sp, #8]
   2e558:	ldr	r3, [r4, #12]
   2e55c:	str	r3, [sp, #4]
   2e560:	mov	r7, r0
   2e564:	ldr	r0, [r4, #16]
   2e568:	bl	416ac <mkdtemp@@Base+0x22fc>
   2e56c:	mov	r3, r7
   2e570:	ldr	r2, [pc, #128]	; 2e5f8 <error@@Base+0xc68>
   2e574:	mov	r1, #1
   2e578:	str	r0, [sp]
   2e57c:	mov	r0, r5
   2e580:	bl	14ad0 <__fprintf_chk@plt>
   2e584:	cmp	r0, #0
   2e588:	blt	2e5e4 <error@@Base+0xc54>
   2e58c:	mov	r1, r8
   2e590:	mov	r0, r5
   2e594:	bl	14770 <BN_print_fp@plt>
   2e598:	cmp	r0, #0
   2e59c:	ble	2e5e4 <error@@Base+0xc54>
   2e5a0:	ldr	r2, [pc, #84]	; 2e5fc <error@@Base+0xc6c>
   2e5a4:	mov	r1, #1
   2e5a8:	mov	r0, r5
   2e5ac:	bl	14ad0 <__fprintf_chk@plt>
   2e5b0:	mov	r4, r0
   2e5b4:	mov	r0, r5
   2e5b8:	bl	14680 <fflush@plt>
   2e5bc:	cmp	r4, #0
   2e5c0:	movgt	r0, #0
   2e5c4:	movle	r0, #1
   2e5c8:	bl	417a0 <mkdtemp@@Base+0x23f0>
   2e5cc:	ldr	r2, [sp, #44]	; 0x2c
   2e5d0:	ldr	r3, [r6]
   2e5d4:	cmp	r2, r3
   2e5d8:	bne	2e5ec <error@@Base+0xc5c>
   2e5dc:	add	sp, sp, #52	; 0x34
   2e5e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e5e4:	mvn	r0, #0
   2e5e8:	b	2e5cc <error@@Base+0xc3c>
   2e5ec:	bl	14aac <__stack_chk_fail@plt>
   2e5f0:	andeq	r4, r7, r0, asr #19
   2e5f4:	andeq	r0, r0, ip, ror #14
   2e5f8:			; <UNDEFINED> instruction: 0x000459bc
   2e5fc:	andeq	r2, r4, r4, asr sl
   2e600:	ldr	r3, [pc, #216]	; 2e6e0 <error@@Base+0xd50>
   2e604:	push	{r4, r5, r6, r7, lr}
   2e608:	asr	r7, r0, #31
   2e60c:	smull	r2, r5, r3, r0
   2e610:	ldr	r4, [pc, #204]	; 2e6e4 <error@@Base+0xd54>
   2e614:	add	r5, r5, r0
   2e618:	mov	r6, r0
   2e61c:	rsb	r5, r7, r5, asr #5
   2e620:	sub	sp, sp, #20
   2e624:	smull	r2, r3, r3, r5
   2e628:	smull	r2, r4, r4, r6
   2e62c:	add	r3, r3, r5
   2e630:	asr	r0, r5, #31
   2e634:	mov	r1, #60	; 0x3c
   2e638:	rsb	r0, r0, r3, asr #5
   2e63c:	bl	4178c <mkdtemp@@Base+0x23dc>
   2e640:	add	r4, r4, r6
   2e644:	ldr	r3, [pc, #156]	; 2e6e8 <error@@Base+0xd58>
   2e648:	rsb	r4, r7, r4, asr #11
   2e64c:	mov	r1, #24
   2e650:	smull	r2, r3, r3, r4
   2e654:	asr	r2, r4, #31
   2e658:	sub	r5, r5, r0
   2e65c:	rsb	r0, r2, r3, asr #2
   2e660:	bl	4178c <mkdtemp@@Base+0x23dc>
   2e664:	ldr	r3, [pc, #128]	; 2e6ec <error@@Base+0xd5c>
   2e668:	cmp	r6, r3
   2e66c:	sub	r0, r4, r0
   2e670:	ble	2e6b4 <error@@Base+0xd24>
   2e674:	ldr	r3, [pc, #116]	; 2e6f0 <error@@Base+0xd60>
   2e678:	ldr	r2, [pc, #116]	; 2e6f4 <error@@Base+0xd64>
   2e67c:	str	r0, [sp, #8]
   2e680:	smull	r1, r3, r3, r6
   2e684:	str	r5, [sp, #12]
   2e688:	add	r6, r3, r6
   2e68c:	mov	r3, #128	; 0x80
   2e690:	rsb	r7, r7, r6, asr #16
   2e694:	mov	r1, r3
   2e698:	stm	sp, {r2, r7}
   2e69c:	ldr	r0, [pc, #84]	; 2e6f8 <error@@Base+0xd68>
   2e6a0:	mov	r2, #1
   2e6a4:	bl	14914 <__snprintf_chk@plt>
   2e6a8:	ldr	r0, [pc, #72]	; 2e6f8 <error@@Base+0xd68>
   2e6ac:	add	sp, sp, #20
   2e6b0:	pop	{r4, r5, r6, r7, pc}
   2e6b4:	ldr	r2, [pc, #64]	; 2e6fc <error@@Base+0xd6c>
   2e6b8:	mov	r3, #128	; 0x80
   2e6bc:	stmib	sp, {r0, r5}
   2e6c0:	str	r2, [sp]
   2e6c4:	mov	r1, r3
   2e6c8:	mov	r2, #1
   2e6cc:	ldr	r0, [pc, #36]	; 2e6f8 <error@@Base+0xd68>
   2e6d0:	bl	14914 <__snprintf_chk@plt>
   2e6d4:	ldr	r0, [pc, #28]	; 2e6f8 <error@@Base+0xd68>
   2e6d8:	add	sp, sp, #20
   2e6dc:	pop	{r4, r5, r6, r7, pc}
   2e6e0:	stmhi	r8, {r0, r3, r7, fp, pc}
   2e6e4:			; <UNDEFINED> instruction: 0x91a2b3c5
   2e6e8:	bcs	fead919c <stderr@@GLIBC_2.4+0xfea6413c>
   2e6ec:	andeq	r5, r1, pc, ror r1
   2e6f0:	eorgt	r4, lr, #29360128	; 0x1c00000
   2e6f4:	andeq	r5, r4, r8, ror #19
   2e6f8:	andeq	r5, r7, ip, lsl #10
   2e6fc:	andeq	r5, r4, ip, ror #19
   2e700:	push	{r4, r5, r6, r7, r8, lr}
   2e704:	sub	sp, sp, #4096	; 0x1000
   2e708:	ldr	r4, [pc, #340]	; 2e864 <error@@Base+0xed4>
   2e70c:	sub	sp, sp, #16
   2e710:	add	lr, sp, #4096	; 0x1000
   2e714:	ldr	r2, [pc, #332]	; 2e868 <error@@Base+0xed8>
   2e718:	ldr	ip, [r4]
   2e71c:	add	lr, lr, #12
   2e720:	mov	r3, #4096	; 0x1000
   2e724:	str	r0, [sp, #4]
   2e728:	str	r2, [sp]
   2e72c:	mov	r5, r0
   2e730:	mov	r6, r1
   2e734:	add	r0, sp, #12
   2e738:	mov	r1, r3
   2e73c:	mov	r2, #1
   2e740:	str	ip, [lr]
   2e744:	bl	14914 <__snprintf_chk@plt>
   2e748:	cmn	r0, #1
   2e74c:	cmpne	r0, #4096	; 0x1000
   2e750:	bge	2e7e0 <error@@Base+0xe50>
   2e754:	add	r0, sp, #12
   2e758:	bl	3f39c <mkstemp64@@Base>
   2e75c:	cmn	r0, #1
   2e760:	mov	r7, r0
   2e764:	beq	2e840 <error@@Base+0xeb0>
   2e768:	ldr	r1, [pc, #252]	; 2e86c <error@@Base+0xedc>
   2e76c:	bl	1492c <fdopen@plt>
   2e770:	subs	r8, r0, #0
   2e774:	beq	2e7ec <error@@Base+0xe5c>
   2e778:	mov	r3, r6
   2e77c:	ldr	r2, [pc, #236]	; 2e870 <error@@Base+0xee0>
   2e780:	mov	r1, #1
   2e784:	bl	14ad0 <__fprintf_chk@plt>
   2e788:	cmp	r0, #0
   2e78c:	ble	2e7a0 <error@@Base+0xe10>
   2e790:	mov	r0, r8
   2e794:	bl	14260 <fclose@plt>
   2e798:	cmp	r0, #0
   2e79c:	beq	2e818 <error@@Base+0xe88>
   2e7a0:	bl	14f14 <__errno_location@plt>
   2e7a4:	ldr	r0, [r0]
   2e7a8:	bl	140a4 <strerror@plt>
   2e7ac:	mov	r1, r5
   2e7b0:	mov	r2, r0
   2e7b4:	ldr	r0, [pc, #184]	; 2e874 <error@@Base+0xee4>
   2e7b8:	bl	2da24 <error@@Base+0x94>
   2e7bc:	add	r3, sp, #4096	; 0x1000
   2e7c0:	add	r3, r3, #12
   2e7c4:	ldr	r2, [r3]
   2e7c8:	ldr	r3, [r4]
   2e7cc:	cmp	r2, r3
   2e7d0:	bne	2e860 <error@@Base+0xed0>
   2e7d4:	add	sp, sp, #4096	; 0x1000
   2e7d8:	add	sp, sp, #16
   2e7dc:	pop	{r4, r5, r6, r7, r8, pc}
   2e7e0:	ldr	r0, [pc, #144]	; 2e878 <error@@Base+0xee8>
   2e7e4:	bl	2da24 <error@@Base+0x94>
   2e7e8:	b	2e7bc <error@@Base+0xe2c>
   2e7ec:	bl	14f14 <__errno_location@plt>
   2e7f0:	ldr	r0, [r0]
   2e7f4:	bl	140a4 <strerror@plt>
   2e7f8:	mov	r1, r0
   2e7fc:	ldr	r0, [pc, #120]	; 2e87c <error@@Base+0xeec>
   2e800:	bl	2da24 <error@@Base+0x94>
   2e804:	add	r0, sp, #12
   2e808:	bl	14734 <unlink@plt>
   2e80c:	mov	r0, r7
   2e810:	bl	14980 <close@plt>
   2e814:	b	2e7bc <error@@Base+0xe2c>
   2e818:	add	r0, sp, #12
   2e81c:	mov	r1, r5
   2e820:	bl	14254 <rename@plt>
   2e824:	cmp	r0, #0
   2e828:	bne	2e7a0 <error@@Base+0xe10>
   2e82c:	mov	r2, r5
   2e830:	mov	r1, r6
   2e834:	ldr	r0, [pc, #68]	; 2e880 <error@@Base+0xef0>
   2e838:	bl	2db84 <error@@Base+0x1f4>
   2e83c:	b	2e7bc <error@@Base+0xe2c>
   2e840:	bl	14f14 <__errno_location@plt>
   2e844:	ldr	r0, [r0]
   2e848:	bl	140a4 <strerror@plt>
   2e84c:	add	r1, sp, #12
   2e850:	mov	r2, r0
   2e854:	ldr	r0, [pc, #40]	; 2e884 <error@@Base+0xef4>
   2e858:	bl	2da24 <error@@Base+0x94>
   2e85c:	b	2e7bc <error@@Base+0xe2c>
   2e860:	bl	14aac <__stack_chk_fail@plt>
   2e864:	andeq	r4, r7, r0, asr #19
   2e868:	strdeq	r5, [r4], -r4
   2e86c:	andeq	r2, r4, r4, lsr #17
   2e870:	andeq	r5, r4, r0, ror #20
   2e874:	andeq	r5, r4, ip, lsl #21
   2e878:	andeq	r5, r4, r4, lsl #20
   2e87c:	andeq	r5, r4, r0, asr #20
   2e880:	andeq	r5, r4, r8, ror #20
   2e884:	andeq	r5, r4, r0, lsr sl
   2e888:	push	{r4, r5, r6, r7, lr}
   2e88c:	sub	sp, sp, #8256	; 0x2040
   2e890:	ldr	r7, [pc, #156]	; 2e934 <error@@Base+0xfa4>
   2e894:	sub	sp, sp, #52	; 0x34
   2e898:	add	ip, sp, #8256	; 0x2040
   2e89c:	mov	r2, #0
   2e8a0:	ldr	r3, [r7]
   2e8a4:	add	ip, ip, #44	; 0x2c
   2e8a8:	mov	r1, r2
   2e8ac:	mov	r5, r0
   2e8b0:	str	r3, [ip]
   2e8b4:	bl	145cc <fseek@plt>
   2e8b8:	subs	r4, r0, #0
   2e8bc:	ldreq	r6, [pc, #116]	; 2e938 <error@@Base+0xfa8>
   2e8c0:	beq	2e8cc <error@@Base+0xf3c>
   2e8c4:	b	2e920 <error@@Base+0xf90>
   2e8c8:	add	r4, r4, #1
   2e8cc:	mov	r2, r5
   2e8d0:	mov	r1, r6
   2e8d4:	add	r0, sp, #4
   2e8d8:	bl	1426c <fgets@plt>
   2e8dc:	cmp	r0, #0
   2e8e0:	bne	2e8c8 <error@@Base+0xf38>
   2e8e4:	mov	r0, r5
   2e8e8:	bl	14218 <rewind@plt>
   2e8ec:	mov	r1, r4
   2e8f0:	ldr	r0, [pc, #68]	; 2e93c <error@@Base+0xfac>
   2e8f4:	bl	2dad4 <error@@Base+0x144>
   2e8f8:	add	r3, sp, #8256	; 0x2040
   2e8fc:	add	r3, r3, #44	; 0x2c
   2e900:	ldr	r2, [r3]
   2e904:	ldr	r3, [r7]
   2e908:	mov	r0, r4
   2e90c:	cmp	r2, r3
   2e910:	bne	2e930 <error@@Base+0xfa0>
   2e914:	add	sp, sp, #8256	; 0x2040
   2e918:	add	sp, sp, #52	; 0x34
   2e91c:	pop	{r4, r5, r6, r7, pc}
   2e920:	ldr	r0, [pc, #24]	; 2e940 <error@@Base+0xfb0>
   2e924:	bl	2dad4 <error@@Base+0x144>
   2e928:	mvn	r4, #0
   2e92c:	b	2e8f8 <error@@Base+0xf68>
   2e930:	bl	14aac <__stack_chk_fail@plt>
   2e934:	andeq	r4, r7, r0, asr #19
   2e938:	andeq	r2, r0, r5, rrx
   2e93c:	ldrdeq	r5, [r4], -r4
   2e940:			; <UNDEFINED> instruction: 0x00045ab8
   2e944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e948:	sub	r4, r1, #8
   2e94c:	ldr	lr, [pc, #1416]	; 2eedc <error@@Base+0x154c>
   2e950:	ldr	r8, [pc, #1416]	; 2eee0 <error@@Base+0x1550>
   2e954:	sub	sp, sp, #52	; 0x34
   2e958:	ldr	lr, [lr]
   2e95c:	cmp	r1, #0
   2e960:	cmpne	r4, #119	; 0x77
   2e964:	str	r0, [sp, #20]
   2e968:	str	r2, [sp, #24]
   2e96c:	str	lr, [sp, #44]	; 0x2c
   2e970:	str	r1, [r8, #144]	; 0x90
   2e974:	bhi	2eeac <error@@Base+0x151c>
   2e978:	mov	r6, r3
   2e97c:	ldr	r3, [sp, #24]
   2e980:	cmp	r3, #65536	; 0x10000
   2e984:	bhi	2ee94 <error@@Base+0x1504>
   2e988:	ldr	r3, [sp, #24]
   2e98c:	cmp	r3, #512	; 0x200
   2e990:	bcc	2ee7c <error@@Base+0x14ec>
   2e994:	ldr	r3, [sp, #24]
   2e998:	cmp	r1, #127	; 0x7f
   2e99c:	sub	r5, r3, #1
   2e9a0:	mov	ip, r1
   2e9a4:	mul	r2, r5, r5
   2e9a8:	lsr	r2, r2, #2
   2e9ac:	str	r2, [r8, #148]	; 0x94
   2e9b0:	bhi	2edfc <error@@Base+0x146c>
   2e9b4:	cmp	r2, r1, lsl #18
   2e9b8:	bls	2ec70 <error@@Base+0x12e0>
   2e9bc:	cmp	r1, #0
   2e9c0:	bne	2ee1c <error@@Base+0x148c>
   2e9c4:	mov	r1, #4
   2e9c8:	mov	r0, #1024	; 0x400
   2e9cc:	bl	2fc18 <error@@Base+0x2288>
   2e9d0:	mov	r4, #32768	; 0x8000
   2e9d4:	mov	r1, #4
   2e9d8:	str	r4, [r8, #156]	; 0x9c
   2e9dc:	str	r0, [r8, #152]	; 0x98
   2e9e0:	mov	r0, #1024	; 0x400
   2e9e4:	bl	2fc18 <error@@Base+0x2288>
   2e9e8:	str	r4, [r8, #164]	; 0xa4
   2e9ec:	ldr	r4, [r8, #148]	; 0x94
   2e9f0:	str	r0, [r8, #160]	; 0xa0
   2e9f4:	b	2ea00 <error@@Base+0x1070>
   2e9f8:	mov	r4, r3
   2e9fc:	str	r3, [r8, #148]	; 0x94
   2ea00:	mov	r1, #4
   2ea04:	mov	r0, r4
   2ea08:	bl	14314 <calloc@plt>
   2ea0c:	sub	r3, r4, #65536	; 0x10000
   2ea10:	cmp	r0, #0
   2ea14:	str	r0, [r8, #12]
   2ea18:	beq	2e9f8 <error@@Base+0x1068>
   2ea1c:	lsl	r2, r4, #5
   2ea20:	mov	r3, #0
   2ea24:	lsl	r4, r4, #6
   2ea28:	str	r3, [r8]
   2ea2c:	str	r2, [r8, #8]
   2ea30:	str	r4, [r8, #168]	; 0xa8
   2ea34:	bl	14890 <BN_new@plt>
   2ea38:	subs	r3, r0, #0
   2ea3c:	str	r3, [sp, #28]
   2ea40:	beq	2eec4 <error@@Base+0x1534>
   2ea44:	bl	14890 <BN_new@plt>
   2ea48:	cmp	r0, #0
   2ea4c:	str	r0, [r8, #4]
   2ea50:	beq	2eec4 <error@@Base+0x1534>
   2ea54:	cmp	r6, #0
   2ea58:	beq	2ee3c <error@@Base+0x14ac>
   2ea5c:	mov	r1, r6
   2ea60:	bl	14428 <BN_copy@plt>
   2ea64:	cmp	r0, #0
   2ea68:	beq	2eecc <error@@Base+0x153c>
   2ea6c:	mov	r1, #0
   2ea70:	ldr	r0, [r8, #4]
   2ea74:	bl	14adc <BN_set_bit@plt>
   2ea78:	cmp	r0, #0
   2ea7c:	beq	2eed4 <error@@Base+0x1544>
   2ea80:	add	r0, sp, #36	; 0x24
   2ea84:	bl	14a04 <time@plt>
   2ea88:	add	r0, sp, #36	; 0x24
   2ea8c:	bl	148a8 <ctime@plt>
   2ea90:	mov	r3, r5
   2ea94:	ldr	r2, [r8, #168]	; 0xa8
   2ea98:	mov	r1, r0
   2ea9c:	ldr	r0, [pc, #1088]	; 2eee4 <error@@Base+0x1554>
   2eaa0:	bl	2da24 <error@@Base+0x94>
   2eaa4:	ldr	r0, [r8, #4]
   2eaa8:	bl	149ec <BN_bn2hex@plt>
   2eaac:	mov	r1, r0
   2eab0:	ldr	r0, [pc, #1072]	; 2eee8 <error@@Base+0x1558>
   2eab4:	bl	2db2c <error@@Base+0x19c>
   2eab8:	ldr	fp, [r8, #156]	; 0x9c
   2eabc:	cmp	fp, #0
   2eac0:	beq	2eb44 <error@@Base+0x11b4>
   2eac4:	mov	r3, #0
   2eac8:	mov	r4, #1
   2eacc:	b	2eae0 <error@@Base+0x1150>
   2ead0:	ldr	fp, [r8, #156]	; 0x9c
   2ead4:	mov	r3, r5
   2ead8:	cmp	fp, r5
   2eadc:	bls	2eb44 <error@@Base+0x11b4>
   2eae0:	ldr	ip, [r8, #152]	; 0x98
   2eae4:	lsr	r1, r3, #5
   2eae8:	and	r2, r3, #31
   2eaec:	ldr	r1, [ip, r1, lsl #2]
   2eaf0:	add	r5, r3, #1
   2eaf4:	ands	r2, r1, r4, lsl r2
   2eaf8:	bne	2ead0 <error@@Base+0x1140>
   2eafc:	lsl	r0, r3, #1
   2eb00:	add	r3, r5, r5, lsl #1
   2eb04:	cmp	fp, r3
   2eb08:	add	r0, r0, #3
   2eb0c:	bls	2eb30 <error@@Base+0x11a0>
   2eb10:	lsr	r1, r3, #5
   2eb14:	and	lr, r3, #31
   2eb18:	ldr	r2, [ip, r1, lsl #2]
   2eb1c:	add	r3, r3, r0
   2eb20:	orr	r2, r2, r4, lsl lr
   2eb24:	cmp	r3, fp
   2eb28:	str	r2, [ip, r1, lsl #2]
   2eb2c:	bcc	2eb10 <error@@Base+0x1180>
   2eb30:	bl	2e398 <error@@Base+0xa08>
   2eb34:	ldr	fp, [r8, #156]	; 0x9c
   2eb38:	mov	r3, r5
   2eb3c:	cmp	fp, r5
   2eb40:	bhi	2eae0 <error@@Base+0x1150>
   2eb44:	ldr	r3, [pc, #928]	; 2eeec <error@@Base+0x155c>
   2eb48:	ldr	r4, [r8, #160]	; 0xa0
   2eb4c:	mov	sl, r3
   2eb50:	mov	r7, #1
   2eb54:	str	r3, [r8, #172]	; 0xac
   2eb58:	cmp	fp, #0
   2eb5c:	ldr	r9, [r8, #164]	; 0xa4
   2eb60:	beq	2ebfc <error@@Base+0x126c>
   2eb64:	ldr	r3, [r8, #152]	; 0x98
   2eb68:	str	sl, [sp, #16]
   2eb6c:	mov	r6, #0
   2eb70:	mov	sl, r3
   2eb74:	b	2eb84 <error@@Base+0x11f4>
   2eb78:	add	r6, r6, #1
   2eb7c:	cmp	r6, fp
   2eb80:	beq	2ebf8 <error@@Base+0x1268>
   2eb84:	lsr	r1, r6, #5
   2eb88:	and	r2, r6, #31
   2eb8c:	ldr	r1, [sl, r1, lsl #2]
   2eb90:	ands	r3, r1, r7, lsl r2
   2eb94:	bne	2eb78 <error@@Base+0x11e8>
   2eb98:	lsl	r5, r6, #1
   2eb9c:	add	r5, r5, #3
   2eba0:	mov	r1, r5
   2eba4:	ldr	r0, [sp, #16]
   2eba8:	bl	41040 <mkdtemp@@Base+0x1c90>
   2ebac:	cmp	r1, #0
   2ebb0:	beq	2ebc4 <error@@Base+0x1234>
   2ebb4:	sub	r1, r5, r1
   2ebb8:	tst	r1, #1
   2ebbc:	addne	r1, r1, r5
   2ebc0:	lsr	r1, r1, #1
   2ebc4:	cmp	r9, r1
   2ebc8:	bls	2eb78 <error@@Base+0x11e8>
   2ebcc:	lsr	r2, r1, #5
   2ebd0:	and	r0, r1, #31
   2ebd4:	ldr	r3, [r4, r2, lsl #2]
   2ebd8:	add	r1, r1, r5
   2ebdc:	orr	r3, r3, r7, lsl r0
   2ebe0:	cmp	r1, r9
   2ebe4:	str	r3, [r4, r2, lsl #2]
   2ebe8:	bcc	2ebcc <error@@Base+0x123c>
   2ebec:	add	r6, r6, #1
   2ebf0:	cmp	r6, fp
   2ebf4:	bne	2eb84 <error@@Base+0x11f4>
   2ebf8:	ldr	sl, [sp, #16]
   2ebfc:	cmp	r9, #0
   2ec00:	beq	2ec44 <error@@Base+0x12b4>
   2ec04:	mov	r5, #0
   2ec08:	mov	r0, sl
   2ec0c:	lsr	r2, r5, #5
   2ec10:	and	r3, r5, #31
   2ec14:	ldr	r2, [r4, r2, lsl #2]
   2ec18:	ands	r3, r2, r7, lsl r3
   2ec1c:	bne	2ec30 <error@@Base+0x12a0>
   2ec20:	add	r0, r0, r5, lsl #1
   2ec24:	bl	2e398 <error@@Base+0xa08>
   2ec28:	ldr	r4, [r8, #160]	; 0xa0
   2ec2c:	ldr	r0, [r8, #172]	; 0xac
   2ec30:	ldr	r3, [r8, #164]	; 0xa4
   2ec34:	add	r5, r5, #1
   2ec38:	cmp	r3, r5
   2ec3c:	bhi	2ec0c <error@@Base+0x127c>
   2ec40:	mov	sl, r0
   2ec44:	mov	r2, #4096	; 0x1000
   2ec48:	mov	r1, #0
   2ec4c:	mov	r0, r4
   2ec50:	bl	14368 <memset@plt>
   2ec54:	ldr	r3, [pc, #660]	; 2eef0 <error@@Base+0x1560>
   2ec58:	add	sl, sl, #65536	; 0x10000
   2ec5c:	cmp	sl, r3
   2ec60:	str	sl, [r8, #172]	; 0xac
   2ec64:	bhi	2ec90 <error@@Base+0x1300>
   2ec68:	ldr	fp, [r8, #156]	; 0x9c
   2ec6c:	b	2eb58 <error@@Base+0x11c8>
   2ec70:	lsl	r2, r2, #2
   2ec74:	mov	r1, ip
   2ec78:	ldr	r0, [pc, #628]	; 2eef4 <error@@Base+0x1564>
   2ec7c:	bl	2da24 <error@@Base+0x94>
   2ec80:	ldr	r3, [r8, #144]	; 0x90
   2ec84:	lsl	r3, r3, #18
   2ec88:	str	r3, [r8, #148]	; 0x94
   2ec8c:	b	2e9c4 <error@@Base+0x1034>
   2ec90:	add	r0, sp, #40	; 0x28
   2ec94:	bl	14a04 <time@plt>
   2ec98:	add	r0, sp, #40	; 0x28
   2ec9c:	bl	148a8 <ctime@plt>
   2eca0:	ldr	r1, [sp, #36]	; 0x24
   2eca4:	mov	r4, r0
   2eca8:	ldr	r0, [sp, #40]	; 0x28
   2ecac:	bl	41748 <mkdtemp@@Base+0x2398>
   2ecb0:	mov	r1, r4
   2ecb4:	ldr	r2, [r8]
   2ecb8:	mov	r4, r0
   2ecbc:	asr	r5, r0, #31
   2ecc0:	ldr	r0, [pc, #560]	; 2eef8 <error@@Base+0x1568>
   2ecc4:	strd	r4, [sp]
   2ecc8:	bl	2da24 <error@@Base+0x94>
   2eccc:	ldr	r7, [r8, #8]
   2ecd0:	cmp	r7, #0
   2ecd4:	beq	2ee5c <error@@Base+0x14cc>
   2ecd8:	mov	r7, #0
   2ecdc:	ldr	r2, [sp, #24]
   2ece0:	ldr	r3, [r8, #12]
   2ece4:	ldr	fp, [pc, #528]	; 2eefc <error@@Base+0x156c>
   2ece8:	ldr	sl, [sp, #28]
   2ecec:	mov	r4, r7
   2ecf0:	mov	r6, #1
   2ecf4:	sub	r9, r2, #2
   2ecf8:	str	r9, [sp, #16]
   2ecfc:	lsr	r2, r4, #5
   2ed00:	and	r5, r4, #31
   2ed04:	ldr	r2, [r3, r2, lsl #2]
   2ed08:	ands	r5, r2, r6, lsl r5
   2ed0c:	bne	2ed7c <error@@Base+0x13ec>
   2ed10:	lsl	r9, r4, #1
   2ed14:	mov	r1, r9
   2ed18:	mov	r0, fp
   2ed1c:	bl	2db2c <error@@Base+0x19c>
   2ed20:	mov	r1, r9
   2ed24:	mov	r0, sl
   2ed28:	bl	14320 <BN_set_word@plt>
   2ed2c:	cmp	r0, #0
   2ed30:	beq	2ee68 <error@@Base+0x14d8>
   2ed34:	ldr	r2, [r8, #4]
   2ed38:	mov	r1, sl
   2ed3c:	mov	r0, sl
   2ed40:	bl	146f8 <BN_add@plt>
   2ed44:	cmp	r0, #0
   2ed48:	beq	2ee70 <error@@Base+0x14e0>
   2ed4c:	ldr	r3, [sp, #16]
   2ed50:	stmib	sp, {r5, sl}
   2ed54:	str	r3, [sp]
   2ed58:	mov	r2, #2
   2ed5c:	ldr	r3, [r8]
   2ed60:	mov	r1, #4
   2ed64:	ldr	r0, [sp, #20]
   2ed68:	bl	2e4d8 <error@@Base+0xb48>
   2ed6c:	cmn	r0, #1
   2ed70:	beq	2edf0 <error@@Base+0x1460>
   2ed74:	ldr	r3, [r8, #12]
   2ed78:	add	r7, r7, #1
   2ed7c:	ldr	r2, [r8, #8]
   2ed80:	add	r4, r4, #1
   2ed84:	cmp	r2, r4
   2ed88:	bhi	2ecfc <error@@Base+0x136c>
   2ed8c:	mov	r5, #0
   2ed90:	add	r0, sp, #40	; 0x28
   2ed94:	str	r3, [sp, #16]
   2ed98:	bl	14a04 <time@plt>
   2ed9c:	ldr	r3, [sp, #16]
   2eda0:	mov	r0, r3
   2eda4:	bl	14548 <free@plt>
   2eda8:	ldr	r0, [r8, #160]	; 0xa0
   2edac:	bl	14548 <free@plt>
   2edb0:	ldr	r0, [r8, #152]	; 0x98
   2edb4:	bl	14548 <free@plt>
   2edb8:	add	r0, sp, #40	; 0x28
   2edbc:	bl	148a8 <ctime@plt>
   2edc0:	mov	r2, r7
   2edc4:	mov	r1, r0
   2edc8:	ldr	r0, [pc, #304]	; 2ef00 <error@@Base+0x1570>
   2edcc:	bl	2da24 <error@@Base+0x94>
   2edd0:	ldr	r3, [pc, #260]	; 2eedc <error@@Base+0x154c>
   2edd4:	ldr	r2, [sp, #44]	; 0x2c
   2edd8:	mov	r0, r5
   2eddc:	ldr	r3, [r3]
   2ede0:	cmp	r2, r3
   2ede4:	bne	2ee78 <error@@Base+0x14e8>
   2ede8:	add	sp, sp, #52	; 0x34
   2edec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2edf0:	mov	r5, r0
   2edf4:	ldr	r3, [r8, #12]
   2edf8:	b	2ed90 <error@@Base+0x1400>
   2edfc:	mov	r2, #127	; 0x7f
   2ee00:	ldr	r0, [pc, #252]	; 2ef04 <error@@Base+0x1574>
   2ee04:	bl	2da24 <error@@Base+0x94>
   2ee08:	ldr	r2, [r8, #148]	; 0x94
   2ee0c:	mov	ip, #127	; 0x7f
   2ee10:	cmp	r2, #33292288	; 0x1fc0000
   2ee14:	str	ip, [r8, #144]	; 0x90
   2ee18:	bls	2ec70 <error@@Base+0x12e0>
   2ee1c:	lsl	r2, r2, #2
   2ee20:	mov	r1, ip
   2ee24:	ldr	r0, [pc, #220]	; 2ef08 <error@@Base+0x1578>
   2ee28:	bl	2da24 <error@@Base+0x94>
   2ee2c:	ldr	r3, [r8, #144]	; 0x90
   2ee30:	lsl	r3, r3, #18
   2ee34:	str	r3, [r8, #148]	; 0x94
   2ee38:	b	2e9c4 <error@@Base+0x1034>
   2ee3c:	mov	r3, #1
   2ee40:	mov	r2, r3
   2ee44:	mov	r1, r5
   2ee48:	bl	14b48 <BN_rand@plt>
   2ee4c:	cmp	r0, #0
   2ee50:	bne	2ea6c <error@@Base+0x10dc>
   2ee54:	ldr	r0, [pc, #176]	; 2ef0c <error@@Base+0x157c>
   2ee58:	bl	2bb40 <fputs@plt+0x16bb4>
   2ee5c:	ldr	r3, [r8, #12]
   2ee60:	mov	r5, r7
   2ee64:	b	2ed90 <error@@Base+0x1400>
   2ee68:	ldr	r0, [pc, #160]	; 2ef10 <error@@Base+0x1580>
   2ee6c:	bl	2bb40 <fputs@plt+0x16bb4>
   2ee70:	ldr	r0, [pc, #156]	; 2ef14 <error@@Base+0x1584>
   2ee74:	bl	2bb40 <fputs@plt+0x16bb4>
   2ee78:	bl	14aac <__stack_chk_fail@plt>
   2ee7c:	mov	r1, r3
   2ee80:	mov	r2, #512	; 0x200
   2ee84:	ldr	r0, [pc, #140]	; 2ef18 <error@@Base+0x1588>
   2ee88:	bl	2d990 <error@@Base>
   2ee8c:	mvn	r5, #0
   2ee90:	b	2edd0 <error@@Base+0x1440>
   2ee94:	mov	r1, r3
   2ee98:	mov	r2, #65536	; 0x10000
   2ee9c:	ldr	r0, [pc, #120]	; 2ef1c <error@@Base+0x158c>
   2eea0:	bl	2d990 <error@@Base>
   2eea4:	mvn	r5, #0
   2eea8:	b	2edd0 <error@@Base+0x1440>
   2eeac:	mov	r2, #127	; 0x7f
   2eeb0:	mov	r1, #8
   2eeb4:	ldr	r0, [pc, #100]	; 2ef20 <error@@Base+0x1590>
   2eeb8:	bl	2d990 <error@@Base>
   2eebc:	mvn	r5, #0
   2eec0:	b	2edd0 <error@@Base+0x1440>
   2eec4:	ldr	r0, [pc, #88]	; 2ef24 <error@@Base+0x1594>
   2eec8:	bl	2bb40 <fputs@plt+0x16bb4>
   2eecc:	ldr	r0, [pc, #84]	; 2ef28 <error@@Base+0x1598>
   2eed0:	bl	2bb40 <fputs@plt+0x16bb4>
   2eed4:	ldr	r0, [pc, #80]	; 2ef2c <error@@Base+0x159c>
   2eed8:	bl	2bb40 <fputs@plt+0x16bb4>
   2eedc:	andeq	r4, r7, r0, asr #19
   2eee0:	strdeq	r5, [r7], -ip
   2eee4:	andeq	r5, r4, r4, lsl #24
   2eee8:	andeq	r5, r4, r4, lsr #24
   2eeec:	andeq	r0, r1, r3
   2eef0:			; <UNDEFINED> instruction: 0xfffefffe
   2eef4:	andeq	r5, r4, r0, ror fp
   2eef8:	andeq	r5, r4, r8, lsr ip
   2eefc:	andeq	r5, r4, ip, ror #24
   2ef00:	andeq	r5, r4, r8, lsr #25
   2ef04:	andeq	r5, r4, ip, asr #22
   2ef08:	muleq	r4, r8, fp
   2ef0c:	ldrdeq	r5, [r4], -r0
   2ef10:	andeq	r5, r4, r4, lsl #25
   2ef14:	muleq	r4, r8, ip
   2ef18:	andeq	r5, r4, r4, lsr fp
   2ef1c:	andeq	r5, r4, ip, lsl fp
   2ef20:	strdeq	r5, [r4], -r0
   2ef24:	andeq	r5, r4, r0, asr #23
   2ef28:	andeq	r5, r4, r0, ror #23
   2ef2c:	strdeq	r5, [r4], -r0
   2ef30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ef34:	vpush	{d8-d9}
   2ef38:	cmp	r2, #3
   2ef3c:	sub	sp, sp, #100	; 0x64
   2ef40:	str	r2, [sp, #40]	; 0x28
   2ef44:	ldr	r2, [pc, #1908]	; 2f6c0 <error@@Base+0x1d30>
   2ef48:	str	r3, [sp, #56]	; 0x38
   2ef4c:	str	r1, [sp, #68]	; 0x44
   2ef50:	ldr	r2, [r2]
   2ef54:	str	r0, [sp, #16]
   2ef58:	str	r2, [sp, #92]	; 0x5c
   2ef5c:	ldr	fp, [sp, #152]	; 0x98
   2ef60:	ldr	sl, [sp, #156]	; 0x9c
   2ef64:	ldr	r3, [sp, #160]	; 0xa0
   2ef68:	bls	2f674 <error@@Base+0x1ce4>
   2ef6c:	cmp	r3, #0
   2ef70:	addne	r9, r3, sl
   2ef74:	beq	2f610 <error@@Base+0x1c80>
   2ef78:	add	r0, sp, #84	; 0x54
   2ef7c:	bl	14a04 <time@plt>
   2ef80:	bl	14890 <BN_new@plt>
   2ef84:	subs	r3, r0, #0
   2ef88:	str	r3, [sp, #24]
   2ef8c:	beq	2f690 <error@@Base+0x1d00>
   2ef90:	bl	14890 <BN_new@plt>
   2ef94:	subs	r3, r0, #0
   2ef98:	str	r3, [sp, #36]	; 0x24
   2ef9c:	beq	2f690 <error@@Base+0x1d00>
   2efa0:	bl	14944 <BN_CTX_new@plt>
   2efa4:	subs	r3, r0, #0
   2efa8:	str	r3, [sp, #52]	; 0x34
   2efac:	beq	2f6ac <error@@Base+0x1d1c>
   2efb0:	add	r0, sp, #84	; 0x54
   2efb4:	bl	148a8 <ctime@plt>
   2efb8:	ldr	r3, [sp, #56]	; 0x38
   2efbc:	ldr	r2, [sp, #40]	; 0x28
   2efc0:	mov	r1, r0
   2efc4:	ldr	r0, [pc, #1784]	; 2f6c4 <error@@Base+0x1d34>
   2efc8:	bl	2db2c <error@@Base+0x19c>
   2efcc:	cmp	fp, #0
   2efd0:	beq	2f028 <error@@Base+0x1698>
   2efd4:	mov	r3, #0
   2efd8:	ldr	r1, [pc, #1768]	; 2f6c8 <error@@Base+0x1d38>
   2efdc:	mov	r0, fp
   2efe0:	str	r3, [sp, #88]	; 0x58
   2efe4:	bl	147ac <fopen64@plt>
   2efe8:	subs	r4, r0, #0
   2efec:	beq	2f028 <error@@Base+0x1698>
   2eff0:	add	r2, sp, #88	; 0x58
   2eff4:	ldr	r1, [pc, #1744]	; 2f6cc <error@@Base+0x1d3c>
   2eff8:	bl	14f68 <fscanf@plt>
   2effc:	cmp	r0, #0
   2f000:	ble	2f65c <error@@Base+0x1ccc>
   2f004:	ldr	r2, [sp, #88]	; 0x58
   2f008:	mov	r1, fp
   2f00c:	ldr	r0, [pc, #1724]	; 2f6d0 <error@@Base+0x1d40>
   2f010:	bl	2da24 <error@@Base+0x94>
   2f014:	mov	r0, r4
   2f018:	bl	14260 <fclose@plt>
   2f01c:	ldr	r3, [sp, #88]	; 0x58
   2f020:	cmp	sl, r3
   2f024:	movcc	sl, r3
   2f028:	cmn	r9, #1
   2f02c:	beq	2f600 <error@@Base+0x1c70>
   2f030:	mov	r2, r9
   2f034:	mov	r1, sl
   2f038:	ldr	r0, [pc, #1684]	; 2f6d4 <error@@Base+0x1d44>
   2f03c:	bl	2dad4 <error@@Base+0x144>
   2f040:	ldr	r0, [pc, #1680]	; 2f6d8 <error@@Base+0x1d48>
   2f044:	bl	2fbe4 <error@@Base+0x2254>
   2f048:	mvn	r3, #99	; 0x63
   2f04c:	mov	r2, #0
   2f050:	mul	r3, r3, sl
   2f054:	ldr	r6, [pc, #1664]	; 2f6dc <error@@Base+0x1d4c>
   2f058:	mov	r4, r2
   2f05c:	str	r2, [sp, #60]	; 0x3c
   2f060:	str	r3, [sp, #48]	; 0x30
   2f064:	str	r2, [sp, #64]	; 0x40
   2f068:	mov	r5, r0
   2f06c:	ldr	r2, [sp, #16]
   2f070:	ldr	r1, [pc, #1632]	; 2f6d8 <error@@Base+0x1d48>
   2f074:	mov	r0, r5
   2f078:	bl	1426c <fgets@plt>
   2f07c:	cmp	r4, r9
   2f080:	movcs	r3, #0
   2f084:	movcc	r3, #1
   2f088:	cmp	r0, #0
   2f08c:	movne	r0, r3
   2f090:	moveq	r0, #0
   2f094:	cmp	r0, #0
   2f098:	beq	2f4b8 <error@@Base+0x1b28>
   2f09c:	add	r4, r4, #1
   2f0a0:	cmp	r4, sl
   2f0a4:	bls	2f458 <error@@Base+0x1ac8>
   2f0a8:	cmp	fp, #0
   2f0ac:	beq	2f0bc <error@@Base+0x172c>
   2f0b0:	mov	r1, r4
   2f0b4:	mov	r0, fp
   2f0b8:	bl	2e700 <error@@Base+0xd70>
   2f0bc:	bl	32710 <error@@Base+0x4d80>
   2f0c0:	ldr	r8, [r6, #176]	; 0xb0
   2f0c4:	cmp	r8, #0
   2f0c8:	mov	r7, r0
   2f0cc:	str	r0, [sp, #88]	; 0x58
   2f0d0:	streq	r0, [r6, #180]	; 0xb4
   2f0d4:	streq	r0, [r6, #176]	; 0xb0
   2f0d8:	beq	2f1ac <error@@Base+0x181c>
   2f0dc:	ldr	r1, [r6, #180]	; 0xb4
   2f0e0:	bl	41748 <mkdtemp@@Base+0x2398>
   2f0e4:	cmp	r0, #300	; 0x12c
   2f0e8:	blt	2f1ac <error@@Base+0x181c>
   2f0ec:	sub	r3, r4, sl
   2f0f0:	mov	r1, r8
   2f0f4:	mov	r0, r7
   2f0f8:	str	r7, [r6, #180]	; 0xb4
   2f0fc:	vmov	s18, r3
   2f100:	bl	41748 <mkdtemp@@Base+0x2398>
   2f104:	sub	r8, r9, r4
   2f108:	sub	r7, r9, sl
   2f10c:	vcvt.f64.u32	d7, s18
   2f110:	vmov	s13, r0
   2f114:	str	r0, [sp, #20]
   2f118:	add	r0, sp, #88	; 0x58
   2f11c:	vcvt.f64.s32	d6, s13
   2f120:	vdiv.f64	d8, d6, d7
   2f124:	bl	14a04 <time@plt>
   2f128:	cmn	r9, #1
   2f12c:	beq	2f48c <error@@Base+0x1afc>
   2f130:	add	r0, r4, r4, lsl #2
   2f134:	ldr	r3, [sp, #48]	; 0x30
   2f138:	add	r0, r0, r0, lsl #2
   2f13c:	mov	r1, r7
   2f140:	add	r0, r3, r0, lsl #2
   2f144:	bl	40e54 <mkdtemp@@Base+0x1aa4>
   2f148:	vmov	s15, r8
   2f14c:	vcvt.f64.u32	d7, s15
   2f150:	vmul.f64	d7, d7, d8
   2f154:	vcvt.u32.f64	s15, d7
   2f158:	str	r0, [sp, #32]
   2f15c:	vmov	r0, s15
   2f160:	bl	2e600 <error@@Base+0xc70>
   2f164:	bl	2fcc8 <error@@Base+0x2338>
   2f168:	mov	r8, r0
   2f16c:	add	r0, sp, #88	; 0x58
   2f170:	bl	148a8 <ctime@plt>
   2f174:	str	r0, [sp, #28]
   2f178:	ldr	r0, [sp, #20]
   2f17c:	bl	2e600 <error@@Base+0xc70>
   2f180:	ldr	r3, [sp, #32]
   2f184:	str	r8, [sp, #8]
   2f188:	str	r3, [sp]
   2f18c:	ldr	r1, [sp, #28]
   2f190:	mov	r3, r7
   2f194:	vmov	r2, s18
   2f198:	str	r0, [sp, #4]
   2f19c:	ldr	r0, [pc, #1340]	; 2f6e0 <error@@Base+0x1d50>
   2f1a0:	bl	2da24 <error@@Base+0x94>
   2f1a4:	mov	r0, r8
   2f1a8:	bl	14548 <free@plt>
   2f1ac:	mov	r0, r5
   2f1b0:	bl	14710 <strlen@plt>
   2f1b4:	cmp	r0, #13
   2f1b8:	bls	2f448 <error@@Base+0x1ab8>
   2f1bc:	ldrb	r3, [r5]
   2f1c0:	and	r3, r3, #253	; 0xfd
   2f1c4:	cmp	r3, #33	; 0x21
   2f1c8:	beq	2f448 <error@@Base+0x1ab8>
   2f1cc:	add	r3, r5, #14
   2f1d0:	mov	r0, r3
   2f1d4:	add	r1, sp, #80	; 0x50
   2f1d8:	mov	r2, #10
   2f1dc:	str	r3, [sp, #80]	; 0x50
   2f1e0:	bl	14740 <strtoul@plt>
   2f1e4:	add	r1, sp, #80	; 0x50
   2f1e8:	mov	r2, #10
   2f1ec:	str	r0, [sp, #20]
   2f1f0:	ldr	r0, [sp, #80]	; 0x50
   2f1f4:	bl	14740 <strtoul@plt>
   2f1f8:	tst	r0, #1
   2f1fc:	mov	r8, r0
   2f200:	bne	2f468 <error@@Base+0x1ad8>
   2f204:	mov	r2, #10
   2f208:	add	r1, sp, #80	; 0x50
   2f20c:	ldr	r0, [sp, #80]	; 0x50
   2f210:	bl	14740 <strtoul@plt>
   2f214:	mov	r2, #10
   2f218:	add	r1, sp, #80	; 0x50
   2f21c:	str	r0, [sp, #44]	; 0x2c
   2f220:	ldr	r0, [sp, #80]	; 0x50
   2f224:	bl	14740 <strtoul@plt>
   2f228:	add	r1, sp, #80	; 0x50
   2f22c:	mov	r2, #16
   2f230:	mov	r7, r0
   2f234:	ldr	r0, [sp, #80]	; 0x50
   2f238:	bl	14740 <strtoul@plt>
   2f23c:	ldr	r3, [sp, #80]	; 0x50
   2f240:	ldr	r1, [pc, #1180]	; 2f6e4 <error@@Base+0x1d54>
   2f244:	str	r3, [sp, #32]
   2f248:	str	r0, [sp, #28]
   2f24c:	mov	r0, r3
   2f250:	bl	14ce0 <strspn@plt>
   2f254:	ldr	r3, [sp, #32]
   2f258:	add	r0, r3, r0
   2f25c:	ldr	r3, [sp, #20]
   2f260:	str	r0, [sp, #80]	; 0x50
   2f264:	cmp	r3, #5
   2f268:	ldrls	pc, [pc, r3, lsl #2]
   2f26c:	b	2f6b4 <error@@Base+0x1d24>
   2f270:	strdeq	pc, [r2], -ip
   2f274:	strdeq	pc, [r2], -ip
   2f278:	strdeq	pc, [r2], -ip
   2f27c:	strdeq	pc, [r2], -ip
   2f280:	andeq	pc, r2, r8, lsl #5
   2f284:	strdeq	pc, [r2], -ip
   2f288:	mov	r2, #4
   2f28c:	mov	r1, r4
   2f290:	ldr	r0, [pc, #1104]	; 2f6e8 <error@@Base+0x1d58>
   2f294:	bl	2db2c <error@@Base+0x19c>
   2f298:	ldr	r3, [sp, #36]	; 0x24
   2f29c:	ldr	r1, [sp, #80]	; 0x50
   2f2a0:	add	r0, sp, #76	; 0x4c
   2f2a4:	str	r3, [sp, #76]	; 0x4c
   2f2a8:	bl	14650 <BN_hex2bn@plt>
   2f2ac:	cmp	r0, #0
   2f2b0:	beq	2f688 <error@@Base+0x1cf8>
   2f2b4:	mov	r2, #1
   2f2b8:	ldr	r1, [sp, #36]	; 0x24
   2f2bc:	ldr	r0, [sp, #24]
   2f2c0:	bl	140c8 <BN_lshift@plt>
   2f2c4:	cmp	r0, #0
   2f2c8:	beq	2f698 <error@@Base+0x1d08>
   2f2cc:	mov	r1, #1
   2f2d0:	ldr	r0, [sp, #24]
   2f2d4:	bl	14554 <BN_add_word@plt>
   2f2d8:	cmp	r0, #0
   2f2dc:	beq	2f6a4 <error@@Base+0x1d14>
   2f2e0:	add	r7, r7, #1
   2f2e4:	mov	r3, #0
   2f2e8:	str	r3, [sp, #28]
   2f2ec:	ldr	r0, [sp, #24]
   2f2f0:	bl	14458 <BN_num_bits@plt>
   2f2f4:	add	r3, r7, #1
   2f2f8:	cmp	r0, r3
   2f2fc:	bne	2f478 <error@@Base+0x1ae8>
   2f300:	ldr	r3, [pc, #996]	; 2f6ec <error@@Base+0x1d5c>
   2f304:	cmp	r7, r3
   2f308:	bls	2f588 <error@@Base+0x1bf8>
   2f30c:	tst	r8, #4
   2f310:	ldr	r3, [sp, #40]	; 0x28
   2f314:	ldrne	r2, [sp, #44]	; 0x2c
   2f318:	addne	r3, r3, r2
   2f31c:	str	r3, [sp, #20]
   2f320:	ldr	r3, [sp, #28]
   2f324:	cmp	r3, #0
   2f328:	beq	2f548 <error@@Base+0x1bb8>
   2f32c:	ldr	r3, [sp, #56]	; 0x38
   2f330:	ldr	r2, [sp, #28]
   2f334:	cmp	r3, #0
   2f338:	cmpne	r2, r3
   2f33c:	bne	2f570 <error@@Base+0x1be0>
   2f340:	mov	r3, #0
   2f344:	ldr	r2, [sp, #52]	; 0x34
   2f348:	mov	r1, #1
   2f34c:	ldr	r0, [sp, #36]	; 0x24
   2f350:	bl	146ec <BN_is_prime_ex@plt>
   2f354:	ldr	r3, [sp, #60]	; 0x3c
   2f358:	add	r3, r3, #1
   2f35c:	str	r3, [sp, #60]	; 0x3c
   2f360:	cmp	r0, #0
   2f364:	ble	2f5e4 <error@@Base+0x1c54>
   2f368:	ldr	r1, [sp, #40]	; 0x28
   2f36c:	mov	r3, #0
   2f370:	ldr	r2, [sp, #52]	; 0x34
   2f374:	ldr	r0, [sp, #24]
   2f378:	bl	146ec <BN_is_prime_ex@plt>
   2f37c:	mov	r1, r4
   2f380:	cmp	r0, #0
   2f384:	beq	2f5f4 <error@@Base+0x1c64>
   2f388:	ldr	r0, [pc, #864]	; 2f6f0 <error@@Base+0x1d60>
   2f38c:	bl	2dad4 <error@@Base+0x144>
   2f390:	ldr	r1, [sp, #40]	; 0x28
   2f394:	mov	r3, #0
   2f398:	sub	r1, r1, #1
   2f39c:	ldr	r2, [sp, #52]	; 0x34
   2f3a0:	ldr	r0, [sp, #36]	; 0x24
   2f3a4:	bl	146ec <BN_is_prime_ex@plt>
   2f3a8:	mov	r1, r4
   2f3ac:	cmp	r0, #0
   2f3b0:	beq	2f61c <error@@Base+0x1c8c>
   2f3b4:	ldr	r0, [pc, #824]	; 2f6f4 <error@@Base+0x1d64>
   2f3b8:	bl	2dad4 <error@@Base+0x144>
   2f3bc:	ldr	r3, [sp, #24]
   2f3c0:	str	r7, [sp]
   2f3c4:	str	r3, [sp, #8]
   2f3c8:	ldr	r3, [sp, #28]
   2f3cc:	orr	r2, r8, #4
   2f3d0:	str	r3, [sp, #4]
   2f3d4:	mov	r1, #2
   2f3d8:	ldr	r3, [sp, #20]
   2f3dc:	ldr	r0, [sp, #68]	; 0x44
   2f3e0:	bl	2e4d8 <error@@Base+0xb48>
   2f3e4:	cmp	r0, #0
   2f3e8:	bne	2f66c <error@@Base+0x1cdc>
   2f3ec:	ldr	r3, [sp, #64]	; 0x40
   2f3f0:	add	r3, r3, #1
   2f3f4:	str	r3, [sp, #64]	; 0x40
   2f3f8:	b	2f06c <error@@Base+0x16dc>
   2f3fc:	ldr	r2, [sp, #20]
   2f400:	mov	r1, r4
   2f404:	ldr	r0, [pc, #748]	; 2f6f8 <error@@Base+0x1d68>
   2f408:	bl	2db2c <error@@Base+0x19c>
   2f40c:	ldr	r3, [sp, #24]
   2f410:	ldr	r1, [sp, #80]	; 0x50
   2f414:	add	r0, sp, #76	; 0x4c
   2f418:	str	r3, [sp, #76]	; 0x4c
   2f41c:	bl	14650 <BN_hex2bn@plt>
   2f420:	cmp	r0, #0
   2f424:	beq	2f688 <error@@Base+0x1cf8>
   2f428:	mov	r2, #1
   2f42c:	ldr	r1, [sp, #24]
   2f430:	ldr	r0, [sp, #36]	; 0x24
   2f434:	bl	14a40 <BN_rshift@plt>
   2f438:	cmp	r0, #0
   2f43c:	bne	2f2ec <error@@Base+0x195c>
   2f440:	ldr	r0, [pc, #692]	; 2f6fc <error@@Base+0x1d6c>
   2f444:	bl	2bb40 <fputs@plt+0x16bb4>
   2f448:	mov	r1, r4
   2f44c:	ldr	r0, [pc, #684]	; 2f700 <error@@Base+0x1d70>
   2f450:	bl	2db2c <error@@Base+0x19c>
   2f454:	b	2f06c <error@@Base+0x16dc>
   2f458:	mov	r1, r4
   2f45c:	ldr	r0, [pc, #672]	; 2f704 <error@@Base+0x1d74>
   2f460:	bl	2db84 <error@@Base+0x1f4>
   2f464:	b	2f06c <error@@Base+0x16dc>
   2f468:	mov	r1, r4
   2f46c:	ldr	r0, [pc, #660]	; 2f708 <error@@Base+0x1d78>
   2f470:	bl	2db2c <error@@Base+0x19c>
   2f474:	b	2f06c <error@@Base+0x16dc>
   2f478:	mov	r2, r7
   2f47c:	mov	r1, r4
   2f480:	ldr	r0, [pc, #644]	; 2f70c <error@@Base+0x1d7c>
   2f484:	bl	2db2c <error@@Base+0x19c>
   2f488:	b	2f06c <error@@Base+0x16dc>
   2f48c:	add	r0, sp, #88	; 0x58
   2f490:	bl	148a8 <ctime@plt>
   2f494:	mov	r7, r0
   2f498:	ldr	r0, [sp, #20]
   2f49c:	bl	2e600 <error@@Base+0xc70>
   2f4a0:	vmov	r2, s18
   2f4a4:	mov	r1, r7
   2f4a8:	mov	r3, r0
   2f4ac:	ldr	r0, [pc, #604]	; 2f710 <error@@Base+0x1d80>
   2f4b0:	bl	2da24 <error@@Base+0x94>
   2f4b4:	b	2f1ac <error@@Base+0x181c>
   2f4b8:	mov	r4, r0
   2f4bc:	add	r0, sp, #88	; 0x58
   2f4c0:	bl	14a04 <time@plt>
   2f4c4:	mov	r0, r5
   2f4c8:	bl	14548 <free@plt>
   2f4cc:	ldr	r0, [sp, #24]
   2f4d0:	bl	14f80 <BN_free@plt>
   2f4d4:	ldr	r0, [sp, #36]	; 0x24
   2f4d8:	bl	14f80 <BN_free@plt>
   2f4dc:	ldr	r0, [sp, #52]	; 0x34
   2f4e0:	bl	14194 <BN_CTX_free@plt>
   2f4e4:	cmp	fp, #0
   2f4e8:	beq	2f4f4 <error@@Base+0x1b64>
   2f4ec:	mov	r0, fp
   2f4f0:	bl	14734 <unlink@plt>
   2f4f4:	add	r0, sp, #88	; 0x58
   2f4f8:	bl	148a8 <ctime@plt>
   2f4fc:	ldr	r1, [sp, #84]	; 0x54
   2f500:	mov	r5, r0
   2f504:	ldr	r0, [sp, #88]	; 0x58
   2f508:	bl	41748 <mkdtemp@@Base+0x2398>
   2f50c:	mov	r1, r5
   2f510:	ldr	r3, [sp, #60]	; 0x3c
   2f514:	ldr	r2, [sp, #64]	; 0x40
   2f518:	str	r0, [sp]
   2f51c:	ldr	r0, [pc, #496]	; 2f714 <error@@Base+0x1d84>
   2f520:	bl	2da24 <error@@Base+0x94>
   2f524:	ldr	r3, [pc, #404]	; 2f6c0 <error@@Base+0x1d30>
   2f528:	ldr	r2, [sp, #92]	; 0x5c
   2f52c:	mov	r0, r4
   2f530:	ldr	r3, [r3]
   2f534:	cmp	r2, r3
   2f538:	bne	2f6a0 <error@@Base+0x1d10>
   2f53c:	add	sp, sp, #100	; 0x64
   2f540:	vpop	{d8-d9}
   2f544:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f548:	mov	r1, #24
   2f54c:	ldr	r0, [sp, #24]
   2f550:	bl	14764 <BN_mod_word@plt>
   2f554:	cmp	r0, #11
   2f558:	bne	2f59c <error@@Base+0x1c0c>
   2f55c:	ldr	r3, [sp, #56]	; 0x38
   2f560:	bics	r3, r3, #2
   2f564:	mov	r3, #2
   2f568:	str	r3, [sp, #28]
   2f56c:	beq	2f340 <error@@Base+0x19b0>
   2f570:	ldr	r2, [sp, #28]
   2f574:	ldr	r3, [sp, #56]	; 0x38
   2f578:	mov	r1, r4
   2f57c:	ldr	r0, [pc, #404]	; 2f718 <error@@Base+0x1d88>
   2f580:	bl	2db2c <error@@Base+0x19c>
   2f584:	b	2f06c <error@@Base+0x16dc>
   2f588:	mov	r2, r7
   2f58c:	mov	r1, r4
   2f590:	ldr	r0, [pc, #388]	; 2f71c <error@@Base+0x1d8c>
   2f594:	bl	2db2c <error@@Base+0x19c>
   2f598:	b	2f06c <error@@Base+0x16dc>
   2f59c:	mov	r1, #12
   2f5a0:	ldr	r0, [sp, #24]
   2f5a4:	bl	14764 <BN_mod_word@plt>
   2f5a8:	cmp	r0, #5
   2f5ac:	beq	2f628 <error@@Base+0x1c98>
   2f5b0:	mov	r1, #10
   2f5b4:	ldr	r0, [sp, #24]
   2f5b8:	bl	14764 <BN_mod_word@plt>
   2f5bc:	ldr	r3, [sp, #56]	; 0x38
   2f5c0:	bic	r0, r0, #4
   2f5c4:	cmp	r0, #3
   2f5c8:	beq	2f644 <error@@Base+0x1cb4>
   2f5cc:	cmp	r3, #0
   2f5d0:	bne	2f570 <error@@Base+0x1be0>
   2f5d4:	mov	r1, r4
   2f5d8:	ldr	r0, [pc, #320]	; 2f720 <error@@Base+0x1d90>
   2f5dc:	bl	2db2c <error@@Base+0x19c>
   2f5e0:	b	2f06c <error@@Base+0x16dc>
   2f5e4:	mov	r1, r4
   2f5e8:	ldr	r0, [pc, #308]	; 2f724 <error@@Base+0x1d94>
   2f5ec:	bl	2dad4 <error@@Base+0x144>
   2f5f0:	b	2f06c <error@@Base+0x16dc>
   2f5f4:	ldr	r0, [pc, #300]	; 2f728 <error@@Base+0x1d98>
   2f5f8:	bl	2dad4 <error@@Base+0x144>
   2f5fc:	b	2f06c <error@@Base+0x16dc>
   2f600:	mov	r1, sl
   2f604:	ldr	r0, [pc, #288]	; 2f72c <error@@Base+0x1d9c>
   2f608:	bl	2dad4 <error@@Base+0x144>
   2f60c:	b	2f040 <error@@Base+0x16b0>
   2f610:	bl	2e888 <error@@Base+0xef8>
   2f614:	mov	r9, r0
   2f618:	b	2ef78 <error@@Base+0x15e8>
   2f61c:	ldr	r0, [pc, #268]	; 2f730 <error@@Base+0x1da0>
   2f620:	bl	2dad4 <error@@Base+0x144>
   2f624:	b	2f06c <error@@Base+0x16dc>
   2f628:	ldr	r3, [sp, #56]	; 0x38
   2f62c:	cmp	r3, #0
   2f630:	cmpne	r3, #3
   2f634:	mov	r3, #3
   2f638:	str	r3, [sp, #28]
   2f63c:	beq	2f340 <error@@Base+0x19b0>
   2f640:	b	2f570 <error@@Base+0x1be0>
   2f644:	cmp	r3, #5
   2f648:	cmpne	r3, #0
   2f64c:	mov	r3, #5
   2f650:	str	r3, [sp, #28]
   2f654:	beq	2f340 <error@@Base+0x19b0>
   2f658:	b	2f570 <error@@Base+0x1be0>
   2f65c:	mov	r1, fp
   2f660:	ldr	r0, [pc, #204]	; 2f734 <error@@Base+0x1da4>
   2f664:	bl	2da24 <error@@Base+0x94>
   2f668:	b	2f014 <error@@Base+0x1684>
   2f66c:	mvn	r4, #0
   2f670:	b	2f4bc <error@@Base+0x1b2c>
   2f674:	mov	r1, #4
   2f678:	ldr	r0, [pc, #184]	; 2f738 <error@@Base+0x1da8>
   2f67c:	bl	2d990 <error@@Base>
   2f680:	mvn	r4, #0
   2f684:	b	2f524 <error@@Base+0x1b94>
   2f688:	ldr	r0, [pc, #172]	; 2f73c <error@@Base+0x1dac>
   2f68c:	bl	2bb40 <fputs@plt+0x16bb4>
   2f690:	ldr	r0, [pc, #168]	; 2f740 <error@@Base+0x1db0>
   2f694:	bl	2bb40 <fputs@plt+0x16bb4>
   2f698:	ldr	r0, [pc, #164]	; 2f744 <error@@Base+0x1db4>
   2f69c:	bl	2bb40 <fputs@plt+0x16bb4>
   2f6a0:	bl	14aac <__stack_chk_fail@plt>
   2f6a4:	ldr	r0, [pc, #156]	; 2f748 <error@@Base+0x1db8>
   2f6a8:	bl	2bb40 <fputs@plt+0x16bb4>
   2f6ac:	ldr	r0, [pc, #152]	; 2f74c <error@@Base+0x1dbc>
   2f6b0:	bl	2bb40 <fputs@plt+0x16bb4>
   2f6b4:	ldr	r0, [pc, #148]	; 2f750 <error@@Base+0x1dc0>
   2f6b8:	bl	2db2c <error@@Base+0x19c>
   2f6bc:	b	2f2ec <error@@Base+0x195c>
   2f6c0:	andeq	r4, r7, r0, asr #19
   2f6c4:	strdeq	r5, [r4], -r8
   2f6c8:	strdeq	r3, [r4], -r0
   2f6cc:	andeq	r5, r4, r0, ror #20
   2f6d0:	andeq	r5, r4, r0, asr sp
   2f6d4:	muleq	r4, r8, sp
   2f6d8:	andeq	r2, r0, r5, rrx
   2f6dc:	strdeq	r5, [r7], -ip
   2f6e0:	andeq	r5, r4, r4, lsl lr
   2f6e4:	andeq	r2, r4, r0, ror #18
   2f6e8:	andeq	r5, r4, ip, ror lr
   2f6ec:	strdeq	r0, [r0], -lr
   2f6f0:			; <UNDEFINED> instruction: 0x00045fbc
   2f6f4:	strdeq	r5, [r4], -r8
   2f6f8:	ldrdeq	r5, [r4], -r4
   2f6fc:	andeq	r5, r4, r0, ror #29
   2f700:	andeq	r5, r4, r8, asr #28
   2f704:			; <UNDEFINED> instruction: 0x00045dbc
   2f708:	andeq	r5, r4, r4, ror #28
   2f70c:	andeq	r5, r4, r8, lsl #30
   2f710:	strdeq	r5, [r4], -r8
   2f714:	andeq	r6, r4, ip, lsl r0
   2f718:	andeq	r5, r4, r0, asr #30
   2f71c:	andeq	r5, r4, r4, lsr #30
   2f720:	andeq	r5, r4, ip, asr pc
   2f724:	andeq	r5, r4, r8, ror pc
   2f728:	andeq	r5, r4, r4, lsr #31
   2f72c:	andeq	r5, r4, r8, ror sp
   2f730:	andeq	r5, r4, r0, ror #31
   2f734:	andeq	r5, r4, ip, lsr #26
   2f738:	andeq	r5, r4, r4, asr #25
   2f73c:	muleq	r4, r8, lr
   2f740:	andeq	r5, r4, r0, asr #23
   2f744:	andeq	r5, r4, ip, lsr #29
   2f748:	andeq	r5, r4, r0, asr #29
   2f74c:	andeq	r5, r4, r4, ror #25
   2f750:	strdeq	r5, [r4], -r4
   2f754:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f758:	sub	sp, sp, #1040	; 0x410
   2f75c:	ldr	r6, [pc, #896]	; 2fae4 <error@@Base+0x2154>
   2f760:	sub	sp, sp, #4
   2f764:	ands	r2, r1, #8
   2f768:	ldr	r3, [r6]
   2f76c:	mov	r5, r1
   2f770:	mov	r7, r0
   2f774:	str	r3, [sp, #1036]	; 0x40c
   2f778:	and	r4, r1, #1
   2f77c:	beq	2f910 <error@@Base+0x1f80>
   2f780:	ldr	r0, [pc, #864]	; 2fae8 <error@@Base+0x2158>
   2f784:	bl	14284 <getenv@plt>
   2f788:	cmp	r0, #0
   2f78c:	beq	2f880 <error@@Base+0x1ef0>
   2f790:	ldr	r0, [pc, #848]	; 2fae8 <error@@Base+0x2158>
   2f794:	bl	14284 <getenv@plt>
   2f798:	cmp	r0, #0
   2f79c:	beq	2f8d4 <error@@Base+0x1f44>
   2f7a0:	ldr	r0, [pc, #836]	; 2faec <error@@Base+0x215c>
   2f7a4:	bl	14284 <getenv@plt>
   2f7a8:	cmp	r0, #0
   2f7ac:	beq	2f934 <error@@Base+0x1fa4>
   2f7b0:	ldr	r0, [pc, #820]	; 2faec <error@@Base+0x215c>
   2f7b4:	bl	14284 <getenv@plt>
   2f7b8:	ldr	r3, [pc, #816]	; 2faf0 <error@@Base+0x2160>
   2f7bc:	mov	r4, r0
   2f7c0:	ldr	r0, [r3]
   2f7c4:	bl	14680 <fflush@plt>
   2f7c8:	cmp	r0, #0
   2f7cc:	bne	2f94c <error@@Base+0x1fbc>
   2f7d0:	cmp	r4, #0
   2f7d4:	beq	2fadc <error@@Base+0x214c>
   2f7d8:	add	r0, sp, #4
   2f7dc:	bl	14e84 <pipe@plt>
   2f7e0:	cmp	r0, #0
   2f7e4:	blt	2fa94 <error@@Base+0x2104>
   2f7e8:	mov	r1, #0
   2f7ec:	mov	r0, #17
   2f7f0:	bl	3c64c <setlogin@@Base+0x10>
   2f7f4:	mov	r9, r0
   2f7f8:	bl	14cb0 <fork@plt>
   2f7fc:	subs	r8, r0, #0
   2f800:	blt	2fab0 <error@@Base+0x2120>
   2f804:	bne	2f988 <error@@Base+0x1ff8>
   2f808:	ldr	r0, [sp, #4]
   2f80c:	bl	14980 <close@plt>
   2f810:	mov	r1, #1
   2f814:	ldr	r0, [sp, #8]
   2f818:	bl	14bc0 <dup2@plt>
   2f81c:	mov	r5, r0
   2f820:	bl	14f14 <__errno_location@plt>
   2f824:	cmp	r5, #0
   2f828:	mov	r6, r0
   2f82c:	blt	2fa80 <error@@Base+0x20f0>
   2f830:	mov	r2, r7
   2f834:	mov	r1, r4
   2f838:	mov	r3, r8
   2f83c:	mov	r0, r4
   2f840:	bl	1447c <execlp@plt>
   2f844:	ldr	r0, [r6]
   2f848:	bl	140a4 <strerror@plt>
   2f84c:	mov	r1, r4
   2f850:	mov	r2, r0
   2f854:	ldr	r0, [pc, #664]	; 2faf4 <error@@Base+0x2164>
   2f858:	bl	2bb40 <fputs@plt+0x16bb4>
   2f85c:	mov	r1, r9
   2f860:	mov	r0, #17
   2f864:	bl	3c64c <setlogin@@Base+0x10>
   2f868:	cmn	r4, #1
   2f86c:	bne	2fa2c <error@@Base+0x209c>
   2f870:	mov	r2, #1024	; 0x400
   2f874:	add	r0, sp, #12
   2f878:	mov	r1, r2
   2f87c:	bl	1483c <__explicit_bzero_chk@plt>
   2f880:	tst	r5, #4
   2f884:	movne	r4, #0
   2f888:	bne	2f898 <error@@Base+0x1f08>
   2f88c:	ldr	r0, [pc, #612]	; 2faf8 <error@@Base+0x2168>
   2f890:	bl	2fcc8 <error@@Base+0x2338>
   2f894:	mov	r4, r0
   2f898:	ldr	r2, [sp, #1036]	; 0x40c
   2f89c:	ldr	r3, [r6]
   2f8a0:	mov	r0, r4
   2f8a4:	cmp	r2, r3
   2f8a8:	bne	2fad8 <error@@Base+0x2148>
   2f8ac:	add	sp, sp, #1040	; 0x410
   2f8b0:	add	sp, sp, #4
   2f8b4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f8b8:	mov	r1, #2
   2f8bc:	ldr	r0, [pc, #568]	; 2fafc <error@@Base+0x216c>
   2f8c0:	bl	148b4 <open64@plt>
   2f8c4:	orr	r4, r4, #2
   2f8c8:	cmp	r0, #0
   2f8cc:	blt	2f968 <error@@Base+0x1fd8>
   2f8d0:	bl	14980 <close@plt>
   2f8d4:	mov	r3, r4
   2f8d8:	mov	r0, r7
   2f8dc:	add	r1, sp, #12
   2f8e0:	mov	r2, #1024	; 0x400
   2f8e4:	bl	3f3e8 <mkdtemp@@Base+0x38>
   2f8e8:	cmp	r0, #0
   2f8ec:	beq	2f880 <error@@Base+0x1ef0>
   2f8f0:	add	r0, sp, #12
   2f8f4:	bl	2fcc8 <error@@Base+0x2338>
   2f8f8:	mov	r2, #1024	; 0x400
   2f8fc:	mov	r1, r2
   2f900:	mov	r4, r0
   2f904:	add	r0, sp, #12
   2f908:	bl	1483c <__explicit_bzero_chk@plt>
   2f90c:	b	2f898 <error@@Base+0x1f08>
   2f910:	tst	r1, #2
   2f914:	beq	2f8b8 <error@@Base+0x1f28>
   2f918:	mov	r0, r2
   2f91c:	bl	146c8 <isatty@plt>
   2f920:	cmp	r0, #0
   2f924:	bne	2f8d4 <error@@Base+0x1f44>
   2f928:	ldr	r0, [pc, #464]	; 2fb00 <error@@Base+0x2170>
   2f92c:	bl	2dad4 <error@@Base+0x144>
   2f930:	b	2f790 <error@@Base+0x1e00>
   2f934:	ldr	r3, [pc, #436]	; 2faf0 <error@@Base+0x2160>
   2f938:	ldr	r4, [pc, #452]	; 2fb04 <error@@Base+0x2174>
   2f93c:	ldr	r0, [r3]
   2f940:	bl	14680 <fflush@plt>
   2f944:	cmp	r0, #0
   2f948:	beq	2f7d8 <error@@Base+0x1e48>
   2f94c:	bl	14f14 <__errno_location@plt>
   2f950:	ldr	r0, [r0]
   2f954:	bl	140a4 <strerror@plt>
   2f958:	mov	r1, r0
   2f95c:	ldr	r0, [pc, #420]	; 2fb08 <error@@Base+0x2178>
   2f960:	bl	2d990 <error@@Base>
   2f964:	b	2f7d0 <error@@Base+0x1e40>
   2f968:	bl	14f14 <__errno_location@plt>
   2f96c:	ldr	r0, [r0]
   2f970:	bl	140a4 <strerror@plt>
   2f974:	ldr	r1, [pc, #384]	; 2fafc <error@@Base+0x216c>
   2f978:	mov	r2, r0
   2f97c:	ldr	r0, [pc, #392]	; 2fb0c <error@@Base+0x217c>
   2f980:	bl	2dad4 <error@@Base+0x144>
   2f984:	b	2f790 <error@@Base+0x1e00>
   2f988:	ldr	r0, [sp, #8]
   2f98c:	bl	14980 <close@plt>
   2f990:	ldr	r7, [pc, #376]	; 2fb10 <error@@Base+0x2180>
   2f994:	mov	r4, #0
   2f998:	b	2f9b0 <error@@Base+0x2020>
   2f99c:	cmp	r0, #0
   2f9a0:	ble	2f9dc <error@@Base+0x204c>
   2f9a4:	add	r4, r4, r0
   2f9a8:	cmp	r4, r7
   2f9ac:	beq	2f9dc <error@@Base+0x204c>
   2f9b0:	add	r3, sp, #12
   2f9b4:	sub	r2, r7, r4
   2f9b8:	add	r1, r3, r4
   2f9bc:	ldr	r0, [sp, #4]
   2f9c0:	bl	14560 <read@plt>
   2f9c4:	cmn	r0, #1
   2f9c8:	bne	2f99c <error@@Base+0x200c>
   2f9cc:	bl	14f14 <__errno_location@plt>
   2f9d0:	ldr	r3, [r0]
   2f9d4:	cmp	r3, #4
   2f9d8:	beq	2f9a8 <error@@Base+0x2018>
   2f9dc:	add	r3, sp, #1040	; 0x410
   2f9e0:	add	r4, r3, r4
   2f9e4:	ldr	r0, [sp, #4]
   2f9e8:	mov	r3, #0
   2f9ec:	strb	r3, [r4, #-1028]	; 0xfffffbfc
   2f9f0:	bl	14980 <close@plt>
   2f9f4:	b	2fa08 <error@@Base+0x2078>
   2f9f8:	bl	14f14 <__errno_location@plt>
   2f9fc:	ldr	r3, [r0]
   2fa00:	cmp	r3, #4
   2fa04:	bne	2f85c <error@@Base+0x1ecc>
   2fa08:	mov	r2, #0
   2fa0c:	mov	r1, sp
   2fa10:	mov	r0, r8
   2fa14:	bl	14878 <waitpid@plt>
   2fa18:	subs	r4, r0, #0
   2fa1c:	blt	2f9f8 <error@@Base+0x2068>
   2fa20:	mov	r1, r9
   2fa24:	mov	r0, #17
   2fa28:	bl	3c64c <setlogin@@Base+0x10>
   2fa2c:	ldr	r3, [sp]
   2fa30:	and	r2, r3, #127	; 0x7f
   2fa34:	lsl	r3, r3, #16
   2fa38:	orrs	r4, r2, r3, lsr #24
   2fa3c:	bne	2f870 <error@@Base+0x1ee0>
   2fa40:	ldr	r1, [pc, #204]	; 2fb14 <error@@Base+0x2184>
   2fa44:	add	r0, sp, #12
   2fa48:	bl	14d70 <strcspn@plt>
   2fa4c:	add	r3, sp, #1040	; 0x410
   2fa50:	add	r3, r3, r0
   2fa54:	add	r0, sp, #12
   2fa58:	strb	r4, [r3, #-1028]	; 0xfffffbfc
   2fa5c:	bl	2fcc8 <error@@Base+0x2338>
   2fa60:	mov	r2, #1024	; 0x400
   2fa64:	mov	r1, r2
   2fa68:	mov	r4, r0
   2fa6c:	add	r0, sp, #12
   2fa70:	bl	1483c <__explicit_bzero_chk@plt>
   2fa74:	cmp	r4, #0
   2fa78:	bne	2f898 <error@@Base+0x1f08>
   2fa7c:	b	2f880 <error@@Base+0x1ef0>
   2fa80:	ldr	r0, [r0]
   2fa84:	bl	140a4 <strerror@plt>
   2fa88:	mov	r1, r0
   2fa8c:	ldr	r0, [pc, #132]	; 2fb18 <error@@Base+0x2188>
   2fa90:	bl	2bb40 <fputs@plt+0x16bb4>
   2fa94:	bl	14f14 <__errno_location@plt>
   2fa98:	ldr	r0, [r0]
   2fa9c:	bl	140a4 <strerror@plt>
   2faa0:	mov	r1, r0
   2faa4:	ldr	r0, [pc, #112]	; 2fb1c <error@@Base+0x218c>
   2faa8:	bl	2d990 <error@@Base>
   2faac:	b	2f880 <error@@Base+0x1ef0>
   2fab0:	bl	14f14 <__errno_location@plt>
   2fab4:	ldr	r0, [r0]
   2fab8:	bl	140a4 <strerror@plt>
   2fabc:	mov	r1, r0
   2fac0:	ldr	r0, [pc, #88]	; 2fb20 <error@@Base+0x2190>
   2fac4:	bl	2d990 <error@@Base>
   2fac8:	mov	r1, r9
   2facc:	mov	r0, #17
   2fad0:	bl	3c64c <setlogin@@Base+0x10>
   2fad4:	b	2f880 <error@@Base+0x1ef0>
   2fad8:	bl	14aac <__stack_chk_fail@plt>
   2fadc:	ldr	r0, [pc, #64]	; 2fb24 <error@@Base+0x2194>
   2fae0:	bl	2bb40 <fputs@plt+0x16bb4>
   2fae4:	andeq	r4, r7, r0, asr #19
   2fae8:	andeq	r6, r4, r4, asr #1
   2faec:	andeq	r6, r4, ip, asr #1
   2faf0:	andeq	r5, r7, ip, asr r0
   2faf4:	andeq	r6, r4, ip, asr r1
   2faf8:	andeq	r6, r4, r4, lsl #11
   2fafc:	muleq	r4, r4, r0
   2fb00:	andeq	r6, r4, r0, ror r0
   2fb04:	andeq	r6, r4, r8, asr r0
   2fb08:	ldrdeq	r6, [r4], -r8
   2fb0c:	andeq	r6, r4, r0, lsr #1
   2fb10:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2fb14:	andeq	r5, r4, ip, lsl #18
   2fb18:	andeq	r6, r4, r4, asr #2
   2fb1c:	andeq	r6, r4, r4, lsl r1
   2fb20:	andeq	r6, r4, ip, lsr #2
   2fb24:	strdeq	r6, [r4], -r0
   2fb28:	push	{r0, r1, r2, r3}
   2fb2c:	mov	r3, #1024	; 0x400
   2fb30:	push	{r4, r5, r6, lr}
   2fb34:	sub	sp, sp, #1040	; 0x410
   2fb38:	ldr	r4, [pc, #152]	; 2fbd8 <error@@Base+0x2248>
   2fb3c:	ldr	r1, [sp, #1056]	; 0x420
   2fb40:	add	ip, sp, #1056	; 0x420
   2fb44:	add	ip, ip, #4
   2fb48:	ldr	r2, [r4]
   2fb4c:	stm	sp, {r1, ip}
   2fb50:	str	r2, [sp, #1036]	; 0x40c
   2fb54:	mov	r1, r3
   2fb58:	mov	r2, #1
   2fb5c:	add	r0, sp, #12
   2fb60:	str	ip, [sp, #8]
   2fb64:	bl	14884 <__vsnprintf_chk@plt>
   2fb68:	add	r0, sp, #12
   2fb6c:	mov	r1, #12
   2fb70:	bl	2f754 <error@@Base+0x1dc4>
   2fb74:	subs	r6, r0, #0
   2fb78:	moveq	r5, r6
   2fb7c:	beq	2fb9c <error@@Base+0x220c>
   2fb80:	ldrb	r3, [r6]
   2fb84:	cmp	r3, #10
   2fb88:	cmpne	r3, #0
   2fb8c:	moveq	r5, #1
   2fb90:	bne	2fbc0 <error@@Base+0x2230>
   2fb94:	mov	r0, r6
   2fb98:	bl	14548 <free@plt>
   2fb9c:	ldr	r2, [sp, #1036]	; 0x40c
   2fba0:	ldr	r3, [r4]
   2fba4:	mov	r0, r5
   2fba8:	cmp	r2, r3
   2fbac:	bne	2fbd4 <error@@Base+0x2244>
   2fbb0:	add	sp, sp, #1040	; 0x410
   2fbb4:	pop	{r4, r5, r6, lr}
   2fbb8:	add	sp, sp, #16
   2fbbc:	bx	lr
   2fbc0:	ldr	r1, [pc, #20]	; 2fbdc <error@@Base+0x224c>
   2fbc4:	bl	142cc <strcasecmp@plt>
   2fbc8:	clz	r5, r0
   2fbcc:	lsr	r5, r5, #5
   2fbd0:	b	2fb94 <error@@Base+0x2204>
   2fbd4:	bl	14aac <__stack_chk_fail@plt>
   2fbd8:	andeq	r4, r7, r0, asr #19
   2fbdc:	andeq	r6, r4, r8, ror r1
   2fbe0:	bx	lr
   2fbe4:	push	{r4, lr}
   2fbe8:	subs	r4, r0, #0
   2fbec:	beq	2fc08 <error@@Base+0x2278>
   2fbf0:	bl	14a7c <malloc@plt>
   2fbf4:	cmp	r0, #0
   2fbf8:	popne	{r4, pc}
   2fbfc:	mov	r1, r4
   2fc00:	ldr	r0, [pc, #8]	; 2fc10 <error@@Base+0x2280>
   2fc04:	bl	2bb40 <fputs@plt+0x16bb4>
   2fc08:	ldr	r0, [pc, #4]	; 2fc14 <error@@Base+0x2284>
   2fc0c:	bl	2bb40 <fputs@plt+0x16bb4>
   2fc10:	muleq	r4, r0, r1
   2fc14:	andeq	r6, r4, ip, ror r1
   2fc18:	cmp	r0, #0
   2fc1c:	cmpne	r1, #0
   2fc20:	push	{r4, r5, r6, lr}
   2fc24:	beq	2fc5c <error@@Base+0x22cc>
   2fc28:	umull	r2, r3, r0, r1
   2fc2c:	cmp	r3, #0
   2fc30:	mov	r4, r1
   2fc34:	mov	r5, r0
   2fc38:	bne	2fc54 <error@@Base+0x22c4>
   2fc3c:	bl	14314 <calloc@plt>
   2fc40:	cmp	r0, #0
   2fc44:	popne	{r4, r5, r6, pc}
   2fc48:	mul	r1, r5, r4
   2fc4c:	ldr	r0, [pc, #16]	; 2fc64 <error@@Base+0x22d4>
   2fc50:	bl	2bb40 <fputs@plt+0x16bb4>
   2fc54:	ldr	r0, [pc, #12]	; 2fc68 <error@@Base+0x22d8>
   2fc58:	bl	2bb40 <fputs@plt+0x16bb4>
   2fc5c:	ldr	r0, [pc, #8]	; 2fc6c <error@@Base+0x22dc>
   2fc60:	bl	2bb40 <fputs@plt+0x16bb4>
   2fc64:	strdeq	r6, [r4], -r8
   2fc68:	ldrdeq	r6, [r4], -r4
   2fc6c:	andeq	r6, r4, r0, asr #3
   2fc70:	push	{r4, r5, r6, lr}
   2fc74:	mov	r4, r1
   2fc78:	mov	r5, r2
   2fc7c:	bl	142fc <reallocarray@plt>
   2fc80:	cmp	r0, #0
   2fc84:	popne	{r4, r5, r6, pc}
   2fc88:	mov	r2, r5
   2fc8c:	mov	r1, r4
   2fc90:	ldr	r0, [pc]	; 2fc98 <error@@Base+0x2308>
   2fc94:	bl	2bb40 <fputs@plt+0x16bb4>
   2fc98:	andeq	r6, r4, r8, lsr #4
   2fc9c:	push	{r4, r5, r6, lr}
   2fca0:	mov	r4, r2
   2fca4:	mov	r5, r3
   2fca8:	bl	3ff24 <mkdtemp@@Base+0xb74>
   2fcac:	cmp	r0, #0
   2fcb0:	popne	{r4, r5, r6, pc}
   2fcb4:	mov	r2, r5
   2fcb8:	mov	r1, r4
   2fcbc:	ldr	r0, [pc]	; 2fcc4 <error@@Base+0x2334>
   2fcc0:	bl	2bb40 <fputs@plt+0x16bb4>
   2fcc4:	andeq	r6, r4, r4, ror #4
   2fcc8:	push	{r4, r5, r6, lr}
   2fccc:	mov	r6, r0
   2fcd0:	bl	14710 <strlen@plt>
   2fcd4:	add	r4, r0, #1
   2fcd8:	mov	r0, r4
   2fcdc:	bl	2fbe4 <error@@Base+0x2254>
   2fce0:	mov	r2, r4
   2fce4:	mov	r1, r6
   2fce8:	mov	r5, r0
   2fcec:	bl	40148 <mkdtemp@@Base+0xd98>
   2fcf0:	mov	r0, r5
   2fcf4:	pop	{r4, r5, r6, pc}
   2fcf8:	push	{r1, r2, r3}
   2fcfc:	mov	r1, #1
   2fd00:	push	{r4, r5, lr}
   2fd04:	sub	sp, sp, #8
   2fd08:	ldr	r4, [pc, #92]	; 2fd6c <error@@Base+0x23dc>
   2fd0c:	add	ip, sp, #24
   2fd10:	mov	r3, ip
   2fd14:	ldr	lr, [r4]
   2fd18:	ldr	r2, [sp, #20]
   2fd1c:	str	lr, [sp, #4]
   2fd20:	str	ip, [sp]
   2fd24:	mov	r5, r0
   2fd28:	bl	14f08 <__vasprintf_chk@plt>
   2fd2c:	cmp	r0, #0
   2fd30:	blt	2fd60 <error@@Base+0x23d0>
   2fd34:	ldr	r3, [r5]
   2fd38:	cmp	r3, #0
   2fd3c:	beq	2fd60 <error@@Base+0x23d0>
   2fd40:	ldr	r2, [sp, #4]
   2fd44:	ldr	r3, [r4]
   2fd48:	cmp	r2, r3
   2fd4c:	bne	2fd68 <error@@Base+0x23d8>
   2fd50:	add	sp, sp, #8
   2fd54:	pop	{r4, r5, lr}
   2fd58:	add	sp, sp, #12
   2fd5c:	bx	lr
   2fd60:	ldr	r0, [pc, #8]	; 2fd70 <error@@Base+0x23e0>
   2fd64:	bl	2bb40 <fputs@plt+0x16bb4>
   2fd68:	bl	14aac <__stack_chk_fail@plt>
   2fd6c:	andeq	r4, r7, r0, asr #19
   2fd70:	andeq	r6, r4, r0, lsr #5
   2fd74:	push	{r4, r5, r6, lr}
   2fd78:	mov	r4, r2
   2fd7c:	ldrh	r2, [r1]
   2fd80:	ldrh	r3, [r4]
   2fd84:	cmp	r2, r3
   2fd88:	bne	2fdf4 <error@@Base+0x2464>
   2fd8c:	mov	lr, r1
   2fd90:	mov	r5, r1
   2fd94:	mov	ip, r0
   2fd98:	mov	r6, r0
   2fd9c:	ldm	lr!, {r0, r1, r2, r3}
   2fda0:	stmia	ip!, {r0, r1, r2, r3}
   2fda4:	ldm	lr, {r0, r1}
   2fda8:	stm	ip, {r0, r1}
   2fdac:	ldrh	r3, [r5]
   2fdb0:	cmp	r3, #2
   2fdb4:	beq	2fdfc <error@@Base+0x246c>
   2fdb8:	cmp	r3, #10
   2fdbc:	bne	2fdf4 <error@@Base+0x2464>
   2fdc0:	ldr	r1, [r5, #20]
   2fdc4:	add	r2, r4, #4
   2fdc8:	add	r3, r6, #4
   2fdcc:	add	ip, r6, #20
   2fdd0:	str	r1, [r6, #20]
   2fdd4:	ldr	r1, [r3]
   2fdd8:	ldr	r0, [r2], #4
   2fddc:	and	r1, r1, r0
   2fde0:	str	r1, [r3], #4
   2fde4:	cmp	r3, ip
   2fde8:	bne	2fdd4 <error@@Base+0x2444>
   2fdec:	mov	r0, #0
   2fdf0:	pop	{r4, r5, r6, pc}
   2fdf4:	mvn	r0, #0
   2fdf8:	pop	{r4, r5, r6, pc}
   2fdfc:	ldr	r2, [r4, #4]
   2fe00:	ldr	r3, [r6, #4]
   2fe04:	mov	r0, #0
   2fe08:	and	r3, r3, r2
   2fe0c:	str	r3, [r6, #4]
   2fe10:	pop	{r4, r5, r6, pc}
   2fe14:	push	{r4, r5, r6, r7, r8, lr}
   2fe18:	sub	sp, sp, #40	; 0x28
   2fe1c:	ldr	r6, [pc, #292]	; 2ff48 <error@@Base+0x25b8>
   2fe20:	mov	r3, #0
   2fe24:	cmp	r0, #0
   2fe28:	ldr	r2, [r6]
   2fe2c:	str	r3, [sp, #12]
   2fe30:	str	r2, [sp, #36]	; 0x24
   2fe34:	mov	r2, #4
   2fe38:	str	r3, [sp]
   2fe3c:	str	r3, [sp, #8]
   2fe40:	str	r3, [sp, #16]
   2fe44:	str	r3, [sp, #20]
   2fe48:	str	r3, [sp, #24]
   2fe4c:	str	r3, [sp, #28]
   2fe50:	str	r3, [sp, #32]
   2fe54:	str	r2, [sp, #4]
   2fe58:	beq	2ff04 <error@@Base+0x2574>
   2fe5c:	mov	r5, r1
   2fe60:	add	r2, sp, r2
   2fe64:	mov	r1, r3
   2fe68:	mov	r3, sp
   2fe6c:	bl	14674 <getaddrinfo@plt>
   2fe70:	ldr	ip, [sp]
   2fe74:	subs	r4, r0, #0
   2fe78:	bne	2fefc <error@@Base+0x256c>
   2fe7c:	cmp	ip, #0
   2fe80:	beq	2ff04 <error@@Base+0x2574>
   2fe84:	ldr	lr, [ip, #20]
   2fe88:	cmp	lr, #0
   2fe8c:	beq	2ff24 <error@@Base+0x2594>
   2fe90:	ldr	r2, [ip, #16]
   2fe94:	str	r4, [r5]
   2fe98:	str	r4, [r5, #4]
   2fe9c:	str	r4, [r5, #8]
   2fea0:	str	r4, [r5, #12]
   2fea4:	str	r4, [r5, #16]
   2fea8:	str	r4, [r5, #20]
   2feac:	ldrh	r3, [lr]
   2feb0:	cmp	r3, #2
   2feb4:	beq	2ff2c <error@@Base+0x259c>
   2feb8:	cmp	r3, #10
   2febc:	bne	2fefc <error@@Base+0x256c>
   2fec0:	cmp	r2, #27
   2fec4:	bls	2ff24 <error@@Base+0x2594>
   2fec8:	mov	r8, lr
   2fecc:	mov	r7, r5
   2fed0:	strh	r3, [r7], #4
   2fed4:	ldr	r0, [r8, #8]!
   2fed8:	ldr	r3, [r8, #12]
   2fedc:	ldr	r1, [r8, #4]
   2fee0:	ldr	r2, [r8, #8]
   2fee4:	stmia	r7!, {r0, r1, r2, r3}
   2fee8:	ldr	r3, [lr, #24]
   2feec:	str	r3, [r5, #20]
   2fef0:	mov	r0, ip
   2fef4:	bl	143c8 <freeaddrinfo@plt>
   2fef8:	b	2ff08 <error@@Base+0x2578>
   2fefc:	cmp	ip, #0
   2ff00:	bne	2ff24 <error@@Base+0x2594>
   2ff04:	mvn	r4, #0
   2ff08:	ldr	r2, [sp, #36]	; 0x24
   2ff0c:	ldr	r3, [r6]
   2ff10:	mov	r0, r4
   2ff14:	cmp	r2, r3
   2ff18:	bne	2ff44 <error@@Base+0x25b4>
   2ff1c:	add	sp, sp, #40	; 0x28
   2ff20:	pop	{r4, r5, r6, r7, r8, pc}
   2ff24:	mvn	r4, #0
   2ff28:	b	2fef0 <error@@Base+0x2560>
   2ff2c:	cmp	r2, #15
   2ff30:	bls	2ff24 <error@@Base+0x2594>
   2ff34:	strh	r3, [r5]
   2ff38:	ldr	r3, [lr, #4]
   2ff3c:	str	r3, [r5, #4]
   2ff40:	b	2fef0 <error@@Base+0x2560>
   2ff44:	bl	14aac <__stack_chk_fail@plt>
   2ff48:	andeq	r4, r7, r0, asr #19
   2ff4c:	cmp	r0, #2
   2ff50:	push	{r4, r5, r6, r7, r8, lr}
   2ff54:	mov	r4, r1
   2ff58:	mov	r5, r2
   2ff5c:	beq	3000c <error@@Base+0x267c>
   2ff60:	cmp	r0, #10
   2ff64:	bne	30004 <error@@Base+0x2674>
   2ff68:	cmp	r1, #128	; 0x80
   2ff6c:	bhi	30004 <error@@Base+0x2674>
   2ff70:	mov	r3, #0
   2ff74:	cmp	r1, #31
   2ff78:	str	r3, [r2, #2]
   2ff7c:	str	r3, [r2, #6]
   2ff80:	str	r3, [r2, #10]
   2ff84:	str	r3, [r2, #14]
   2ff88:	str	r3, [r2, #18]
   2ff8c:	strh	r3, [r2, #22]
   2ff90:	strh	r0, [r2]
   2ff94:	mov	r0, r3
   2ff98:	movls	r3, #1
   2ff9c:	bls	2ffd8 <error@@Base+0x2648>
   2ffa0:	add	r6, r5, #4
   2ffa4:	mvn	r7, #0
   2ffa8:	str	r7, [r6], #4
   2ffac:	mov	r1, #1
   2ffb0:	bl	416ac <mkdtemp@@Base+0x22fc>
   2ffb4:	sub	r4, r4, #32
   2ffb8:	cmp	r0, #3
   2ffbc:	movgt	r3, #0
   2ffc0:	movle	r3, #1
   2ffc4:	cmp	r4, #31
   2ffc8:	movls	r2, #0
   2ffcc:	andhi	r2, r3, #1
   2ffd0:	cmp	r2, #0
   2ffd4:	bne	2ffa8 <error@@Base+0x2618>
   2ffd8:	cmp	r4, #0
   2ffdc:	moveq	r3, #0
   2ffe0:	cmp	r3, #0
   2ffe4:	mvnne	r3, #0
   2ffe8:	rsbne	r4, r4, #32
   2ffec:	addne	r0, r5, r0, lsl #2
   2fff0:	lslne	r3, r3, r4
   2fff4:	revne	r3, r3
   2fff8:	strne	r3, [r0, #4]
   2fffc:	mov	r0, #0
   30000:	pop	{r4, r5, r6, r7, r8, pc}
   30004:	mvn	r0, #0
   30008:	pop	{r4, r5, r6, r7, r8, pc}
   3000c:	cmp	r1, #32
   30010:	bhi	30004 <error@@Base+0x2674>
   30014:	mov	r3, #0
   30018:	cmp	r1, #0
   3001c:	str	r3, [r2, #2]
   30020:	str	r3, [r2, #6]
   30024:	str	r3, [r2, #10]
   30028:	str	r3, [r2, #14]
   3002c:	str	r3, [r2, #18]
   30030:	strh	r3, [r2, #22]
   30034:	strh	r0, [r2]
   30038:	beq	2fffc <error@@Base+0x266c>
   3003c:	rsb	r2, r4, #32
   30040:	mvn	r4, #0
   30044:	mov	r0, r3
   30048:	lsl	r4, r4, r2
   3004c:	rev	r4, r4
   30050:	str	r4, [r5, #4]
   30054:	pop	{r4, r5, r6, r7, r8, pc}
   30058:	push	{r4, r5, r6, lr}
   3005c:	mov	r6, r0
   30060:	ldr	r5, [pc, #252]	; 30164 <error@@Base+0x27d4>
   30064:	ldrh	ip, [r0]
   30068:	ldrh	r0, [r1]
   3006c:	sub	sp, sp, #56	; 0x38
   30070:	ldr	r3, [r5]
   30074:	cmp	r0, ip
   30078:	str	r3, [sp, #52]	; 0x34
   3007c:	bne	30108 <error@@Base+0x2778>
   30080:	mov	r4, r1
   30084:	mov	r1, r2
   30088:	add	r2, sp, #4
   3008c:	bl	2ff4c <error@@Base+0x25bc>
   30090:	cmn	r0, #1
   30094:	beq	30108 <error@@Base+0x2778>
   30098:	add	r2, sp, #4
   3009c:	mov	r1, r6
   300a0:	add	r0, sp, #28
   300a4:	bl	2fd74 <error@@Base+0x23e4>
   300a8:	cmn	r0, #1
   300ac:	beq	30108 <error@@Base+0x2778>
   300b0:	ldrh	r2, [sp, #28]
   300b4:	ldrh	r3, [r4]
   300b8:	cmp	r3, r2
   300bc:	bne	30124 <error@@Base+0x2794>
   300c0:	cmp	r3, #2
   300c4:	beq	3013c <error@@Base+0x27ac>
   300c8:	cmp	r3, #10
   300cc:	bne	30108 <error@@Base+0x2778>
   300d0:	add	r2, sp, #32
   300d4:	add	r3, r4, #3
   300d8:	add	ip, r4, #19
   300dc:	ldrb	r0, [r2], #1
   300e0:	ldrb	r1, [r3, #1]!
   300e4:	cmp	r0, r1
   300e8:	bne	30104 <error@@Base+0x2774>
   300ec:	cmp	r3, ip
   300f0:	bne	300dc <error@@Base+0x274c>
   300f4:	ldr	r3, [r4, #20]
   300f8:	ldr	r2, [sp, #48]	; 0x30
   300fc:	cmp	r2, r3
   30100:	beq	30134 <error@@Base+0x27a4>
   30104:	bhi	3012c <error@@Base+0x279c>
   30108:	mvn	r0, #0
   3010c:	ldr	r2, [sp, #52]	; 0x34
   30110:	ldr	r3, [r5]
   30114:	cmp	r2, r3
   30118:	bne	30160 <error@@Base+0x27d0>
   3011c:	add	sp, sp, #56	; 0x38
   30120:	pop	{r4, r5, r6, pc}
   30124:	cmp	r2, #10
   30128:	bne	30108 <error@@Base+0x2778>
   3012c:	mov	r0, #1
   30130:	b	3010c <error@@Base+0x277c>
   30134:	mov	r0, #0
   30138:	b	3010c <error@@Base+0x277c>
   3013c:	ldr	r3, [r4, #4]
   30140:	ldr	r2, [sp, #32]
   30144:	cmp	r2, r3
   30148:	beq	30134 <error@@Base+0x27a4>
   3014c:	rev	r2, r2
   30150:	rev	r3, r3
   30154:	cmp	r2, r3
   30158:	bhi	3012c <error@@Base+0x279c>
   3015c:	b	30108 <error@@Base+0x2778>
   30160:	bl	14aac <__stack_chk_fail@plt>
   30164:	andeq	r4, r7, r0, asr #19
   30168:	push	{r4, r5, r6, r7, r8, r9, lr}
   3016c:	sub	sp, sp, #172	; 0xac
   30170:	ldr	r5, [pc, #516]	; 3037c <error@@Base+0x29ec>
   30174:	cmp	r0, #0
   30178:	ldr	r3, [r5]
   3017c:	str	r3, [sp, #164]	; 0xa4
   30180:	beq	30370 <error@@Base+0x29e0>
   30184:	mov	r8, r1
   30188:	mov	r7, r2
   3018c:	mov	r1, r0
   30190:	mov	r2, #64	; 0x40
   30194:	add	r0, sp, #100	; 0x64
   30198:	bl	40148 <mkdtemp@@Base+0xd98>
   3019c:	cmp	r0, #63	; 0x3f
   301a0:	bhi	30370 <error@@Base+0x29e0>
   301a4:	mov	r1, #47	; 0x2f
   301a8:	add	r0, sp, #100	; 0x64
   301ac:	bl	142b4 <strchr@plt>
   301b0:	subs	r4, r0, #0
   301b4:	beq	30240 <error@@Base+0x28b0>
   301b8:	mov	r0, r4
   301bc:	mov	r3, #0
   301c0:	strb	r3, [r0], #1
   301c4:	mov	r2, #10
   301c8:	mov	r1, sp
   301cc:	bl	14740 <strtoul@plt>
   301d0:	ldrb	r3, [r4, #1]
   301d4:	cmp	r3, #0
   301d8:	mov	r6, r0
   301dc:	beq	30370 <error@@Base+0x29e0>
   301e0:	ldr	r3, [sp]
   301e4:	ldrb	r3, [r3]
   301e8:	cmp	r0, #128	; 0x80
   301ec:	cmpls	r3, #0
   301f0:	bne	30370 <error@@Base+0x29e0>
   301f4:	add	r4, sp, #4
   301f8:	add	r0, sp, #100	; 0x64
   301fc:	mov	r1, r4
   30200:	bl	2fe14 <error@@Base+0x2484>
   30204:	cmn	r0, #1
   30208:	beq	30370 <error@@Base+0x29e0>
   3020c:	ldrh	r9, [sp, #4]
   30210:	cmp	r9, #2
   30214:	beq	30334 <error@@Base+0x29a4>
   30218:	cmp	r9, #10
   3021c:	beq	30268 <error@@Base+0x28d8>
   30220:	mvn	r4, #1
   30224:	ldr	r2, [sp, #164]	; 0xa4
   30228:	ldr	r3, [r5]
   3022c:	mov	r0, r4
   30230:	cmp	r2, r3
   30234:	bne	30378 <error@@Base+0x29e8>
   30238:	add	sp, sp, #172	; 0xac
   3023c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   30240:	add	r4, sp, #4
   30244:	add	r0, sp, #100	; 0x64
   30248:	mov	r1, r4
   3024c:	bl	2fe14 <error@@Base+0x2484>
   30250:	cmn	r0, #1
   30254:	beq	30370 <error@@Base+0x29e0>
   30258:	ldrh	r9, [sp, #4]
   3025c:	cmp	r9, #2
   30260:	bne	30350 <error@@Base+0x29c0>
   30264:	mov	r6, #32
   30268:	mov	lr, r4
   3026c:	add	ip, sp, #28
   30270:	ldm	lr!, {r0, r1, r2, r3}
   30274:	stmia	ip!, {r0, r1, r2, r3}
   30278:	add	r2, sp, #52	; 0x34
   3027c:	ldm	lr, {r0, r1}
   30280:	stm	ip, {r0, r1}
   30284:	mov	r0, r9
   30288:	mov	r1, r6
   3028c:	bl	2ff4c <error@@Base+0x25bc>
   30290:	cmn	r0, #1
   30294:	beq	30220 <error@@Base+0x2890>
   30298:	ldrh	r3, [sp, #52]	; 0x34
   3029c:	cmp	r3, #2
   302a0:	beq	30340 <error@@Base+0x29b0>
   302a4:	cmp	r3, #10
   302a8:	bne	30220 <error@@Base+0x2890>
   302ac:	add	r3, sp, #56	; 0x38
   302b0:	add	r1, sp, #72	; 0x48
   302b4:	ldr	r2, [r3]
   302b8:	mvn	r2, r2
   302bc:	str	r2, [r3], #4
   302c0:	cmp	r3, r1
   302c4:	bne	302b4 <error@@Base+0x2924>
   302c8:	add	r2, sp, #52	; 0x34
   302cc:	add	r1, sp, #28
   302d0:	add	r0, sp, #76	; 0x4c
   302d4:	bl	2fd74 <error@@Base+0x23e4>
   302d8:	cmn	r0, #1
   302dc:	beq	30220 <error@@Base+0x2890>
   302e0:	ldrh	r3, [sp, #76]	; 0x4c
   302e4:	cmp	r3, #2
   302e8:	beq	30360 <error@@Base+0x29d0>
   302ec:	cmp	r3, #10
   302f0:	bne	30220 <error@@Base+0x2890>
   302f4:	add	r3, sp, #80	; 0x50
   302f8:	add	r1, sp, #96	; 0x60
   302fc:	ldr	r2, [r3], #4
   30300:	cmp	r2, #0
   30304:	bne	30220 <error@@Base+0x2890>
   30308:	cmp	r3, r1
   3030c:	bne	302fc <error@@Base+0x296c>
   30310:	mov	lr, r4
   30314:	mov	ip, r8
   30318:	ldm	lr!, {r0, r1, r2, r3}
   3031c:	mov	r4, #0
   30320:	stmia	ip!, {r0, r1, r2, r3}
   30324:	ldm	lr, {r0, r1}
   30328:	stm	ip, {r0, r1}
   3032c:	str	r6, [r7]
   30330:	b	30224 <error@@Base+0x2894>
   30334:	cmp	r6, #32
   30338:	bls	30268 <error@@Base+0x28d8>
   3033c:	b	30220 <error@@Base+0x2890>
   30340:	ldr	r3, [sp, #56]	; 0x38
   30344:	mvn	r3, r3
   30348:	str	r3, [sp, #56]	; 0x38
   3034c:	b	302c8 <error@@Base+0x2938>
   30350:	cmp	r9, #10
   30354:	bne	30220 <error@@Base+0x2890>
   30358:	mov	r6, #128	; 0x80
   3035c:	b	30268 <error@@Base+0x28d8>
   30360:	ldr	r3, [sp, #80]	; 0x50
   30364:	cmp	r3, #0
   30368:	beq	30310 <error@@Base+0x2980>
   3036c:	b	30220 <error@@Base+0x2890>
   30370:	mvn	r4, #0
   30374:	b	30224 <error@@Base+0x2894>
   30378:	bl	14aac <__stack_chk_fail@plt>
   3037c:	andeq	r4, r7, r0, asr #19
   30380:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30384:	sub	sp, sp, #64	; 0x40
   30388:	ldr	sl, [pc, #336]	; 304e0 <error@@Base+0x2b50>
   3038c:	subs	r6, r0, #0
   30390:	mov	r4, r1
   30394:	ldr	r3, [sl]
   30398:	str	r3, [sp, #60]	; 0x3c
   3039c:	beq	303b0 <error@@Base+0x2a20>
   303a0:	add	r1, sp, #12
   303a4:	bl	2fe14 <error@@Base+0x2484>
   303a8:	cmp	r0, #0
   303ac:	bne	304b4 <error@@Base+0x2b24>
   303b0:	mov	r0, r4
   303b4:	bl	14a70 <strdup@plt>
   303b8:	cmp	r0, #0
   303bc:	mov	r8, r0
   303c0:	str	r0, [sp, #4]
   303c4:	beq	304d4 <error@@Base+0x2b44>
   303c8:	ldr	r7, [pc, #276]	; 304e4 <error@@Base+0x2b54>
   303cc:	mov	r9, #0
   303d0:	mov	r1, r7
   303d4:	add	r0, sp, #4
   303d8:	bl	14230 <strsep@plt>
   303dc:	subs	r4, r0, #0
   303e0:	beq	30488 <error@@Base+0x2af8>
   303e4:	ldrb	r5, [r4]
   303e8:	cmp	r5, #33	; 0x21
   303ec:	movne	r3, r5
   303f0:	ldrbeq	r3, [r4, #1]
   303f4:	addeq	r4, r4, #1
   303f8:	cmp	r3, #0
   303fc:	beq	304cc <error@@Base+0x2b3c>
   30400:	add	r2, sp, #8
   30404:	add	r1, sp, #36	; 0x24
   30408:	mov	r0, r4
   3040c:	bl	30168 <error@@Base+0x27d8>
   30410:	cmn	r0, #2
   30414:	mov	r3, r0
   30418:	beq	30474 <error@@Base+0x2ae4>
   3041c:	cmp	r0, #0
   30420:	bne	30454 <error@@Base+0x2ac4>
   30424:	cmp	r6, #0
   30428:	beq	303d0 <error@@Base+0x2a40>
   3042c:	ldr	r2, [sp, #8]
   30430:	add	r1, sp, #36	; 0x24
   30434:	add	r0, sp, #12
   30438:	bl	30058 <error@@Base+0x26c8>
   3043c:	cmp	r0, #0
   30440:	bne	303d0 <error@@Base+0x2a40>
   30444:	cmp	r5, #33	; 0x21
   30448:	beq	304ac <error@@Base+0x2b1c>
   3044c:	mov	r9, #1
   30450:	b	303d0 <error@@Base+0x2a40>
   30454:	cmp	r6, #0
   30458:	beq	303d0 <error@@Base+0x2a40>
   3045c:	mov	r1, r4
   30460:	mov	r0, r6
   30464:	bl	2dc30 <error@@Base+0x2a0>
   30468:	cmp	r0, #1
   3046c:	bne	303d0 <error@@Base+0x2a40>
   30470:	b	30444 <error@@Base+0x2ab4>
   30474:	mov	r2, r4
   30478:	ldr	r1, [pc, #104]	; 304e8 <error@@Base+0x2b58>
   3047c:	ldr	r0, [pc, #104]	; 304ec <error@@Base+0x2b5c>
   30480:	mov	r9, r3
   30484:	bl	2db2c <error@@Base+0x19c>
   30488:	mov	r0, r8
   3048c:	bl	14548 <free@plt>
   30490:	ldr	r2, [sp, #60]	; 0x3c
   30494:	ldr	r3, [sl]
   30498:	mov	r0, r9
   3049c:	cmp	r2, r3
   304a0:	bne	304dc <error@@Base+0x2b4c>
   304a4:	add	sp, sp, #64	; 0x40
   304a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   304ac:	mvn	r9, #0
   304b0:	b	30488 <error@@Base+0x2af8>
   304b4:	mov	r2, r6
   304b8:	ldr	r1, [pc, #40]	; 304e8 <error@@Base+0x2b58>
   304bc:	ldr	r0, [pc, #44]	; 304f0 <error@@Base+0x2b60>
   304c0:	bl	2db2c <error@@Base+0x19c>
   304c4:	mov	r9, #0
   304c8:	b	30490 <error@@Base+0x2b00>
   304cc:	mvn	r9, #1
   304d0:	b	30488 <error@@Base+0x2af8>
   304d4:	mvn	r9, #0
   304d8:	b	30490 <error@@Base+0x2b00>
   304dc:	bl	14aac <__stack_chk_fail@plt>
   304e0:	andeq	r4, r7, r0, asr #19
   304e4:	andeq	r2, r4, r8, asr #4
   304e8:	andeq	r6, r4, r8, asr #5
   304ec:	andeq	r6, r4, r4, lsl r3
   304f0:	strdeq	r6, [r4], -r0
   304f4:	ldr	r3, [pc, #424]	; 306a4 <error@@Base+0x2d14>
   304f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   304fc:	sub	sp, sp, #76	; 0x4c
   30500:	ldr	r3, [r3]
   30504:	subs	r8, r0, #0
   30508:	mov	r4, r1
   3050c:	str	r3, [sp, #68]	; 0x44
   30510:	beq	30524 <error@@Base+0x2b94>
   30514:	add	r1, sp, #20
   30518:	bl	2fe14 <error@@Base+0x2484>
   3051c:	cmp	r0, #0
   30520:	bne	30680 <error@@Base+0x2cf0>
   30524:	mov	r0, r4
   30528:	bl	14a70 <strdup@plt>
   3052c:	cmp	r0, #0
   30530:	str	r0, [sp, #4]
   30534:	str	r0, [sp, #12]
   30538:	beq	30698 <error@@Base+0x2d08>
   3053c:	ldr	r6, [pc, #356]	; 306a8 <error@@Base+0x2d18>
   30540:	ldr	r7, [pc, #356]	; 306ac <error@@Base+0x2d1c>
   30544:	ldr	sl, [pc, #356]	; 306b0 <error@@Base+0x2d20>
   30548:	ldr	r9, [pc, #356]	; 306b4 <error@@Base+0x2d24>
   3054c:	mov	r5, #0
   30550:	mov	r1, r6
   30554:	add	r0, sp, #12
   30558:	bl	14230 <strsep@plt>
   3055c:	subs	r4, r0, #0
   30560:	beq	30618 <error@@Base+0x2c88>
   30564:	ldrb	r3, [r4]
   30568:	cmp	r3, #0
   3056c:	beq	30604 <error@@Base+0x2c74>
   30570:	bl	14710 <strlen@plt>
   30574:	cmp	r0, #49	; 0x31
   30578:	mov	fp, r0
   3057c:	bhi	30640 <error@@Base+0x2cb0>
   30580:	mov	r1, r7
   30584:	mov	r0, r4
   30588:	bl	14ce0 <strspn@plt>
   3058c:	cmp	fp, r0
   30590:	beq	305a8 <error@@Base+0x2c18>
   30594:	mov	r2, r4
   30598:	mov	r1, sl
   3059c:	mov	r0, r9
   305a0:	bl	2d990 <error@@Base>
   305a4:	mvn	r5, #0
   305a8:	add	r2, sp, #16
   305ac:	add	r1, sp, #44	; 0x2c
   305b0:	mov	r0, r4
   305b4:	bl	30168 <error@@Base+0x27d8>
   305b8:	cmn	r0, #1
   305bc:	mov	r3, r0
   305c0:	beq	30658 <error@@Base+0x2cc8>
   305c4:	cmn	r0, #2
   305c8:	beq	3066c <error@@Base+0x2cdc>
   305cc:	adds	r2, r8, #0
   305d0:	movne	r2, #1
   305d4:	cmp	r0, #0
   305d8:	moveq	r3, r2
   305dc:	movne	r3, #0
   305e0:	cmp	r3, #0
   305e4:	beq	30550 <error@@Base+0x2bc0>
   305e8:	add	r1, sp, #44	; 0x2c
   305ec:	ldr	r2, [sp, #16]
   305f0:	add	r0, sp, #20
   305f4:	bl	30058 <error@@Base+0x26c8>
   305f8:	cmp	r0, #0
   305fc:	moveq	r5, #1
   30600:	b	30550 <error@@Base+0x2bc0>
   30604:	ldr	r2, [sp, #4]
   30608:	ldr	r1, [pc, #160]	; 306b0 <error@@Base+0x2d20>
   3060c:	ldr	r0, [pc, #164]	; 306b8 <error@@Base+0x2d28>
   30610:	bl	2d990 <error@@Base>
   30614:	mvn	r5, #0
   30618:	ldr	r0, [sp, #4]
   3061c:	bl	14548 <free@plt>
   30620:	ldr	r3, [pc, #124]	; 306a4 <error@@Base+0x2d14>
   30624:	ldr	r2, [sp, #68]	; 0x44
   30628:	mov	r0, r5
   3062c:	ldr	r3, [r3]
   30630:	cmp	r2, r3
   30634:	bne	306a0 <error@@Base+0x2d10>
   30638:	add	sp, sp, #76	; 0x4c
   3063c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30640:	mov	r2, r4
   30644:	ldr	r1, [pc, #100]	; 306b0 <error@@Base+0x2d20>
   30648:	ldr	r0, [pc, #108]	; 306bc <error@@Base+0x2d2c>
   3064c:	bl	2d990 <error@@Base>
   30650:	mvn	r5, #0
   30654:	b	30618 <error@@Base+0x2c88>
   30658:	mov	r1, r4
   3065c:	ldr	r0, [pc, #92]	; 306c0 <error@@Base+0x2d30>
   30660:	mov	r5, r3
   30664:	bl	2d990 <error@@Base>
   30668:	b	30618 <error@@Base+0x2c88>
   3066c:	mov	r1, r4
   30670:	ldr	r0, [pc, #76]	; 306c4 <error@@Base+0x2d34>
   30674:	bl	2d990 <error@@Base>
   30678:	mvn	r5, #0
   3067c:	b	30618 <error@@Base+0x2c88>
   30680:	mov	r2, r8
   30684:	ldr	r1, [pc, #36]	; 306b0 <error@@Base+0x2d20>
   30688:	ldr	r0, [pc, #56]	; 306c8 <error@@Base+0x2d38>
   3068c:	bl	2db2c <error@@Base+0x19c>
   30690:	mov	r5, #0
   30694:	b	30620 <error@@Base+0x2c90>
   30698:	mvn	r5, #0
   3069c:	b	30620 <error@@Base+0x2c90>
   306a0:	bl	14aac <__stack_chk_fail@plt>
   306a4:	andeq	r4, r7, r0, asr #19
   306a8:	andeq	r2, r4, r8, asr #4
   306ac:	muleq	r4, r4, r3
   306b0:	ldrdeq	r6, [r4], -r8
   306b4:			; <UNDEFINED> instruction: 0x000463b0
   306b8:	andeq	r6, r4, ip, asr #6
   306bc:	andeq	r6, r4, r0, ror r3
   306c0:	andeq	r6, r4, r4, ror #7
   306c4:	andeq	r6, r4, r4, lsl #8
   306c8:	strdeq	r6, [r4], -r0
   306cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   306d0:	mov	r5, r0
   306d4:	ldr	r8, [pc, #300]	; 30808 <error@@Base+0x2e78>
   306d8:	ldr	ip, [pc, #300]	; 3080c <error@@Base+0x2e7c>
   306dc:	sub	sp, sp, #28
   306e0:	cmp	r5, ip
   306e4:	ldr	r0, [r8]
   306e8:	moveq	ip, #1
   306ec:	movne	ip, #4
   306f0:	subs	r7, r3, #0
   306f4:	str	r1, [sp, #12]
   306f8:	strh	ip, [sp, #16]
   306fc:	str	r0, [sp, #20]
   30700:	ldrd	sl, [sp, #64]	; 0x40
   30704:	beq	307ac <error@@Base+0x2e1c>
   30708:	mov	r6, r1
   3070c:	mov	r9, r2
   30710:	mov	r4, #0
   30714:	add	r1, r9, r4
   30718:	sub	r2, r7, r4
   3071c:	mov	r0, r6
   30720:	blx	r5
   30724:	cmn	r0, #1
   30728:	mov	r1, r0
   3072c:	beq	30788 <error@@Base+0x2df8>
   30730:	cmp	r0, #0
   30734:	beq	30778 <error@@Base+0x2de8>
   30738:	cmp	sl, #0
   3073c:	add	r4, r4, r0
   30740:	beq	30754 <error@@Base+0x2dc4>
   30744:	mov	r0, fp
   30748:	blx	sl
   3074c:	cmn	r0, #1
   30750:	beq	307e0 <error@@Base+0x2e50>
   30754:	cmp	r7, r4
   30758:	bhi	30714 <error@@Base+0x2d84>
   3075c:	ldr	r2, [sp, #20]
   30760:	ldr	r3, [r8]
   30764:	mov	r0, r4
   30768:	cmp	r2, r3
   3076c:	bne	30804 <error@@Base+0x2e74>
   30770:	add	sp, sp, #28
   30774:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30778:	bl	14f14 <__errno_location@plt>
   3077c:	mov	r3, #32
   30780:	str	r3, [r0]
   30784:	b	3075c <error@@Base+0x2dcc>
   30788:	str	r0, [sp]
   3078c:	bl	14f14 <__errno_location@plt>
   30790:	ldr	r1, [sp]
   30794:	ldr	r3, [r0]
   30798:	mov	r2, r0
   3079c:	cmp	r3, #4
   307a0:	beq	307b4 <error@@Base+0x2e24>
   307a4:	cmp	r3, #11
   307a8:	beq	307f0 <error@@Base+0x2e60>
   307ac:	mov	r4, #0
   307b0:	b	3075c <error@@Base+0x2dcc>
   307b4:	cmp	sl, #0
   307b8:	strd	r2, [sp]
   307bc:	beq	30754 <error@@Base+0x2dc4>
   307c0:	mov	r1, #0
   307c4:	mov	r0, fp
   307c8:	blx	sl
   307cc:	ldrd	r2, [sp]
   307d0:	cmn	r0, #1
   307d4:	bne	30754 <error@@Base+0x2dc4>
   307d8:	str	r3, [r2]
   307dc:	b	3075c <error@@Base+0x2dcc>
   307e0:	bl	14f14 <__errno_location@plt>
   307e4:	mov	r3, #4
   307e8:	str	r3, [r0]
   307ec:	b	3075c <error@@Base+0x2dcc>
   307f0:	mov	r2, r1
   307f4:	add	r0, sp, #12
   307f8:	mov	r1, #1
   307fc:	bl	14ae8 <poll@plt>
   30800:	b	30754 <error@@Base+0x2dc4>
   30804:	bl	14aac <__stack_chk_fail@plt>
   30808:	andeq	r4, r7, r0, asr #19
   3080c:	andeq	r4, r1, r0, ror #10
   30810:	push	{lr}		; (str lr, [sp, #-4]!)
   30814:	sub	sp, sp, #12
   30818:	mov	ip, #0
   3081c:	str	ip, [sp, #4]
   30820:	str	ip, [sp]
   30824:	bl	306cc <error@@Base+0x2d3c>
   30828:	add	sp, sp, #12
   3082c:	pop	{pc}		; (ldr pc, [sp], #4)
   30830:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30834:	sub	sp, sp, #8192	; 0x2000
   30838:	ldr	r6, [pc, #600]	; 30a98 <error@@Base+0x3108>
   3083c:	sub	sp, sp, #36	; 0x24
   30840:	mov	r9, r1
   30844:	add	r1, sp, #8192	; 0x2000
   30848:	mov	r4, r3
   3084c:	cmp	r3, #1024	; 0x400
   30850:	add	r1, r1, #28
   30854:	ldr	r3, [r6]
   30858:	str	r3, [r1]
   3085c:	add	r3, sp, #8256	; 0x2040
   30860:	add	r3, r3, #8
   30864:	ldr	r3, [r3]
   30868:	str	r3, [sp]
   3086c:	add	r3, sp, #8256	; 0x2040
   30870:	add	r3, r3, #12
   30874:	ldr	r3, [r3]
   30878:	str	r3, [sp, #4]
   3087c:	bls	308b8 <error@@Base+0x2f28>
   30880:	bl	14f14 <__errno_location@plt>
   30884:	mov	r7, #0
   30888:	mov	r3, #22
   3088c:	str	r3, [r0]
   30890:	add	r3, sp, #8192	; 0x2000
   30894:	add	r3, r3, #28
   30898:	ldr	r2, [r3]
   3089c:	ldr	r3, [r6]
   308a0:	mov	r0, r7
   308a4:	cmp	r2, r3
   308a8:	bne	30a84 <error@@Base+0x30f4>
   308ac:	add	sp, sp, #8192	; 0x2000
   308b0:	add	sp, sp, #36	; 0x24
   308b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   308b8:	mov	r8, r0
   308bc:	mov	r1, r2
   308c0:	mov	r3, #8192	; 0x2000
   308c4:	add	r0, sp, #28
   308c8:	lsl	r2, r4, #3
   308cc:	bl	145fc <__memcpy_chk@plt>
   308d0:	ldr	r3, [pc, #452]	; 30a9c <error@@Base+0x310c>
   308d4:	str	r9, [sp, #20]
   308d8:	cmp	r8, r3
   308dc:	moveq	r3, #1
   308e0:	movne	r3, #4
   308e4:	cmp	r4, #0
   308e8:	strh	r3, [sp, #24]
   308ec:	beq	309b8 <error@@Base+0x3028>
   308f0:	ldr	r3, [sp, #32]
   308f4:	cmp	r3, #0
   308f8:	beq	309b8 <error@@Base+0x3028>
   308fc:	add	sl, sp, #28
   30900:	mov	r7, #0
   30904:	add	r3, sp, #20
   30908:	str	r3, [sp, #8]
   3090c:	mov	r2, r4
   30910:	mov	r1, sl
   30914:	mov	r0, r9
   30918:	blx	r8
   3091c:	cmn	r0, #1
   30920:	mov	r5, r0
   30924:	beq	309a0 <error@@Base+0x3010>
   30928:	cmp	r0, #0
   3092c:	beq	309c0 <error@@Base+0x3030>
   30930:	add	r7, r7, r0
   30934:	mov	fp, r0
   30938:	mov	r0, r4
   3093c:	ldr	r3, [sl, #4]
   30940:	cmp	r3, fp
   30944:	bhi	30a08 <error@@Base+0x3078>
   30948:	mvn	r1, #0
   3094c:	sub	fp, fp, r3
   30950:	bl	416ac <mkdtemp@@Base+0x22fc>
   30954:	add	sl, sl, #8
   30958:	cmp	r0, #0
   3095c:	bne	3093c <error@@Base+0x2fac>
   30960:	cmp	fp, #0
   30964:	mov	r4, r0
   30968:	bne	30a70 <error@@Base+0x30e0>
   3096c:	ldr	r3, [sp]
   30970:	cmp	r3, #0
   30974:	beq	30890 <error@@Base+0x2f00>
   30978:	mov	r1, r5
   3097c:	ldr	r0, [sp, #4]
   30980:	ldr	r3, [sp]
   30984:	blx	r3
   30988:	cmn	r0, #1
   3098c:	bne	30890 <error@@Base+0x2f00>
   30990:	bl	14f14 <__errno_location@plt>
   30994:	mov	r3, #4
   30998:	str	r3, [r0]
   3099c:	b	30890 <error@@Base+0x2f00>
   309a0:	bl	14f14 <__errno_location@plt>
   309a4:	ldr	fp, [r0]
   309a8:	cmp	fp, #4
   309ac:	beq	309d0 <error@@Base+0x3040>
   309b0:	cmp	fp, #11
   309b4:	beq	30a5c <error@@Base+0x30cc>
   309b8:	mov	r7, #0
   309bc:	b	30890 <error@@Base+0x2f00>
   309c0:	bl	14f14 <__errno_location@plt>
   309c4:	mov	r3, #32
   309c8:	str	r3, [r0]
   309cc:	b	30890 <error@@Base+0x2f00>
   309d0:	ldr	r3, [sp]
   309d4:	str	r0, [sp, #12]
   309d8:	cmp	r3, #0
   309dc:	beq	309f8 <error@@Base+0x3068>
   309e0:	mov	r1, #0
   309e4:	ldr	r0, [sp, #4]
   309e8:	blx	r3
   309ec:	ldr	r3, [sp, #12]
   309f0:	cmn	r0, #1
   309f4:	beq	30a50 <error@@Base+0x30c0>
   309f8:	ldr	r3, [sl, #4]
   309fc:	cmp	r3, #0
   30a00:	bne	3090c <error@@Base+0x2f7c>
   30a04:	b	30890 <error@@Base+0x2f00>
   30a08:	cmp	fp, #0
   30a0c:	mov	r4, r0
   30a10:	beq	30a88 <error@@Base+0x30f8>
   30a14:	ldr	r2, [sl]
   30a18:	ldr	r1, [sp]
   30a1c:	sub	r3, r3, fp
   30a20:	cmp	r1, #0
   30a24:	add	fp, r2, fp
   30a28:	str	r3, [sl, #4]
   30a2c:	str	fp, [sl]
   30a30:	beq	309f8 <error@@Base+0x3068>
   30a34:	mov	r1, r5
   30a38:	ldr	r0, [sp, #4]
   30a3c:	ldr	r3, [sp]
   30a40:	blx	r3
   30a44:	cmn	r0, #1
   30a48:	bne	309f8 <error@@Base+0x3068>
   30a4c:	b	30990 <error@@Base+0x3000>
   30a50:	mov	r2, fp
   30a54:	str	r2, [r3]
   30a58:	b	30890 <error@@Base+0x2f00>
   30a5c:	mov	r2, r5
   30a60:	mov	r1, #1
   30a64:	ldr	r0, [sp, #8]
   30a68:	bl	14ae8 <poll@plt>
   30a6c:	b	309f8 <error@@Base+0x3068>
   30a70:	bl	14f14 <__errno_location@plt>
   30a74:	mov	r3, #14
   30a78:	mov	r7, r4
   30a7c:	str	r3, [r0]
   30a80:	b	30890 <error@@Base+0x2f00>
   30a84:	bl	14aac <__stack_chk_fail@plt>
   30a88:	ldr	r3, [sp]
   30a8c:	cmp	r3, #0
   30a90:	beq	309f8 <error@@Base+0x3068>
   30a94:	b	30a34 <error@@Base+0x30a4>
   30a98:	andeq	r4, r7, r0, asr #19
   30a9c:	andeq	r4, r1, r0, ror #28
   30aa0:	push	{lr}		; (str lr, [sp, #-4]!)
   30aa4:	sub	sp, sp, #12
   30aa8:	mov	ip, #0
   30aac:	str	ip, [sp, #4]
   30ab0:	str	ip, [sp]
   30ab4:	bl	30830 <error@@Base+0x2ea0>
   30ab8:	add	sp, sp, #12
   30abc:	pop	{pc}		; (ldr pc, [sp], #4)
   30ac0:	b	3c880 <__b64_ntop@@Base>
   30ac4:	push	{r4, r5, r6, lr}
   30ac8:	mov	r5, r1
   30acc:	mov	r6, r2
   30ad0:	bl	2fcc8 <error@@Base+0x2338>
   30ad4:	mov	r4, r0
   30ad8:	ldrb	r0, [r0]
   30adc:	mov	r3, r4
   30ae0:	cmp	r0, #9
   30ae4:	cmpne	r0, #32
   30ae8:	bne	30afc <error@@Base+0x316c>
   30aec:	ldrb	r0, [r3, #1]!
   30af0:	cmp	r0, #9
   30af4:	cmpne	r0, #32
   30af8:	beq	30aec <error@@Base+0x315c>
   30afc:	and	r2, r0, #223	; 0xdf
   30b00:	cmp	r0, #9
   30b04:	cmpne	r2, #0
   30b08:	beq	30b20 <error@@Base+0x3190>
   30b0c:	ldrb	r0, [r3, #1]!
   30b10:	and	ip, r0, #223	; 0xdf
   30b14:	cmp	r0, #9
   30b18:	cmpne	ip, #0
   30b1c:	bne	30b0c <error@@Base+0x317c>
   30b20:	mov	r0, #0
   30b24:	mov	r1, r5
   30b28:	strb	r0, [r3]
   30b2c:	mov	r2, r6
   30b30:	mov	r0, r4
   30b34:	bl	3c9f0 <__b64_pton@@Base>
   30b38:	mov	r5, r0
   30b3c:	mov	r0, r4
   30b40:	bl	14548 <free@plt>
   30b44:	mov	r0, r5
   30b48:	pop	{r4, r5, r6, pc}
   30b4c:	cmp	r2, #65536	; 0x10000
   30b50:	bhi	30c28 <error@@Base+0x3298>
   30b54:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30b58:	mov	r5, r1
   30b5c:	mov	r6, r0
   30b60:	mov	r1, #2
   30b64:	mov	r0, #0
   30b68:	mov	r4, r2
   30b6c:	bl	2fc70 <error@@Base+0x22e0>
   30b70:	lsl	r3, r4, #1
   30b74:	mov	r1, r4
   30b78:	mov	r2, r0
   30b7c:	mov	sl, r0
   30b80:	mov	r0, r5
   30b84:	bl	3c880 <__b64_ntop@@Base>
   30b88:	cmp	r0, #0
   30b8c:	ble	30c10 <error@@Base+0x3280>
   30b90:	mov	r7, sl
   30b94:	mov	r1, r6
   30b98:	ldrb	r0, [r7], r0
   30b9c:	bl	14b24 <fputc@plt>
   30ba0:	ldr	r8, [pc, #148]	; 30c3c <error@@Base+0x32ac>
   30ba4:	mov	r5, sl
   30ba8:	sub	r7, r7, #1
   30bac:	rsb	r9, sl, #1
   30bb0:	add	r4, r9, r5
   30bb4:	mov	r1, #70	; 0x46
   30bb8:	smull	r2, r3, r8, r4
   30bbc:	add	r3, r3, r4
   30bc0:	asr	r0, r4, #31
   30bc4:	rsb	r0, r0, r3, asr #6
   30bc8:	bl	4178c <mkdtemp@@Base+0x23dc>
   30bcc:	cmp	r7, r5
   30bd0:	mov	r1, r6
   30bd4:	sub	r4, r4, r0
   30bd8:	beq	30bfc <error@@Base+0x326c>
   30bdc:	ldrb	r0, [r5, #1]!
   30be0:	bl	14b24 <fputc@plt>
   30be4:	cmp	r4, #69	; 0x45
   30be8:	bne	30bb0 <error@@Base+0x3220>
   30bec:	mov	r1, r6
   30bf0:	mov	r0, #10
   30bf4:	bl	14b24 <fputc@plt>
   30bf8:	b	30bb0 <error@@Base+0x3220>
   30bfc:	cmp	r4, #69	; 0x45
   30c00:	bne	30c10 <error@@Base+0x3280>
   30c04:	mov	r0, sl
   30c08:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   30c0c:	b	14548 <free@plt>
   30c10:	mov	r1, r6
   30c14:	mov	r0, #10
   30c18:	bl	14b24 <fputc@plt>
   30c1c:	mov	r0, sl
   30c20:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   30c24:	b	14548 <free@plt>
   30c28:	mov	r3, r0
   30c2c:	mov	r2, #25
   30c30:	mov	r1, #1
   30c34:	ldr	r0, [pc, #4]	; 30c40 <error@@Base+0x32b0>
   30c38:	b	149a4 <fwrite@plt>
   30c3c:	b	3d8ff0 <stderr@@GLIBC_2.4+0x363f90>
   30c40:	andeq	r6, r4, r4, lsr r4
   30c44:	andeq	r0, r0, r0
   30c48:	push	{r4, r5, r6, r7, r8, lr}
   30c4c:	ldr	r7, [r0]
   30c50:	cmp	r7, #0
   30c54:	beq	30d58 <error@@Base+0x33c8>
   30c58:	mov	r5, r1
   30c5c:	ldr	r3, [pc, #256]	; 30d64 <error@@Base+0x33d4>
   30c60:	cmp	r5, #0
   30c64:	mov	r4, r0
   30c68:	ldr	r1, [pc, #248]	; 30d68 <error@@Base+0x33d8>
   30c6c:	mov	r0, r7
   30c70:	moveq	r1, r3
   30c74:	bl	14ea8 <strpbrk@plt>
   30c78:	cmp	r0, #0
   30c7c:	mov	r6, r0
   30c80:	str	r0, [r4]
   30c84:	beq	30cbc <error@@Base+0x332c>
   30c88:	ldrb	r8, [r0]
   30c8c:	cmp	r8, #34	; 0x22
   30c90:	beq	30d24 <error@@Base+0x3394>
   30c94:	cmp	r5, #0
   30c98:	bne	30cc4 <error@@Base+0x3334>
   30c9c:	strb	r5, [r0]
   30ca0:	ldr	r5, [r4]
   30ca4:	ldr	r1, [pc, #192]	; 30d6c <error@@Base+0x33dc>
   30ca8:	add	r0, r5, #1
   30cac:	bl	14ce0 <strspn@plt>
   30cb0:	add	r0, r0, #1
   30cb4:	add	r5, r5, r0
   30cb8:	str	r5, [r4]
   30cbc:	mov	r0, r7
   30cc0:	pop	{r4, r5, r6, r7, r8, pc}
   30cc4:	mov	r3, #0
   30cc8:	strb	r3, [r0]
   30ccc:	ldr	r5, [r4]
   30cd0:	ldr	r1, [pc, #148]	; 30d6c <error@@Base+0x33dc>
   30cd4:	add	r0, r5, #1
   30cd8:	bl	14ce0 <strspn@plt>
   30cdc:	cmp	r8, #61	; 0x3d
   30ce0:	add	r0, r0, #1
   30ce4:	add	r6, r5, r0
   30ce8:	str	r6, [r4]
   30cec:	ldrb	r2, [r5, r0]
   30cf0:	sub	r3, r2, #61	; 0x3d
   30cf4:	clz	r3, r3
   30cf8:	lsr	r3, r3, #5
   30cfc:	moveq	r3, #0
   30d00:	cmp	r3, #0
   30d04:	beq	30cbc <error@@Base+0x332c>
   30d08:	add	r0, r6, #1
   30d0c:	ldr	r1, [pc, #88]	; 30d6c <error@@Base+0x33dc>
   30d10:	bl	14ce0 <strspn@plt>
   30d14:	add	r0, r0, #1
   30d18:	add	r6, r6, r0
   30d1c:	str	r6, [r4]
   30d20:	b	30cbc <error@@Base+0x332c>
   30d24:	bl	14710 <strlen@plt>
   30d28:	add	r1, r6, #1
   30d2c:	mov	r2, r0
   30d30:	mov	r0, r6
   30d34:	bl	14b84 <memmove@plt>
   30d38:	ldr	r0, [r4]
   30d3c:	mov	r1, r8
   30d40:	bl	142b4 <strchr@plt>
   30d44:	cmp	r0, #0
   30d48:	str	r0, [r4]
   30d4c:	movne	r3, #0
   30d50:	strbne	r3, [r0]
   30d54:	bne	30ca0 <error@@Base+0x3310>
   30d58:	mov	r7, #0
   30d5c:	mov	r0, r7
   30d60:	pop	{r4, r5, r6, r7, r8, pc}
   30d64:	andeq	r6, r4, r8, ror r5
   30d68:	andeq	r6, r4, r0, ror r5
   30d6c:	andeq	r6, r4, r0, lsl #11
   30d70:	push	{r4, r5, r6, lr}
   30d74:	subs	r5, r0, #0
   30d78:	beq	30dcc <error@@Base+0x343c>
   30d7c:	ldr	r4, [r5]
   30d80:	cmp	r4, #0
   30d84:	beq	30dd0 <error@@Base+0x3440>
   30d88:	ldrb	r3, [r4]
   30d8c:	mov	r6, r1
   30d90:	cmp	r3, #91	; 0x5b
   30d94:	beq	30dd8 <error@@Base+0x3448>
   30d98:	ldr	r1, [pc, #136]	; 30e28 <error@@Base+0x3498>
   30d9c:	mov	r0, r4
   30da0:	bl	14ea8 <strpbrk@plt>
   30da4:	cmp	r0, #0
   30da8:	beq	30e18 <error@@Base+0x3488>
   30dac:	ldrb	r3, [r0]
   30db0:	cmp	r3, #47	; 0x2f
   30db4:	beq	30dfc <error@@Base+0x346c>
   30db8:	cmp	r3, #58	; 0x3a
   30dbc:	beq	30dfc <error@@Base+0x346c>
   30dc0:	cmp	r3, #0
   30dc4:	streq	r3, [r5]
   30dc8:	beq	30dd0 <error@@Base+0x3440>
   30dcc:	mov	r4, #0
   30dd0:	mov	r0, r4
   30dd4:	pop	{r4, r5, r6, pc}
   30dd8:	mov	r1, #93	; 0x5d
   30ddc:	mov	r0, r4
   30de0:	bl	142b4 <strchr@plt>
   30de4:	cmp	r0, #0
   30de8:	beq	30dcc <error@@Base+0x343c>
   30dec:	add	r0, r0, #1
   30df0:	ldrb	r3, [r0]
   30df4:	cmp	r3, #47	; 0x2f
   30df8:	bne	30db8 <error@@Base+0x3428>
   30dfc:	cmp	r6, #0
   30e00:	strbne	r3, [r6]
   30e04:	mov	r3, #0
   30e08:	strb	r3, [r0], #1
   30e0c:	str	r0, [r5]
   30e10:	mov	r0, r4
   30e14:	pop	{r4, r5, r6, pc}
   30e18:	mov	r0, r4
   30e1c:	bl	14710 <strlen@plt>
   30e20:	add	r0, r4, r0
   30e24:	b	30dac <error@@Base+0x341c>
   30e28:	andeq	r6, r4, r8, lsl #11
   30e2c:	push	{r4, r5, r6, r7, r8, lr}
   30e30:	sub	sp, sp, #8
   30e34:	ldr	r8, [pc, #376]	; 30fb4 <error@@Base+0x3624>
   30e38:	mov	r4, r0
   30e3c:	ldr	r3, [r8]
   30e40:	str	r3, [sp, #4]
   30e44:	bl	14710 <strlen@plt>
   30e48:	add	r0, r0, #1
   30e4c:	bl	2fbe4 <error@@Base+0x2254>
   30e50:	ldrb	r3, [r4]
   30e54:	cmp	r3, #0
   30e58:	mov	r7, r0
   30e5c:	beq	30f78 <error@@Base+0x35e8>
   30e60:	add	r5, r0, #1
   30e64:	mov	r6, #32
   30e68:	b	30e8c <error@@Base+0x34fc>
   30e6c:	mov	r0, r4
   30e70:	mov	r2, r5
   30e74:	strb	r6, [r5, #-1]
   30e78:	ldrb	r3, [r0, #1]
   30e7c:	add	r5, r5, #1
   30e80:	add	r4, r0, #1
   30e84:	cmp	r3, #0
   30e88:	beq	30f7c <error@@Base+0x35ec>
   30e8c:	cmp	r3, #37	; 0x25
   30e90:	beq	30eac <error@@Base+0x351c>
   30e94:	cmp	r3, #43	; 0x2b
   30e98:	beq	30e6c <error@@Base+0x34dc>
   30e9c:	mov	r0, r4
   30ea0:	mov	r2, r5
   30ea4:	strb	r3, [r5, #-1]
   30ea8:	b	30e78 <error@@Base+0x34e8>
   30eac:	bl	14a28 <__ctype_b_loc@plt>
   30eb0:	ldrb	r3, [r4, #1]
   30eb4:	lsl	r2, r3, #1
   30eb8:	ldr	r1, [r0]
   30ebc:	ldrh	r2, [r1, r2]
   30ec0:	tst	r2, #4096	; 0x1000
   30ec4:	beq	30fa0 <error@@Base+0x3610>
   30ec8:	ldrb	r2, [r4, #2]
   30ecc:	lsl	r0, r2, #1
   30ed0:	ldrh	r1, [r1, r0]
   30ed4:	tst	r1, #4096	; 0x1000
   30ed8:	beq	30fa0 <error@@Base+0x3610>
   30edc:	sub	r1, r3, #48	; 0x30
   30ee0:	uxtb	r1, r1
   30ee4:	cmp	r1, #9
   30ee8:	bls	30f64 <error@@Base+0x35d4>
   30eec:	sub	r1, r3, #97	; 0x61
   30ef0:	cmp	r1, #5
   30ef4:	bls	30f6c <error@@Base+0x35dc>
   30ef8:	sub	r1, r3, #65	; 0x41
   30efc:	cmp	r1, #5
   30f00:	bhi	30fa0 <error@@Base+0x3610>
   30f04:	sub	r3, r3, #55	; 0x37
   30f08:	strb	r3, [sp]
   30f0c:	sub	r3, r2, #48	; 0x30
   30f10:	add	r0, r4, #2
   30f14:	uxtb	r3, r3
   30f18:	cmp	r3, #9
   30f1c:	strbls	r3, [sp, #1]
   30f20:	bls	30f4c <error@@Base+0x35bc>
   30f24:	sub	r3, r2, #97	; 0x61
   30f28:	cmp	r3, #5
   30f2c:	subls	r2, r2, #87	; 0x57
   30f30:	strbls	r2, [sp, #1]
   30f34:	bls	30f4c <error@@Base+0x35bc>
   30f38:	sub	r3, r2, #65	; 0x41
   30f3c:	cmp	r3, #5
   30f40:	bhi	30fa0 <error@@Base+0x3610>
   30f44:	sub	r2, r2, #55	; 0x37
   30f48:	strb	r2, [sp, #1]
   30f4c:	ldrb	r1, [sp]
   30f50:	ldrb	r3, [sp, #1]
   30f54:	mov	r2, r5
   30f58:	orr	r3, r3, r1, lsl #4
   30f5c:	strb	r3, [r5, #-1]
   30f60:	b	30e78 <error@@Base+0x34e8>
   30f64:	strb	r1, [sp]
   30f68:	b	30f0c <error@@Base+0x357c>
   30f6c:	sub	r3, r3, #87	; 0x57
   30f70:	strb	r3, [sp]
   30f74:	b	30f0c <error@@Base+0x357c>
   30f78:	mov	r2, r0
   30f7c:	mov	r3, #0
   30f80:	strb	r3, [r2]
   30f84:	ldr	r2, [sp, #4]
   30f88:	ldr	r3, [r8]
   30f8c:	mov	r0, r7
   30f90:	cmp	r2, r3
   30f94:	bne	30fb0 <error@@Base+0x3620>
   30f98:	add	sp, sp, #8
   30f9c:	pop	{r4, r5, r6, r7, r8, pc}
   30fa0:	mov	r0, r7
   30fa4:	bl	14548 <free@plt>
   30fa8:	mov	r7, #0
   30fac:	b	30f84 <error@@Base+0x35f4>
   30fb0:	bl	14aac <__stack_chk_fail@plt>
   30fb4:	andeq	r4, r7, r0, asr #19
   30fb8:	ldrb	r3, [r0]
   30fbc:	cmp	r3, #0
   30fc0:	bxeq	lr
   30fc4:	cmp	r3, #13
   30fc8:	cmpne	r3, #10
   30fcc:	mov	r2, r0
   30fd0:	beq	30fec <error@@Base+0x365c>
   30fd4:	ldrb	r3, [r2, #1]!
   30fd8:	cmp	r3, #0
   30fdc:	bxeq	lr
   30fe0:	cmp	r3, #13
   30fe4:	cmpne	r3, #10
   30fe8:	bne	30fd4 <error@@Base+0x3644>
   30fec:	mov	r3, #0
   30ff0:	strb	r3, [r2]
   30ff4:	bx	lr
   30ff8:	push	{r4, r5, r6, lr}
   30ffc:	mov	r1, #3
   31000:	mov	r5, r0
   31004:	bl	148f0 <fcntl64@plt>
   31008:	subs	r4, r0, #0
   3100c:	blt	3105c <error@@Base+0x36cc>
   31010:	ands	r6, r4, #2048	; 0x800
   31014:	mov	r1, r5
   31018:	bne	31048 <error@@Base+0x36b8>
   3101c:	ldr	r0, [pc, #128]	; 310a4 <error@@Base+0x3714>
   31020:	bl	2db2c <error@@Base+0x19c>
   31024:	orr	r2, r4, #2048	; 0x800
   31028:	mov	r1, #4
   3102c:	mov	r0, r5
   31030:	bl	148f0 <fcntl64@plt>
   31034:	cmn	r0, #1
   31038:	mov	r4, r0
   3103c:	beq	31080 <error@@Base+0x36f0>
   31040:	mov	r0, r6
   31044:	pop	{r4, r5, r6, pc}
   31048:	ldr	r0, [pc, #88]	; 310a8 <error@@Base+0x3718>
   3104c:	mov	r6, #0
   31050:	bl	2db84 <error@@Base+0x1f4>
   31054:	mov	r0, r6
   31058:	pop	{r4, r5, r6, pc}
   3105c:	bl	14f14 <__errno_location@plt>
   31060:	mvn	r6, #0
   31064:	ldr	r0, [r0]
   31068:	bl	140a4 <strerror@plt>
   3106c:	mov	r1, r5
   31070:	mov	r2, r0
   31074:	ldr	r0, [pc, #48]	; 310ac <error@@Base+0x371c>
   31078:	bl	2d990 <error@@Base>
   3107c:	b	31040 <error@@Base+0x36b0>
   31080:	bl	14f14 <__errno_location@plt>
   31084:	mov	r6, r4
   31088:	ldr	r0, [r0]
   3108c:	bl	140a4 <strerror@plt>
   31090:	mov	r1, r5
   31094:	mov	r2, r0
   31098:	ldr	r0, [pc, #16]	; 310b0 <error@@Base+0x3720>
   3109c:	bl	2dad4 <error@@Base+0x144>
   310a0:	b	31040 <error@@Base+0x36b0>
   310a4:			; <UNDEFINED> instruction: 0x000465b8
   310a8:	andeq	r6, r4, r4, lsr #11
   310ac:	andeq	r6, r4, ip, lsl #11
   310b0:	ldrdeq	r6, [r4], -r4
   310b4:	push	{r4, r5, r6, lr}
   310b8:	mov	r1, #3
   310bc:	mov	r6, r0
   310c0:	bl	148f0 <fcntl64@plt>
   310c4:	subs	r5, r0, #0
   310c8:	blt	31118 <error@@Base+0x3788>
   310cc:	ands	r4, r5, #2048	; 0x800
   310d0:	mov	r1, r6
   310d4:	beq	31108 <error@@Base+0x3778>
   310d8:	ldr	r0, [pc, #124]	; 3115c <error@@Base+0x37cc>
   310dc:	bl	2dad4 <error@@Base+0x144>
   310e0:	bic	r2, r5, #2048	; 0x800
   310e4:	mov	r1, #4
   310e8:	mov	r0, r6
   310ec:	bl	148f0 <fcntl64@plt>
   310f0:	cmn	r0, #1
   310f4:	mov	r4, r0
   310f8:	movne	r4, #0
   310fc:	beq	3113c <error@@Base+0x37ac>
   31100:	mov	r0, r4
   31104:	pop	{r4, r5, r6, pc}
   31108:	ldr	r0, [pc, #80]	; 31160 <error@@Base+0x37d0>
   3110c:	bl	2db84 <error@@Base+0x1f4>
   31110:	mov	r0, r4
   31114:	pop	{r4, r5, r6, pc}
   31118:	bl	14f14 <__errno_location@plt>
   3111c:	mvn	r4, #0
   31120:	ldr	r0, [r0]
   31124:	bl	140a4 <strerror@plt>
   31128:	mov	r1, r6
   3112c:	mov	r2, r0
   31130:	ldr	r0, [pc, #44]	; 31164 <error@@Base+0x37d4>
   31134:	bl	2d990 <error@@Base>
   31138:	b	31100 <error@@Base+0x3770>
   3113c:	bl	14f14 <__errno_location@plt>
   31140:	ldr	r0, [r0]
   31144:	bl	140a4 <strerror@plt>
   31148:	mov	r1, r6
   3114c:	mov	r2, r0
   31150:	ldr	r0, [pc, #16]	; 31168 <error@@Base+0x37d8>
   31154:	bl	2dad4 <error@@Base+0x144>
   31158:	b	31100 <error@@Base+0x3770>
   3115c:	andeq	r6, r4, r0, lsl r6
   31160:	strdeq	r6, [r4], -r8
   31164:	andeq	r6, r4, ip, lsl #11
   31168:	andeq	r6, r4, ip, lsr #12
   3116c:	cmn	r0, #11
   31170:	push	{r4, lr}
   31174:	mov	r4, r0
   31178:	bne	3118c <error@@Base+0x37fc>
   3117c:	bl	14f14 <__errno_location@plt>
   31180:	ldr	r0, [r0]
   31184:	cmp	r0, #0
   31188:	bne	31198 <error@@Base+0x3808>
   3118c:	mov	r0, r4
   31190:	pop	{r4, lr}
   31194:	b	14374 <gai_strerror@plt>
   31198:	pop	{r4, lr}
   3119c:	b	140a4 <strerror@plt>
   311a0:	push	{r4, r5, r6, r7, lr}
   311a4:	sub	sp, sp, #28
   311a8:	ldr	r4, [pc, #212]	; 31284 <error@@Base+0x38f4>
   311ac:	add	r2, sp, #16
   311b0:	str	r2, [sp]
   311b4:	ldr	ip, [r4]
   311b8:	add	r3, sp, #12
   311bc:	mov	r5, #4
   311c0:	mov	r2, #1
   311c4:	mov	r1, #6
   311c8:	str	ip, [sp, #20]
   311cc:	str	r5, [sp, #16]
   311d0:	mov	r6, r0
   311d4:	bl	14e78 <getsockopt@plt>
   311d8:	cmn	r0, #1
   311dc:	beq	31264 <error@@Base+0x38d4>
   311e0:	ldr	r3, [sp, #12]
   311e4:	cmp	r3, #1
   311e8:	beq	31238 <error@@Base+0x38a8>
   311ec:	mov	r7, #1
   311f0:	mov	r1, r6
   311f4:	ldr	r0, [pc, #140]	; 31288 <error@@Base+0x38f8>
   311f8:	str	r7, [sp, #12]
   311fc:	bl	2db2c <error@@Base+0x19c>
   31200:	mov	r2, r7
   31204:	str	r5, [sp]
   31208:	add	r3, sp, #12
   3120c:	mov	r0, r6
   31210:	mov	r1, #6
   31214:	bl	14e90 <setsockopt@plt>
   31218:	cmn	r0, #1
   3121c:	beq	31248 <error@@Base+0x38b8>
   31220:	ldr	r2, [sp, #20]
   31224:	ldr	r3, [r4]
   31228:	cmp	r2, r3
   3122c:	bne	31280 <error@@Base+0x38f0>
   31230:	add	sp, sp, #28
   31234:	pop	{r4, r5, r6, r7, pc}
   31238:	mov	r1, r6
   3123c:	ldr	r0, [pc, #72]	; 3128c <error@@Base+0x38fc>
   31240:	bl	2db2c <error@@Base+0x19c>
   31244:	b	31220 <error@@Base+0x3890>
   31248:	bl	14f14 <__errno_location@plt>
   3124c:	ldr	r0, [r0]
   31250:	bl	140a4 <strerror@plt>
   31254:	mov	r1, r0
   31258:	ldr	r0, [pc, #48]	; 31290 <error@@Base+0x3900>
   3125c:	bl	2d990 <error@@Base>
   31260:	b	31220 <error@@Base+0x3890>
   31264:	bl	14f14 <__errno_location@plt>
   31268:	ldr	r0, [r0]
   3126c:	bl	140a4 <strerror@plt>
   31270:	mov	r1, r0
   31274:	ldr	r0, [pc, #24]	; 31294 <error@@Base+0x3904>
   31278:	bl	2dad4 <error@@Base+0x144>
   3127c:	b	31220 <error@@Base+0x3890>
   31280:	bl	14aac <__stack_chk_fail@plt>
   31284:	andeq	r4, r7, r0, asr #19
   31288:	andeq	r6, r4, r8, lsl #13
   3128c:	andeq	r6, r4, r0, ror r6
   31290:	andeq	r6, r4, r4, lsr #13
   31294:	andeq	r6, r4, r0, asr r6
   31298:	push	{r4, r5, r6, lr}
   3129c:	sub	sp, sp, #16
   312a0:	ldr	r5, [pc, #120]	; 31320 <error@@Base+0x3990>
   312a4:	mov	ip, #1
   312a8:	mov	r3, #4
   312ac:	ldr	lr, [r5]
   312b0:	str	r3, [sp]
   312b4:	mov	r1, ip
   312b8:	add	r3, sp, #8
   312bc:	mov	r2, #2
   312c0:	str	lr, [sp, #12]
   312c4:	str	ip, [sp, #8]
   312c8:	mov	r6, r0
   312cc:	bl	14e90 <setsockopt@plt>
   312d0:	cmn	r0, #1
   312d4:	movne	r4, #0
   312d8:	beq	312f8 <error@@Base+0x3968>
   312dc:	ldr	r2, [sp, #12]
   312e0:	ldr	r3, [r5]
   312e4:	mov	r0, r4
   312e8:	cmp	r2, r3
   312ec:	bne	3131c <error@@Base+0x398c>
   312f0:	add	sp, sp, #16
   312f4:	pop	{r4, r5, r6, pc}
   312f8:	mov	r4, r0
   312fc:	bl	14f14 <__errno_location@plt>
   31300:	ldr	r0, [r0]
   31304:	bl	140a4 <strerror@plt>
   31308:	mov	r1, r6
   3130c:	mov	r2, r0
   31310:	ldr	r0, [pc, #12]	; 31324 <error@@Base+0x3994>
   31314:	bl	2d990 <error@@Base>
   31318:	b	312dc <error@@Base+0x394c>
   3131c:	bl	14aac <__stack_chk_fail@plt>
   31320:	andeq	r4, r7, r0, asr #19
   31324:	andeq	r6, r4, r4, asr #13
   31328:	mov	r0, #0
   3132c:	bx	lr
   31330:	push	{r4, lr}
   31334:	ldr	r0, [pc, #8]	; 31344 <error@@Base+0x39b4>
   31338:	bl	2d990 <error@@Base>
   3133c:	mvn	r0, #0
   31340:	pop	{r4, pc}
   31344:	andeq	r6, r4, r8, ror #13
   31348:	mov	r1, #1
   3134c:	b	30c48 <error@@Base+0x32b8>
   31350:	mov	r1, #0
   31354:	b	30c48 <error@@Base+0x32b8>
   31358:	push	{r4, r5, r6, lr}
   3135c:	mov	r1, #28
   31360:	mov	r5, r0
   31364:	mov	r0, #1
   31368:	bl	2fc18 <error@@Base+0x2288>
   3136c:	mov	r4, r0
   31370:	ldr	r0, [r5]
   31374:	bl	2fcc8 <error@@Base+0x2338>
   31378:	str	r0, [r4]
   3137c:	ldr	r0, [r5, #4]
   31380:	bl	2fcc8 <error@@Base+0x2338>
   31384:	str	r0, [r4, #4]
   31388:	ldr	r0, [r5, #16]
   3138c:	bl	2fcc8 <error@@Base+0x2338>
   31390:	str	r0, [r4, #16]
   31394:	ldr	r3, [r5, #8]
   31398:	str	r3, [r4, #8]
   3139c:	ldr	r3, [r5, #12]
   313a0:	str	r3, [r4, #12]
   313a4:	ldr	r0, [r5, #20]
   313a8:	bl	2fcc8 <error@@Base+0x2338>
   313ac:	str	r0, [r4, #20]
   313b0:	ldr	r0, [r5, #24]
   313b4:	bl	2fcc8 <error@@Base+0x2338>
   313b8:	str	r0, [r4, #24]
   313bc:	mov	r0, r4
   313c0:	pop	{r4, r5, r6, pc}
   313c4:	push	{r4, r5, r6, r7, lr}
   313c8:	mov	r7, #0
   313cc:	ldr	r4, [pc, #120]	; 3144c <error@@Base+0x3abc>
   313d0:	ldr	r6, [pc, #120]	; 31450 <error@@Base+0x3ac0>
   313d4:	sub	sp, sp, #28
   313d8:	add	r3, sp, #16
   313dc:	ldr	r1, [r4]
   313e0:	str	r3, [sp, #8]
   313e4:	strd	r6, [sp]
   313e8:	mov	r3, #0
   313ec:	mov	r2, #0
   313f0:	str	r1, [sp, #20]
   313f4:	mov	r5, r0
   313f8:	bl	401c4 <mkdtemp@@Base+0xe14>
   313fc:	ldr	r3, [sp, #16]
   31400:	cmp	r3, #0
   31404:	beq	31428 <error@@Base+0x3a98>
   31408:	mov	r0, r5
   3140c:	ldr	r1, [pc, #64]	; 31454 <error@@Base+0x3ac4>
   31410:	bl	14e6c <getservbyname@plt>
   31414:	cmp	r0, #0
   31418:	beq	31440 <error@@Base+0x3ab0>
   3141c:	ldr	r0, [r0, #8]
   31420:	rev16	r0, r0
   31424:	uxth	r0, r0
   31428:	ldr	r2, [sp, #20]
   3142c:	ldr	r3, [r4]
   31430:	cmp	r2, r3
   31434:	bne	31448 <error@@Base+0x3ab8>
   31438:	add	sp, sp, #28
   3143c:	pop	{r4, r5, r6, r7, pc}
   31440:	mvn	r0, #0
   31444:	b	31428 <error@@Base+0x3a98>
   31448:	bl	14aac <__stack_chk_fail@plt>
   3144c:	andeq	r4, r7, r0, asr #19
   31450:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   31454:	andeq	r6, r4, r4, lsr #14
   31458:	push	{r4, r5, r6, r7, r8, r9, lr}
   3145c:	sub	sp, sp, #28
   31460:	ldr	r5, [pc, #252]	; 31564 <error@@Base+0x3bd4>
   31464:	mov	r4, #0
   31468:	subs	r7, r1, #0
   3146c:	ldr	r3, [r5]
   31470:	str	r4, [sp, #16]
   31474:	str	r3, [sp, #20]
   31478:	mov	r8, r0
   3147c:	beq	314f4 <error@@Base+0x3b64>
   31480:	mvn	r3, #-2147483648	; 0x80000000
   31484:	str	r3, [r7]
   31488:	bl	2fcc8 <error@@Base+0x2338>
   3148c:	mov	r1, #58	; 0x3a
   31490:	mov	r9, r0
   31494:	bl	142b4 <strchr@plt>
   31498:	subs	r6, r0, #0
   3149c:	beq	31544 <error@@Base+0x3bb4>
   314a0:	mov	r0, r6
   314a4:	mov	r1, r4
   314a8:	strb	r4, [r0], #1
   314ac:	bl	31458 <error@@Base+0x3ac8>
   314b0:	mov	r1, r4
   314b4:	str	r0, [r7]
   314b8:	mov	r0, r9
   314bc:	bl	31458 <error@@Base+0x3ac8>
   314c0:	mov	r4, r0
   314c4:	mov	r0, r9
   314c8:	bl	14548 <free@plt>
   314cc:	ldr	r3, [r7]
   314d0:	cmn	r3, #-2147483646	; 0x80000002
   314d4:	beq	3153c <error@@Base+0x3bac>
   314d8:	ldr	r2, [sp, #20]
   314dc:	ldr	r3, [r5]
   314e0:	mov	r0, r4
   314e4:	cmp	r2, r3
   314e8:	bne	31560 <error@@Base+0x3bd0>
   314ec:	add	sp, sp, #28
   314f0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   314f4:	ldr	r1, [pc, #108]	; 31568 <error@@Base+0x3bd8>
   314f8:	bl	142cc <strcasecmp@plt>
   314fc:	cmp	r0, #0
   31500:	mvneq	r4, #-2147483648	; 0x80000000
   31504:	beq	314d8 <error@@Base+0x3b48>
   31508:	mvn	r6, #-2147483646	; 0x80000002
   3150c:	mov	r7, #0
   31510:	add	r3, sp, #16
   31514:	str	r3, [sp, #8]
   31518:	mov	r0, r8
   3151c:	mov	r3, #0
   31520:	strd	r6, [sp]
   31524:	mov	r2, #0
   31528:	bl	401c4 <mkdtemp@@Base+0xe14>
   3152c:	ldr	r3, [sp, #16]
   31530:	cmp	r3, #0
   31534:	moveq	r4, r0
   31538:	beq	314d8 <error@@Base+0x3b48>
   3153c:	mvn	r4, #-2147483647	; 0x80000001
   31540:	b	314d8 <error@@Base+0x3b48>
   31544:	mov	r0, r9
   31548:	bl	14548 <free@plt>
   3154c:	mov	r1, r6
   31550:	mov	r0, r8
   31554:	bl	31458 <error@@Base+0x3ac8>
   31558:	mov	r4, r0
   3155c:	b	314d8 <error@@Base+0x3b48>
   31560:	bl	14aac <__stack_chk_fail@plt>
   31564:	andeq	r4, r7, r0, asr #19
   31568:	andeq	r6, r4, r8, lsr #14
   3156c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31570:	sub	sp, sp, #20
   31574:	ldr	sl, [pc, #464]	; 3174c <error@@Base+0x3dbc>
   31578:	mov	fp, r0
   3157c:	mov	r4, #0
   31580:	ldr	r3, [sl]
   31584:	str	r3, [sp, #12]
   31588:	bl	14f14 <__errno_location@plt>
   3158c:	cmp	fp, #0
   31590:	str	r4, [r0]
   31594:	beq	316a8 <error@@Base+0x3d18>
   31598:	ldrb	r3, [fp]
   3159c:	cmp	r3, #0
   315a0:	beq	316a8 <error@@Base+0x3d18>
   315a4:	ldr	r8, [pc, #420]	; 31750 <error@@Base+0x3dc0>
   315a8:	ldr	r9, [pc, #420]	; 31754 <error@@Base+0x3dc4>
   315ac:	ldr	r7, [pc, #420]	; 31758 <error@@Base+0x3dc8>
   315b0:	mov	r6, r0
   315b4:	mov	r5, #1
   315b8:	mov	r2, #10
   315bc:	add	r1, sp, #8
   315c0:	mov	r0, fp
   315c4:	bl	14860 <strtol@plt>
   315c8:	ldr	ip, [sp, #8]
   315cc:	cmp	ip, fp
   315d0:	mov	r2, r0
   315d4:	beq	316a8 <error@@Base+0x3d18>
   315d8:	ldr	r3, [r6]
   315dc:	cmp	r3, #34	; 0x22
   315e0:	beq	3169c <error@@Base+0x3d0c>
   315e4:	cmp	r2, #0
   315e8:	blt	316a8 <error@@Base+0x3d18>
   315ec:	add	r3, ip, #1
   315f0:	str	r3, [sp, #8]
   315f4:	ldrb	r3, [ip]
   315f8:	cmp	r3, #87	; 0x57
   315fc:	beq	3173c <error@@Base+0x3dac>
   31600:	bhi	316ec <error@@Base+0x3d5c>
   31604:	cmp	r3, #72	; 0x48
   31608:	beq	31708 <error@@Base+0x3d78>
   3160c:	bhi	316c4 <error@@Base+0x3d34>
   31610:	cmp	r3, #0
   31614:	bne	316b0 <error@@Base+0x3d20>
   31618:	mov	r1, r5
   3161c:	mvn	r0, #-2147483648	; 0x80000000
   31620:	str	r2, [sp, #4]
   31624:	str	ip, [sp, #8]
   31628:	bl	41060 <mkdtemp@@Base+0x1cb0>
   3162c:	ldr	r2, [sp, #4]
   31630:	cmp	r2, r0
   31634:	bge	316a8 <error@@Base+0x3d18>
   31638:	mov	r1, r2
   3163c:	mov	r0, r5
   31640:	bl	4178c <mkdtemp@@Base+0x23dc>
   31644:	mov	r1, r0
   31648:	mov	fp, r0
   3164c:	mvn	r0, #-2147483648	; 0x80000000
   31650:	bl	41748 <mkdtemp@@Base+0x2398>
   31654:	cmp	r0, r4
   31658:	ble	316a8 <error@@Base+0x3d18>
   3165c:	mov	r0, r4
   31660:	mov	r1, fp
   31664:	bl	416ac <mkdtemp@@Base+0x22fc>
   31668:	subs	r4, r0, #0
   3166c:	blt	316a8 <error@@Base+0x3d18>
   31670:	ldr	fp, [sp, #8]
   31674:	ldrb	r3, [fp]
   31678:	cmp	r3, #0
   3167c:	bne	315b8 <error@@Base+0x3c28>
   31680:	ldr	r2, [sp, #12]
   31684:	ldr	r3, [sl]
   31688:	mov	r0, r4
   3168c:	cmp	r2, r3
   31690:	bne	31748 <error@@Base+0x3db8>
   31694:	add	sp, sp, #20
   31698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3169c:	sub	r3, r0, #-2147483647	; 0x80000001
   316a0:	cmn	r3, #3
   316a4:	bls	315e4 <error@@Base+0x3c54>
   316a8:	mvn	r4, #0
   316ac:	b	31680 <error@@Base+0x3cf0>
   316b0:	cmp	r3, #68	; 0x44
   316b4:	bne	316a8 <error@@Base+0x3d18>
   316b8:	ldr	r0, [pc, #156]	; 3175c <error@@Base+0x3dcc>
   316bc:	ldr	r5, [pc, #156]	; 31760 <error@@Base+0x3dd0>
   316c0:	b	31630 <error@@Base+0x3ca0>
   316c4:	cmp	r3, #77	; 0x4d
   316c8:	beq	31730 <error@@Base+0x3da0>
   316cc:	cmp	r3, #83	; 0x53
   316d0:	bne	316a8 <error@@Base+0x3d18>
   316d4:	mov	r1, r5
   316d8:	mvn	r0, #-2147483648	; 0x80000000
   316dc:	str	r2, [sp, #4]
   316e0:	bl	41060 <mkdtemp@@Base+0x1cb0>
   316e4:	ldr	r2, [sp, #4]
   316e8:	b	31630 <error@@Base+0x3ca0>
   316ec:	cmp	r3, #109	; 0x6d
   316f0:	beq	31730 <error@@Base+0x3da0>
   316f4:	bhi	31714 <error@@Base+0x3d84>
   316f8:	cmp	r3, #100	; 0x64
   316fc:	beq	316b8 <error@@Base+0x3d28>
   31700:	cmp	r3, #104	; 0x68
   31704:	bne	316a8 <error@@Base+0x3d18>
   31708:	mov	r0, r7
   3170c:	mov	r5, #3600	; 0xe10
   31710:	b	31630 <error@@Base+0x3ca0>
   31714:	cmp	r3, #115	; 0x73
   31718:	beq	316d4 <error@@Base+0x3d44>
   3171c:	cmp	r3, #119	; 0x77
   31720:	bne	316a8 <error@@Base+0x3d18>
   31724:	ldr	r5, [pc, #56]	; 31764 <error@@Base+0x3dd4>
   31728:	mov	r0, r8
   3172c:	b	31630 <error@@Base+0x3ca0>
   31730:	mov	r0, r9
   31734:	mov	r5, #60	; 0x3c
   31738:	b	31630 <error@@Base+0x3ca0>
   3173c:	mov	r0, r8
   31740:	ldr	r5, [pc, #28]	; 31764 <error@@Base+0x3dd4>
   31744:	b	31630 <error@@Base+0x3ca0>
   31748:	bl	14aac <__stack_chk_fail@plt>
   3174c:	andeq	r4, r7, r0, asr #19
   31750:	ldrdeq	r0, [r0], -lr
   31754:	eoreq	r2, r2, #536870914	; 0x20000002
   31758:	andeq	r1, r9, fp, lsr #20
   3175c:	andeq	r6, r0, r7, lsl r1
   31760:	andeq	r5, r1, r0, lsl #3
   31764:	andeq	r3, r9, r0, lsl #21
   31768:	push	{r4, lr}
   3176c:	mov	r2, r1
   31770:	ldr	r4, [pc, #128]	; 317f8 <error@@Base+0x3e68>
   31774:	sub	sp, sp, #16
   31778:	cmp	r1, #22
   3177c:	cmpne	r1, #0
   31780:	ldr	r1, [r4]
   31784:	str	r1, [sp, #12]
   31788:	beq	317d4 <error@@Base+0x3e44>
   3178c:	mov	r3, r0
   31790:	str	r2, [sp]
   31794:	mov	r1, #1
   31798:	ldr	r2, [pc, #92]	; 317fc <error@@Base+0x3e6c>
   3179c:	add	r0, sp, #8
   317a0:	bl	145e4 <__asprintf_chk@plt>
   317a4:	cmp	r0, #0
   317a8:	blt	317e0 <error@@Base+0x3e50>
   317ac:	ldr	r0, [pc, #76]	; 31800 <error@@Base+0x3e70>
   317b0:	ldr	r1, [sp, #8]
   317b4:	bl	2db84 <error@@Base+0x1f4>
   317b8:	ldr	r0, [sp, #8]
   317bc:	ldr	r2, [sp, #12]
   317c0:	ldr	r3, [r4]
   317c4:	cmp	r2, r3
   317c8:	bne	317dc <error@@Base+0x3e4c>
   317cc:	add	sp, sp, #16
   317d0:	pop	{r4, pc}
   317d4:	bl	2fcc8 <error@@Base+0x2338>
   317d8:	b	317bc <error@@Base+0x3e2c>
   317dc:	bl	14aac <__stack_chk_fail@plt>
   317e0:	bl	14f14 <__errno_location@plt>
   317e4:	ldr	r0, [r0]
   317e8:	bl	140a4 <strerror@plt>
   317ec:	mov	r1, r0
   317f0:	ldr	r0, [pc, #12]	; 31804 <error@@Base+0x3e74>
   317f4:	bl	2bb40 <fputs@plt+0x16bb4>
   317f8:	andeq	r4, r7, r0, asr #19
   317fc:	andeq	r6, r4, ip, lsr #14
   31800:	andeq	r6, r4, r0, asr r7
   31804:	andeq	r6, r4, r4, lsr r7
   31808:	mov	r1, #0
   3180c:	b	30d70 <error@@Base+0x33e0>
   31810:	push	{r4, lr}
   31814:	mov	r4, r0
   31818:	ldrb	r3, [r0]
   3181c:	cmp	r3, #91	; 0x5b
   31820:	bne	31840 <error@@Base+0x3eb0>
   31824:	bl	14710 <strlen@plt>
   31828:	sub	r0, r0, #1
   3182c:	ldrb	r3, [r4, r0]
   31830:	cmp	r3, #93	; 0x5d
   31834:	moveq	r3, #0
   31838:	strbeq	r3, [r4, r0]
   3183c:	addeq	r4, r4, #1
   31840:	mov	r0, r4
   31844:	pop	{r4, pc}
   31848:	ldrb	r3, [r0]
   3184c:	cmp	r3, #58	; 0x3a
   31850:	beq	318bc <error@@Base+0x3f2c>
   31854:	cmp	r3, #0
   31858:	sub	r2, r3, #91	; 0x5b
   3185c:	clz	r2, r2
   31860:	lsr	r2, r2, #5
   31864:	bne	31890 <error@@Base+0x3f00>
   31868:	b	318bc <error@@Base+0x3f2c>
   3186c:	cmp	r3, #93	; 0x5d
   31870:	bne	318c4 <error@@Base+0x3f34>
   31874:	ldrb	r3, [r0, #1]
   31878:	cmp	r3, #58	; 0x3a
   3187c:	beq	318d8 <error@@Base+0x3f48>
   31880:	ldrb	r3, [r0, #1]
   31884:	add	r0, r0, #1
   31888:	cmp	r3, #0
   3188c:	beq	318bc <error@@Base+0x3f2c>
   31890:	cmp	r3, #64	; 0x40
   31894:	bne	3186c <error@@Base+0x3edc>
   31898:	ldrb	r3, [r0, #1]
   3189c:	cmp	r3, #91	; 0x5b
   318a0:	bne	31880 <error@@Base+0x3ef0>
   318a4:	add	r0, r0, #1
   318a8:	ldrb	r3, [r0, #1]
   318ac:	mov	r2, #1
   318b0:	add	r0, r0, #1
   318b4:	cmp	r3, #0
   318b8:	bne	31890 <error@@Base+0x3f00>
   318bc:	mov	r0, #0
   318c0:	bx	lr
   318c4:	cmp	r3, #58	; 0x3a
   318c8:	bne	318e8 <error@@Base+0x3f58>
   318cc:	cmp	r2, #0
   318d0:	bne	31880 <error@@Base+0x3ef0>
   318d4:	bx	lr
   318d8:	cmp	r2, #0
   318dc:	beq	31880 <error@@Base+0x3ef0>
   318e0:	add	r0, r0, #1
   318e4:	bx	lr
   318e8:	cmp	r3, #47	; 0x2f
   318ec:	bne	31880 <error@@Base+0x3ef0>
   318f0:	mov	r0, #0
   318f4:	bx	lr
   318f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   318fc:	subs	r8, r1, #0
   31900:	mov	r5, r3
   31904:	movne	r3, #0
   31908:	strne	r3, [r8]
   3190c:	cmp	r2, #0
   31910:	movne	r3, #0
   31914:	strne	r3, [r2]
   31918:	cmp	r5, #0
   3191c:	movne	r3, #0
   31920:	strne	r3, [r5]
   31924:	mov	r6, r2
   31928:	bl	2fcc8 <error@@Base+0x2338>
   3192c:	mov	r7, r0
   31930:	bl	31848 <error@@Base+0x3eb8>
   31934:	subs	r4, r0, #0
   31938:	beq	31a08 <error@@Base+0x4078>
   3193c:	ldrb	r3, [r4, #1]
   31940:	mov	r2, #0
   31944:	strb	r2, [r4]
   31948:	cmp	r3, r2
   3194c:	addne	r0, r4, #1
   31950:	ldreq	r0, [pc, #192]	; 31a18 <error@@Base+0x4088>
   31954:	bl	2fcc8 <error@@Base+0x2338>
   31958:	mov	r1, #64	; 0x40
   3195c:	mov	r9, r0
   31960:	mov	r0, r7
   31964:	bl	143ec <strrchr@plt>
   31968:	subs	r4, r0, #0
   3196c:	beq	319f4 <error@@Base+0x4064>
   31970:	mov	r0, r4
   31974:	mov	r3, #0
   31978:	strb	r3, [r0], #1
   3197c:	bl	31810 <error@@Base+0x3e80>
   31980:	bl	2fcc8 <error@@Base+0x2338>
   31984:	ldrb	r4, [r7]
   31988:	cmp	r4, #0
   3198c:	mov	sl, r0
   31990:	bne	319e4 <error@@Base+0x4054>
   31994:	cmp	r8, #0
   31998:	strne	r4, [r8]
   3199c:	movne	r4, #0
   319a0:	cmp	r6, #0
   319a4:	strne	sl, [r6]
   319a8:	movne	sl, #0
   319ac:	cmp	r5, #0
   319b0:	strne	r9, [r5]
   319b4:	movne	r9, #0
   319b8:	movne	r5, r9
   319bc:	mov	r0, r7
   319c0:	bl	14548 <free@plt>
   319c4:	mov	r0, r4
   319c8:	bl	14548 <free@plt>
   319cc:	mov	r0, sl
   319d0:	bl	14548 <free@plt>
   319d4:	mov	r0, r9
   319d8:	bl	14548 <free@plt>
   319dc:	mov	r0, r5
   319e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   319e4:	mov	r0, r7
   319e8:	bl	2fcc8 <error@@Base+0x2338>
   319ec:	mov	r4, r0
   319f0:	b	31994 <error@@Base+0x4004>
   319f4:	mov	r0, r7
   319f8:	bl	31810 <error@@Base+0x3e80>
   319fc:	bl	2fcc8 <error@@Base+0x2338>
   31a00:	mov	sl, r0
   31a04:	b	31994 <error@@Base+0x4004>
   31a08:	mov	r9, r4
   31a0c:	mov	sl, r4
   31a10:	mvn	r5, #0
   31a14:	b	319bc <error@@Base+0x402c>
   31a18:	andeq	r7, r4, r0, ror #7
   31a1c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   31a20:	subs	sl, r1, #0
   31a24:	ldr	r9, [pc, #340]	; 31b80 <error@@Base+0x41f0>
   31a28:	mov	r5, r3
   31a2c:	movne	r3, #0
   31a30:	ldr	r1, [r9]
   31a34:	strne	r3, [sl]
   31a38:	cmp	r2, #0
   31a3c:	movne	r3, #0
   31a40:	strne	r3, [r2]
   31a44:	cmp	r5, #0
   31a48:	sub	sp, sp, #8
   31a4c:	mvnne	r3, #0
   31a50:	strne	r3, [r5]
   31a54:	mov	r8, r2
   31a58:	str	r1, [sp, #4]
   31a5c:	bl	14a70 <strdup@plt>
   31a60:	cmp	r0, #0
   31a64:	mov	r4, r0
   31a68:	str	r0, [sp]
   31a6c:	beq	31b74 <error@@Base+0x41e4>
   31a70:	mov	r1, #64	; 0x40
   31a74:	bl	143ec <strrchr@plt>
   31a78:	subs	r7, r0, #0
   31a7c:	beq	31af0 <error@@Base+0x4160>
   31a80:	mov	r3, #0
   31a84:	strb	r3, [r7]
   31a88:	ldrb	r3, [r4]
   31a8c:	cmp	r3, #0
   31a90:	bne	31ad4 <error@@Base+0x4144>
   31a94:	mov	r6, #0
   31a98:	mov	r7, r6
   31a9c:	mvn	r5, #0
   31aa0:	mov	r0, r4
   31aa4:	bl	14548 <free@plt>
   31aa8:	mov	r0, r7
   31aac:	bl	14548 <free@plt>
   31ab0:	mov	r0, r6
   31ab4:	bl	14548 <free@plt>
   31ab8:	ldr	r2, [sp, #4]
   31abc:	ldr	r3, [r9]
   31ac0:	mov	r0, r5
   31ac4:	cmp	r2, r3
   31ac8:	bne	31b7c <error@@Base+0x41ec>
   31acc:	add	sp, sp, #8
   31ad0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31ad4:	mov	r0, r4
   31ad8:	bl	14a70 <strdup@plt>
   31adc:	cmp	r0, #0
   31ae0:	beq	31a94 <error@@Base+0x4104>
   31ae4:	add	r3, r7, #1
   31ae8:	mov	r7, r0
   31aec:	str	r3, [sp]
   31af0:	mov	r1, #0
   31af4:	mov	r0, sp
   31af8:	bl	30d70 <error@@Base+0x33e0>
   31afc:	subs	r6, r0, #0
   31b00:	beq	31b6c <error@@Base+0x41dc>
   31b04:	ldrb	r6, [r6]
   31b08:	cmp	r6, #0
   31b0c:	beq	31b6c <error@@Base+0x41dc>
   31b10:	bl	31810 <error@@Base+0x3e80>
   31b14:	bl	2fcc8 <error@@Base+0x2338>
   31b18:	mov	r6, r0
   31b1c:	ldr	r0, [sp]
   31b20:	cmp	r0, #0
   31b24:	beq	31b34 <error@@Base+0x41a4>
   31b28:	ldrb	r3, [r0]
   31b2c:	cmp	r3, #0
   31b30:	bne	31b60 <error@@Base+0x41d0>
   31b34:	mvn	r0, #0
   31b38:	cmp	sl, #0
   31b3c:	strne	r7, [sl]
   31b40:	movne	r7, #0
   31b44:	cmp	r8, #0
   31b48:	strne	r6, [r8]
   31b4c:	movne	r6, #0
   31b50:	cmp	r5, #0
   31b54:	strne	r0, [r5]
   31b58:	movne	r5, #0
   31b5c:	b	31aa0 <error@@Base+0x4110>
   31b60:	bl	313c4 <error@@Base+0x3a34>
   31b64:	cmp	r0, #0
   31b68:	bgt	31b38 <error@@Base+0x41a8>
   31b6c:	mvn	r5, #0
   31b70:	b	31aa0 <error@@Base+0x4110>
   31b74:	mvn	r5, #0
   31b78:	b	31ab8 <error@@Base+0x4128>
   31b7c:	bl	14aac <__stack_chk_fail@plt>
   31b80:	andeq	r4, r7, r0, asr #19
   31b84:	push	{r1, r2, r3}
   31b88:	mov	r1, #1
   31b8c:	push	{r4, r5, r6, lr}
   31b90:	mov	r4, r0
   31b94:	ldr	r5, [pc, #176]	; 31c4c <error@@Base+0x42bc>
   31b98:	sub	sp, sp, #20
   31b9c:	add	ip, sp, #40	; 0x28
   31ba0:	ldr	r0, [r5]
   31ba4:	mov	r3, ip
   31ba8:	str	r0, [sp, #12]
   31bac:	ldr	r2, [sp, #36]	; 0x24
   31bb0:	add	r0, sp, #8
   31bb4:	str	ip, [sp, #4]
   31bb8:	bl	14f08 <__vasprintf_chk@plt>
   31bbc:	cmn	r0, #1
   31bc0:	beq	31c40 <error@@Base+0x42b0>
   31bc4:	ldr	r0, [r4]
   31bc8:	ldr	r1, [r4, #8]
   31bcc:	cmp	r0, #0
   31bd0:	streq	r0, [r4, #4]
   31bd4:	moveq	r6, #32
   31bd8:	beq	31bf0 <error@@Base+0x4260>
   31bdc:	ldr	r3, [r4, #4]
   31be0:	add	r3, r3, #2
   31be4:	cmp	r3, r1
   31be8:	lslcs	r6, r1, #1
   31bec:	movcc	r6, r1
   31bf0:	mov	r3, #4
   31bf4:	mov	r2, r6
   31bf8:	bl	2fc9c <error@@Base+0x230c>
   31bfc:	ldr	r3, [r4, #4]
   31c00:	ldr	r2, [sp, #8]
   31c04:	add	r1, r3, #1
   31c08:	stm	r4, {r0, r1, r6}
   31c0c:	str	r2, [r0, r3, lsl #2]
   31c10:	ldr	r3, [r4]
   31c14:	ldr	r1, [r4, #4]
   31c18:	mov	r0, #0
   31c1c:	ldr	r2, [sp, #12]
   31c20:	str	r0, [r3, r1, lsl #2]
   31c24:	ldr	r3, [r5]
   31c28:	cmp	r2, r3
   31c2c:	bne	31c48 <error@@Base+0x42b8>
   31c30:	add	sp, sp, #20
   31c34:	pop	{r4, r5, r6, lr}
   31c38:	add	sp, sp, #12
   31c3c:	bx	lr
   31c40:	ldr	r0, [pc, #8]	; 31c50 <error@@Base+0x42c0>
   31c44:	bl	2bb40 <fputs@plt+0x16bb4>
   31c48:	bl	14aac <__stack_chk_fail@plt>
   31c4c:	andeq	r4, r7, r0, asr #19
   31c50:	andeq	r6, r4, r4, ror #14
   31c54:	push	{r2, r3}
   31c58:	push	{r4, r5, r6, lr}
   31c5c:	mov	r5, r0
   31c60:	ldr	r6, [pc, #140]	; 31cf4 <error@@Base+0x4364>
   31c64:	sub	sp, sp, #16
   31c68:	add	ip, sp, #36	; 0x24
   31c6c:	ldr	r0, [r6]
   31c70:	mov	r4, r1
   31c74:	str	r0, [sp, #12]
   31c78:	mov	r3, ip
   31c7c:	ldr	r2, [sp, #32]
   31c80:	mov	r1, #1
   31c84:	add	r0, sp, #8
   31c88:	str	ip, [sp, #4]
   31c8c:	bl	14f08 <__vasprintf_chk@plt>
   31c90:	cmn	r0, #1
   31c94:	beq	31cdc <error@@Base+0x434c>
   31c98:	ldr	r2, [r5, #4]
   31c9c:	cmp	r2, r4
   31ca0:	bls	31ce8 <error@@Base+0x4358>
   31ca4:	ldr	r3, [r5]
   31ca8:	ldr	r0, [r3, r4, lsl #2]
   31cac:	bl	14548 <free@plt>
   31cb0:	ldr	r3, [r5]
   31cb4:	ldr	r1, [sp, #8]
   31cb8:	ldr	r2, [sp, #12]
   31cbc:	str	r1, [r3, r4, lsl #2]
   31cc0:	ldr	r3, [r6]
   31cc4:	cmp	r2, r3
   31cc8:	bne	31ce4 <error@@Base+0x4354>
   31ccc:	add	sp, sp, #16
   31cd0:	pop	{r4, r5, r6, lr}
   31cd4:	add	sp, sp, #8
   31cd8:	bx	lr
   31cdc:	ldr	r0, [pc, #20]	; 31cf8 <error@@Base+0x4368>
   31ce0:	bl	2bb40 <fputs@plt+0x16bb4>
   31ce4:	bl	14aac <__stack_chk_fail@plt>
   31ce8:	mov	r1, r4
   31cec:	ldr	r0, [pc, #8]	; 31cfc <error@@Base+0x436c>
   31cf0:	bl	2bb40 <fputs@plt+0x16bb4>
   31cf4:	andeq	r4, r7, r0, asr #19
   31cf8:	andeq	r6, r4, r0, lsl #15
   31cfc:	andeq	r6, r4, r0, lsr #15
   31d00:	ldr	r3, [r0]
   31d04:	cmp	r3, #0
   31d08:	bxeq	lr
   31d0c:	push	{r4, r5, r6, lr}
   31d10:	mov	r5, r0
   31d14:	ldr	r2, [r0, #4]
   31d18:	cmp	r2, #0
   31d1c:	beq	31d40 <error@@Base+0x43b0>
   31d20:	mov	r4, #0
   31d24:	ldr	r0, [r3, r4, lsl #2]
   31d28:	bl	14548 <free@plt>
   31d2c:	ldr	r3, [r5, #4]
   31d30:	add	r4, r4, #1
   31d34:	cmp	r3, r4
   31d38:	ldr	r3, [r5]
   31d3c:	bhi	31d24 <error@@Base+0x4394>
   31d40:	mov	r0, r3
   31d44:	bl	14548 <free@plt>
   31d48:	mov	r3, #0
   31d4c:	str	r3, [r5, #4]
   31d50:	str	r3, [r5, #8]
   31d54:	str	r3, [r5]
   31d58:	pop	{r4, r5, r6, pc}
   31d5c:	push	{r4, r5, r6, r7, lr}
   31d60:	sub	sp, sp, #148	; 0x94
   31d64:	ldr	r6, [pc, #368]	; 31edc <error@@Base+0x454c>
   31d68:	ldrb	r2, [r0]
   31d6c:	ldr	r3, [r6]
   31d70:	cmp	r2, #126	; 0x7e
   31d74:	str	r3, [sp, #140]	; 0x8c
   31d78:	bne	31e7c <error@@Base+0x44ec>
   31d7c:	add	r4, r0, #1
   31d80:	mov	r5, r1
   31d84:	mov	r0, r4
   31d88:	mov	r1, #47	; 0x2f
   31d8c:	bl	142b4 <strchr@plt>
   31d90:	cmp	r0, #0
   31d94:	cmpne	r4, r0
   31d98:	mov	r7, r0
   31d9c:	bcs	31e50 <error@@Base+0x44c0>
   31da0:	mov	r1, r4
   31da4:	bl	41748 <mkdtemp@@Base+0x2398>
   31da8:	cmp	r0, #127	; 0x7f
   31dac:	mov	r5, r0
   31db0:	bhi	31ec8 <error@@Base+0x4538>
   31db4:	mov	r2, r5
   31db8:	mov	r1, r4
   31dbc:	mov	r3, #128	; 0x80
   31dc0:	add	r0, sp, #12
   31dc4:	bl	145fc <__memcpy_chk@plt>
   31dc8:	add	r3, sp, #144	; 0x90
   31dcc:	add	r5, r3, r5
   31dd0:	add	r0, sp, #12
   31dd4:	mov	r3, #0
   31dd8:	strb	r3, [r5, #-132]	; 0xffffff7c
   31ddc:	bl	14f5c <getpwnam@plt>
   31de0:	cmp	r0, #0
   31de4:	beq	31ebc <error@@Base+0x452c>
   31de8:	ldr	r5, [r0, #20]
   31dec:	mov	r0, r5
   31df0:	bl	14710 <strlen@plt>
   31df4:	cmp	r0, #0
   31df8:	beq	31e84 <error@@Base+0x44f4>
   31dfc:	add	r0, r5, r0
   31e00:	ldr	r2, [pc, #216]	; 31ee0 <error@@Base+0x4550>
   31e04:	ldrb	r1, [r0, #-1]
   31e08:	ldr	r3, [pc, #212]	; 31ee4 <error@@Base+0x4554>
   31e0c:	cmp	r1, #47	; 0x2f
   31e10:	movne	r3, r2
   31e14:	add	r4, r7, #1
   31e18:	str	r4, [sp]
   31e1c:	mov	r2, r5
   31e20:	ldr	r1, [pc, #192]	; 31ee8 <error@@Base+0x4558>
   31e24:	add	r0, sp, #8
   31e28:	bl	2fcf8 <error@@Base+0x2368>
   31e2c:	cmp	r0, #4096	; 0x1000
   31e30:	ldrlt	r0, [sp, #8]
   31e34:	bge	31eb4 <error@@Base+0x4524>
   31e38:	ldr	r2, [sp, #140]	; 0x8c
   31e3c:	ldr	r3, [r6]
   31e40:	cmp	r2, r3
   31e44:	bne	31eb0 <error@@Base+0x4520>
   31e48:	add	sp, sp, #148	; 0x94
   31e4c:	pop	{r4, r5, r6, r7, pc}
   31e50:	mov	r0, r5
   31e54:	bl	147b8 <getpwuid@plt>
   31e58:	cmp	r0, #0
   31e5c:	beq	31ed0 <error@@Base+0x4540>
   31e60:	ldr	r5, [r0, #20]
   31e64:	mov	r0, r5
   31e68:	bl	14710 <strlen@plt>
   31e6c:	cmp	r0, #0
   31e70:	bne	31e8c <error@@Base+0x44fc>
   31e74:	ldr	r3, [pc, #100]	; 31ee0 <error@@Base+0x4550>
   31e78:	b	31ea4 <error@@Base+0x4514>
   31e7c:	bl	2fcc8 <error@@Base+0x2338>
   31e80:	b	31e38 <error@@Base+0x44a8>
   31e84:	ldr	r3, [pc, #84]	; 31ee0 <error@@Base+0x4550>
   31e88:	b	31e14 <error@@Base+0x4484>
   31e8c:	add	r0, r5, r0
   31e90:	ldr	r2, [pc, #76]	; 31ee4 <error@@Base+0x4554>
   31e94:	ldrb	r1, [r0, #-1]
   31e98:	ldr	r3, [pc, #64]	; 31ee0 <error@@Base+0x4550>
   31e9c:	cmp	r1, #47	; 0x2f
   31ea0:	moveq	r3, r2
   31ea4:	cmp	r7, #0
   31ea8:	beq	31e18 <error@@Base+0x4488>
   31eac:	b	31e14 <error@@Base+0x4484>
   31eb0:	bl	14aac <__stack_chk_fail@plt>
   31eb4:	ldr	r0, [pc, #48]	; 31eec <error@@Base+0x455c>
   31eb8:	bl	2bb40 <fputs@plt+0x16bb4>
   31ebc:	add	r1, sp, #12
   31ec0:	ldr	r0, [pc, #40]	; 31ef0 <error@@Base+0x4560>
   31ec4:	bl	2bb40 <fputs@plt+0x16bb4>
   31ec8:	ldr	r0, [pc, #36]	; 31ef4 <error@@Base+0x4564>
   31ecc:	bl	2bb40 <fputs@plt+0x16bb4>
   31ed0:	mov	r1, r5
   31ed4:	ldr	r0, [pc, #28]	; 31ef8 <error@@Base+0x4568>
   31ed8:	bl	2bb40 <fputs@plt+0x16bb4>
   31edc:	andeq	r4, r7, r0, asr #19
   31ee0:	andeq	r6, r4, ip, lsr #7
   31ee4:	andeq	r6, r4, r4, lsl #11
   31ee8:	andeq	r6, r4, r0, asr r8
   31eec:	andeq	r6, r4, r8, asr r8
   31ef0:	andeq	r6, r4, r0, lsl #16
   31ef4:	ldrdeq	r6, [r4], -r4
   31ef8:	andeq	r6, r4, r8, lsr #16
   31efc:	push	{r0, r1, r2, r3}
   31f00:	ldr	r3, [pc, #508]	; 32104 <error@@Base+0x4774>
   31f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31f08:	sub	sp, sp, #4224	; 0x1080
   31f0c:	sub	sp, sp, #20
   31f10:	add	r2, sp, #4224	; 0x1080
   31f14:	ldr	r3, [r3]
   31f18:	add	r2, r2, #12
   31f1c:	str	r3, [r2]
   31f20:	add	r2, sp, #4224	; 0x1080
   31f24:	add	ip, sp, #4224	; 0x1080
   31f28:	add	r2, r2, #56	; 0x38
   31f2c:	add	ip, ip, #60	; 0x3c
   31f30:	str	ip, [sp, #8]
   31f34:	mov	r0, ip
   31f38:	add	r3, sp, #12
   31f3c:	ldr	r5, [r2]
   31f40:	mov	r7, #0
   31f44:	b	31f4c <error@@Base+0x45bc>
   31f48:	mov	r0, r1
   31f4c:	ldr	r2, [ip, r7, lsl #3]
   31f50:	cmp	r2, #0
   31f54:	str	r2, [r3]
   31f58:	beq	31f94 <error@@Base+0x4604>
   31f5c:	add	r1, r0, #8
   31f60:	ldr	r2, [r1, #-4]
   31f64:	cmp	r2, #0
   31f68:	str	r2, [r3, #4]
   31f6c:	beq	320e8 <error@@Base+0x4758>
   31f70:	add	r7, r7, #1
   31f74:	cmp	r7, #16
   31f78:	add	r3, r3, #8
   31f7c:	bne	31f48 <error@@Base+0x45b8>
   31f80:	ldr	r3, [r0, #8]
   31f84:	add	r0, r0, #12
   31f88:	cmp	r3, #0
   31f8c:	str	r0, [sp, #8]
   31f90:	bne	320dc <error@@Base+0x474c>
   31f94:	ldrb	r3, [r5]
   31f98:	mov	r0, #0
   31f9c:	strb	r0, [sp, #140]	; 0x8c
   31fa0:	cmp	r3, r0
   31fa4:	addne	r2, sp, #140	; 0x8c
   31fa8:	ldrne	r8, [pc, #344]	; 32108 <error@@Base+0x4778>
   31fac:	strne	r2, [sp, #4]
   31fb0:	bne	31ffc <error@@Base+0x466c>
   31fb4:	b	32098 <error@@Base+0x4708>
   31fb8:	ldrb	sl, [r5]
   31fbc:	mov	r6, r5
   31fc0:	add	r2, sp, #144	; 0x90
   31fc4:	add	r3, r0, #1
   31fc8:	add	r0, r2, r0
   31fcc:	cmp	r3, r8
   31fd0:	strb	sl, [r0, #-4]
   31fd4:	bhi	320d0 <error@@Base+0x4740>
   31fd8:	add	r2, sp, #144	; 0x90
   31fdc:	add	r2, r2, r3
   31fe0:	mov	r0, r3
   31fe4:	mov	r1, #0
   31fe8:	strb	r1, [r2, #-4]
   31fec:	ldrb	r3, [r6, #1]
   31ff0:	add	r5, r6, #1
   31ff4:	cmp	r3, #0
   31ff8:	beq	32098 <error@@Base+0x4708>
   31ffc:	cmp	r3, #37	; 0x25
   32000:	bne	31fb8 <error@@Base+0x4628>
   32004:	ldrb	sl, [r5, #1]
   32008:	add	r6, r5, #1
   3200c:	cmp	sl, #37	; 0x25
   32010:	beq	31fc0 <error@@Base+0x4630>
   32014:	cmp	sl, #0
   32018:	beq	320f8 <error@@Base+0x4768>
   3201c:	cmp	r7, #0
   32020:	mov	r9, sl
   32024:	beq	32088 <error@@Base+0x46f8>
   32028:	mov	r4, #1
   3202c:	b	3203c <error@@Base+0x46ac>
   32030:	cmp	r4, r7
   32034:	add	r4, r4, #1
   32038:	beq	32088 <error@@Base+0x46f8>
   3203c:	add	r3, sp, #12
   32040:	add	r3, r3, r4, lsl #3
   32044:	mov	r1, sl
   32048:	ldr	r0, [r3, #-8]
   3204c:	bl	142b4 <strchr@plt>
   32050:	sub	fp, r4, #1
   32054:	cmp	r0, #0
   32058:	beq	32030 <error@@Base+0x46a0>
   3205c:	add	r3, sp, #144	; 0x90
   32060:	add	r1, r3, fp, lsl #3
   32064:	mov	r2, #4096	; 0x1000
   32068:	ldr	r1, [r1, #-128]	; 0xffffff80
   3206c:	ldr	r0, [sp, #4]
   32070:	bl	40080 <mkdtemp@@Base+0xcd0>
   32074:	cmp	r0, r8
   32078:	bhi	320d0 <error@@Base+0x4740>
   3207c:	cmp	fp, r7
   32080:	bcc	31fec <error@@Base+0x465c>
   32084:	ldrb	r9, [r5, #1]
   32088:	mov	r2, r9
   3208c:	ldr	r1, [pc, #120]	; 3210c <error@@Base+0x477c>
   32090:	ldr	r0, [pc, #120]	; 32110 <error@@Base+0x4780>
   32094:	bl	2bb40 <fputs@plt+0x16bb4>
   32098:	add	r0, sp, #140	; 0x8c
   3209c:	bl	2fcc8 <error@@Base+0x2338>
   320a0:	add	r3, sp, #4224	; 0x1080
   320a4:	add	r3, r3, #12
   320a8:	ldr	r2, [r3]
   320ac:	ldr	r3, [pc, #80]	; 32104 <error@@Base+0x4774>
   320b0:	ldr	r3, [r3]
   320b4:	cmp	r2, r3
   320b8:	bne	320f4 <error@@Base+0x4764>
   320bc:	add	sp, sp, #4224	; 0x1080
   320c0:	add	sp, sp, #20
   320c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   320c8:	add	sp, sp, #16
   320cc:	bx	lr
   320d0:	ldr	r1, [pc, #52]	; 3210c <error@@Base+0x477c>
   320d4:	ldr	r0, [pc, #56]	; 32114 <error@@Base+0x4784>
   320d8:	bl	2bb40 <fputs@plt+0x16bb4>
   320dc:	ldr	r1, [pc, #40]	; 3210c <error@@Base+0x477c>
   320e0:	ldr	r0, [pc, #48]	; 32118 <error@@Base+0x4788>
   320e4:	bl	2bb40 <fputs@plt+0x16bb4>
   320e8:	ldr	r1, [pc, #28]	; 3210c <error@@Base+0x477c>
   320ec:	ldr	r0, [pc, #40]	; 3211c <error@@Base+0x478c>
   320f0:	bl	2bb40 <fputs@plt+0x16bb4>
   320f4:	bl	14aac <__stack_chk_fail@plt>
   320f8:	ldr	r1, [pc, #12]	; 3210c <error@@Base+0x477c>
   320fc:	ldr	r0, [pc, #28]	; 32120 <error@@Base+0x4790>
   32100:	bl	2bb40 <fputs@plt+0x16bb4>
   32104:	andeq	r4, r7, r0, asr #19
   32108:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3210c:	andeq	r6, r4, r0, asr r4
   32110:	ldrdeq	r6, [r4], -r4
   32114:	andeq	r6, r4, ip, lsr #17
   32118:	muleq	r4, r8, r8
   3211c:	andeq	r6, r4, r0, lsl #17
   32120:	andeq	r6, r4, r0, asr #17
   32124:	push	{r4, r5, r6, r7, r8, lr}
   32128:	mov	r6, r0
   3212c:	ldr	r0, [r0, #24]
   32130:	mov	r7, r1
   32134:	bl	38de4 <error@@Base+0xb454>
   32138:	cmp	r0, #0
   3213c:	bne	32154 <error@@Base+0x47c4>
   32140:	ldr	r3, [r6, #24]
   32144:	cmp	r3, r7
   32148:	beq	32154 <error@@Base+0x47c4>
   3214c:	mov	r0, #0
   32150:	pop	{r4, r5, r6, r7, r8, pc}
   32154:	ldr	r3, [r6, #16]
   32158:	ands	r5, r3, #2
   3215c:	bne	3214c <error@@Base+0x47bc>
   32160:	tst	r3, #16
   32164:	bne	32170 <error@@Base+0x47e0>
   32168:	mov	r0, #1
   3216c:	pop	{r4, r5, r6, r7, r8, pc}
   32170:	ldr	r0, [r6, #28]
   32174:	bl	14b60 <getgrgid@plt>
   32178:	subs	r8, r0, #0
   3217c:	beq	3214c <error@@Base+0x47bc>
   32180:	bl	14db8 <getpwent@plt>
   32184:	subs	r4, r0, #0
   32188:	beq	321c4 <error@@Base+0x4834>
   3218c:	ldr	r2, [r4, #12]
   32190:	ldr	r3, [r8, #8]
   32194:	cmp	r2, r3
   32198:	bne	32180 <error@@Base+0x47f0>
   3219c:	mov	r0, r5
   321a0:	mov	r1, #1
   321a4:	bl	416ac <mkdtemp@@Base+0x22fc>
   321a8:	ldr	r3, [r4, #8]
   321ac:	cmp	r7, r3
   321b0:	mov	r5, r0
   321b4:	bne	3214c <error@@Base+0x47bc>
   321b8:	bl	14db8 <getpwent@plt>
   321bc:	subs	r4, r0, #0
   321c0:	bne	3218c <error@@Base+0x47fc>
   321c4:	bl	14c50 <endpwent@plt>
   321c8:	ldr	r0, [r6, #24]
   321cc:	bl	147b8 <getpwuid@plt>
   321d0:	cmp	r0, #0
   321d4:	beq	3214c <error@@Base+0x47bc>
   321d8:	ldr	r4, [r8, #12]
   321dc:	ldr	r1, [r4]
   321e0:	cmp	r1, #0
   321e4:	beq	32208 <error@@Base+0x4878>
   321e8:	ldr	r0, [r0]
   321ec:	bl	14ee4 <strcmp@plt>
   321f0:	cmp	r0, #0
   321f4:	bne	3214c <error@@Base+0x47bc>
   321f8:	ldr	r0, [r4, #4]
   321fc:	clz	r0, r0
   32200:	lsr	r0, r0, #5
   32204:	pop	{r4, r5, r6, r7, r8, pc}
   32208:	adds	r0, r5, #0
   3220c:	movne	r0, #1
   32210:	pop	{r4, r5, r6, r7, r8, pc}
   32214:	b	40b0c <mkdtemp@@Base+0x175c>
   32218:	push	{r4, r5, r6, lr}
   3221c:	mov	r1, #2
   32220:	ldr	r0, [pc, #192]	; 322e8 <error@@Base+0x4958>
   32224:	bl	148b4 <open64@plt>
   32228:	cmn	r0, #1
   3222c:	movne	r6, r0
   32230:	movne	r4, r6
   32234:	beq	322c8 <error@@Base+0x4938>
   32238:	mov	r0, r4
   3223c:	mov	r1, #1
   32240:	bl	416ac <mkdtemp@@Base+0x22fc>
   32244:	cmp	r0, #2
   32248:	mov	r4, r0
   3224c:	bgt	322b4 <error@@Base+0x4924>
   32250:	mov	r1, #3
   32254:	bl	148f0 <fcntl64@plt>
   32258:	cmn	r0, #1
   3225c:	bne	32238 <error@@Base+0x48a8>
   32260:	bl	14f14 <__errno_location@plt>
   32264:	ldr	r3, [r0]
   32268:	mov	r5, r0
   3226c:	cmp	r3, #9
   32270:	bne	32238 <error@@Base+0x48a8>
   32274:	mov	r1, r4
   32278:	mov	r0, r6
   3227c:	bl	14bc0 <dup2@plt>
   32280:	cmn	r0, #1
   32284:	bne	32238 <error@@Base+0x48a8>
   32288:	ldr	r3, [pc, #92]	; 322ec <error@@Base+0x495c>
   3228c:	ldr	r0, [r5]
   32290:	ldr	r4, [r3]
   32294:	bl	140a4 <strerror@plt>
   32298:	ldr	r2, [pc, #80]	; 322f0 <error@@Base+0x4960>
   3229c:	mov	r3, r0
   322a0:	mov	r0, r4
   322a4:	mov	r1, #1
   322a8:	bl	14ad0 <__fprintf_chk@plt>
   322ac:	mov	r0, #1
   322b0:	bl	14efc <exit@plt>
   322b4:	cmp	r6, #2
   322b8:	pople	{r4, r5, r6, pc}
   322bc:	mov	r0, r6
   322c0:	pop	{r4, r5, r6, lr}
   322c4:	b	14980 <close@plt>
   322c8:	ldr	r3, [pc, #28]	; 322ec <error@@Base+0x495c>
   322cc:	ldr	r4, [r3]
   322d0:	bl	14f14 <__errno_location@plt>
   322d4:	ldr	r0, [r0]
   322d8:	bl	140a4 <strerror@plt>
   322dc:	ldr	r2, [pc, #16]	; 322f4 <error@@Base+0x4964>
   322e0:	mov	r3, r0
   322e4:	b	322a0 <error@@Base+0x4910>
   322e8:	andeq	r6, r4, ip, ror #17
   322ec:	andeq	r5, r7, r0, rrx
   322f0:	andeq	r6, r4, r8, lsl r9
   322f4:	strdeq	r6, [r4], -r8
   322f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   322fc:	sub	sp, sp, #20
   32300:	ldr	r8, [pc, #172]	; 323b4 <error@@Base+0x4a24>
   32304:	cmp	r1, #65536	; 0x10000
   32308:	ldr	r3, [r8]
   3230c:	str	r3, [sp, #12]
   32310:	bhi	323a0 <error@@Base+0x4a10>
   32314:	lsl	r6, r1, #1
   32318:	add	r6, r6, #1
   3231c:	mov	r5, r1
   32320:	mov	r4, r0
   32324:	mov	r1, r6
   32328:	mov	r0, #1
   3232c:	bl	2fc18 <error@@Base+0x2288>
   32330:	cmp	r5, #0
   32334:	mov	r7, r0
   32338:	beq	32384 <error@@Base+0x49f4>
   3233c:	sub	r5, r5, #1
   32340:	ldr	r9, [pc, #112]	; 323b8 <error@@Base+0x4a28>
   32344:	add	r5, r4, r5
   32348:	sub	r4, r4, #1
   3234c:	ldrb	r2, [r4, #1]!
   32350:	mov	r3, #3
   32354:	mov	r1, r3
   32358:	str	r2, [sp, #4]
   3235c:	str	r9, [sp]
   32360:	mov	r2, #1
   32364:	add	r0, sp, #8
   32368:	bl	14914 <__snprintf_chk@plt>
   3236c:	mov	r2, r6
   32370:	add	r1, sp, #8
   32374:	mov	r0, r7
   32378:	bl	40080 <mkdtemp@@Base+0xcd0>
   3237c:	cmp	r4, r5
   32380:	bne	3234c <error@@Base+0x49bc>
   32384:	ldr	r2, [sp, #12]
   32388:	ldr	r3, [r8]
   3238c:	mov	r0, r7
   32390:	cmp	r2, r3
   32394:	bne	323b0 <error@@Base+0x4a20>
   32398:	add	sp, sp, #20
   3239c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   323a0:	ldr	r0, [pc, #20]	; 323bc <error@@Base+0x4a2c>
   323a4:	bl	2fcc8 <error@@Base+0x2338>
   323a8:	mov	r7, r0
   323ac:	b	32384 <error@@Base+0x49f4>
   323b0:	bl	14aac <__stack_chk_fail@plt>
   323b4:	andeq	r4, r7, r0, asr #19
   323b8:	andeq	r6, r4, ip, lsr r9
   323bc:	andeq	r6, r4, r4, lsr #18
   323c0:	push	{r4, lr}
   323c4:	ldrb	r1, [r0, #1]
   323c8:	ldrb	ip, [r0, #5]
   323cc:	ldrb	r2, [r0]
   323d0:	ldrb	r3, [r0, #4]
   323d4:	ldrb	r4, [r0, #2]
   323d8:	ldrb	lr, [r0, #6]
   323dc:	orr	r3, r3, ip, lsl #8
   323e0:	orr	r2, r2, r1, lsl #8
   323e4:	ldrb	ip, [r0, #7]
   323e8:	ldrb	r1, [r0, #3]
   323ec:	orr	r2, r2, r4, lsl #16
   323f0:	orr	r0, r3, lr, lsl #16
   323f4:	orr	r0, r0, ip, lsl #24
   323f8:	orr	r1, r2, r1, lsl #24
   323fc:	rev	r1, r1
   32400:	rev	r0, r0
   32404:	pop	{r4, pc}
   32408:	ldr	r0, [r0]
   3240c:	rev	r0, r0
   32410:	bx	lr
   32414:	ldr	r0, [r0]
   32418:	bx	lr
   3241c:	ldrh	r0, [r0]
   32420:	rev16	r0, r0
   32424:	uxth	r0, r0
   32428:	bx	lr
   3242c:	push	{r4, lr}
   32430:	lsr	ip, r3, #8
   32434:	lsr	r4, r3, #24
   32438:	lsr	lr, r3, #16
   3243c:	lsr	r1, r2, #24
   32440:	strb	r3, [r0, #3]
   32444:	strb	r2, [r0, #7]
   32448:	lsr	r3, r2, #16
   3244c:	lsr	r2, r2, #8
   32450:	strb	r4, [r0]
   32454:	strb	lr, [r0, #1]
   32458:	strb	ip, [r0, #2]
   3245c:	strb	r1, [r0, #4]
   32460:	strb	r3, [r0, #5]
   32464:	strb	r2, [r0, #6]
   32468:	pop	{r4, pc}
   3246c:	lsr	ip, r1, #24
   32470:	lsr	r2, r1, #16
   32474:	lsr	r3, r1, #8
   32478:	strb	r1, [r0, #3]
   3247c:	strb	ip, [r0]
   32480:	strb	r2, [r0, #1]
   32484:	strb	r3, [r0, #2]
   32488:	bx	lr
   3248c:	lsr	ip, r1, #8
   32490:	lsr	r2, r1, #16
   32494:	lsr	r3, r1, #24
   32498:	strb	r1, [r0]
   3249c:	strb	ip, [r0, #1]
   324a0:	strb	r2, [r0, #2]
   324a4:	strb	r3, [r0, #3]
   324a8:	bx	lr
   324ac:	lsr	r3, r1, #8
   324b0:	strb	r1, [r0, #1]
   324b4:	strb	r3, [r0]
   324b8:	bx	lr
   324bc:	push	{r4, r5, r6, lr}
   324c0:	bic	r4, r1, r1, asr #31
   324c4:	ldr	r3, [pc, #52]	; 32500 <error@@Base+0x4b70>
   324c8:	mov	r5, r0
   324cc:	asr	r0, r4, #31
   324d0:	umull	r1, r2, r3, r4
   324d4:	smull	r1, r3, r3, r4
   324d8:	lsr	r2, r2, #6
   324dc:	str	r2, [r5]
   324e0:	rsb	r0, r0, r3, asr #6
   324e4:	mov	r1, #1000	; 0x3e8
   324e8:	bl	4178c <mkdtemp@@Base+0x23dc>
   324ec:	mov	r1, #1000	; 0x3e8
   324f0:	sub	r0, r4, r0
   324f4:	bl	4178c <mkdtemp@@Base+0x23dc>
   324f8:	str	r0, [r5, #4]
   324fc:	pop	{r4, r5, r6, pc}
   32500:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   32504:	push	{r4, r5, r6, r7, lr}
   32508:	sub	sp, sp, #20
   3250c:	ldr	r7, [pc, #184]	; 325cc <error@@Base+0x4c3c>
   32510:	ldr	r4, [pc, #184]	; 325d0 <error@@Base+0x4c40>
   32514:	mov	r5, r0
   32518:	ldr	r6, [r7]
   3251c:	ldr	r3, [r4]
   32520:	cmp	r6, #0
   32524:	str	r3, [sp, #12]
   32528:	bne	325a0 <error@@Base+0x4c10>
   3252c:	mov	r1, r0
   32530:	mov	r0, #7
   32534:	bl	141c4 <clock_gettime@plt>
   32538:	cmp	r0, #0
   3253c:	bne	32558 <error@@Base+0x4bc8>
   32540:	ldr	r2, [sp, #12]
   32544:	ldr	r3, [r4]
   32548:	cmp	r2, r3
   3254c:	bne	325c8 <error@@Base+0x4c38>
   32550:	add	sp, sp, #20
   32554:	pop	{r4, r5, r6, r7, pc}
   32558:	mov	r1, r5
   3255c:	mov	r0, #1
   32560:	bl	141c4 <clock_gettime@plt>
   32564:	cmp	r0, #0
   32568:	beq	32540 <error@@Base+0x4bb0>
   3256c:	mov	r0, r6
   32570:	mov	r1, r5
   32574:	bl	141c4 <clock_gettime@plt>
   32578:	cmp	r0, #0
   3257c:	beq	32540 <error@@Base+0x4bb0>
   32580:	bl	14f14 <__errno_location@plt>
   32584:	ldr	r0, [r0]
   32588:	bl	140a4 <strerror@plt>
   3258c:	mov	r1, r0
   32590:	ldr	r0, [pc, #60]	; 325d4 <error@@Base+0x4c44>
   32594:	bl	2db84 <error@@Base+0x1f4>
   32598:	mov	r3, #1
   3259c:	str	r3, [r7]
   325a0:	mov	r1, #0
   325a4:	add	r0, sp, #4
   325a8:	bl	145b4 <gettimeofday@plt>
   325ac:	ldr	r3, [sp, #4]
   325b0:	mov	r1, #1000	; 0x3e8
   325b4:	str	r3, [r5]
   325b8:	ldr	r0, [sp, #8]
   325bc:	bl	4178c <mkdtemp@@Base+0x23dc>
   325c0:	str	r0, [r5, #4]
   325c4:	b	32540 <error@@Base+0x4bb0>
   325c8:	bl	14aac <__stack_chk_fail@plt>
   325cc:			; <UNDEFINED> instruction: 0x000755b4
   325d0:	andeq	r4, r7, r0, asr #19
   325d4:	andeq	r6, r4, r4, asr #18
   325d8:	push	{r4, r5, r6, r7, r8, lr}
   325dc:	sub	sp, sp, #16
   325e0:	ldr	r5, [pc, #184]	; 326a0 <error@@Base+0x4d10>
   325e4:	mov	r7, r0
   325e8:	add	r0, sp, #4
   325ec:	ldr	r3, [r5]
   325f0:	mov	r6, r1
   325f4:	str	r3, [sp, #12]
   325f8:	bl	32504 <error@@Base+0x4b74>
   325fc:	ldr	r2, [pc, #160]	; 326a4 <error@@Base+0x4d14>
   32600:	ldr	r3, [sp, #8]
   32604:	ldr	r1, [r7]
   32608:	ldr	r0, [sp, #4]
   3260c:	asr	r4, r3, #31
   32610:	smull	r2, r3, r2, r3
   32614:	rsb	r4, r4, r3, asr #6
   32618:	bl	41748 <mkdtemp@@Base+0x2398>
   3261c:	ldr	r1, [r7, #4]
   32620:	mov	r8, r0
   32624:	mov	r0, r4
   32628:	bl	41748 <mkdtemp@@Base+0x2398>
   3262c:	subs	r4, r0, #0
   32630:	bge	32654 <error@@Base+0x4cc4>
   32634:	mov	r0, r8
   32638:	mvn	r1, #0
   3263c:	bl	416ac <mkdtemp@@Base+0x22fc>
   32640:	ldr	r1, [pc, #96]	; 326a8 <error@@Base+0x4d18>
   32644:	mov	r8, r0
   32648:	mov	r0, r4
   3264c:	bl	416ac <mkdtemp@@Base+0x22fc>
   32650:	mov	r4, r0
   32654:	mov	r1, #1000	; 0x3e8
   32658:	mov	r0, r8
   3265c:	bl	4178c <mkdtemp@@Base+0x23dc>
   32660:	ldr	r3, [pc, #60]	; 326a4 <error@@Base+0x4d14>
   32664:	asr	r1, r4, #31
   32668:	smull	r3, r4, r3, r4
   3266c:	rsb	r1, r1, r4, asr #6
   32670:	bl	416ac <mkdtemp@@Base+0x22fc>
   32674:	mov	r1, r0
   32678:	ldr	r0, [r6]
   3267c:	bl	41748 <mkdtemp@@Base+0x2398>
   32680:	ldr	r2, [sp, #12]
   32684:	str	r0, [r6]
   32688:	ldr	r3, [r5]
   3268c:	cmp	r2, r3
   32690:	bne	3269c <error@@Base+0x4d0c>
   32694:	add	sp, sp, #16
   32698:	pop	{r4, r5, r6, r7, r8, pc}
   3269c:	bl	14aac <__stack_chk_fail@plt>
   326a0:	andeq	r4, r7, r0, asr #19
   326a4:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   326a8:	andeq	r4, pc, r0, asr #4
   326ac:	push	{r4, r5, lr}
   326b0:	sub	sp, sp, #20
   326b4:	ldr	r5, [pc, #76]	; 32708 <error@@Base+0x4d78>
   326b8:	mov	r4, r0
   326bc:	add	r0, sp, #4
   326c0:	ldr	r3, [r5]
   326c4:	str	r3, [sp, #12]
   326c8:	bl	32504 <error@@Base+0x4b74>
   326cc:	ldr	r3, [sp, #8]
   326d0:	ldr	r2, [pc, #52]	; 3270c <error@@Base+0x4d7c>
   326d4:	ldr	r1, [sp, #4]
   326d8:	ldr	r0, [sp, #12]
   326dc:	smull	ip, r2, r2, r3
   326e0:	str	r1, [r4]
   326e4:	ldr	r1, [r5]
   326e8:	asr	r3, r3, #31
   326ec:	rsb	r3, r3, r2, asr #6
   326f0:	cmp	r0, r1
   326f4:	str	r3, [r4, #4]
   326f8:	bne	32704 <error@@Base+0x4d74>
   326fc:	add	sp, sp, #20
   32700:	pop	{r4, r5, pc}
   32704:	bl	14aac <__stack_chk_fail@plt>
   32708:	andeq	r4, r7, r0, asr #19
   3270c:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   32710:	push	{r4, lr}
   32714:	sub	sp, sp, #16
   32718:	ldr	r4, [pc, #44]	; 3274c <error@@Base+0x4dbc>
   3271c:	add	r0, sp, #4
   32720:	ldr	r3, [r4]
   32724:	str	r3, [sp, #12]
   32728:	bl	32504 <error@@Base+0x4b74>
   3272c:	ldr	r2, [sp, #12]
   32730:	ldr	r3, [r4]
   32734:	ldr	r0, [sp, #4]
   32738:	cmp	r2, r3
   3273c:	bne	32748 <error@@Base+0x4db8>
   32740:	add	sp, sp, #16
   32744:	pop	{r4, pc}
   32748:	bl	14aac <__stack_chk_fail@plt>
   3274c:	andeq	r4, r7, r0, asr #19
   32750:	push	{r4, lr}
   32754:	sub	sp, sp, #16
   32758:	ldr	r4, [pc, #80]	; 327b0 <error@@Base+0x4e20>
   3275c:	add	r0, sp, #4
   32760:	ldr	r3, [r4]
   32764:	str	r3, [sp, #12]
   32768:	bl	32504 <error@@Base+0x4b74>
   3276c:	vldr	s15, [sp, #8]
   32770:	vldr	d5, [pc, #48]	; 327a8 <error@@Base+0x4e18>
   32774:	ldr	r2, [sp, #12]
   32778:	ldr	r3, [r4]
   3277c:	vcvt.f64.s32	d6, s15
   32780:	vldr	s15, [sp, #4]
   32784:	cmp	r2, r3
   32788:	vcvt.f64.s32	d7, s15
   3278c:	vdiv.f64	d0, d6, d5
   32790:	vadd.f64	d0, d0, d7
   32794:	bne	327a0 <error@@Base+0x4e10>
   32798:	add	sp, sp, #16
   3279c:	pop	{r4, pc}
   327a0:	bl	14aac <__stack_chk_fail@plt>
   327a4:	nop			; (mov r0, r0)
   327a8:	andeq	r0, r0, r0
   327ac:	bicmi	ip, sp, r5, ror #26
   327b0:	andeq	r4, r7, r0, asr #19
   327b4:	push	{r4, r5}
   327b8:	mov	r4, #0
   327bc:	ldr	r1, [sp, #8]
   327c0:	mov	r5, #0
   327c4:	strd	r2, [r0, #8]
   327c8:	strd	r2, [r0, #16]
   327cc:	mov	r3, #0
   327d0:	strd	r4, [r0, #24]
   327d4:	str	r1, [r0]
   327d8:	str	r3, [r0, #36]	; 0x24
   327dc:	str	r3, [r0, #32]
   327e0:	str	r3, [r0, #44]	; 0x2c
   327e4:	str	r3, [r0, #40]	; 0x28
   327e8:	pop	{r4, r5}
   327ec:	bx	lr
   327f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   327f4:	vpush	{d8}
   327f8:	ldr	r5, [pc, #744]	; 32ae8 <error@@Base+0x5158>
   327fc:	mov	r4, r0
   32800:	ldr	r2, [r0, #32]
   32804:	sub	sp, sp, #36	; 0x24
   32808:	ldr	r3, [r5]
   3280c:	cmp	r2, #0
   32810:	str	r3, [sp, #28]
   32814:	bne	32828 <error@@Base+0x4e98>
   32818:	ldr	r3, [r0, #36]	; 0x24
   3281c:	cmp	r3, #0
   32820:	addeq	r0, sp, #20
   32824:	beq	32a60 <error@@Base+0x50d0>
   32828:	ldrd	r2, [r4, #24]
   3282c:	ldrd	r8, [r4, #16]
   32830:	adds	sl, r2, r1
   32834:	adc	fp, r3, #0
   32838:	cmp	fp, r9
   3283c:	cmpeq	sl, r8
   32840:	strd	sl, [r4, #24]
   32844:	bcs	32864 <error@@Base+0x4ed4>
   32848:	ldr	r2, [sp, #28]
   3284c:	ldr	r3, [r5]
   32850:	cmp	r2, r3
   32854:	bne	32ad8 <error@@Base+0x5148>
   32858:	add	sp, sp, #36	; 0x24
   3285c:	vpop	{d8}
   32860:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32864:	add	r0, sp, #20
   32868:	bl	32504 <error@@Base+0x4b74>
   3286c:	ldr	r2, [pc, #632]	; 32aec <error@@Base+0x515c>
   32870:	ldr	r3, [sp, #24]
   32874:	ldr	r1, [r4, #32]
   32878:	ldr	r0, [sp, #20]
   3287c:	asr	r8, r3, #31
   32880:	smull	r2, r3, r2, r3
   32884:	rsb	r8, r8, r3, asr #6
   32888:	bl	41748 <mkdtemp@@Base+0x2398>
   3288c:	ldr	r1, [r4, #36]	; 0x24
   32890:	str	r0, [r4, #40]	; 0x28
   32894:	mov	sl, r0
   32898:	mov	r0, r8
   3289c:	bl	41748 <mkdtemp@@Base+0x2398>
   328a0:	cmp	r0, #0
   328a4:	mov	r8, r0
   328a8:	str	r0, [r4, #44]	; 0x2c
   328ac:	bge	328d4 <error@@Base+0x4f44>
   328b0:	mov	r0, sl
   328b4:	mvn	r1, #0
   328b8:	bl	416ac <mkdtemp@@Base+0x22fc>
   328bc:	ldr	r1, [pc, #556]	; 32af0 <error@@Base+0x5160>
   328c0:	str	r0, [r4, #40]	; 0x28
   328c4:	mov	sl, r0
   328c8:	mov	r0, r8
   328cc:	bl	416ac <mkdtemp@@Base+0x22fc>
   328d0:	str	r0, [r4, #44]	; 0x2c
   328d4:	cmp	sl, #0
   328d8:	bne	328e8 <error@@Base+0x4f58>
   328dc:	ldr	r3, [r4, #44]	; 0x2c
   328e0:	cmp	r3, #0
   328e4:	beq	32848 <error@@Base+0x4eb8>
   328e8:	ldrd	r0, [r4, #24]
   328ec:	vldr	d8, [pc, #492]	; 32ae0 <error@@Base+0x5150>
   328f0:	lsl	r1, r1, #3
   328f4:	orr	r1, r1, r0, lsr #29
   328f8:	lsl	r0, r0, #3
   328fc:	strd	r0, [r4, #24]
   32900:	bl	415ec <mkdtemp@@Base+0x223c>
   32904:	vmov	d7, r0, r1
   32908:	ldrd	r0, [r4, #8]
   3290c:	vmul.f64	d8, d7, d8
   32910:	bl	415ec <mkdtemp@@Base+0x223c>
   32914:	vmov	d7, r0, r1
   32918:	vdiv.f64	d7, d8, d7
   3291c:	vmov	r0, r1, d7
   32920:	bl	41810 <mkdtemp@@Base+0x2460>
   32924:	ldr	r2, [pc, #452]	; 32af0 <error@@Base+0x5160>
   32928:	mov	r3, #0
   3292c:	mov	r8, r0
   32930:	mov	r9, r1
   32934:	bl	41660 <mkdtemp@@Base+0x22b0>
   32938:	mov	r1, r9
   3293c:	ldr	r2, [pc, #428]	; 32af0 <error@@Base+0x5160>
   32940:	mov	r3, #0
   32944:	mov	fp, r0
   32948:	str	r0, [r4, #32]
   3294c:	mov	r0, r8
   32950:	bl	41660 <mkdtemp@@Base+0x22b0>
   32954:	cmp	fp, sl
   32958:	mov	r8, r2
   3295c:	str	r2, [r4, #36]	; 0x24
   32960:	beq	32a88 <error@@Base+0x50f8>
   32964:	movgt	r3, #1
   32968:	movle	r3, #0
   3296c:	cmp	r3, #0
   32970:	beq	32a50 <error@@Base+0x50c0>
   32974:	mov	r1, sl
   32978:	mov	r0, fp
   3297c:	bl	41748 <mkdtemp@@Base+0x2398>
   32980:	ldr	r1, [r4, #44]	; 0x2c
   32984:	str	r0, [r4, #40]	; 0x28
   32988:	mov	r9, r0
   3298c:	mov	r0, r8
   32990:	bl	41748 <mkdtemp@@Base+0x2398>
   32994:	cmp	r0, #0
   32998:	mov	r8, r0
   3299c:	str	r0, [r4, #44]	; 0x2c
   329a0:	bge	329cc <error@@Base+0x503c>
   329a4:	mov	r0, r9
   329a8:	mvn	r1, #0
   329ac:	bl	416ac <mkdtemp@@Base+0x22fc>
   329b0:	ldr	r1, [pc, #312]	; 32af0 <error@@Base+0x5160>
   329b4:	str	r0, [r4, #40]	; 0x28
   329b8:	mov	r9, r0
   329bc:	mov	r0, r8
   329c0:	bl	416ac <mkdtemp@@Base+0x22fc>
   329c4:	mov	r8, r0
   329c8:	str	r0, [r4, #44]	; 0x2c
   329cc:	cmp	r9, #0
   329d0:	beq	32a9c <error@@Base+0x510c>
   329d4:	ldr	ip, [r4, #16]
   329d8:	ldr	r1, [r4, #20]
   329dc:	ldr	r0, [r4]
   329e0:	lsr	r2, ip, #1
   329e4:	orr	r2, r2, r1, lsl #31
   329e8:	lsr	r3, r1, #1
   329ec:	mov	r1, #0
   329f0:	lsr	r0, r0, #2
   329f4:	cmp	r3, r1
   329f8:	cmpeq	r2, r0
   329fc:	strd	r2, [r4, #16]
   32a00:	strdcc	r0, [r4, #16]
   32a04:	mov	r0, r8
   32a08:	mov	r1, #1000	; 0x3e8
   32a0c:	str	r9, [sp, #4]
   32a10:	bl	4178c <mkdtemp@@Base+0x23dc>
   32a14:	add	r7, sp, #12
   32a18:	add	r6, sp, #4
   32a1c:	str	r0, [sp, #8]
   32a20:	b	32a3c <error@@Base+0x50ac>
   32a24:	bl	14f14 <__errno_location@plt>
   32a28:	ldr	r3, [r0]
   32a2c:	cmp	r3, #4
   32a30:	bne	32a50 <error@@Base+0x50c0>
   32a34:	ldm	r7, {r0, r1}
   32a38:	stm	r6, {r0, r1}
   32a3c:	mov	r1, r7
   32a40:	mov	r0, r6
   32a44:	bl	14e00 <nanosleep@plt>
   32a48:	cmn	r0, #1
   32a4c:	beq	32a24 <error@@Base+0x5094>
   32a50:	mov	r2, #0
   32a54:	mov	r3, #0
   32a58:	add	r0, sp, #20
   32a5c:	strd	r2, [r4, #24]
   32a60:	bl	32504 <error@@Base+0x4b74>
   32a64:	ldr	r3, [sp, #24]
   32a68:	ldr	r0, [pc, #124]	; 32aec <error@@Base+0x515c>
   32a6c:	ldr	r1, [sp, #20]
   32a70:	asr	r2, r3, #31
   32a74:	smull	r0, r3, r0, r3
   32a78:	str	r1, [r4, #32]
   32a7c:	rsb	r3, r2, r3, asr #6
   32a80:	str	r3, [r4, #36]	; 0x24
   32a84:	b	32848 <error@@Base+0x4eb8>
   32a88:	ldr	r3, [r4, #44]	; 0x2c
   32a8c:	cmp	r8, r3
   32a90:	movle	r3, #0
   32a94:	movgt	r3, #1
   32a98:	b	3296c <error@@Base+0x4fdc>
   32a9c:	ldr	r3, [pc, #80]	; 32af4 <error@@Base+0x5164>
   32aa0:	cmp	r8, r3
   32aa4:	bgt	32a04 <error@@Base+0x5074>
   32aa8:	ldr	r3, [r4, #16]
   32aac:	ldr	r1, [r4, #20]
   32ab0:	ldr	r2, [r4]
   32ab4:	adds	r6, r3, r3
   32ab8:	adc	r7, r1, r1
   32abc:	mov	r3, #0
   32ac0:	lsl	r2, r2, #3
   32ac4:	cmp	r7, r3
   32ac8:	cmpeq	r6, r2
   32acc:	strd	r6, [r4, #16]
   32ad0:	strdhi	r2, [r4, #16]
   32ad4:	b	32a04 <error@@Base+0x5074>
   32ad8:	bl	14aac <__stack_chk_fail@plt>
   32adc:	nop			; (mov r0, r0)
   32ae0:	andeq	r0, r0, r0
   32ae4:	smlawbmi	lr, r0, r4, r8
   32ae8:	andeq	r4, r7, r0, asr #19
   32aec:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   32af0:	andeq	r4, pc, r0, asr #4
   32af4:	andeq	r2, r0, pc, lsl #14
   32af8:	push	{r4, r5, lr}
   32afc:	mov	r5, r0
   32b00:	sub	sp, sp, #12
   32b04:	ldr	r0, [pc, #116]	; 32b80 <error@@Base+0x51f0>
   32b08:	mov	r4, r1
   32b0c:	bl	14284 <getenv@plt>
   32b10:	cmp	r0, #0
   32b14:	beq	32b54 <error@@Base+0x51c4>
   32b18:	ldr	r3, [pc, #100]	; 32b84 <error@@Base+0x51f4>
   32b1c:	str	r0, [sp, #4]
   32b20:	str	r3, [sp]
   32b24:	mov	r2, #1
   32b28:	mvn	r3, #0
   32b2c:	mov	r1, r4
   32b30:	mov	r0, r5
   32b34:	bl	14914 <__snprintf_chk@plt>
   32b38:	cmp	r0, #0
   32b3c:	movle	r3, #0
   32b40:	movgt	r3, #1
   32b44:	cmp	r0, r4
   32b48:	movcs	r3, #0
   32b4c:	cmp	r3, #0
   32b50:	bne	32b6c <error@@Base+0x51dc>
   32b54:	mov	r0, r5
   32b58:	ldr	r2, [pc, #40]	; 32b88 <error@@Base+0x51f8>
   32b5c:	mov	r1, r4
   32b60:	bl	14d40 <snprintf@plt>
   32b64:	cmp	r4, #21
   32b68:	bls	32b74 <error@@Base+0x51e4>
   32b6c:	add	sp, sp, #12
   32b70:	pop	{r4, r5, pc}
   32b74:	ldr	r1, [pc, #16]	; 32b8c <error@@Base+0x51fc>
   32b78:	ldr	r0, [pc, #16]	; 32b90 <error@@Base+0x5200>
   32b7c:	bl	2bb40 <fputs@plt+0x16bb4>
   32b80:	andeq	r6, r4, r8, asr r9
   32b84:	andeq	r6, r4, r8, ror r9
   32b88:	andeq	r6, r4, r0, ror #18
   32b8c:	andeq	r6, r4, r0, ror #8
   32b90:	andeq	r6, r4, ip, lsl #19
   32b94:	push	{r4, r5, r6, r7, lr}
   32b98:	sub	sp, sp, #12
   32b9c:	ldr	r7, [pc, #160]	; 32c44 <error@@Base+0x52b4>
   32ba0:	subs	r5, r0, #0
   32ba4:	ldr	r3, [r7]
   32ba8:	str	r3, [sp, #4]
   32bac:	beq	32c38 <error@@Base+0x52a8>
   32bb0:	ldr	r1, [pc, #144]	; 32c48 <error@@Base+0x52b8>
   32bb4:	ldr	r6, [pc, #144]	; 32c4c <error@@Base+0x52bc>
   32bb8:	mov	r4, #0
   32bbc:	b	32bd0 <error@@Base+0x5240>
   32bc0:	add	r4, r4, #1
   32bc4:	ldr	r1, [r6, r4, lsl #3]
   32bc8:	cmp	r1, #0
   32bcc:	beq	32c04 <error@@Base+0x5274>
   32bd0:	mov	r0, r5
   32bd4:	bl	142cc <strcasecmp@plt>
   32bd8:	cmp	r0, #0
   32bdc:	bne	32bc0 <error@@Base+0x5230>
   32be0:	ldr	r3, [pc, #104]	; 32c50 <error@@Base+0x52c0>
   32be4:	add	r4, r3, r4, lsl #3
   32be8:	ldr	r0, [r4, #36]	; 0x24
   32bec:	ldr	r2, [sp, #4]
   32bf0:	ldr	r3, [r7]
   32bf4:	cmp	r2, r3
   32bf8:	bne	32c40 <error@@Base+0x52b0>
   32bfc:	add	sp, sp, #12
   32c00:	pop	{r4, r5, r6, r7, pc}
   32c04:	mov	r2, r1
   32c08:	mov	r0, r5
   32c0c:	mov	r1, sp
   32c10:	bl	14860 <strtol@plt>
   32c14:	ldrb	r3, [r5]
   32c18:	cmp	r3, #0
   32c1c:	beq	32c38 <error@@Base+0x52a8>
   32c20:	ldr	r3, [sp]
   32c24:	ldrb	r3, [r3]
   32c28:	cmp	r3, #0
   32c2c:	bne	32c38 <error@@Base+0x52a8>
   32c30:	cmp	r0, #255	; 0xff
   32c34:	bls	32bec <error@@Base+0x525c>
   32c38:	mvn	r0, #0
   32c3c:	b	32bec <error@@Base+0x525c>
   32c40:	bl	14aac <__stack_chk_fail@plt>
   32c44:	andeq	r4, r7, r0, asr #19
   32c48:	andeq	r2, r4, r8, asr #26
   32c4c:	andeq	r6, r4, r0, ror r4
   32c50:	andeq	r6, r4, r0, asr r4
   32c54:	cmn	r0, #-2147483647	; 0x80000001
   32c58:	beq	32cb8 <error@@Base+0x5328>
   32c5c:	ldr	r3, [pc, #96]	; 32cc4 <error@@Base+0x5334>
   32c60:	ldr	r2, [pc, #96]	; 32cc8 <error@@Base+0x5338>
   32c64:	add	r3, r3, #8
   32c68:	ldr	r1, [r3, #4]
   32c6c:	cmp	r1, r0
   32c70:	beq	32cbc <error@@Base+0x532c>
   32c74:	ldr	r2, [r3, #8]
   32c78:	cmp	r2, #0
   32c7c:	bne	32c64 <error@@Base+0x52d4>
   32c80:	push	{lr}		; (str lr, [sp, #-4]!)
   32c84:	sub	sp, sp, #12
   32c88:	ldr	r2, [pc, #60]	; 32ccc <error@@Base+0x533c>
   32c8c:	mov	r3, #5
   32c90:	str	r0, [sp, #4]
   32c94:	str	r2, [sp]
   32c98:	mov	r1, r3
   32c9c:	mov	r2, #1
   32ca0:	ldr	r0, [pc, #40]	; 32cd0 <error@@Base+0x5340>
   32ca4:	bl	14914 <__snprintf_chk@plt>
   32ca8:	ldr	r2, [pc, #32]	; 32cd0 <error@@Base+0x5340>
   32cac:	mov	r0, r2
   32cb0:	add	sp, sp, #12
   32cb4:	pop	{pc}		; (ldr pc, [sp], #4)
   32cb8:	ldr	r2, [pc, #20]	; 32cd4 <error@@Base+0x5344>
   32cbc:	mov	r0, r2
   32cc0:	bx	lr
   32cc4:	andeq	r6, r4, r0, ror r4
   32cc8:	andeq	r6, r4, ip, lsr #19
   32ccc:			; <UNDEFINED> instruction: 0x000469b4
   32cd0:			; <UNDEFINED> instruction: 0x000755b8
   32cd4:	andeq	r2, r4, r8, asr #26
   32cd8:	push	{r4, r5, r6, lr}
   32cdc:	ldrb	r4, [r0]
   32ce0:	cmp	r4, #0
   32ce4:	popeq	{r4, r5, r6, pc}
   32ce8:	mov	r5, r0
   32cec:	bl	147c4 <__ctype_tolower_loc@plt>
   32cf0:	ldr	r3, [r0]
   32cf4:	ldr	r3, [r3, r4, lsl #2]
   32cf8:	strb	r3, [r5]
   32cfc:	ldrb	r4, [r5, #1]!
   32d00:	cmp	r4, #0
   32d04:	bne	32cf0 <error@@Base+0x5360>
   32d08:	pop	{r4, r5, r6, pc}
   32d0c:	push	{r4, r5, r6, r7, r8, lr}
   32d10:	sub	sp, sp, #120	; 0x78
   32d14:	ldr	r5, [pc, #440]	; 32ed4 <error@@Base+0x5544>
   32d18:	mov	r6, r0
   32d1c:	mov	r8, r1
   32d20:	ldr	r3, [r5]
   32d24:	mov	r1, #0
   32d28:	mov	r7, r2
   32d2c:	add	r0, sp, #6
   32d30:	mov	r2, #108	; 0x6c
   32d34:	str	r3, [sp, #116]	; 0x74
   32d38:	mov	r4, #1
   32d3c:	bl	14368 <memset@plt>
   32d40:	add	r0, sp, #6
   32d44:	mov	r1, r6
   32d48:	mov	r2, #108	; 0x6c
   32d4c:	strh	r4, [sp, #4]
   32d50:	bl	40148 <mkdtemp@@Base+0xd98>
   32d54:	cmp	r0, #107	; 0x6b
   32d58:	bhi	32dfc <error@@Base+0x546c>
   32d5c:	mov	r1, r4
   32d60:	mov	r0, r4
   32d64:	mov	r2, #0
   32d68:	bl	14644 <socket@plt>
   32d6c:	subs	r4, r0, #0
   32d70:	blt	32e5c <error@@Base+0x54cc>
   32d74:	cmp	r7, #1
   32d78:	beq	32dc4 <error@@Base+0x5434>
   32d7c:	mov	r2, #110	; 0x6e
   32d80:	add	r1, sp, #4
   32d84:	mov	r0, r4
   32d88:	bl	14920 <bind@plt>
   32d8c:	cmp	r0, #0
   32d90:	blt	32e20 <error@@Base+0x5490>
   32d94:	mov	r1, r8
   32d98:	mov	r0, r4
   32d9c:	bl	14308 <listen@plt>
   32da0:	cmp	r0, #0
   32da4:	blt	32e8c <error@@Base+0x54fc>
   32da8:	ldr	r2, [sp, #116]	; 0x74
   32dac:	ldr	r3, [r5]
   32db0:	mov	r0, r4
   32db4:	cmp	r2, r3
   32db8:	bne	32ed0 <error@@Base+0x5540>
   32dbc:	add	sp, sp, #120	; 0x78
   32dc0:	pop	{r4, r5, r6, r7, r8, pc}
   32dc4:	mov	r0, r6
   32dc8:	bl	14734 <unlink@plt>
   32dcc:	cmp	r0, #0
   32dd0:	beq	32d7c <error@@Base+0x53ec>
   32dd4:	bl	14f14 <__errno_location@plt>
   32dd8:	ldr	r0, [r0]
   32ddc:	cmp	r0, #2
   32de0:	beq	32d7c <error@@Base+0x53ec>
   32de4:	bl	140a4 <strerror@plt>
   32de8:	mov	r1, r6
   32dec:	mov	r2, r0
   32df0:	ldr	r0, [pc, #224]	; 32ed8 <error@@Base+0x5548>
   32df4:	bl	2d990 <error@@Base>
   32df8:	b	32d7c <error@@Base+0x53ec>
   32dfc:	mov	r2, r6
   32e00:	ldr	r1, [pc, #212]	; 32edc <error@@Base+0x554c>
   32e04:	ldr	r0, [pc, #212]	; 32ee0 <error@@Base+0x5550>
   32e08:	bl	2d990 <error@@Base>
   32e0c:	bl	14f14 <__errno_location@plt>
   32e10:	mov	r3, #36	; 0x24
   32e14:	mvn	r4, #0
   32e18:	str	r3, [r0]
   32e1c:	b	32da8 <error@@Base+0x5418>
   32e20:	bl	14f14 <__errno_location@plt>
   32e24:	ldr	r8, [r0]
   32e28:	mov	r7, r0
   32e2c:	mov	r0, r8
   32e30:	bl	140a4 <strerror@plt>
   32e34:	mov	r2, r6
   32e38:	ldr	r1, [pc, #156]	; 32edc <error@@Base+0x554c>
   32e3c:	mov	r3, r0
   32e40:	ldr	r0, [pc, #156]	; 32ee4 <error@@Base+0x5554>
   32e44:	bl	2d990 <error@@Base>
   32e48:	mov	r0, r4
   32e4c:	bl	14980 <close@plt>
   32e50:	mvn	r4, #0
   32e54:	str	r8, [r7]
   32e58:	b	32da8 <error@@Base+0x5418>
   32e5c:	bl	14f14 <__errno_location@plt>
   32e60:	mvn	r4, #0
   32e64:	ldr	r7, [r0]
   32e68:	mov	r6, r0
   32e6c:	mov	r0, r7
   32e70:	bl	140a4 <strerror@plt>
   32e74:	ldr	r1, [pc, #96]	; 32edc <error@@Base+0x554c>
   32e78:	mov	r2, r0
   32e7c:	ldr	r0, [pc, #100]	; 32ee8 <error@@Base+0x5558>
   32e80:	bl	2d990 <error@@Base>
   32e84:	str	r7, [r6]
   32e88:	b	32da8 <error@@Base+0x5418>
   32e8c:	bl	14f14 <__errno_location@plt>
   32e90:	ldr	r8, [r0]
   32e94:	mov	r7, r0
   32e98:	mov	r0, r8
   32e9c:	bl	140a4 <strerror@plt>
   32ea0:	mov	r2, r6
   32ea4:	ldr	r1, [pc, #48]	; 32edc <error@@Base+0x554c>
   32ea8:	mov	r3, r0
   32eac:	ldr	r0, [pc, #56]	; 32eec <error@@Base+0x555c>
   32eb0:	bl	2d990 <error@@Base>
   32eb4:	mov	r0, r4
   32eb8:	bl	14980 <close@plt>
   32ebc:	mov	r0, r6
   32ec0:	bl	14734 <unlink@plt>
   32ec4:	mvn	r4, #0
   32ec8:	str	r8, [r7]
   32ecc:	b	32da8 <error@@Base+0x5418>
   32ed0:	bl	14aac <__stack_chk_fail@plt>
   32ed4:	andeq	r4, r7, r0, asr #19
   32ed8:	andeq	r6, r4, r0, lsl #20
   32edc:	andeq	r6, r4, r0, asr #10
   32ee0:			; <UNDEFINED> instruction: 0x000469bc
   32ee4:	andeq	r6, r4, r4, lsl sl
   32ee8:	andeq	r6, r4, ip, ror #19
   32eec:	andeq	r6, r4, r4, lsr sl
   32ef0:	push	{r4, r5, lr}
   32ef4:	mov	r2, r0
   32ef8:	ldr	r4, [pc, #124]	; 32f7c <error@@Base+0x55ec>
   32efc:	sub	sp, sp, #20
   32f00:	mov	r5, r0
   32f04:	ldr	r0, [r4]
   32f08:	mov	r3, #1
   32f0c:	ldr	r1, [pc, #108]	; 32f80 <error@@Base+0x55f0>
   32f10:	str	r0, [sp, #12]
   32f14:	ldr	r0, [pc, #104]	; 32f84 <error@@Base+0x55f4>
   32f18:	str	r3, [sp, #8]
   32f1c:	bl	2db84 <error@@Base+0x1f4>
   32f20:	mov	r3, #4
   32f24:	str	r3, [sp]
   32f28:	mov	r0, r5
   32f2c:	add	r3, sp, #8
   32f30:	mov	r2, #26
   32f34:	mov	r1, #41	; 0x29
   32f38:	bl	14e90 <setsockopt@plt>
   32f3c:	cmn	r0, #1
   32f40:	beq	32f5c <error@@Base+0x55cc>
   32f44:	ldr	r2, [sp, #12]
   32f48:	ldr	r3, [r4]
   32f4c:	cmp	r2, r3
   32f50:	bne	32f78 <error@@Base+0x55e8>
   32f54:	add	sp, sp, #20
   32f58:	pop	{r4, r5, pc}
   32f5c:	bl	14f14 <__errno_location@plt>
   32f60:	ldr	r0, [r0]
   32f64:	bl	140a4 <strerror@plt>
   32f68:	mov	r1, r0
   32f6c:	ldr	r0, [pc, #20]	; 32f88 <error@@Base+0x55f8>
   32f70:	bl	2d990 <error@@Base>
   32f74:	b	32f44 <error@@Base+0x55b4>
   32f78:	bl	14aac <__stack_chk_fail@plt>
   32f7c:	andeq	r4, r7, r0, asr #19
   32f80:	andeq	r6, r4, r0, asr r5
   32f84:	andeq	r6, r4, r8, asr sl
   32f88:	andeq	r6, r4, r8, ror sl
   32f8c:	push	{r4, r5, r6, lr}
   32f90:	ldr	ip, [r0]
   32f94:	ldr	lr, [r1]
   32f98:	clz	r3, ip
   32f9c:	clz	r2, lr
   32fa0:	lsr	r3, r3, #5
   32fa4:	lsr	r2, r2, #5
   32fa8:	cmp	r2, r3
   32fac:	bne	33094 <error@@Base+0x5704>
   32fb0:	cmp	ip, #0
   32fb4:	mov	r5, r1
   32fb8:	mov	r4, r0
   32fbc:	beq	32fd4 <error@@Base+0x5644>
   32fc0:	mov	r1, lr
   32fc4:	mov	r0, ip
   32fc8:	bl	14ee4 <strcmp@plt>
   32fcc:	cmp	r0, #0
   32fd0:	bne	33094 <error@@Base+0x5704>
   32fd4:	ldr	r2, [r4, #4]
   32fd8:	ldr	r3, [r5, #4]
   32fdc:	cmp	r2, r3
   32fe0:	bne	33094 <error@@Base+0x5704>
   32fe4:	ldr	r0, [r4, #8]
   32fe8:	ldr	r1, [r5, #8]
   32fec:	clz	r2, r0
   32ff0:	clz	r3, r1
   32ff4:	lsr	r2, r2, #5
   32ff8:	lsr	r3, r3, #5
   32ffc:	cmp	r2, r3
   33000:	bne	33094 <error@@Base+0x5704>
   33004:	cmp	r0, #0
   33008:	beq	33018 <error@@Base+0x5688>
   3300c:	bl	14ee4 <strcmp@plt>
   33010:	cmp	r0, #0
   33014:	bne	33094 <error@@Base+0x5704>
   33018:	ldr	r0, [r4, #12]
   3301c:	ldr	r1, [r5, #12]
   33020:	clz	r2, r0
   33024:	clz	r3, r1
   33028:	lsr	r2, r2, #5
   3302c:	lsr	r3, r3, #5
   33030:	cmp	r2, r3
   33034:	bne	33094 <error@@Base+0x5704>
   33038:	cmp	r0, #0
   3303c:	beq	3304c <error@@Base+0x56bc>
   33040:	bl	14ee4 <strcmp@plt>
   33044:	cmp	r0, #0
   33048:	bne	33094 <error@@Base+0x5704>
   3304c:	ldr	r2, [r4, #16]
   33050:	ldr	r3, [r5, #16]
   33054:	cmp	r2, r3
   33058:	bne	33094 <error@@Base+0x5704>
   3305c:	ldr	r0, [r4, #20]
   33060:	ldr	r1, [r5, #20]
   33064:	clz	r2, r0
   33068:	clz	r3, r1
   3306c:	lsr	r2, r2, #5
   33070:	lsr	r3, r3, #5
   33074:	cmp	r2, r3
   33078:	bne	33094 <error@@Base+0x5704>
   3307c:	cmp	r0, #0
   33080:	beq	3309c <error@@Base+0x570c>
   33084:	bl	14ee4 <strcmp@plt>
   33088:	clz	r0, r0
   3308c:	lsr	r0, r0, #5
   33090:	pop	{r4, r5, r6, pc}
   33094:	mov	r0, #0
   33098:	pop	{r4, r5, r6, pc}
   3309c:	mov	r0, #1
   330a0:	pop	{r4, r5, r6, pc}
   330a4:	push	{r4, r5, r6, lr}
   330a8:	mov	r1, #256	; 0x100
   330ac:	ldr	r0, [pc, #88]	; 3310c <error@@Base+0x577c>
   330b0:	bl	148b4 <open64@plt>
   330b4:	cmp	r0, #0
   330b8:	bge	330d8 <error@@Base+0x5748>
   330bc:	bl	1480c <getppid@plt>
   330c0:	cmp	r0, #1
   330c4:	mov	r4, r0
   330c8:	beq	330e8 <error@@Base+0x5758>
   330cc:	mov	r4, #0
   330d0:	mov	r0, r4
   330d4:	pop	{r4, r5, r6, pc}
   330d8:	mov	r4, #0
   330dc:	bl	14980 <close@plt>
   330e0:	mov	r0, r4
   330e4:	pop	{r4, r5, r6, pc}
   330e8:	mov	r0, #0
   330ec:	bl	14e9c <getsid@plt>
   330f0:	mov	r5, r0
   330f4:	bl	14c2c <getpid@plt>
   330f8:	cmp	r5, r0
   330fc:	bne	330cc <error@@Base+0x573c>
   33100:	ldr	r0, [pc, #8]	; 33110 <error@@Base+0x5780>
   33104:	bl	2db84 <error@@Base+0x1f4>
   33108:	b	330d0 <error@@Base+0x5740>
   3310c:	muleq	r4, r4, r0
   33110:	muleq	r4, r4, sl
   33114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33118:	sub	sp, sp, #12
   3311c:	mov	r5, r0
   33120:	mov	r6, r1
   33124:	str	r1, [sp]
   33128:	mov	r0, #1
   3312c:	mov	r1, #4
   33130:	mov	r4, r2
   33134:	str	r2, [sp, #4]
   33138:	bl	2fc18 <error@@Base+0x2288>
   3313c:	mov	r3, #0
   33140:	str	r3, [r4]
   33144:	str	r3, [r6]
   33148:	ldrb	r7, [r5]
   3314c:	cmp	r7, r3
   33150:	mov	r9, r0
   33154:	beq	332f0 <error@@Base+0x5960>
   33158:	mov	r2, r4
   3315c:	mov	sl, r3
   33160:	mov	r8, r3
   33164:	mov	ip, r3
   33168:	b	33190 <error@@Base+0x5800>
   3316c:	mov	r0, sl
   33170:	mov	r1, #1
   33174:	bl	416ac <mkdtemp@@Base+0x22fc>
   33178:	add	lr, r5, r0
   3317c:	mov	sl, r0
   33180:	ldrb	r7, [lr]
   33184:	mov	ip, r0
   33188:	cmp	r7, #0
   3318c:	beq	33328 <error@@Base+0x5998>
   33190:	cmp	r7, #9
   33194:	cmpne	r7, #32
   33198:	moveq	r6, #1
   3319c:	movne	r6, #0
   331a0:	beq	3316c <error@@Base+0x57dc>
   331a4:	cmp	r7, #92	; 0x5c
   331a8:	beq	33340 <error@@Base+0x59b0>
   331ac:	cmp	r7, #34	; 0x22
   331b0:	cmpne	r7, #39	; 0x27
   331b4:	moveq	r6, #1
   331b8:	movne	r6, #0
   331bc:	bne	331d4 <error@@Base+0x5844>
   331c0:	mov	r0, sl
   331c4:	mov	r1, #1
   331c8:	bl	416ac <mkdtemp@@Base+0x22fc>
   331cc:	mov	r6, r7
   331d0:	mov	sl, r0
   331d4:	mov	r1, #2
   331d8:	mov	r0, r8
   331dc:	bl	416ac <mkdtemp@@Base+0x22fc>
   331e0:	mov	r2, #4
   331e4:	mov	r4, sl
   331e8:	mov	r1, r0
   331ec:	mov	r0, r9
   331f0:	bl	2fc70 <error@@Base+0x22e0>
   331f4:	mov	r9, r0
   331f8:	add	r0, r5, sl
   331fc:	bl	14710 <strlen@plt>
   33200:	mov	r1, #1
   33204:	mov	fp, r0
   33208:	mov	r0, r8
   3320c:	bl	416ac <mkdtemp@@Base+0x22fc>
   33210:	add	r1, fp, #1
   33214:	add	fp, r9, r8, lsl #2
   33218:	mov	r7, r0
   3321c:	mov	r0, #1
   33220:	bl	2fc18 <error@@Base+0x2288>
   33224:	mov	r2, #0
   33228:	str	r0, [r9, r8, lsl #2]
   3322c:	str	r2, [fp, #4]
   33230:	ldrb	r8, [r5, sl]
   33234:	cmp	r8, r2
   33238:	beq	332e8 <error@@Base+0x5958>
   3323c:	mov	fp, r0
   33240:	b	33274 <error@@Base+0x58e4>
   33244:	cmp	r6, #0
   33248:	mov	sl, r0
   3324c:	mov	r4, r0
   33250:	bne	3330c <error@@Base+0x597c>
   33254:	cmp	r8, #9
   33258:	cmpne	r8, #32
   3325c:	beq	33314 <error@@Base+0x5984>
   33260:	strb	r8, [fp]
   33264:	ldrb	r8, [lr]
   33268:	add	fp, fp, #1
   3326c:	cmp	r8, #0
   33270:	beq	332e8 <error@@Base+0x5958>
   33274:	mov	r1, #1
   33278:	mov	r0, sl
   3327c:	bl	416ac <mkdtemp@@Base+0x22fc>
   33280:	cmp	r8, #92	; 0x5c
   33284:	mov	ip, r0
   33288:	add	lr, r5, r0
   3328c:	bne	33244 <error@@Base+0x58b4>
   33290:	add	r4, r5, r4
   33294:	mov	r1, #2
   33298:	ldrb	r4, [r4, #1]
   3329c:	mov	r0, sl
   332a0:	cmp	r4, #34	; 0x22
   332a4:	cmpne	r4, #39	; 0x27
   332a8:	moveq	r3, #1
   332ac:	movne	r3, #0
   332b0:	cmp	r4, #92	; 0x5c
   332b4:	orreq	r3, r3, #1
   332b8:	cmp	r3, #0
   332bc:	beq	33330 <error@@Base+0x59a0>
   332c0:	ldrb	r3, [lr]
   332c4:	add	fp, fp, #1
   332c8:	strb	r3, [fp, #-1]
   332cc:	bl	416ac <mkdtemp@@Base+0x22fc>
   332d0:	add	lr, r5, r0
   332d4:	mov	sl, r0
   332d8:	ldrb	r8, [lr]
   332dc:	mov	r4, r0
   332e0:	cmp	r8, #0
   332e4:	bne	33274 <error@@Base+0x58e4>
   332e8:	cmp	r6, #0
   332ec:	bne	33380 <error@@Base+0x59f0>
   332f0:	ldr	r3, [sp]
   332f4:	mov	r0, #0
   332f8:	str	r7, [r3]
   332fc:	ldr	r3, [sp, #4]
   33300:	str	r9, [r3]
   33304:	add	sp, sp, #12
   33308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3330c:	cmp	r8, r6
   33310:	bne	33260 <error@@Base+0x58d0>
   33314:	mov	r8, r7
   33318:	ldrb	r7, [lr]
   3331c:	mov	sl, ip
   33320:	cmp	r7, #0
   33324:	bne	33190 <error@@Base+0x5800>
   33328:	mov	r7, r8
   3332c:	b	332f0 <error@@Base+0x5960>
   33330:	mov	sl, ip
   33334:	strb	r8, [fp]
   33338:	mov	r4, ip
   3333c:	b	33264 <error@@Base+0x58d4>
   33340:	add	ip, r5, ip
   33344:	ldrb	r1, [ip, #1]
   33348:	cmp	r1, #34	; 0x22
   3334c:	cmpne	r1, #39	; 0x27
   33350:	moveq	r2, #1
   33354:	movne	r2, #0
   33358:	cmp	r1, #92	; 0x5c
   3335c:	orreq	r2, r2, #1
   33360:	cmp	r2, #0
   33364:	moveq	r6, r2
   33368:	beq	331d4 <error@@Base+0x5844>
   3336c:	mov	r0, sl
   33370:	mov	r1, #1
   33374:	bl	416ac <mkdtemp@@Base+0x22fc>
   33378:	mov	sl, r0
   3337c:	b	331d4 <error@@Base+0x5844>
   33380:	cmp	r9, #0
   33384:	beq	333b4 <error@@Base+0x5a24>
   33388:	sub	r4, r9, #4
   3338c:	add	r7, r4, r7, lsl #2
   33390:	ldr	r0, [r4, #4]!
   33394:	bl	14548 <free@plt>
   33398:	cmp	r7, r4
   3339c:	bne	33390 <error@@Base+0x5a00>
   333a0:	mov	r0, r9
   333a4:	bl	14548 <free@plt>
   333a8:	mvn	r0, #3
   333ac:	add	sp, sp, #12
   333b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   333b4:	mvn	r0, #3
   333b8:	b	33304 <error@@Base+0x5974>
   333bc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   333c0:	mov	fp, r0
   333c4:	mov	r7, r1
   333c8:	bl	1b974 <fputs@plt+0x69e8>
   333cc:	subs	sl, r0, #0
   333d0:	beq	335d8 <error@@Base+0x5c48>
   333d4:	bl	1b974 <fputs@plt+0x69e8>
   333d8:	subs	r6, r0, #0
   333dc:	beq	335d8 <error@@Base+0x5c48>
   333e0:	cmp	fp, #0
   333e4:	subgt	r7, r7, #4
   333e8:	movgt	r9, #0
   333ec:	ble	33514 <error@@Base+0x5b84>
   333f0:	mov	r0, r6
   333f4:	bl	1bde0 <fputs@plt+0x6e54>
   333f8:	ldr	r3, [r7, #4]!
   333fc:	ldrb	r4, [r3]
   33400:	cmp	r4, #0
   33404:	beq	3357c <error@@Base+0x5bec>
   33408:	mov	r8, #0
   3340c:	mov	r5, r8
   33410:	b	3344c <error@@Base+0x5abc>
   33414:	mov	r1, r4
   33418:	mov	r0, r6
   3341c:	bl	24518 <fputs@plt+0xf58c>
   33420:	mov	r8, #1
   33424:	cmp	r0, #0
   33428:	bne	3349c <error@@Base+0x5b0c>
   3342c:	mov	r0, r5
   33430:	mov	r1, #1
   33434:	bl	416ac <mkdtemp@@Base+0x22fc>
   33438:	ldr	r3, [r7]
   3343c:	ldrb	r4, [r3, r0]
   33440:	mov	r5, r0
   33444:	cmp	r4, #0
   33448:	beq	334b0 <error@@Base+0x5b20>
   3344c:	cmp	r4, #34	; 0x22
   33450:	beq	33488 <error@@Base+0x5af8>
   33454:	bhi	33478 <error@@Base+0x5ae8>
   33458:	cmp	r4, #9
   3345c:	beq	33414 <error@@Base+0x5a84>
   33460:	cmp	r4, #32
   33464:	beq	33414 <error@@Base+0x5a84>
   33468:	mov	r1, r4
   3346c:	mov	r0, r6
   33470:	bl	24518 <fputs@plt+0xf58c>
   33474:	b	33424 <error@@Base+0x5a94>
   33478:	cmp	r4, #39	; 0x27
   3347c:	beq	33488 <error@@Base+0x5af8>
   33480:	cmp	r4, #92	; 0x5c
   33484:	bne	33468 <error@@Base+0x5ad8>
   33488:	mov	r1, #92	; 0x5c
   3348c:	mov	r0, r6
   33490:	bl	24518 <fputs@plt+0xf58c>
   33494:	cmp	r0, #0
   33498:	beq	33468 <error@@Base+0x5ad8>
   3349c:	bl	1b52c <fputs@plt+0x65a0>
   334a0:	ldr	r1, [pc, #328]	; 335f0 <error@@Base+0x5c60>
   334a4:	mov	r2, r0
   334a8:	ldr	r0, [pc, #324]	; 335f4 <error@@Base+0x5c64>
   334ac:	bl	2bb40 <fputs@plt+0x16bb4>
   334b0:	cmp	r9, #0
   334b4:	bne	335c0 <error@@Base+0x5c30>
   334b8:	cmp	r8, #0
   334bc:	beq	33598 <error@@Base+0x5c08>
   334c0:	mov	r1, #34	; 0x22
   334c4:	mov	r0, sl
   334c8:	bl	24518 <fputs@plt+0xf58c>
   334cc:	cmp	r0, #0
   334d0:	bne	335ac <error@@Base+0x5c1c>
   334d4:	mov	r1, r6
   334d8:	mov	r0, sl
   334dc:	bl	24230 <fputs@plt+0xf2a4>
   334e0:	cmp	r0, #0
   334e4:	bne	335ac <error@@Base+0x5c1c>
   334e8:	mov	r1, #34	; 0x22
   334ec:	mov	r0, sl
   334f0:	bl	24518 <fputs@plt+0xf58c>
   334f4:	cmp	r0, #0
   334f8:	bne	335ac <error@@Base+0x5c1c>
   334fc:	mov	r0, r9
   33500:	mov	r1, #1
   33504:	bl	416ac <mkdtemp@@Base+0x22fc>
   33508:	cmp	fp, r0
   3350c:	mov	r9, r0
   33510:	bne	333f0 <error@@Base+0x5a60>
   33514:	mov	r0, sl
   33518:	bl	1c04c <fputs@plt+0x70c0>
   3351c:	add	r0, r0, #1
   33520:	bl	14a7c <malloc@plt>
   33524:	subs	r4, r0, #0
   33528:	beq	335e4 <error@@Base+0x5c54>
   3352c:	mov	r0, sl
   33530:	bl	1c19c <fputs@plt+0x7210>
   33534:	mov	r5, r0
   33538:	mov	r0, sl
   3353c:	bl	1c04c <fputs@plt+0x70c0>
   33540:	mov	r1, r5
   33544:	mov	r2, r0
   33548:	mov	r0, r4
   3354c:	bl	14788 <memcpy@plt>
   33550:	mov	r0, sl
   33554:	bl	1c04c <fputs@plt+0x70c0>
   33558:	mov	r2, #0
   3355c:	mov	r3, r0
   33560:	mov	r0, sl
   33564:	strb	r2, [r4, r3]
   33568:	bl	1bb5c <fputs@plt+0x6bd0>
   3356c:	mov	r0, r6
   33570:	bl	1bb5c <fputs@plt+0x6bd0>
   33574:	mov	r0, r4
   33578:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3357c:	cmp	r9, #0
   33580:	beq	33598 <error@@Base+0x5c08>
   33584:	mov	r1, #32
   33588:	mov	r0, sl
   3358c:	bl	24518 <fputs@plt+0xf58c>
   33590:	cmp	r0, #0
   33594:	bne	335ac <error@@Base+0x5c1c>
   33598:	mov	r1, r6
   3359c:	mov	r0, sl
   335a0:	bl	24230 <fputs@plt+0xf2a4>
   335a4:	cmp	r0, #0
   335a8:	beq	334fc <error@@Base+0x5b6c>
   335ac:	bl	1b52c <fputs@plt+0x65a0>
   335b0:	ldr	r1, [pc, #56]	; 335f0 <error@@Base+0x5c60>
   335b4:	mov	r2, r0
   335b8:	ldr	r0, [pc, #56]	; 335f8 <error@@Base+0x5c68>
   335bc:	bl	2bb40 <fputs@plt+0x16bb4>
   335c0:	mov	r1, #32
   335c4:	mov	r0, sl
   335c8:	bl	24518 <fputs@plt+0xf58c>
   335cc:	cmp	r0, #0
   335d0:	beq	334b8 <error@@Base+0x5b28>
   335d4:	b	335ac <error@@Base+0x5c1c>
   335d8:	ldr	r1, [pc, #16]	; 335f0 <error@@Base+0x5c60>
   335dc:	ldr	r0, [pc, #24]	; 335fc <error@@Base+0x5c6c>
   335e0:	bl	2bb40 <fputs@plt+0x16bb4>
   335e4:	ldr	r1, [pc, #4]	; 335f0 <error@@Base+0x5c60>
   335e8:	ldr	r0, [pc, #16]	; 33600 <error@@Base+0x5c70>
   335ec:	bl	2bb40 <fputs@plt+0x16bb4>
   335f0:	andeq	r6, r4, r0, ror #10
   335f4:	andeq	r6, r4, r8, lsr #21
   335f8:	andeq	r1, r4, r4, lsl #24
   335fc:	andeq	r2, r4, r0, lsl #11
   33600:	andeq	r6, r4, r0, asr #21
   33604:	push	{r4, r5, r6, r7, r8, r9, lr}
   33608:	mov	r6, r1
   3360c:	ldr	r5, [pc, #224]	; 336f4 <error@@Base+0x5d64>
   33610:	sub	sp, sp, #20
   33614:	mov	r9, r0
   33618:	ldr	r1, [r5]
   3361c:	mov	r7, r2
   33620:	mov	r8, r3
   33624:	str	r1, [sp, #12]
   33628:	b	3363c <error@@Base+0x5cac>
   3362c:	bl	14f14 <__errno_location@plt>
   33630:	ldr	r0, [r0]
   33634:	cmp	r0, #4
   33638:	bne	33698 <error@@Base+0x5d08>
   3363c:	mov	r2, #0
   33640:	add	r1, sp, #8
   33644:	mov	r0, r9
   33648:	bl	14878 <waitpid@plt>
   3364c:	cmn	r0, #1
   33650:	mov	r4, r0
   33654:	beq	3362c <error@@Base+0x5c9c>
   33658:	ldr	r4, [sp, #8]
   3365c:	and	r3, r4, #127	; 0x7f
   33660:	add	r2, r3, #1
   33664:	sxtb	r2, r2
   33668:	cmp	r2, #1
   3366c:	bgt	336d8 <error@@Base+0x5d48>
   33670:	asr	r4, r4, #8
   33674:	ands	r4, r4, #255	; 0xff
   33678:	bne	336b0 <error@@Base+0x5d20>
   3367c:	ldr	r2, [sp, #12]
   33680:	ldr	r3, [r5]
   33684:	mov	r0, r4
   33688:	cmp	r2, r3
   3368c:	bne	336f0 <error@@Base+0x5d60>
   33690:	add	sp, sp, #20
   33694:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33698:	bl	140a4 <strerror@plt>
   3369c:	mov	r1, r6
   336a0:	mov	r2, r0
   336a4:	ldr	r0, [pc, #76]	; 336f8 <error@@Base+0x5d68>
   336a8:	bl	2d990 <error@@Base>
   336ac:	b	3367c <error@@Base+0x5cec>
   336b0:	cmp	r8, #0
   336b4:	str	r4, [sp]
   336b8:	mov	r3, r7
   336bc:	mov	r2, r6
   336c0:	movne	r0, #5
   336c4:	moveq	r0, #3
   336c8:	ldr	r1, [pc, #44]	; 336fc <error@@Base+0x5d6c>
   336cc:	bl	2dbdc <error@@Base+0x24c>
   336d0:	mvn	r4, #0
   336d4:	b	3367c <error@@Base+0x5cec>
   336d8:	mov	r2, r7
   336dc:	mov	r1, r6
   336e0:	ldr	r0, [pc, #24]	; 33700 <error@@Base+0x5d70>
   336e4:	bl	2d990 <error@@Base>
   336e8:	mvn	r4, #0
   336ec:	b	3367c <error@@Base+0x5cec>
   336f0:	bl	14aac <__stack_chk_fail@plt>
   336f4:	andeq	r4, r7, r0, asr #19
   336f8:	ldrdeq	r6, [r4], -r4
   336fc:	andeq	r6, r4, r0, lsl #22
   33700:	andeq	r6, r4, r4, ror #21
   33704:	push	{r4, r5, r6, r7, r8, r9, lr}
   33708:	sub	sp, sp, #8320	; 0x2080
   3370c:	ldr	r8, [pc, #476]	; 338f0 <error@@Base+0x5f60>
   33710:	sub	sp, sp, #4
   33714:	mov	r5, r3
   33718:	add	r3, sp, #8256	; 0x2040
   3371c:	ldr	ip, [r8]
   33720:	add	r3, r3, #60	; 0x3c
   33724:	str	ip, [r3]
   33728:	add	r3, sp, #8320	; 0x2080
   3372c:	add	r3, r3, #32
   33730:	mov	r6, r1
   33734:	add	r1, sp, #124	; 0x7c
   33738:	mov	r4, r2
   3373c:	mov	r7, r0
   33740:	ldr	r9, [r3]
   33744:	bl	3fa3c <mkdtemp@@Base+0x68c>
   33748:	cmp	r0, #0
   3374c:	beq	338b0 <error@@Base+0x5f20>
   33750:	cmp	r4, #0
   33754:	beq	33770 <error@@Base+0x5de0>
   33758:	add	r1, sp, #4160	; 0x1040
   3375c:	mov	r0, r4
   33760:	add	r1, r1, #60	; 0x3c
   33764:	bl	3fa3c <mkdtemp@@Base+0x68c>
   33768:	adds	r4, r0, #0
   3376c:	movne	r4, #1
   33770:	ldr	r3, [r6, #16]
   33774:	and	r3, r3, #61440	; 0xf000
   33778:	cmp	r3, #32768	; 0x8000
   3377c:	ldrne	r3, [pc, #368]	; 338f4 <error@@Base+0x5f64>
   33780:	bne	33878 <error@@Base+0x5ee8>
   33784:	mov	r0, r6
   33788:	mov	r1, r5
   3378c:	bl	32124 <error@@Base+0x4794>
   33790:	cmp	r0, #0
   33794:	beq	33874 <error@@Base+0x5ee4>
   33798:	ldr	r6, [pc, #344]	; 338f8 <error@@Base+0x5f68>
   3379c:	ldr	r7, [pc, #344]	; 338fc <error@@Base+0x5f6c>
   337a0:	b	33824 <error@@Base+0x5e94>
   337a4:	mov	r2, #4096	; 0x1000
   337a8:	add	r0, sp, #124	; 0x7c
   337ac:	bl	40148 <mkdtemp@@Base+0xd98>
   337b0:	add	r2, sp, #16
   337b4:	add	r1, sp, #124	; 0x7c
   337b8:	mov	r0, #3
   337bc:	bl	14a34 <__xstat64@plt>
   337c0:	cmp	r0, #0
   337c4:	blt	338a8 <error@@Base+0x5f18>
   337c8:	add	r0, sp, #16
   337cc:	mov	r1, r5
   337d0:	bl	32124 <error@@Base+0x4794>
   337d4:	cmp	r0, #0
   337d8:	beq	338a8 <error@@Base+0x5f18>
   337dc:	cmp	r4, #0
   337e0:	beq	337fc <error@@Base+0x5e6c>
   337e4:	add	r0, sp, #4160	; 0x1040
   337e8:	add	r1, sp, #124	; 0x7c
   337ec:	add	r0, r0, #60	; 0x3c
   337f0:	bl	14ee4 <strcmp@plt>
   337f4:	cmp	r0, #0
   337f8:	beq	33850 <error@@Base+0x5ec0>
   337fc:	add	r1, sp, #124	; 0x7c
   33800:	mov	r0, r6
   33804:	bl	14ee4 <strcmp@plt>
   33808:	cmp	r0, #0
   3380c:	beq	33850 <error@@Base+0x5ec0>
   33810:	add	r1, sp, #124	; 0x7c
   33814:	mov	r0, r7
   33818:	bl	14ee4 <strcmp@plt>
   3381c:	cmp	r0, #0
   33820:	beq	33850 <error@@Base+0x5ec0>
   33824:	add	r0, sp, #124	; 0x7c
   33828:	bl	142d8 <dirname@plt>
   3382c:	subs	r1, r0, #0
   33830:	bne	337a4 <error@@Base+0x5e14>
   33834:	add	r3, sp, #8320	; 0x2080
   33838:	add	r3, r3, #36	; 0x24
   3383c:	mov	r0, r9
   33840:	ldr	r2, [pc, #184]	; 33900 <error@@Base+0x5f70>
   33844:	ldr	r1, [r3]
   33848:	bl	14d40 <snprintf@plt>
   3384c:	mvn	r0, #0
   33850:	add	r3, sp, #8256	; 0x2040
   33854:	add	r3, r3, #60	; 0x3c
   33858:	ldr	r2, [r3]
   3385c:	ldr	r3, [r8]
   33860:	cmp	r2, r3
   33864:	bne	338ec <error@@Base+0x5f5c>
   33868:	add	sp, sp, #8320	; 0x2080
   3386c:	add	sp, sp, #4
   33870:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33874:	ldr	r3, [pc, #136]	; 33904 <error@@Base+0x5f74>
   33878:	add	r1, sp, #8320	; 0x2080
   3387c:	add	r1, r1, #36	; 0x24
   33880:	add	r2, sp, #124	; 0x7c
   33884:	str	r2, [sp, #4]
   33888:	str	r3, [sp]
   3388c:	mov	r0, r9
   33890:	mvn	r3, #0
   33894:	mov	r2, #1
   33898:	ldr	r1, [r1]
   3389c:	bl	14914 <__snprintf_chk@plt>
   338a0:	mvn	r0, #0
   338a4:	b	33850 <error@@Base+0x5ec0>
   338a8:	ldr	r3, [pc, #88]	; 33908 <error@@Base+0x5f78>
   338ac:	b	33878 <error@@Base+0x5ee8>
   338b0:	bl	14f14 <__errno_location@plt>
   338b4:	ldr	r0, [r0]
   338b8:	bl	140a4 <strerror@plt>
   338bc:	ldr	r3, [pc, #72]	; 3390c <error@@Base+0x5f7c>
   338c0:	add	r1, sp, #8320	; 0x2080
   338c4:	add	r1, r1, #36	; 0x24
   338c8:	stm	sp, {r3, r7}
   338cc:	mov	r2, #1
   338d0:	ldr	r1, [r1]
   338d4:	mvn	r3, #0
   338d8:	str	r0, [sp, #8]
   338dc:	mov	r0, r9
   338e0:	bl	14914 <__snprintf_chk@plt>
   338e4:	mvn	r0, #0
   338e8:	b	33850 <error@@Base+0x5ec0>
   338ec:	bl	14aac <__stack_chk_fail@plt>
   338f0:	andeq	r4, r7, r0, asr #19
   338f4:	andeq	r6, r4, r0, lsr fp
   338f8:	andeq	r6, r4, ip, lsr #7
   338fc:	andeq	r7, r4, r0, ror #7
   33900:	andeq	r6, r4, r0, ror fp
   33904:	andeq	r6, r4, ip, asr #22
   33908:	andeq	r6, r4, r4, lsl #23
   3390c:	andeq	r6, r4, r8, lsl fp
   33910:	push	{r4, r5, r6, r7, lr}
   33914:	sub	sp, sp, #132	; 0x84
   33918:	ldr	r4, [pc, #152]	; 339b8 <error@@Base+0x6028>
   3391c:	mov	r6, r1
   33920:	mov	r5, r2
   33924:	ldr	ip, [r4]
   33928:	mov	r1, r0
   3392c:	add	r2, sp, #16
   33930:	mov	r0, #3
   33934:	mov	r7, r3
   33938:	str	ip, [sp, #124]	; 0x7c
   3393c:	bl	144ac <__fxstat64@plt>
   33940:	cmp	r0, #0
   33944:	blt	33980 <error@@Base+0x5ff0>
   33948:	ldr	r3, [sp, #152]	; 0x98
   3394c:	str	r7, [sp]
   33950:	str	r3, [sp, #4]
   33954:	add	r1, sp, #16
   33958:	mov	r0, r6
   3395c:	ldr	r3, [r5, #8]
   33960:	ldr	r2, [r5, #20]
   33964:	bl	33704 <error@@Base+0x5d74>
   33968:	ldr	r2, [sp, #124]	; 0x7c
   3396c:	ldr	r3, [r4]
   33970:	cmp	r2, r3
   33974:	bne	339b4 <error@@Base+0x6024>
   33978:	add	sp, sp, #132	; 0x84
   3397c:	pop	{r4, r5, r6, r7, pc}
   33980:	bl	14f14 <__errno_location@plt>
   33984:	ldr	r0, [r0]
   33988:	bl	140a4 <strerror@plt>
   3398c:	ldr	r3, [pc, #40]	; 339bc <error@@Base+0x602c>
   33990:	mov	r2, #1
   33994:	ldr	r1, [sp, #152]	; 0x98
   33998:	stm	sp, {r3, r6}
   3399c:	mvn	r3, #0
   339a0:	str	r0, [sp, #8]
   339a4:	mov	r0, r7
   339a8:	bl	14914 <__snprintf_chk@plt>
   339ac:	mvn	r0, #0
   339b0:	b	33968 <error@@Base+0x5fd8>
   339b4:	bl	14aac <__stack_chk_fail@plt>
   339b8:	andeq	r4, r7, r0, asr #19
   339bc:	andeq	r6, r4, ip, lsr #23
   339c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   339c4:	sub	sp, sp, #28
   339c8:	mov	r9, r0
   339cc:	str	r1, [sp, #20]
   339d0:	mov	r0, r2
   339d4:	mov	r1, #61	; 0x3d
   339d8:	mov	r6, r2
   339dc:	mov	r8, r3
   339e0:	bl	142b4 <strchr@plt>
   339e4:	cmp	r0, #0
   339e8:	bne	33ad8 <error@@Base+0x6148>
   339ec:	ldr	r7, [r9]
   339f0:	cmp	r7, #0
   339f4:	beq	33af8 <error@@Base+0x6168>
   339f8:	mov	r0, r6
   339fc:	bl	14710 <strlen@plt>
   33a00:	ldr	sl, [r7]
   33a04:	cmp	sl, #0
   33a08:	mov	fp, r0
   33a0c:	beq	33b84 <error@@Base+0x61f4>
   33a10:	mov	r4, #0
   33a14:	mov	r2, fp
   33a18:	mov	r1, r6
   33a1c:	mov	r0, sl
   33a20:	bl	14d94 <strncmp@plt>
   33a24:	lsl	r5, r4, #2
   33a28:	cmp	r0, #0
   33a2c:	bne	33a3c <error@@Base+0x60ac>
   33a30:	ldrb	r2, [sl, fp]
   33a34:	cmp	r2, #61	; 0x3d
   33a38:	beq	33aec <error@@Base+0x615c>
   33a3c:	add	r4, r4, #1
   33a40:	add	r5, r5, #4
   33a44:	ldr	sl, [r7, r4, lsl #2]
   33a48:	cmp	sl, #0
   33a4c:	bne	33a14 <error@@Base+0x6084>
   33a50:	ldr	r3, [sp, #20]
   33a54:	ldr	r3, [r3]
   33a58:	sub	r2, r3, #1
   33a5c:	cmp	r4, r2
   33a60:	addcc	r4, r4, #1
   33a64:	lslcc	r4, r4, #2
   33a68:	bcs	33b4c <error@@Base+0x61bc>
   33a6c:	mov	r3, #0
   33a70:	str	r3, [r7, r4]
   33a74:	mov	r0, r6
   33a78:	bl	14710 <strlen@plt>
   33a7c:	mov	r4, r0
   33a80:	mov	r0, r8
   33a84:	bl	14710 <strlen@plt>
   33a88:	add	r0, r4, r0
   33a8c:	add	r0, r0, #2
   33a90:	bl	2fbe4 <error@@Base+0x2254>
   33a94:	mov	r9, r0
   33a98:	str	r0, [r7, r5]
   33a9c:	mov	r0, r6
   33aa0:	bl	14710 <strlen@plt>
   33aa4:	mov	r4, r0
   33aa8:	mov	r0, r8
   33aac:	bl	14710 <strlen@plt>
   33ab0:	ldr	r3, [pc, #224]	; 33b98 <error@@Base+0x6208>
   33ab4:	mov	r2, #1
   33ab8:	stm	sp, {r3, r6, r8}
   33abc:	mvn	r3, #0
   33ac0:	add	r1, r4, r0
   33ac4:	add	r1, r1, #2
   33ac8:	mov	r0, r9
   33acc:	bl	14914 <__snprintf_chk@plt>
   33ad0:	add	sp, sp, #28
   33ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33ad8:	mov	r1, r6
   33adc:	ldr	r0, [pc, #184]	; 33b9c <error@@Base+0x620c>
   33ae0:	add	sp, sp, #28
   33ae4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33ae8:	b	2d990 <error@@Base>
   33aec:	mov	r0, sl
   33af0:	bl	14548 <free@plt>
   33af4:	b	33a74 <error@@Base+0x60e4>
   33af8:	ldr	r3, [sp, #20]
   33afc:	ldr	r5, [r3]
   33b00:	cmp	r5, #0
   33b04:	bne	339f8 <error@@Base+0x6068>
   33b08:	mov	r0, #4
   33b0c:	bl	2fbe4 <error@@Base+0x2254>
   33b10:	ldr	r2, [sp, #20]
   33b14:	mov	r3, #1
   33b18:	str	r0, [r9]
   33b1c:	str	r5, [r0]
   33b20:	str	r3, [r2]
   33b24:	mov	r0, r6
   33b28:	bl	14710 <strlen@plt>
   33b2c:	ldr	r7, [r9]
   33b30:	ldr	sl, [r7]
   33b34:	cmp	sl, #0
   33b38:	moveq	r4, #4
   33b3c:	mov	fp, r0
   33b40:	moveq	fp, #51	; 0x33
   33b44:	bne	33a10 <error@@Base+0x6080>
   33b48:	b	33b60 <error@@Base+0x61d0>
   33b4c:	cmp	r3, #1000	; 0x3e8
   33b50:	addcc	r4, r4, #1
   33b54:	addcc	fp, r3, #50	; 0x32
   33b58:	lslcc	r4, r4, #2
   33b5c:	bcs	33b90 <error@@Base+0x6200>
   33b60:	mov	r0, r7
   33b64:	mov	r2, #4
   33b68:	mov	r1, fp
   33b6c:	bl	2fc70 <error@@Base+0x22e0>
   33b70:	ldr	r3, [sp, #20]
   33b74:	str	r0, [r9]
   33b78:	mov	r7, r0
   33b7c:	str	fp, [r3]
   33b80:	b	33a6c <error@@Base+0x60dc>
   33b84:	mov	r4, sl
   33b88:	mov	r5, sl
   33b8c:	b	33a50 <error@@Base+0x60c0>
   33b90:	ldr	r0, [pc, #8]	; 33ba0 <error@@Base+0x6210>
   33b94:	bl	2bb40 <fputs@plt+0x16bb4>
   33b98:	andeq	r2, r4, r0, lsr r6
   33b9c:	andeq	r6, r4, r4, asr #23
   33ba0:	andeq	r6, r4, ip, ror #23
   33ba4:	push	{r4, r5, r6, r7, r8, r9, lr}
   33ba8:	sub	sp, sp, #12
   33bac:	mov	r7, r1
   33bb0:	mov	r5, r2
   33bb4:	mov	r4, r0
   33bb8:	bl	14710 <strlen@plt>
   33bbc:	subs	r6, r0, #0
   33bc0:	beq	33cd4 <error@@Base+0x6344>
   33bc4:	bl	14a28 <__ctype_b_loc@plt>
   33bc8:	ldrb	r9, [r4]
   33bcc:	lsl	r3, r9, #1
   33bd0:	ldr	r2, [r0]
   33bd4:	mov	r8, r0
   33bd8:	ldrh	r3, [r2, r3]
   33bdc:	tst	r3, #3072	; 0xc00
   33be0:	ldreq	r2, [pc, #256]	; 33ce8 <error@@Base+0x6358>
   33be4:	beq	33c98 <error@@Base+0x6308>
   33be8:	bl	147c4 <__ctype_tolower_loc@plt>
   33bec:	sub	r1, r4, #1
   33bf0:	add	r1, r1, r6
   33bf4:	mov	ip, r4
   33bf8:	mov	r2, #0
   33bfc:	b	33c08 <error@@Base+0x6278>
   33c00:	ldrb	r9, [ip, #1]!
   33c04:	mov	r2, r3
   33c08:	ldr	r3, [r0]
   33c0c:	cmp	r7, #0
   33c10:	ldrb	r3, [r3, r9, lsl #2]
   33c14:	strbne	r3, [ip]
   33c18:	cmp	r2, #46	; 0x2e
   33c1c:	cmpeq	r3, #46	; 0x2e
   33c20:	sub	lr, r3, #45	; 0x2d
   33c24:	lsl	r9, r3, #1
   33c28:	beq	33ccc <error@@Base+0x633c>
   33c2c:	cmp	lr, #1
   33c30:	bls	33c58 <error@@Base+0x62c8>
   33c34:	ldr	r2, [r8]
   33c38:	ldrh	r2, [r2, r9]
   33c3c:	lsr	r2, r2, #3
   33c40:	eor	r2, r2, #1
   33c44:	cmp	r3, #95	; 0x5f
   33c48:	moveq	r2, #0
   33c4c:	andne	r2, r2, #1
   33c50:	cmp	r2, #0
   33c54:	bne	33c94 <error@@Base+0x6304>
   33c58:	cmp	r1, ip
   33c5c:	bne	33c00 <error@@Base+0x6270>
   33c60:	sub	r6, r6, #1
   33c64:	ldrb	r3, [r4, r6]
   33c68:	cmp	r3, #46	; 0x2e
   33c6c:	moveq	r3, #0
   33c70:	strbeq	r3, [r4, r6]
   33c74:	cmp	r5, #0
   33c78:	moveq	r0, #1
   33c7c:	beq	33cc4 <error@@Base+0x6334>
   33c80:	mov	r3, #0
   33c84:	mov	r0, #1
   33c88:	str	r3, [r5]
   33c8c:	add	sp, sp, #12
   33c90:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33c94:	ldr	r2, [pc, #80]	; 33cec <error@@Base+0x635c>
   33c98:	mov	r3, #256	; 0x100
   33c9c:	stm	sp, {r2, r4}
   33ca0:	mov	r1, r3
   33ca4:	mov	r2, #1
   33ca8:	ldr	r0, [pc, #64]	; 33cf0 <error@@Base+0x6360>
   33cac:	bl	14914 <__snprintf_chk@plt>
   33cb0:	cmp	r5, #0
   33cb4:	moveq	r0, r5
   33cb8:	ldrne	r3, [pc, #48]	; 33cf0 <error@@Base+0x6360>
   33cbc:	movne	r0, #0
   33cc0:	strne	r3, [r5]
   33cc4:	add	sp, sp, #12
   33cc8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33ccc:	ldr	r2, [pc, #32]	; 33cf4 <error@@Base+0x6364>
   33cd0:	b	33c98 <error@@Base+0x6308>
   33cd4:	mov	r2, #256	; 0x100
   33cd8:	ldr	r1, [pc, #24]	; 33cf8 <error@@Base+0x6368>
   33cdc:	ldr	r0, [pc, #12]	; 33cf0 <error@@Base+0x6360>
   33ce0:	bl	40148 <mkdtemp@@Base+0xd98>
   33ce4:	b	33cb0 <error@@Base+0x6320>
   33ce8:	andeq	r6, r4, r4, lsr #24
   33cec:	muleq	r4, r0, ip
   33cf0:	andeq	r5, r7, r0, asr #11
   33cf4:	andeq	r6, r4, r8, asr ip
   33cf8:	andeq	r6, r4, r0, lsl ip
   33cfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33d00:	mov	sl, r1
   33d04:	ldr	r4, [pc, #716]	; 33fd8 <error@@Base+0x6648>
   33d08:	sub	sp, sp, #36	; 0x24
   33d0c:	mov	r5, r0
   33d10:	ldr	r1, [r4]
   33d14:	mov	r6, r2
   33d18:	mov	r7, r3
   33d1c:	str	r1, [sp, #28]
   33d20:	bl	14710 <strlen@plt>
   33d24:	mov	r1, r5
   33d28:	mov	r2, r0
   33d2c:	mov	fp, r0
   33d30:	mov	r0, sl
   33d34:	bl	14d94 <strncmp@plt>
   33d38:	ldrd	r8, [sp, #72]	; 0x48
   33d3c:	cmp	r0, #0
   33d40:	bne	33e28 <error@@Base+0x6498>
   33d44:	mov	r2, #3
   33d48:	ldr	r1, [pc, #652]	; 33fdc <error@@Base+0x664c>
   33d4c:	add	r0, sl, fp
   33d50:	bl	14d94 <strncmp@plt>
   33d54:	subs	r5, r0, #0
   33d58:	bne	33e28 <error@@Base+0x6498>
   33d5c:	cmp	r6, #0
   33d60:	strne	r5, [r6]
   33d64:	cmp	r7, #0
   33d68:	movne	r3, #0
   33d6c:	strne	r3, [r7]
   33d70:	cmp	r8, #0
   33d74:	mvnne	r3, #0
   33d78:	strne	r3, [r8]
   33d7c:	cmp	r9, #0
   33d80:	movne	r3, #0
   33d84:	add	r0, fp, #3
   33d88:	strne	r3, [r9]
   33d8c:	add	r0, sl, r0
   33d90:	bl	2fcc8 <error@@Base+0x2338>
   33d94:	mov	r1, #64	; 0x40
   33d98:	mov	fp, r0
   33d9c:	str	r0, [sp, #24]
   33da0:	bl	142b4 <strchr@plt>
   33da4:	subs	sl, r0, #0
   33da8:	beq	33e64 <error@@Base+0x64d4>
   33dac:	mov	r2, #0
   33db0:	strb	r2, [sl]
   33db4:	ldr	r3, [sp, #24]
   33db8:	mov	r1, #59	; 0x3b
   33dbc:	mov	r0, r3
   33dc0:	str	r3, [sp, #4]
   33dc4:	bl	142b4 <strchr@plt>
   33dc8:	ldr	r3, [sp, #4]
   33dcc:	cmp	r0, #0
   33dd0:	movne	r2, #0
   33dd4:	strbne	r2, [r0]
   33dd8:	ldrne	r3, [sp, #24]
   33ddc:	ldrb	r2, [r3]
   33de0:	cmp	r2, #0
   33de4:	bne	33e48 <error@@Base+0x64b8>
   33de8:	mov	r2, #0
   33dec:	mov	r3, r2
   33df0:	mov	sl, r2
   33df4:	mvn	r5, #0
   33df8:	mov	r0, fp
   33dfc:	strd	r2, [sp, #4]
   33e00:	bl	14548 <free@plt>
   33e04:	mov	r0, sl
   33e08:	bl	14548 <free@plt>
   33e0c:	ldr	r3, [sp, #8]
   33e10:	mov	r0, r3
   33e14:	bl	14548 <free@plt>
   33e18:	ldr	r2, [sp, #4]
   33e1c:	mov	r0, r2
   33e20:	bl	14548 <free@plt>
   33e24:	b	33e2c <error@@Base+0x649c>
   33e28:	mov	r5, #1
   33e2c:	ldr	r2, [sp, #28]
   33e30:	ldr	r3, [r4]
   33e34:	mov	r0, r5
   33e38:	cmp	r2, r3
   33e3c:	bne	33fd4 <error@@Base+0x6644>
   33e40:	add	sp, sp, #36	; 0x24
   33e44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33e48:	mov	r0, r3
   33e4c:	bl	30e2c <error@@Base+0x349c>
   33e50:	cmp	r0, #0
   33e54:	beq	33de8 <error@@Base+0x6458>
   33e58:	add	r3, sl, #1
   33e5c:	mov	sl, r0
   33e60:	str	r3, [sp, #24]
   33e64:	add	r1, sp, #23
   33e68:	add	r0, sp, #24
   33e6c:	bl	30d70 <error@@Base+0x33e0>
   33e70:	subs	r3, r0, #0
   33e74:	beq	33f28 <error@@Base+0x6598>
   33e78:	ldrb	r2, [r3]
   33e7c:	cmp	r2, #0
   33e80:	moveq	r3, r2
   33e84:	mvneq	r5, #0
   33e88:	beq	33df8 <error@@Base+0x6468>
   33e8c:	bl	31810 <error@@Base+0x3e80>
   33e90:	bl	2fcc8 <error@@Base+0x2338>
   33e94:	mov	r2, #0
   33e98:	mov	r1, r2
   33e9c:	str	r0, [sp, #4]
   33ea0:	bl	33ba4 <error@@Base+0x6214>
   33ea4:	ldr	r3, [sp, #4]
   33ea8:	subs	r2, r0, #0
   33eac:	beq	33f58 <error@@Base+0x65c8>
   33eb0:	ldr	r2, [sp, #24]
   33eb4:	cmp	r2, #0
   33eb8:	beq	33f38 <error@@Base+0x65a8>
   33ebc:	ldrb	r1, [r2]
   33ec0:	cmp	r1, #0
   33ec4:	beq	33f34 <error@@Base+0x65a4>
   33ec8:	ldrb	r1, [sp, #23]
   33ecc:	cmp	r1, #58	; 0x3a
   33ed0:	mvnne	r1, #0
   33ed4:	beq	33f60 <error@@Base+0x65d0>
   33ed8:	mov	r0, r2
   33edc:	str	r1, [sp, #8]
   33ee0:	str	r3, [sp, #4]
   33ee4:	bl	30e2c <error@@Base+0x349c>
   33ee8:	ldr	r3, [sp, #4]
   33eec:	ldr	r1, [sp, #8]
   33ef0:	subs	r2, r0, #0
   33ef4:	beq	33f58 <error@@Base+0x65c8>
   33ef8:	cmp	r6, #0
   33efc:	strne	sl, [r6]
   33f00:	movne	sl, #0
   33f04:	cmp	r7, #0
   33f08:	strne	r3, [r7]
   33f0c:	movne	r3, #0
   33f10:	cmp	r8, #0
   33f14:	strne	r1, [r8]
   33f18:	cmp	r9, #0
   33f1c:	strne	r2, [r9]
   33f20:	movne	r2, #0
   33f24:	b	33df8 <error@@Base+0x6468>
   33f28:	mov	r2, r3
   33f2c:	mvn	r5, #0
   33f30:	b	33df8 <error@@Base+0x6468>
   33f34:	mov	r2, r1
   33f38:	mvn	r1, #0
   33f3c:	b	33ef8 <error@@Base+0x6568>
   33f40:	mov	r0, r2
   33f44:	bl	313c4 <error@@Base+0x3a34>
   33f48:	ldr	r3, [sp, #8]
   33f4c:	subs	r1, r0, #0
   33f50:	bgt	33fcc <error@@Base+0x663c>
   33f54:	ldr	r2, [sp, #4]
   33f58:	mvn	r5, #0
   33f5c:	b	33df8 <error@@Base+0x6468>
   33f60:	mov	r1, #47	; 0x2f
   33f64:	mov	r0, r2
   33f68:	str	r3, [sp, #12]
   33f6c:	str	r2, [sp, #8]
   33f70:	bl	142b4 <strchr@plt>
   33f74:	ldrd	r2, [sp, #8]
   33f78:	str	r3, [sp, #8]
   33f7c:	subs	r1, r0, #0
   33f80:	str	r1, [sp, #4]
   33f84:	beq	33f40 <error@@Base+0x65b0>
   33f88:	mov	r2, #0
   33f8c:	strb	r2, [r1]
   33f90:	ldr	r0, [sp, #24]
   33f94:	bl	313c4 <error@@Base+0x3a34>
   33f98:	mov	r2, #0
   33f9c:	ldr	r3, [sp, #8]
   33fa0:	subs	r1, r0, #0
   33fa4:	ble	33f58 <error@@Base+0x65c8>
   33fa8:	ldr	r2, [sp, #4]
   33fac:	add	r2, r2, #1
   33fb0:	cmp	r2, #0
   33fb4:	str	r2, [sp, #24]
   33fb8:	beq	33ef8 <error@@Base+0x6568>
   33fbc:	ldr	r0, [sp, #4]
   33fc0:	ldrb	r0, [r0, #1]
   33fc4:	cmp	r0, #0
   33fc8:	bne	33ed8 <error@@Base+0x6548>
   33fcc:	mov	r2, #0
   33fd0:	b	33ef8 <error@@Base+0x6568>
   33fd4:	bl	14aac <__stack_chk_fail@plt>
   33fd8:	andeq	r4, r7, r0, asr #19
   33fdc:	andeq	r6, r4, r4, asr #25
   33fe0:	push	{r4, r5, r6, lr}
   33fe4:	ldrb	r4, [r0]
   33fe8:	cmp	r4, #0
   33fec:	beq	34034 <error@@Base+0x66a4>
   33ff0:	mov	r5, r0
   33ff4:	bl	14a28 <__ctype_b_loc@plt>
   33ff8:	ldr	r2, [r0]
   33ffc:	lsl	r3, r4, #1
   34000:	ldrh	r0, [r2, r3]
   34004:	lsr	r0, r0, #3
   34008:	eor	r0, r0, #1
   3400c:	cmp	r4, #95	; 0x5f
   34010:	moveq	r0, #0
   34014:	andne	r0, r0, #1
   34018:	cmp	r0, #0
   3401c:	bne	34034 <error@@Base+0x66a4>
   34020:	ldrb	r4, [r5, #1]!
   34024:	cmp	r4, #0
   34028:	bne	33ffc <error@@Base+0x666c>
   3402c:	mov	r0, #1
   34030:	pop	{r4, r5, r6, pc}
   34034:	mov	r0, #0
   34038:	pop	{r4, r5, r6, pc}
   3403c:	push	{r4, r5, r6, r7, lr}
   34040:	sub	sp, sp, #28
   34044:	ldr	r4, [pc, #120]	; 340c4 <error@@Base+0x6734>
   34048:	mov	r3, #0
   3404c:	mov	r5, r1
   34050:	ldr	r2, [r4]
   34054:	subs	r1, r0, #0
   34058:	str	r2, [sp, #20]
   3405c:	str	r3, [sp, #16]
   34060:	beq	34070 <error@@Base+0x66e0>
   34064:	ldrb	r3, [r1]
   34068:	cmp	r3, #0
   3406c:	bne	3408c <error@@Base+0x66fc>
   34070:	ldr	r0, [pc, #80]	; 340c8 <error@@Base+0x6738>
   34074:	ldr	r2, [sp, #20]
   34078:	ldr	r3, [r4]
   3407c:	cmp	r2, r3
   34080:	bne	340c0 <error@@Base+0x6730>
   34084:	add	sp, sp, #28
   34088:	pop	{r4, r5, r6, r7, pc}
   3408c:	mvn	r6, #-2147483648	; 0x80000000
   34090:	mov	r7, #0
   34094:	add	r3, sp, #16
   34098:	str	r3, [sp, #8]
   3409c:	strd	r6, [sp]
   340a0:	mov	r3, #0
   340a4:	mov	r2, #0
   340a8:	bl	401c4 <mkdtemp@@Base+0xe14>
   340ac:	mov	r3, r0
   340b0:	ldr	r0, [sp, #16]
   340b4:	cmp	r0, #0
   340b8:	streq	r3, [r5]
   340bc:	b	34074 <error@@Base+0x66e4>
   340c0:	bl	14aac <__stack_chk_fail@plt>
   340c4:	andeq	r4, r7, r0, asr #19
   340c8:	andeq	r6, r4, r8, asr #25
   340cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   340d0:	mov	r8, #0
   340d4:	ldr	r5, [pc, #368]	; 3424c <error@@Base+0x68bc>
   340d8:	mov	r9, #0
   340dc:	sub	sp, sp, #116	; 0x74
   340e0:	ldr	r3, [r5]
   340e4:	strd	r8, [r1]
   340e8:	mov	r6, r1
   340ec:	str	r3, [sp, #108]	; 0x6c
   340f0:	mov	r4, r0
   340f4:	bl	14710 <strlen@plt>
   340f8:	cmp	r0, #12
   340fc:	beq	3412c <error@@Base+0x679c>
   34100:	cmp	r0, #14
   34104:	beq	341f8 <error@@Base+0x6868>
   34108:	cmp	r0, #8
   3410c:	beq	341c0 <error@@Base+0x6830>
   34110:	mvn	r0, #3
   34114:	ldr	r2, [sp, #108]	; 0x6c
   34118:	ldr	r3, [r5]
   3411c:	cmp	r2, r3
   34120:	bne	34248 <error@@Base+0x68b8>
   34124:	add	sp, sp, #116	; 0x74
   34128:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3412c:	add	r3, r4, #10
   34130:	ldr	r0, [pc, #280]	; 34250 <error@@Base+0x68c0>
   34134:	add	r1, r4, #8
   34138:	add	r2, r4, #6
   3413c:	str	r4, [sp, #4]
   34140:	str	r3, [sp, #20]
   34144:	add	r4, r4, #4
   34148:	mov	r3, #32
   3414c:	add	r7, sp, #76	; 0x4c
   34150:	str	r0, [sp]
   34154:	str	r1, [sp, #16]
   34158:	str	r2, [sp, #12]
   3415c:	str	r4, [sp, #8]
   34160:	mov	r0, r7
   34164:	mov	r1, r3
   34168:	mov	r2, #1
   3416c:	bl	14914 <__snprintf_chk@plt>
   34170:	ldr	r4, [pc, #220]	; 34254 <error@@Base+0x68c4>
   34174:	mov	r2, #44	; 0x2c
   34178:	mov	r1, #0
   3417c:	add	r0, sp, #32
   34180:	bl	14368 <memset@plt>
   34184:	add	r2, sp, #32
   34188:	mov	r1, r4
   3418c:	mov	r0, r7
   34190:	bl	14248 <strptime@plt>
   34194:	cmp	r0, #0
   34198:	beq	34110 <error@@Base+0x6780>
   3419c:	add	r0, sp, #32
   341a0:	bl	14344 <mktime@plt>
   341a4:	cmp	r0, #0
   341a8:	blt	34110 <error@@Base+0x6780>
   341ac:	mov	r2, r0
   341b0:	asr	r3, r0, #31
   341b4:	mov	r0, #0
   341b8:	strd	r2, [r6]
   341bc:	b	34114 <error@@Base+0x6784>
   341c0:	ldr	r0, [pc, #144]	; 34258 <error@@Base+0x68c8>
   341c4:	add	r1, r4, #6
   341c8:	add	r2, r4, #4
   341cc:	mov	r3, #32
   341d0:	add	r7, sp, #76	; 0x4c
   341d4:	stm	sp, {r0, r4}
   341d8:	str	r1, [sp, #12]
   341dc:	str	r2, [sp, #8]
   341e0:	mov	r0, r7
   341e4:	mov	r1, r3
   341e8:	mov	r2, #1
   341ec:	bl	14914 <__snprintf_chk@plt>
   341f0:	ldr	r4, [pc, #100]	; 3425c <error@@Base+0x68cc>
   341f4:	b	34174 <error@@Base+0x67e4>
   341f8:	ldr	r0, [pc, #96]	; 34260 <error@@Base+0x68d0>
   341fc:	add	r2, r4, #12
   34200:	add	r3, r4, #10
   34204:	add	r1, r4, #8
   34208:	stm	sp, {r0, r4}
   3420c:	str	r2, [sp, #24]
   34210:	str	r3, [sp, #20]
   34214:	add	r2, r4, #6
   34218:	mov	r3, #32
   3421c:	add	r4, r4, #4
   34220:	add	r7, sp, #76	; 0x4c
   34224:	str	r1, [sp, #16]
   34228:	str	r2, [sp, #12]
   3422c:	str	r4, [sp, #8]
   34230:	mov	r0, r7
   34234:	mov	r1, r3
   34238:	mov	r2, #1
   3423c:	bl	14914 <__snprintf_chk@plt>
   34240:	ldr	r4, [pc, #28]	; 34264 <error@@Base+0x68d4>
   34244:	b	34174 <error@@Base+0x67e4>
   34248:	bl	14aac <__stack_chk_fail@plt>
   3424c:	andeq	r4, r7, r0, asr #19
   34250:	strdeq	r6, [r4], -ip
   34254:	ldrdeq	r6, [r4], -ip
   34258:	andeq	r6, r4, ip, ror #25
   3425c:	ldrdeq	r6, [r4], -r0
   34260:	andeq	r6, r4, r8, lsl sp
   34264:			; <UNDEFINED> instruction: 0x000448b0
   34268:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   3426c:	mov	r7, #0
   34270:	ldr	r4, [pc, #100]	; 342dc <error@@Base+0x694c>
   34274:	cmp	r1, r7
   34278:	mvn	r6, #-2147483648	; 0x80000000
   3427c:	sub	sp, sp, #56	; 0x38
   34280:	cmpeq	r0, r6
   34284:	ldr	ip, [r4]
   34288:	movls	sl, r0
   3428c:	movhi	sl, r6
   34290:	mov	r5, r2
   34294:	mov	r8, r3
   34298:	add	r1, sp, #8
   3429c:	add	r0, sp, #4
   342a0:	str	ip, [sp, #52]	; 0x34
   342a4:	str	sl, [sp, #4]
   342a8:	bl	140e0 <localtime_r@plt>
   342ac:	add	r3, sp, #8
   342b0:	ldr	r2, [pc, #40]	; 342e0 <error@@Base+0x6950>
   342b4:	mov	r1, r8
   342b8:	mov	r0, r5
   342bc:	bl	14bf0 <strftime@plt>
   342c0:	ldr	r2, [sp, #52]	; 0x34
   342c4:	ldr	r3, [r4]
   342c8:	cmp	r2, r3
   342cc:	bne	342d8 <error@@Base+0x6948>
   342d0:	add	sp, sp, #56	; 0x38
   342d4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   342d8:	bl	14aac <__stack_chk_fail@plt>
   342dc:	andeq	r4, r7, r0, asr #19
   342e0:			; <UNDEFINED> instruction: 0x000448b0
   342e4:	push	{r4, lr}
   342e8:	mov	r0, #14
   342ec:	bl	14a94 <nl_langinfo@plt>
   342f0:	ldr	r1, [pc, #108]	; 34364 <error@@Base+0x69d4>
   342f4:	mov	r4, r0
   342f8:	bl	14ee4 <strcmp@plt>
   342fc:	cmp	r0, #0
   34300:	popeq	{r4, pc}
   34304:	ldr	r1, [pc, #92]	; 34368 <error@@Base+0x69d8>
   34308:	mov	r0, r4
   3430c:	bl	14ee4 <strcmp@plt>
   34310:	cmp	r0, #0
   34314:	popeq	{r4, pc}
   34318:	ldr	r1, [pc, #76]	; 3436c <error@@Base+0x69dc>
   3431c:	mov	r0, r4
   34320:	bl	14ee4 <strcmp@plt>
   34324:	cmp	r0, #0
   34328:	popeq	{r4, pc}
   3432c:	ldr	r1, [pc, #60]	; 34370 <error@@Base+0x69e0>
   34330:	mov	r0, r4
   34334:	bl	14ee4 <strcmp@plt>
   34338:	cmp	r0, #0
   3433c:	popeq	{r4, pc}
   34340:	ldr	r1, [pc, #44]	; 34374 <error@@Base+0x69e4>
   34344:	mov	r0, r4
   34348:	bl	14ee4 <strcmp@plt>
   3434c:	cmp	r0, #0
   34350:	popeq	{r4, pc}
   34354:	ldrb	r0, [r4]
   34358:	adds	r0, r0, #0
   3435c:	movne	r0, #1
   34360:	pop	{r4, pc}
   34364:	andeq	r6, r4, r8, ror #27
   34368:	strdeq	r6, [r4], -r0
   3436c:	strdeq	r6, [r4], -ip
   34370:	andeq	r6, r4, ip, lsl #28
   34374:	andeq	r6, r4, r8, lsl lr
   34378:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3437c:	sub	sp, sp, #52	; 0x34
   34380:	mov	r4, #0
   34384:	str	r0, [sp, #24]
   34388:	ldr	r0, [pc, #1136]	; 34800 <error@@Base+0x6e70>
   3438c:	str	r1, [sp, #16]
   34390:	str	r2, [sp, #8]
   34394:	ldr	ip, [r0]
   34398:	mov	r2, r3
   3439c:	mov	r1, #1
   343a0:	ldr	r3, [sp, #88]	; 0x58
   343a4:	add	r0, sp, #36	; 0x24
   343a8:	str	ip, [sp, #44]	; 0x2c
   343ac:	str	r4, [sp, #36]	; 0x24
   343b0:	bl	14f08 <__vasprintf_chk@plt>
   343b4:	subs	r5, r0, #0
   343b8:	ble	346fc <error@@Base+0x6d6c>
   343bc:	ldr	r6, [sp, #36]	; 0x24
   343c0:	mov	r0, r6
   343c4:	bl	14710 <strlen@plt>
   343c8:	add	r3, r0, #1
   343cc:	mov	r0, r3
   343d0:	str	r3, [sp, #12]
   343d4:	bl	14a7c <malloc@plt>
   343d8:	subs	fp, r0, #0
   343dc:	beq	34764 <error@@Base+0x6dd4>
   343e0:	ldr	r3, [sp, #16]
   343e4:	mov	sl, fp
   343e8:	cmp	r3, #0
   343ec:	str	r3, [sp, #4]
   343f0:	mvnlt	r3, #-2147483648	; 0x80000000
   343f4:	strlt	r3, [sp, #4]
   343f8:	strlt	r3, [sp, #16]
   343fc:	ldr	r3, [sp, #8]
   34400:	mov	r8, #1
   34404:	cmp	r3, #0
   34408:	mvneq	r3, #-2147483648	; 0x80000000
   3440c:	ldrne	r3, [r3]
   34410:	str	r3, [sp, #20]
   34414:	mov	r3, #0
   34418:	mov	r5, r3
   3441c:	str	r3, [sp]
   34420:	ldrb	r3, [r6]
   34424:	cmp	r3, #0
   34428:	beq	34694 <error@@Base+0x6d04>
   3442c:	bl	14200 <__ctype_get_mb_cur_max@plt>
   34430:	mov	r1, r6
   34434:	mov	r2, r0
   34438:	add	r0, sp, #40	; 0x28
   3443c:	bl	14c68 <mbtowc@plt>
   34440:	cmn	r0, #1
   34444:	mov	r7, r0
   34448:	beq	3473c <error@@Base+0x6dac>
   3444c:	ldr	r3, [sp, #8]
   34450:	ldr	r0, [sp, #40]	; 0x28
   34454:	cmp	r3, #0
   34458:	beq	34558 <error@@Base+0x6bc8>
   3445c:	bl	14d88 <wcwidth@plt>
   34460:	cmn	r0, #1
   34464:	mov	r4, r0
   34468:	beq	3457c <error@@Base+0x6bec>
   3446c:	cmp	r0, #0
   34470:	blt	34588 <error@@Base+0x6bf8>
   34474:	cmp	r8, #0
   34478:	beq	34538 <error@@Base+0x6ba8>
   3447c:	mov	r1, fp
   34480:	mov	r0, sl
   34484:	bl	41748 <mkdtemp@@Base+0x2398>
   34488:	mov	r1, r7
   3448c:	mov	r9, r0
   34490:	ldr	r0, [sp, #4]
   34494:	bl	41748 <mkdtemp@@Base+0x2398>
   34498:	str	r9, [sp, #28]
   3449c:	cmp	r9, r0
   344a0:	bge	34534 <error@@Base+0x6ba4>
   344a4:	mov	r1, r4
   344a8:	ldr	r0, [sp, #20]
   344ac:	bl	41748 <mkdtemp@@Base+0x2398>
   344b0:	ldr	r2, [sp]
   344b4:	cmp	r0, r2
   344b8:	blt	34534 <error@@Base+0x6ba4>
   344bc:	ldr	r1, [sp, #12]
   344c0:	add	r9, sl, r7
   344c4:	add	r3, fp, r1
   344c8:	cmp	r9, r3
   344cc:	bcc	3450c <error@@Base+0x6b7c>
   344d0:	ldr	r2, [sp, #16]
   344d4:	add	r9, r1, #128	; 0x80
   344d8:	cmp	r2, r9
   344dc:	movcc	r9, r2
   344e0:	mov	r2, r9
   344e4:	mov	r3, #1
   344e8:	mov	r0, fp
   344ec:	bl	3ff24 <mkdtemp@@Base+0xb74>
   344f0:	cmp	r0, #0
   344f4:	beq	347c4 <error@@Base+0x6e34>
   344f8:	ldr	r3, [sp, #28]
   344fc:	str	r9, [sp, #12]
   34500:	add	sl, r0, r3
   34504:	mov	fp, r0
   34508:	add	r9, sl, r7
   3450c:	ldr	r0, [sp]
   34510:	mov	r1, r4
   34514:	bl	416ac <mkdtemp@@Base+0x22fc>
   34518:	mov	r2, r7
   3451c:	mov	r1, r6
   34520:	str	r0, [sp]
   34524:	mov	r0, sl
   34528:	bl	14788 <memcpy@plt>
   3452c:	mov	sl, r9
   34530:	b	34538 <error@@Base+0x6ba8>
   34534:	mov	r8, #0
   34538:	cmp	r5, #0
   3453c:	add	r6, r6, r7
   34540:	blt	34420 <error@@Base+0x6a90>
   34544:	mov	r0, r5
   34548:	mov	r1, r7
   3454c:	bl	416ac <mkdtemp@@Base+0x22fc>
   34550:	mov	r5, r0
   34554:	b	34420 <error@@Base+0x6a90>
   34558:	sub	r3, r0, #9
   3455c:	cmp	r0, #13
   34560:	cmpne	r3, #1
   34564:	ldrls	r4, [sp, #8]
   34568:	bls	34474 <error@@Base+0x6ae4>
   3456c:	bl	14d88 <wcwidth@plt>
   34570:	cmn	r0, #1
   34574:	mov	r4, r0
   34578:	bne	3446c <error@@Base+0x6adc>
   3457c:	bl	342e4 <error@@Base+0x6954>
   34580:	cmp	r0, #0
   34584:	bne	34690 <error@@Base+0x6d00>
   34588:	cmp	r7, #0
   3458c:	ble	34420 <error@@Base+0x6a90>
   34590:	mov	r4, r6
   34594:	mov	r9, r7
   34598:	b	34680 <error@@Base+0x6cf0>
   3459c:	mov	r1, fp
   345a0:	mov	r0, sl
   345a4:	bl	41748 <mkdtemp@@Base+0x2398>
   345a8:	mvn	r1, #3
   345ac:	mov	r7, r0
   345b0:	ldr	r0, [sp, #4]
   345b4:	bl	416ac <mkdtemp@@Base+0x22fc>
   345b8:	cmp	r7, r0
   345bc:	bge	34720 <error@@Base+0x6d90>
   345c0:	mvn	r1, #3
   345c4:	ldr	r0, [sp, #20]
   345c8:	bl	416ac <mkdtemp@@Base+0x22fc>
   345cc:	ldr	r3, [sp]
   345d0:	cmp	r0, r3
   345d4:	blt	34720 <error@@Base+0x6d90>
   345d8:	ldr	r1, [sp, #12]
   345dc:	add	r3, sl, #4
   345e0:	add	r2, fp, r1
   345e4:	cmp	r3, r2
   345e8:	bcc	3472c <error@@Base+0x6d9c>
   345ec:	ldr	r2, [sp, #16]
   345f0:	add	r3, r1, #128	; 0x80
   345f4:	cmp	r2, r3
   345f8:	movcc	r3, r2
   345fc:	str	r3, [sp, #12]
   34600:	mov	r2, r3
   34604:	mov	r0, fp
   34608:	mov	r3, #1
   3460c:	bl	3ff24 <mkdtemp@@Base+0xb74>
   34610:	cmp	r0, #0
   34614:	beq	3478c <error@@Base+0x6dfc>
   34618:	add	r7, r0, r7
   3461c:	mov	fp, r0
   34620:	mov	r3, #0
   34624:	ldr	r2, [pc, #472]	; 34804 <error@@Base+0x6e74>
   34628:	ldrb	r1, [r4]
   3462c:	mov	r0, r7
   34630:	bl	40384 <mkdtemp@@Base+0xfd4>
   34634:	mov	r1, r7
   34638:	mov	sl, r0
   3463c:	bl	41748 <mkdtemp@@Base+0x2398>
   34640:	mov	r1, r0
   34644:	mov	r7, r0
   34648:	ldr	r0, [sp]
   3464c:	bl	416ac <mkdtemp@@Base+0x22fc>
   34650:	str	r0, [sp]
   34654:	cmp	r5, #0
   34658:	add	r4, r4, #1
   3465c:	blt	34670 <error@@Base+0x6ce0>
   34660:	mov	r0, r5
   34664:	mov	r1, r7
   34668:	bl	416ac <mkdtemp@@Base+0x22fc>
   3466c:	mov	r5, r0
   34670:	add	r3, r6, r9
   34674:	sub	r3, r3, r4
   34678:	cmp	r3, #0
   3467c:	ble	34734 <error@@Base+0x6da4>
   34680:	cmp	r8, #0
   34684:	bne	3459c <error@@Base+0x6c0c>
   34688:	mov	r7, #4
   3468c:	b	34654 <error@@Base+0x6cc4>
   34690:	mvn	r5, #0
   34694:	ldr	r0, [sp, #36]	; 0x24
   34698:	bl	14548 <free@plt>
   3469c:	ldr	r3, [sp, #4]
   346a0:	ldr	r2, [sp, #8]
   346a4:	eor	r8, r8, #1
   346a8:	cmp	r3, r5
   346ac:	movle	r8, #0
   346b0:	andgt	r8, r8, #1
   346b4:	mov	r3, #0
   346b8:	cmp	r2, r3
   346bc:	strb	r3, [sl]
   346c0:	ldr	r3, [sp, #24]
   346c4:	str	fp, [r3]
   346c8:	movne	r3, r2
   346cc:	ldrne	r2, [sp]
   346d0:	strne	r2, [r3]
   346d4:	cmp	r8, #0
   346d8:	bne	34784 <error@@Base+0x6df4>
   346dc:	ldr	r3, [pc, #284]	; 34800 <error@@Base+0x6e70>
   346e0:	ldr	r2, [sp, #44]	; 0x2c
   346e4:	mov	r0, r5
   346e8:	ldr	r3, [r3]
   346ec:	cmp	r2, r3
   346f0:	bne	347fc <error@@Base+0x6e6c>
   346f4:	add	sp, sp, #52	; 0x34
   346f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346fc:	ldr	r3, [sp, #8]
   34700:	cmp	r3, #0
   34704:	strne	r4, [r3]
   34708:	cmp	r5, #0
   3470c:	bne	34778 <error@@Base+0x6de8>
   34710:	ldr	r2, [sp, #24]
   34714:	ldr	r3, [sp, #36]	; 0x24
   34718:	str	r3, [r2]
   3471c:	b	346dc <error@@Base+0x6d4c>
   34720:	mov	r8, #0
   34724:	mov	r7, #4
   34728:	b	34654 <error@@Base+0x6cc4>
   3472c:	mov	r7, sl
   34730:	b	34620 <error@@Base+0x6c90>
   34734:	mov	r6, r4
   34738:	b	34420 <error@@Base+0x6a90>
   3473c:	bl	14200 <__ctype_get_mb_cur_max@plt>
   34740:	mov	r1, #0
   34744:	mov	r2, r0
   34748:	mov	r0, r1
   3474c:	bl	14c68 <mbtowc@plt>
   34750:	bl	342e4 <error@@Base+0x6954>
   34754:	cmp	r0, #0
   34758:	bne	34690 <error@@Base+0x6d00>
   3475c:	mov	r7, #1
   34760:	b	34590 <error@@Base+0x6c00>
   34764:	mov	r0, r6
   34768:	bl	14548 <free@plt>
   3476c:	ldr	r3, [sp, #8]
   34770:	cmp	r3, r4
   34774:	strne	fp, [r3]
   34778:	ldr	r2, [sp, #24]
   3477c:	mov	r3, #0
   34780:	str	r3, [r2]
   34784:	mvn	r5, #0
   34788:	b	346dc <error@@Base+0x6d4c>
   3478c:	str	r0, [sp, #4]
   34790:	ldr	r0, [sp, #36]	; 0x24
   34794:	bl	14548 <free@plt>
   34798:	ldr	r3, [sp, #4]
   3479c:	ldr	r2, [sp, #8]
   347a0:	strb	r3, [sl]
   347a4:	ldr	r3, [sp, #24]
   347a8:	cmp	r2, #0
   347ac:	str	fp, [r3]
   347b0:	beq	34784 <error@@Base+0x6df4>
   347b4:	ldr	r3, [sp]
   347b8:	mvn	r5, #0
   347bc:	str	r3, [r2]
   347c0:	b	346dc <error@@Base+0x6d4c>
   347c4:	str	r0, [sp, #4]
   347c8:	ldr	r0, [sp, #36]	; 0x24
   347cc:	bl	14548 <free@plt>
   347d0:	ldr	r3, [sp, #4]
   347d4:	ldr	r2, [sp, #8]
   347d8:	strb	r3, [sl]
   347dc:	ldr	r3, [sp, #24]
   347e0:	cmp	r2, #0
   347e4:	str	fp, [r3]
   347e8:	beq	34784 <error@@Base+0x6df4>
   347ec:	ldr	r3, [sp]
   347f0:	mvn	r5, #0
   347f4:	str	r3, [r2]
   347f8:	b	346dc <error@@Base+0x6d4c>
   347fc:	bl	14aac <__stack_chk_fail@plt>
   34800:	andeq	r4, r7, r0, asr #19
   34804:	andeq	r0, r0, r1, lsl #8
   34808:	push	{r3}		; (str r3, [sp, #-4]!)
   3480c:	push	{r4, r5, r6, r7, lr}
   34810:	sub	sp, sp, #24
   34814:	ldr	r4, [pc, #116]	; 34890 <error@@Base+0x6f00>
   34818:	add	ip, sp, #48	; 0x30
   3481c:	mov	r6, r0
   34820:	ldr	lr, [r4]
   34824:	str	ip, [sp]
   34828:	ldr	r3, [sp, #44]	; 0x2c
   3482c:	add	r0, sp, #16
   34830:	mov	r7, r1
   34834:	str	lr, [sp, #20]
   34838:	str	ip, [sp, #12]
   3483c:	bl	34378 <error@@Base+0x69e8>
   34840:	ldr	r1, [sp, #16]
   34844:	cmp	r1, #0
   34848:	strbeq	r1, [r6]
   3484c:	mov	r5, r0
   34850:	beq	34868 <error@@Base+0x6ed8>
   34854:	mov	r2, r7
   34858:	mov	r0, r6
   3485c:	bl	40148 <mkdtemp@@Base+0xd98>
   34860:	ldr	r0, [sp, #16]
   34864:	bl	14548 <free@plt>
   34868:	ldr	r2, [sp, #20]
   3486c:	ldr	r3, [r4]
   34870:	mov	r0, r5
   34874:	cmp	r2, r3
   34878:	bne	3488c <error@@Base+0x6efc>
   3487c:	add	sp, sp, #24
   34880:	pop	{r4, r5, r6, r7, lr}
   34884:	add	sp, sp, #4
   34888:	bx	lr
   3488c:	bl	14aac <__stack_chk_fail@plt>
   34890:	andeq	r4, r7, r0, asr #19
   34894:	push	{r4, r5, r6, lr}
   34898:	sub	sp, sp, #16
   3489c:	ldr	r5, [pc, #108]	; 34910 <error@@Base+0x6f80>
   348a0:	str	r2, [sp]
   348a4:	mov	r3, r1
   348a8:	ldr	ip, [r5]
   348ac:	mov	r6, r0
   348b0:	mov	r2, #0
   348b4:	mvn	r1, #-2147483648	; 0x80000000
   348b8:	add	r0, sp, #8
   348bc:	str	ip, [sp, #12]
   348c0:	bl	34378 <error@@Base+0x69e8>
   348c4:	subs	r4, r0, #0
   348c8:	blt	34904 <error@@Base+0x6f74>
   348cc:	mov	r1, r6
   348d0:	ldr	r0, [sp, #8]
   348d4:	bl	14f8c <fputs@plt>
   348d8:	cmn	r0, #1
   348dc:	ldr	r0, [sp, #8]
   348e0:	mvneq	r4, #0
   348e4:	bl	14548 <free@plt>
   348e8:	ldr	r2, [sp, #12]
   348ec:	ldr	r3, [r5]
   348f0:	mov	r0, r4
   348f4:	cmp	r2, r3
   348f8:	bne	3490c <error@@Base+0x6f7c>
   348fc:	add	sp, sp, #16
   34900:	pop	{r4, r5, r6, pc}
   34904:	mvn	r4, #0
   34908:	b	348e8 <error@@Base+0x6f58>
   3490c:	bl	14aac <__stack_chk_fail@plt>
   34910:	andeq	r4, r7, r0, asr #19
   34914:	push	{r1, r2, r3}
   34918:	push	{r4, lr}
   3491c:	sub	sp, sp, #12
   34920:	ldr	r4, [pc, #60]	; 34964 <error@@Base+0x6fd4>
   34924:	add	r3, sp, #24
   34928:	mov	r2, r3
   3492c:	ldr	ip, [r4]
   34930:	ldr	r1, [sp, #20]
   34934:	str	r3, [sp]
   34938:	str	ip, [sp, #4]
   3493c:	bl	34894 <error@@Base+0x6f04>
   34940:	ldr	r2, [sp, #4]
   34944:	ldr	r3, [r4]
   34948:	cmp	r2, r3
   3494c:	bne	34960 <error@@Base+0x6fd0>
   34950:	add	sp, sp, #12
   34954:	pop	{r4, lr}
   34958:	add	sp, sp, #12
   3495c:	bx	lr
   34960:	bl	14aac <__stack_chk_fail@plt>
   34964:	andeq	r4, r7, r0, asr #19
   34968:	push	{r0, r1, r2, r3}
   3496c:	push	{r4, lr}
   34970:	sub	sp, sp, #8
   34974:	ldr	r4, [pc, #68]	; 349c0 <error@@Base+0x7030>
   34978:	ldr	r2, [pc, #68]	; 349c4 <error@@Base+0x7034>
   3497c:	add	r3, sp, #20
   34980:	ldr	ip, [r4]
   34984:	ldr	r0, [r2]
   34988:	ldr	r1, [sp, #16]
   3498c:	mov	r2, r3
   34990:	str	r3, [sp]
   34994:	str	ip, [sp, #4]
   34998:	bl	34894 <error@@Base+0x6f04>
   3499c:	ldr	r2, [sp, #4]
   349a0:	ldr	r3, [r4]
   349a4:	cmp	r2, r3
   349a8:	bne	349bc <error@@Base+0x702c>
   349ac:	add	sp, sp, #8
   349b0:	pop	{r4, lr}
   349b4:	add	sp, sp, #16
   349b8:	bx	lr
   349bc:	bl	14aac <__stack_chk_fail@plt>
   349c0:	andeq	r4, r7, r0, asr #19
   349c4:	andeq	r5, r7, ip, asr r0
   349c8:	ldr	r3, [pc, #248]	; 34ac8 <error@@Base+0x7138>
   349cc:	push	{r4, r5, r6, lr}
   349d0:	sub	sp, sp, #24
   349d4:	ldm	r3, {r0, r1, r2, r3}
   349d8:	add	ip, sp, #4
   349dc:	ldr	r4, [pc, #232]	; 34acc <error@@Base+0x713c>
   349e0:	cmp	r0, #0
   349e4:	ldr	lr, [r4]
   349e8:	stm	ip, {r0, r1, r2, r3}
   349ec:	str	lr, [sp, #20]
   349f0:	beq	34a64 <error@@Base+0x70d4>
   349f4:	add	r6, sp, #8
   349f8:	bl	14284 <getenv@plt>
   349fc:	subs	r5, r0, #0
   34a00:	beq	34a58 <error@@Base+0x70c8>
   34a04:	mov	r2, #2
   34a08:	ldr	r1, [pc, #192]	; 34ad0 <error@@Base+0x7140>
   34a0c:	bl	149d4 <strncasecmp@plt>
   34a10:	cmp	r0, #0
   34a14:	bne	34a64 <error@@Base+0x70d4>
   34a18:	ldr	r1, [pc, #180]	; 34ad4 <error@@Base+0x7144>
   34a1c:	mov	r0, r5
   34a20:	bl	1414c <strcasestr@plt>
   34a24:	cmp	r0, #0
   34a28:	beq	34a88 <error@@Base+0x70f8>
   34a2c:	ldr	r1, [pc, #164]	; 34ad8 <error@@Base+0x7148>
   34a30:	mov	r0, #0
   34a34:	bl	14794 <setlocale@plt>
   34a38:	cmp	r0, #0
   34a3c:	beq	34ab4 <error@@Base+0x7124>
   34a40:	ldr	r2, [sp, #20]
   34a44:	ldr	r3, [r4]
   34a48:	cmp	r2, r3
   34a4c:	bne	34ab0 <error@@Base+0x7120>
   34a50:	add	sp, sp, #24
   34a54:	pop	{r4, r5, r6, pc}
   34a58:	ldr	r0, [r6], #4
   34a5c:	cmp	r0, #0
   34a60:	bne	349f8 <error@@Base+0x7068>
   34a64:	ldr	r2, [sp, #20]
   34a68:	ldr	r3, [r4]
   34a6c:	cmp	r2, r3
   34a70:	ldreq	r1, [pc, #100]	; 34adc <error@@Base+0x714c>
   34a74:	bne	34ab0 <error@@Base+0x7120>
   34a78:	mov	r0, #0
   34a7c:	add	sp, sp, #24
   34a80:	pop	{r4, r5, r6, lr}
   34a84:	b	14794 <setlocale@plt>
   34a88:	mov	r0, r5
   34a8c:	ldr	r1, [pc, #76]	; 34ae0 <error@@Base+0x7150>
   34a90:	bl	1414c <strcasestr@plt>
   34a94:	cmp	r0, #0
   34a98:	bne	34a2c <error@@Base+0x709c>
   34a9c:	ldr	r2, [sp, #20]
   34aa0:	ldr	r3, [r4]
   34aa4:	cmp	r2, r3
   34aa8:	ldreq	r1, [pc, #52]	; 34ae4 <error@@Base+0x7154>
   34aac:	beq	34a78 <error@@Base+0x70e8>
   34ab0:	bl	14aac <__stack_chk_fail@plt>
   34ab4:	ldr	r1, [pc, #44]	; 34ae8 <error@@Base+0x7158>
   34ab8:	bl	14794 <setlocale@plt>
   34abc:	cmp	r0, #0
   34ac0:	bne	34a40 <error@@Base+0x70b0>
   34ac4:	b	34a9c <error@@Base+0x710c>
   34ac8:	ldrdeq	r6, [r4], -r8
   34acc:	andeq	r4, r7, r0, asr #19
   34ad0:	andeq	r6, r4, ip, lsl lr
   34ad4:	andeq	r6, r4, r8, ror #27
   34ad8:	andeq	r6, r4, ip, lsr #28
   34adc:	andeq	r6, r4, r4, lsl #11
   34ae0:	andeq	r6, r4, r0, lsr #28
   34ae4:	andeq	r6, r4, r8, lsr #28
   34ae8:	andeq	r6, r4, r4, lsr lr
   34aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34af0:	mov	r7, r2
   34af4:	ldr	r5, [pc, #544]	; 34d1c <error@@Base+0x738c>
   34af8:	sub	sp, sp, #132	; 0x84
   34afc:	mov	r4, r0
   34b00:	ldr	r2, [r5]
   34b04:	mov	r0, #1
   34b08:	mov	r6, r1
   34b0c:	mov	r9, r3
   34b10:	str	r2, [sp, #124]	; 0x7c
   34b14:	bl	380f8 <error@@Base+0xa768>
   34b18:	cmp	r7, #0
   34b1c:	movne	r3, #0
   34b20:	strne	r3, [r7]
   34b24:	cmp	r6, #0
   34b28:	movne	r3, #0
   34b2c:	strne	r3, [r6]
   34b30:	cmp	r4, #0
   34b34:	mov	r8, r0
   34b38:	beq	34d08 <error@@Base+0x7378>
   34b3c:	ldr	r3, [r4, #12]
   34b40:	cmp	r3, #0
   34b44:	beq	34d08 <error@@Base+0x7378>
   34b48:	ldr	r0, [r4]
   34b4c:	bl	1d564 <fputs@plt+0x85d8>
   34b50:	cmp	r0, #1
   34b54:	bne	34d08 <error@@Base+0x7378>
   34b58:	cmp	r8, #0
   34b5c:	beq	34d10 <error@@Base+0x7380>
   34b60:	mov	r2, #64	; 0x40
   34b64:	mov	r1, r9
   34b68:	str	r2, [sp]
   34b6c:	add	r3, sp, #60	; 0x3c
   34b70:	ldr	r2, [sp, #168]	; 0xa8
   34b74:	bl	38358 <error@@Base+0xa9c8>
   34b78:	subs	r9, r0, #0
   34b7c:	movne	r4, #0
   34b80:	movne	r8, r4
   34b84:	beq	34bc4 <error@@Base+0x7234>
   34b88:	mov	r2, #64	; 0x40
   34b8c:	add	r0, sp, #60	; 0x3c
   34b90:	mov	r1, r2
   34b94:	bl	1483c <__explicit_bzero_chk@plt>
   34b98:	mov	r0, r8
   34b9c:	bl	14eb4 <DSA_SIG_free@plt>
   34ba0:	mov	r0, r4
   34ba4:	bl	1bb5c <fputs@plt+0x6bd0>
   34ba8:	ldr	r2, [sp, #124]	; 0x7c
   34bac:	ldr	r3, [r5]
   34bb0:	mov	r0, r9
   34bb4:	cmp	r2, r3
   34bb8:	bne	34d18 <error@@Base+0x7388>
   34bbc:	add	sp, sp, #132	; 0x84
   34bc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34bc4:	mov	r1, r8
   34bc8:	ldr	r2, [r4, #12]
   34bcc:	add	r0, sp, #60	; 0x3c
   34bd0:	bl	142a8 <DSA_do_sign@plt>
   34bd4:	subs	r8, r0, #0
   34bd8:	beq	34cf4 <error@@Base+0x7364>
   34bdc:	add	r2, sp, #16
   34be0:	add	r1, sp, #12
   34be4:	bl	14b78 <DSA_SIG_get0@plt>
   34be8:	ldr	r0, [sp, #12]
   34bec:	bl	14458 <BN_num_bits@plt>
   34bf0:	mov	r1, #7
   34bf4:	bl	416ac <mkdtemp@@Base+0x22fc>
   34bf8:	cmp	r0, #0
   34bfc:	add	r9, r0, #7
   34c00:	movge	r9, r0
   34c04:	ldr	r0, [sp, #16]
   34c08:	bl	14458 <BN_num_bits@plt>
   34c0c:	mov	r1, #7
   34c10:	bl	416ac <mkdtemp@@Base+0x22fc>
   34c14:	asr	r9, r9, #3
   34c18:	add	r4, r0, #7
   34c1c:	cmp	r0, #0
   34c20:	movlt	r0, r4
   34c24:	asr	r4, r0, #3
   34c28:	cmp	r4, #20
   34c2c:	cmpls	r9, #20
   34c30:	mvnhi	r9, #0
   34c34:	movhi	r4, #0
   34c38:	bhi	34b88 <error@@Base+0x71f8>
   34c3c:	mov	r2, #40	; 0x28
   34c40:	mov	r1, r2
   34c44:	add	r0, sp, #20
   34c48:	bl	1483c <__explicit_bzero_chk@plt>
   34c4c:	add	r3, sp, #20
   34c50:	rsb	r1, r9, #20
   34c54:	add	r1, r3, r1
   34c58:	ldr	r0, [sp, #12]
   34c5c:	bl	14cd4 <BN_bn2bin@plt>
   34c60:	add	r3, sp, #20
   34c64:	rsb	r1, r4, #40	; 0x28
   34c68:	add	r1, r3, r1
   34c6c:	ldr	r0, [sp, #16]
   34c70:	bl	14cd4 <BN_bn2bin@plt>
   34c74:	bl	1b974 <fputs@plt+0x69e8>
   34c78:	subs	r4, r0, #0
   34c7c:	beq	34d00 <error@@Base+0x7370>
   34c80:	ldr	r1, [pc, #152]	; 34d20 <error@@Base+0x7390>
   34c84:	bl	24620 <fputs@plt+0xf694>
   34c88:	subs	r9, r0, #0
   34c8c:	bne	34b88 <error@@Base+0x71f8>
   34c90:	add	r1, sp, #20
   34c94:	mov	r2, #40	; 0x28
   34c98:	mov	r0, r4
   34c9c:	bl	2456c <fputs@plt+0xf5e0>
   34ca0:	subs	r9, r0, #0
   34ca4:	bne	34b88 <error@@Base+0x71f8>
   34ca8:	mov	r0, r4
   34cac:	bl	1c04c <fputs@plt+0x70c0>
   34cb0:	cmp	r6, #0
   34cb4:	mov	sl, r0
   34cb8:	beq	34ce8 <error@@Base+0x7358>
   34cbc:	bl	14a7c <malloc@plt>
   34cc0:	cmp	r0, #0
   34cc4:	mov	fp, r0
   34cc8:	str	r0, [r6]
   34ccc:	beq	34d00 <error@@Base+0x7370>
   34cd0:	mov	r0, r4
   34cd4:	bl	1c19c <fputs@plt+0x7210>
   34cd8:	mov	r2, sl
   34cdc:	mov	r1, r0
   34ce0:	mov	r0, fp
   34ce4:	bl	14788 <memcpy@plt>
   34ce8:	cmp	r7, #0
   34cec:	strne	sl, [r7]
   34cf0:	b	34b88 <error@@Base+0x71f8>
   34cf4:	mov	r4, r8
   34cf8:	mvn	r9, #21
   34cfc:	b	34b88 <error@@Base+0x71f8>
   34d00:	mvn	r9, #1
   34d04:	b	34b88 <error@@Base+0x71f8>
   34d08:	mvn	r9, #9
   34d0c:	b	34ba8 <error@@Base+0x7218>
   34d10:	mvn	r9, #0
   34d14:	b	34ba8 <error@@Base+0x7218>
   34d18:	bl	14aac <__stack_chk_fail@plt>
   34d1c:	andeq	r4, r7, r0, asr #19
   34d20:	andeq	r4, r4, r0, ror #20
   34d24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34d28:	sub	sp, sp, #100	; 0x64
   34d2c:	ldr	r6, [pc, #752]	; 35024 <error@@Base+0x7694>
   34d30:	mov	r4, #0
   34d34:	mov	r5, r0
   34d38:	ldr	ip, [r6]
   34d3c:	mov	r0, #1
   34d40:	mov	r7, r1
   34d44:	mov	sl, r2
   34d48:	mov	r9, r3
   34d4c:	str	ip, [sp, #92]	; 0x5c
   34d50:	str	r4, [sp, #16]
   34d54:	bl	380f8 <error@@Base+0xa768>
   34d58:	cmp	r5, r4
   34d5c:	str	r4, [sp, #24]
   34d60:	beq	34fac <error@@Base+0x761c>
   34d64:	ldr	r3, [r5, #12]
   34d68:	cmp	r3, #0
   34d6c:	beq	34fac <error@@Base+0x761c>
   34d70:	mov	r8, r0
   34d74:	ldr	r0, [r5]
   34d78:	bl	1d564 <fputs@plt+0x85d8>
   34d7c:	cmp	r0, #1
   34d80:	bne	34fac <error@@Base+0x761c>
   34d84:	cmp	r7, #0
   34d88:	clz	r2, sl
   34d8c:	lsr	r2, r2, #5
   34d90:	movne	r4, r2
   34d94:	moveq	r4, #1
   34d98:	cmp	r4, #0
   34d9c:	bne	34fac <error@@Base+0x761c>
   34da0:	cmp	r8, #0
   34da4:	beq	34fb4 <error@@Base+0x7624>
   34da8:	mov	r0, r7
   34dac:	mov	r1, sl
   34db0:	bl	1b9e0 <fputs@plt+0x6a54>
   34db4:	subs	r7, r0, #0
   34db8:	beq	34fd4 <error@@Base+0x7644>
   34dbc:	mov	r2, r4
   34dc0:	add	r1, sp, #24
   34dc4:	bl	24008 <fputs@plt+0xf07c>
   34dc8:	cmp	r0, #0
   34dcc:	beq	34e5c <error@@Base+0x74cc>
   34dd0:	mov	r4, #0
   34dd4:	mov	fp, r4
   34dd8:	mov	sl, r4
   34ddc:	mvn	r9, #3
   34de0:	add	r3, sp, #28
   34de4:	str	r3, [sp, #12]
   34de8:	mov	r2, #64	; 0x40
   34dec:	mov	r1, r2
   34df0:	ldr	r0, [sp, #12]
   34df4:	bl	1483c <__explicit_bzero_chk@plt>
   34df8:	mov	r0, sl
   34dfc:	bl	14eb4 <DSA_SIG_free@plt>
   34e00:	mov	r0, fp
   34e04:	bl	14614 <BN_clear_free@plt>
   34e08:	mov	r0, r4
   34e0c:	bl	14614 <BN_clear_free@plt>
   34e10:	mov	r0, r7
   34e14:	bl	1bb5c <fputs@plt+0x6bd0>
   34e18:	ldr	r0, [sp, #24]
   34e1c:	bl	14548 <free@plt>
   34e20:	ldr	r0, [sp, #16]
   34e24:	cmp	r0, #0
   34e28:	beq	34e40 <error@@Base+0x74b0>
   34e2c:	mvn	r2, #0
   34e30:	ldr	r1, [sp, #20]
   34e34:	bl	1483c <__explicit_bzero_chk@plt>
   34e38:	ldr	r0, [sp, #16]
   34e3c:	bl	14548 <free@plt>
   34e40:	ldr	r2, [sp, #92]	; 0x5c
   34e44:	ldr	r3, [r6]
   34e48:	mov	r0, r9
   34e4c:	cmp	r2, r3
   34e50:	bne	35020 <error@@Base+0x7690>
   34e54:	add	sp, sp, #100	; 0x64
   34e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34e5c:	add	r2, sp, #20
   34e60:	add	r1, sp, #16
   34e64:	mov	r0, r7
   34e68:	bl	23f44 <fputs@plt+0xefb8>
   34e6c:	subs	r4, r0, #0
   34e70:	bne	34dd0 <error@@Base+0x7440>
   34e74:	ldr	r1, [sp, #24]
   34e78:	ldr	r0, [pc, #424]	; 35028 <error@@Base+0x7698>
   34e7c:	bl	14ee4 <strcmp@plt>
   34e80:	cmp	r0, #0
   34e84:	beq	34ea0 <error@@Base+0x7510>
   34e88:	add	r3, sp, #28
   34e8c:	mov	fp, r4
   34e90:	mov	sl, r4
   34e94:	mvn	r9, #12
   34e98:	str	r3, [sp, #12]
   34e9c:	b	34de8 <error@@Base+0x7458>
   34ea0:	mov	r0, r7
   34ea4:	bl	1c04c <fputs@plt+0x70c0>
   34ea8:	cmp	r0, #0
   34eac:	bne	34f90 <error@@Base+0x7600>
   34eb0:	ldr	r3, [sp, #20]
   34eb4:	cmp	r3, #40	; 0x28
   34eb8:	bne	34dd0 <error@@Base+0x7440>
   34ebc:	bl	14110 <DSA_SIG_new@plt>
   34ec0:	subs	sl, r0, #0
   34ec4:	beq	34fbc <error@@Base+0x762c>
   34ec8:	bl	14890 <BN_new@plt>
   34ecc:	subs	fp, r0, #0
   34ed0:	beq	34fec <error@@Base+0x765c>
   34ed4:	bl	14890 <BN_new@plt>
   34ed8:	subs	r4, r0, #0
   34edc:	beq	35000 <error@@Base+0x7670>
   34ee0:	mov	r2, fp
   34ee4:	mov	r1, #20
   34ee8:	ldr	r0, [sp, #16]
   34eec:	bl	14338 <BN_bin2bn@plt>
   34ef0:	cmp	r0, #0
   34ef4:	beq	34fdc <error@@Base+0x764c>
   34ef8:	ldr	r0, [sp, #16]
   34efc:	mov	r2, r4
   34f00:	add	r0, r0, #20
   34f04:	mov	r1, #20
   34f08:	bl	14338 <BN_bin2bn@plt>
   34f0c:	cmp	r0, #0
   34f10:	beq	34fdc <error@@Base+0x764c>
   34f14:	mov	r2, r4
   34f18:	mov	r1, fp
   34f1c:	mov	r0, sl
   34f20:	bl	14224 <DSA_SIG_set0@plt>
   34f24:	cmp	r0, #0
   34f28:	beq	34fdc <error@@Base+0x764c>
   34f2c:	add	r4, sp, #28
   34f30:	mov	r2, #64	; 0x40
   34f34:	mov	r1, r9
   34f38:	mov	r3, r4
   34f3c:	str	r2, [sp]
   34f40:	mov	r0, #1
   34f44:	ldr	r2, [sp, #136]	; 0x88
   34f48:	str	r4, [sp, #12]
   34f4c:	bl	38358 <error@@Base+0xa9c8>
   34f50:	subs	r9, r0, #0
   34f54:	movne	r4, #0
   34f58:	movne	fp, r4
   34f5c:	bne	34de8 <error@@Base+0x7458>
   34f60:	ldr	r3, [r5, #12]
   34f64:	mov	r1, r8
   34f68:	mov	r2, sl
   34f6c:	mov	r0, r4
   34f70:	bl	14ba8 <DSA_do_verify@plt>
   34f74:	cmp	r0, #0
   34f78:	beq	35010 <error@@Base+0x7680>
   34f7c:	mov	r4, #0
   34f80:	cmp	r0, #1
   34f84:	mov	fp, r4
   34f88:	mvnne	r9, #21
   34f8c:	b	34de8 <error@@Base+0x7458>
   34f90:	mov	r4, #0
   34f94:	add	r3, sp, #28
   34f98:	mov	fp, r4
   34f9c:	mov	sl, r4
   34fa0:	mvn	r9, #22
   34fa4:	str	r3, [sp, #12]
   34fa8:	b	34de8 <error@@Base+0x7458>
   34fac:	mvn	r9, #9
   34fb0:	b	34e40 <error@@Base+0x74b0>
   34fb4:	mvn	r9, #0
   34fb8:	b	34e40 <error@@Base+0x74b0>
   34fbc:	add	r3, sp, #28
   34fc0:	mov	r4, sl
   34fc4:	mov	fp, sl
   34fc8:	mvn	r9, #1
   34fcc:	str	r3, [sp, #12]
   34fd0:	b	34de8 <error@@Base+0x7458>
   34fd4:	mvn	r9, #1
   34fd8:	b	34e40 <error@@Base+0x74b0>
   34fdc:	add	r3, sp, #28
   34fe0:	mvn	r9, #21
   34fe4:	str	r3, [sp, #12]
   34fe8:	b	34de8 <error@@Base+0x7458>
   34fec:	add	r3, sp, #28
   34ff0:	mov	r4, fp
   34ff4:	mvn	r9, #1
   34ff8:	str	r3, [sp, #12]
   34ffc:	b	34de8 <error@@Base+0x7458>
   35000:	add	r3, sp, #28
   35004:	mvn	r9, #1
   35008:	str	r3, [sp, #12]
   3500c:	b	34de8 <error@@Base+0x7458>
   35010:	mov	r4, r0
   35014:	mov	fp, r0
   35018:	mvn	r9, #20
   3501c:	b	34de8 <error@@Base+0x7458>
   35020:	bl	14aac <__stack_chk_fail@plt>
   35024:	andeq	r4, r7, r0, asr #19
   35028:	andeq	r4, r4, r0, ror #20
   3502c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35030:	subs	sl, r2, #0
   35034:	ldr	r6, [pc, #512]	; 3523c <error@@Base+0x78ac>
   35038:	mov	r8, r3
   3503c:	movne	r3, #0
   35040:	ldr	r2, [r6]
   35044:	strne	r3, [sl]
   35048:	cmp	r1, #0
   3504c:	movne	r3, #0
   35050:	sub	sp, sp, #100	; 0x64
   35054:	strne	r3, [r1]
   35058:	cmp	r0, #0
   3505c:	mov	r4, r0
   35060:	mov	r7, r1
   35064:	str	r2, [sp, #92]	; 0x5c
   35068:	beq	35228 <error@@Base+0x7898>
   3506c:	ldr	r3, [r0, #20]
   35070:	cmp	r3, #0
   35074:	beq	35228 <error@@Base+0x7898>
   35078:	ldr	r0, [r0]
   3507c:	bl	1d564 <fputs@plt+0x85d8>
   35080:	cmp	r0, #2
   35084:	bne	35228 <error@@Base+0x7898>
   35088:	ldr	r0, [r4, #16]
   3508c:	bl	1d6f0 <fputs@plt+0x8764>
   35090:	cmn	r0, #1
   35094:	mov	r5, r0
   35098:	beq	35230 <error@@Base+0x78a0>
   3509c:	bl	380f8 <error@@Base+0xa768>
   350a0:	subs	r9, r0, #0
   350a4:	beq	35230 <error@@Base+0x78a0>
   350a8:	mov	r2, #64	; 0x40
   350ac:	mov	r1, r8
   350b0:	str	r2, [sp]
   350b4:	mov	r0, r5
   350b8:	add	r3, sp, #28
   350bc:	ldr	r2, [sp, #136]	; 0x88
   350c0:	bl	38358 <error@@Base+0xa9c8>
   350c4:	subs	r8, r0, #0
   350c8:	beq	3511c <error@@Base+0x778c>
   350cc:	mov	r5, #0
   350d0:	mov	fp, r5
   350d4:	mov	r9, r5
   350d8:	mov	r2, #64	; 0x40
   350dc:	mov	r1, r2
   350e0:	add	r0, sp, #28
   350e4:	bl	1483c <__explicit_bzero_chk@plt>
   350e8:	mov	r0, fp
   350ec:	bl	1bb5c <fputs@plt+0x6bd0>
   350f0:	mov	r0, r5
   350f4:	bl	1bb5c <fputs@plt+0x6bd0>
   350f8:	mov	r0, r9
   350fc:	bl	14cec <ECDSA_SIG_free@plt>
   35100:	ldr	r2, [sp, #92]	; 0x5c
   35104:	ldr	r3, [r6]
   35108:	mov	r0, r8
   3510c:	cmp	r2, r3
   35110:	bne	35238 <error@@Base+0x78a8>
   35114:	add	sp, sp, #100	; 0x64
   35118:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3511c:	mov	r1, r9
   35120:	ldr	r2, [r4, #20]
   35124:	add	r0, sp, #28
   35128:	bl	14dac <ECDSA_do_sign@plt>
   3512c:	subs	r9, r0, #0
   35130:	beq	3520c <error@@Base+0x787c>
   35134:	bl	1b974 <fputs@plt+0x69e8>
   35138:	subs	r5, r0, #0
   3513c:	beq	3521c <error@@Base+0x788c>
   35140:	bl	1b974 <fputs@plt+0x69e8>
   35144:	subs	fp, r0, #0
   35148:	beq	35204 <error@@Base+0x7874>
   3514c:	add	r2, sp, #24
   35150:	add	r1, sp, #20
   35154:	mov	r0, r9
   35158:	bl	141d0 <ECDSA_SIG_get0@plt>
   3515c:	ldr	r1, [sp, #20]
   35160:	mov	r0, r5
   35164:	bl	2514c <fputs@plt+0x101c0>
   35168:	subs	r8, r0, #0
   3516c:	bne	350d8 <error@@Base+0x7748>
   35170:	ldr	r1, [sp, #24]
   35174:	mov	r0, r5
   35178:	bl	2514c <fputs@plt+0x101c0>
   3517c:	subs	r8, r0, #0
   35180:	bne	350d8 <error@@Base+0x7748>
   35184:	mov	r0, r4
   35188:	bl	1d058 <fputs@plt+0x80cc>
   3518c:	mov	r1, r0
   35190:	mov	r0, fp
   35194:	bl	24620 <fputs@plt+0xf694>
   35198:	subs	r8, r0, #0
   3519c:	bne	350d8 <error@@Base+0x7748>
   351a0:	mov	r1, r5
   351a4:	mov	r0, fp
   351a8:	bl	24650 <fputs@plt+0xf6c4>
   351ac:	subs	r8, r0, #0
   351b0:	bne	350d8 <error@@Base+0x7748>
   351b4:	mov	r0, fp
   351b8:	bl	1c04c <fputs@plt+0x70c0>
   351bc:	cmp	r7, #0
   351c0:	mov	r4, r0
   351c4:	beq	351f8 <error@@Base+0x7868>
   351c8:	bl	14a7c <malloc@plt>
   351cc:	cmp	r0, #0
   351d0:	str	r0, [r7]
   351d4:	str	r0, [sp, #12]
   351d8:	beq	35204 <error@@Base+0x7874>
   351dc:	mov	r0, fp
   351e0:	bl	1c19c <fputs@plt+0x7210>
   351e4:	ldr	r3, [sp, #12]
   351e8:	mov	r2, r4
   351ec:	mov	r1, r0
   351f0:	mov	r0, r3
   351f4:	bl	14788 <memcpy@plt>
   351f8:	cmp	sl, #0
   351fc:	strne	r4, [sl]
   35200:	b	350d8 <error@@Base+0x7748>
   35204:	mvn	r8, #1
   35208:	b	350d8 <error@@Base+0x7748>
   3520c:	mov	r5, r9
   35210:	mov	fp, r9
   35214:	mvn	r8, #21
   35218:	b	350d8 <error@@Base+0x7748>
   3521c:	mov	fp, r5
   35220:	mvn	r8, #1
   35224:	b	350d8 <error@@Base+0x7748>
   35228:	mvn	r8, #9
   3522c:	b	35100 <error@@Base+0x7770>
   35230:	mvn	r8, #0
   35234:	b	35100 <error@@Base+0x7770>
   35238:	bl	14aac <__stack_chk_fail@plt>
   3523c:	andeq	r4, r7, r0, asr #19
   35240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35244:	subs	r4, r0, #0
   35248:	ldr	r5, [pc, #712]	; 35518 <error@@Base+0x7b88>
   3524c:	sub	sp, sp, #100	; 0x64
   35250:	mov	r6, r1
   35254:	ldr	r0, [r5]
   35258:	mov	r1, #0
   3525c:	str	r3, [sp, #8]
   35260:	str	r0, [sp, #92]	; 0x5c
   35264:	str	r1, [sp, #20]
   35268:	str	r1, [sp, #24]
   3526c:	beq	354ac <error@@Base+0x7b1c>
   35270:	ldr	r3, [r4, #20]
   35274:	cmp	r3, #0
   35278:	beq	354ac <error@@Base+0x7b1c>
   3527c:	ldr	r0, [r4]
   35280:	mov	r9, r2
   35284:	bl	1d564 <fputs@plt+0x85d8>
   35288:	cmp	r0, #2
   3528c:	bne	354ac <error@@Base+0x7b1c>
   35290:	cmp	r6, #0
   35294:	clz	r8, r9
   35298:	lsr	r8, r8, #5
   3529c:	moveq	r8, #1
   352a0:	cmp	r8, #0
   352a4:	bne	354ac <error@@Base+0x7b1c>
   352a8:	ldr	r0, [r4, #16]
   352ac:	bl	1d6f0 <fputs@plt+0x8764>
   352b0:	cmn	r0, #1
   352b4:	mov	r7, r0
   352b8:	beq	354c8 <error@@Base+0x7b38>
   352bc:	bl	380f8 <error@@Base+0xa768>
   352c0:	subs	r3, r0, #0
   352c4:	str	r3, [sp, #12]
   352c8:	beq	354c8 <error@@Base+0x7b38>
   352cc:	mov	r0, r6
   352d0:	mov	r1, r9
   352d4:	bl	1b9e0 <fputs@plt+0x6a54>
   352d8:	subs	r6, r0, #0
   352dc:	beq	354ec <error@@Base+0x7b5c>
   352e0:	mov	r2, r8
   352e4:	add	r1, sp, #24
   352e8:	bl	24008 <fputs@plt+0xf07c>
   352ec:	cmp	r0, #0
   352f0:	beq	35364 <error@@Base+0x79d4>
   352f4:	mov	fp, #0
   352f8:	mov	r8, fp
   352fc:	mov	r9, fp
   35300:	mvn	r7, #3
   35304:	add	sl, sp, #28
   35308:	mov	r2, #64	; 0x40
   3530c:	mov	r1, r2
   35310:	mov	r0, sl
   35314:	bl	1483c <__explicit_bzero_chk@plt>
   35318:	ldr	r0, [sp, #20]
   3531c:	bl	1bb5c <fputs@plt+0x6bd0>
   35320:	mov	r0, r6
   35324:	bl	1bb5c <fputs@plt+0x6bd0>
   35328:	mov	r0, r9
   3532c:	bl	14cec <ECDSA_SIG_free@plt>
   35330:	mov	r0, r8
   35334:	bl	14614 <BN_clear_free@plt>
   35338:	mov	r0, fp
   3533c:	bl	14614 <BN_clear_free@plt>
   35340:	ldr	r0, [sp, #24]
   35344:	bl	14548 <free@plt>
   35348:	ldr	r2, [sp, #92]	; 0x5c
   3534c:	ldr	r3, [r5]
   35350:	mov	r0, r7
   35354:	cmp	r2, r3
   35358:	bne	35514 <error@@Base+0x7b84>
   3535c:	add	sp, sp, #100	; 0x64
   35360:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35364:	add	r1, sp, #20
   35368:	mov	r0, r6
   3536c:	bl	24684 <fputs@plt+0xf6f8>
   35370:	cmp	r0, #0
   35374:	bne	352f4 <error@@Base+0x7964>
   35378:	mov	r0, r4
   3537c:	bl	1d058 <fputs@plt+0x80cc>
   35380:	ldr	r1, [sp, #24]
   35384:	bl	14ee4 <strcmp@plt>
   35388:	cmp	r0, #0
   3538c:	beq	353a8 <error@@Base+0x7a18>
   35390:	mov	fp, #0
   35394:	mov	r8, fp
   35398:	mov	r9, fp
   3539c:	mvn	r7, #12
   353a0:	add	sl, sp, #28
   353a4:	b	35308 <error@@Base+0x7978>
   353a8:	mov	r0, r6
   353ac:	bl	1c04c <fputs@plt+0x70c0>
   353b0:	cmp	r0, #0
   353b4:	bne	35494 <error@@Base+0x7b04>
   353b8:	bl	146e0 <ECDSA_SIG_new@plt>
   353bc:	subs	r9, r0, #0
   353c0:	beq	354b4 <error@@Base+0x7b24>
   353c4:	bl	14890 <BN_new@plt>
   353c8:	subs	r8, r0, #0
   353cc:	beq	354dc <error@@Base+0x7b4c>
   353d0:	bl	14890 <BN_new@plt>
   353d4:	subs	fp, r0, #0
   353d8:	beq	354f4 <error@@Base+0x7b64>
   353dc:	mov	r1, r8
   353e0:	ldr	r0, [sp, #20]
   353e4:	bl	24eb4 <fputs@plt+0xff28>
   353e8:	cmp	r0, #0
   353ec:	bne	354d0 <error@@Base+0x7b40>
   353f0:	mov	r1, fp
   353f4:	ldr	r0, [sp, #20]
   353f8:	bl	24eb4 <fputs@plt+0xff28>
   353fc:	subs	sl, r0, #0
   35400:	bne	354d0 <error@@Base+0x7b40>
   35404:	mov	r2, fp
   35408:	mov	r1, r8
   3540c:	mov	r0, r9
   35410:	bl	14d1c <ECDSA_SIG_set0@plt>
   35414:	cmp	r0, #0
   35418:	mvneq	r7, #21
   3541c:	addeq	sl, sp, #28
   35420:	beq	35308 <error@@Base+0x7978>
   35424:	ldr	r0, [sp, #20]
   35428:	bl	1c04c <fputs@plt+0x70c0>
   3542c:	subs	fp, r0, #0
   35430:	bne	35500 <error@@Base+0x7b70>
   35434:	mov	r2, #64	; 0x40
   35438:	add	sl, sp, #28
   3543c:	mov	r0, r7
   35440:	str	r2, [sp]
   35444:	ldr	r1, [sp, #8]
   35448:	mov	r3, sl
   3544c:	ldr	r2, [sp, #136]	; 0x88
   35450:	bl	38358 <error@@Base+0xa9c8>
   35454:	subs	r7, r0, #0
   35458:	movne	r8, fp
   3545c:	bne	35308 <error@@Base+0x7978>
   35460:	ldr	r3, [r4, #20]
   35464:	ldr	r1, [sp, #12]
   35468:	mov	r2, r9
   3546c:	mov	r0, sl
   35470:	bl	146a4 <ECDSA_do_verify@plt>
   35474:	mov	fp, #0
   35478:	mov	r8, fp
   3547c:	cmp	r0, #0
   35480:	mvneq	r7, #20
   35484:	beq	35308 <error@@Base+0x7978>
   35488:	cmp	r0, #1
   3548c:	mvnne	r7, #21
   35490:	b	35308 <error@@Base+0x7978>
   35494:	mov	fp, #0
   35498:	mov	r8, fp
   3549c:	mov	r9, fp
   354a0:	mvn	r7, #22
   354a4:	add	sl, sp, #28
   354a8:	b	35308 <error@@Base+0x7978>
   354ac:	mvn	r7, #9
   354b0:	b	35348 <error@@Base+0x79b8>
   354b4:	mov	fp, r9
   354b8:	mov	r8, r9
   354bc:	mvn	r7, #1
   354c0:	add	sl, sp, #28
   354c4:	b	35308 <error@@Base+0x7978>
   354c8:	mvn	r7, #0
   354cc:	b	35348 <error@@Base+0x79b8>
   354d0:	mvn	r7, #3
   354d4:	add	sl, sp, #28
   354d8:	b	35308 <error@@Base+0x7978>
   354dc:	mov	fp, r8
   354e0:	mvn	r7, #1
   354e4:	add	sl, sp, #28
   354e8:	b	35308 <error@@Base+0x7978>
   354ec:	mvn	r7, #1
   354f0:	b	35348 <error@@Base+0x79b8>
   354f4:	mvn	r7, #1
   354f8:	add	sl, sp, #28
   354fc:	b	35308 <error@@Base+0x7978>
   35500:	mov	fp, sl
   35504:	mov	r8, sl
   35508:	mvn	r7, #22
   3550c:	add	sl, sp, #28
   35510:	b	35308 <error@@Base+0x7978>
   35514:	bl	14aac <__stack_chk_fail@plt>
   35518:	andeq	r4, r7, r0, asr #19
   3551c:	push	{r4, lr}
   35520:	mov	r4, r0
   35524:	ldr	r1, [pc, #72]	; 35574 <error@@Base+0x7be4>
   35528:	bl	14ee4 <strcmp@plt>
   3552c:	cmp	r0, #0
   35530:	beq	35564 <error@@Base+0x7bd4>
   35534:	ldr	r1, [pc, #60]	; 35578 <error@@Base+0x7be8>
   35538:	mov	r0, r4
   3553c:	bl	14ee4 <strcmp@plt>
   35540:	cmp	r0, #0
   35544:	beq	3556c <error@@Base+0x7bdc>
   35548:	mov	r0, r4
   3554c:	ldr	r1, [pc, #40]	; 3557c <error@@Base+0x7bec>
   35550:	bl	14ee4 <strcmp@plt>
   35554:	cmp	r0, #0
   35558:	mvnne	r0, #0
   3555c:	moveq	r0, #4
   35560:	pop	{r4, pc}
   35564:	mov	r0, #1
   35568:	pop	{r4, pc}
   3556c:	mov	r0, #2
   35570:	pop	{r4, pc}
   35574:	andeq	r4, r4, r8, lsr sl
   35578:	andeq	r4, r4, r0, asr #20
   3557c:	andeq	r4, r4, r0, asr sl
   35580:	push	{r4, r5, r6, lr}
   35584:	mov	r5, r0
   35588:	bl	3551c <error@@Base+0x7b8c>
   3558c:	cmn	r0, #1
   35590:	mov	r4, r0
   35594:	bne	355dc <error@@Base+0x7c4c>
   35598:	ldr	r1, [pc, #68]	; 355e4 <error@@Base+0x7c54>
   3559c:	mov	r0, r5
   355a0:	bl	14ee4 <strcmp@plt>
   355a4:	cmp	r0, #0
   355a8:	moveq	r4, #1
   355ac:	beq	355dc <error@@Base+0x7c4c>
   355b0:	ldr	r1, [pc, #48]	; 355e8 <error@@Base+0x7c58>
   355b4:	mov	r0, r5
   355b8:	bl	14ee4 <strcmp@plt>
   355bc:	cmp	r0, #0
   355c0:	moveq	r4, #2
   355c4:	beq	355dc <error@@Base+0x7c4c>
   355c8:	mov	r0, r5
   355cc:	ldr	r1, [pc, #24]	; 355ec <error@@Base+0x7c5c>
   355d0:	bl	14ee4 <strcmp@plt>
   355d4:	cmp	r0, #0
   355d8:	moveq	r4, #4
   355dc:	mov	r0, r4
   355e0:	pop	{r4, r5, r6, pc}
   355e4:	andeq	r4, r4, r4, lsr #21
   355e8:	ldrdeq	r4, [r4], -r0
   355ec:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   355f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   355f4:	sub	sp, sp, #36	; 0x24
   355f8:	ldr	r7, [pc, #484]	; 357e4 <error@@Base+0x7e54>
   355fc:	subs	r4, r0, #0
   35600:	ldr	r3, [r7]
   35604:	str	r3, [sp, #28]
   35608:	beq	357d8 <error@@Base+0x7e48>
   3560c:	ldr	r3, [r4, #8]
   35610:	cmp	r3, #0
   35614:	beq	357d8 <error@@Base+0x7e48>
   35618:	ldr	r0, [r4]
   3561c:	mov	fp, r1
   35620:	bl	1d564 <fputs@plt+0x85d8>
   35624:	subs	r5, r0, #0
   35628:	bne	357d8 <error@@Base+0x7e48>
   3562c:	add	r3, sp, #24
   35630:	mov	r2, r5
   35634:	mov	r1, r5
   35638:	ldr	r0, [r4, #8]
   3563c:	bl	14f50 <RSA_get0_key@plt>
   35640:	add	r2, sp, #20
   35644:	add	r1, sp, #16
   35648:	ldr	r0, [r4, #8]
   3564c:	bl	14524 <RSA_get0_factors@plt>
   35650:	bl	14944 <BN_CTX_new@plt>
   35654:	subs	r9, r0, #0
   35658:	beq	357d0 <error@@Base+0x7e40>
   3565c:	bl	14890 <BN_new@plt>
   35660:	subs	r6, r0, #0
   35664:	beq	357d0 <error@@Base+0x7e40>
   35668:	bl	14890 <BN_new@plt>
   3566c:	subs	sl, r0, #0
   35670:	beq	357d0 <error@@Base+0x7e40>
   35674:	bl	14890 <BN_new@plt>
   35678:	subs	r3, r0, #0
   3567c:	str	r3, [sp, #8]
   35680:	beq	357d0 <error@@Base+0x7e40>
   35684:	ldr	r0, [sp, #24]
   35688:	bl	145d8 <BN_dup@plt>
   3568c:	subs	r8, r0, #0
   35690:	beq	35754 <error@@Base+0x7dc4>
   35694:	mov	r0, fp
   35698:	bl	145d8 <BN_dup@plt>
   3569c:	subs	fp, r0, #0
   356a0:	mvneq	r5, #1
   356a4:	beq	35708 <error@@Base+0x7d78>
   356a8:	mov	r1, #4
   356ac:	mov	r0, r6
   356b0:	bl	1411c <BN_set_flags@plt>
   356b4:	mov	r1, #4
   356b8:	mov	r0, r8
   356bc:	bl	1411c <BN_set_flags@plt>
   356c0:	ldr	r1, [sp, #20]
   356c4:	str	r1, [sp, #12]
   356c8:	bl	14848 <BN_value_one@plt>
   356cc:	ldr	r1, [sp, #12]
   356d0:	mov	r2, r0
   356d4:	mov	r0, r6
   356d8:	bl	144c4 <BN_sub@plt>
   356dc:	cmp	r0, #0
   356e0:	beq	35704 <error@@Base+0x7d74>
   356e4:	str	r9, [sp]
   356e8:	mov	r3, r6
   356ec:	mov	r2, r8
   356f0:	mov	r1, sl
   356f4:	mov	r0, #0
   356f8:	bl	14068 <BN_div@plt>
   356fc:	cmp	r0, #0
   35700:	bne	35760 <error@@Base+0x7dd0>
   35704:	mvn	r5, #21
   35708:	mov	r0, r6
   3570c:	bl	14614 <BN_clear_free@plt>
   35710:	mov	r0, r8
   35714:	bl	14614 <BN_clear_free@plt>
   35718:	ldr	r0, [sp, #8]
   3571c:	bl	14614 <BN_clear_free@plt>
   35720:	mov	r0, sl
   35724:	bl	14614 <BN_clear_free@plt>
   35728:	mov	r0, fp
   3572c:	bl	14614 <BN_clear_free@plt>
   35730:	mov	r0, r9
   35734:	bl	14194 <BN_CTX_free@plt>
   35738:	ldr	r2, [sp, #28]
   3573c:	ldr	r3, [r7]
   35740:	mov	r0, r5
   35744:	cmp	r2, r3
   35748:	bne	357e0 <error@@Base+0x7e50>
   3574c:	add	sp, sp, #36	; 0x24
   35750:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35754:	mov	fp, r8
   35758:	mvn	r5, #1
   3575c:	b	35708 <error@@Base+0x7d78>
   35760:	ldr	r1, [sp, #16]
   35764:	str	r1, [sp, #12]
   35768:	bl	14848 <BN_value_one@plt>
   3576c:	ldr	r1, [sp, #12]
   35770:	mov	r2, r0
   35774:	mov	r0, r6
   35778:	bl	144c4 <BN_sub@plt>
   3577c:	cmp	r0, #0
   35780:	beq	35704 <error@@Base+0x7d74>
   35784:	str	r9, [sp]
   35788:	mov	r3, r6
   3578c:	mov	r2, r8
   35790:	ldr	r1, [sp, #8]
   35794:	mov	r0, #0
   35798:	bl	14068 <BN_div@plt>
   3579c:	cmp	r0, #0
   357a0:	beq	35704 <error@@Base+0x7d74>
   357a4:	mov	r3, fp
   357a8:	mov	r2, sl
   357ac:	ldr	r0, [r4, #8]
   357b0:	ldr	r1, [sp, #8]
   357b4:	bl	14b9c <RSA_set0_crt_params@plt>
   357b8:	cmp	r0, #0
   357bc:	movne	fp, #0
   357c0:	strne	fp, [sp, #8]
   357c4:	movne	sl, fp
   357c8:	bne	35708 <error@@Base+0x7d78>
   357cc:	b	35704 <error@@Base+0x7d74>
   357d0:	mvn	r5, #1
   357d4:	b	35738 <error@@Base+0x7da8>
   357d8:	mvn	r5, #9
   357dc:	b	35738 <error@@Base+0x7da8>
   357e0:	bl	14aac <__stack_chk_fail@plt>
   357e4:	andeq	r4, r7, r0, asr #19
   357e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   357ec:	subs	sl, r2, #0
   357f0:	ldr	r7, [pc, #676]	; 35a9c <error@@Base+0x810c>
   357f4:	sub	sp, sp, #100	; 0x64
   357f8:	mov	fp, r3
   357fc:	movne	r3, #0
   35800:	ldr	r2, [r7]
   35804:	mov	r4, r0
   35808:	strne	r3, [sl]
   3580c:	ldr	r0, [sp, #140]	; 0x8c
   35810:	cmp	r1, #0
   35814:	movne	r3, #0
   35818:	strne	r3, [r1]
   3581c:	cmp	r0, #0
   35820:	mov	r8, r1
   35824:	str	r2, [sp, #92]	; 0x5c
   35828:	beq	35838 <error@@Base+0x7ea8>
   3582c:	ldrb	r3, [r0]
   35830:	cmp	r3, #0
   35834:	bne	35a1c <error@@Base+0x808c>
   35838:	cmp	r4, #0
   3583c:	beq	35a3c <error@@Base+0x80ac>
   35840:	ldr	r3, [r4, #8]
   35844:	cmp	r3, #0
   35848:	beq	35a3c <error@@Base+0x80ac>
   3584c:	mov	r5, #1
   35850:	ldr	r0, [r4]
   35854:	bl	1d564 <fputs@plt+0x85d8>
   35858:	subs	r3, r0, #0
   3585c:	bne	35a3c <error@@Base+0x80ac>
   35860:	mov	r2, r3
   35864:	add	r1, sp, #20
   35868:	ldr	r0, [r4, #8]
   3586c:	bl	14f50 <RSA_get0_key@plt>
   35870:	ldr	r0, [sp, #20]
   35874:	bl	14458 <BN_num_bits@plt>
   35878:	cmp	r0, #1024	; 0x400
   3587c:	blt	35a88 <error@@Base+0x80f8>
   35880:	ldr	r0, [r4, #8]
   35884:	bl	14584 <RSA_size@plt>
   35888:	sub	r3, r0, #1
   3588c:	cmp	r3, #2048	; 0x800
   35890:	mov	r6, r0
   35894:	bcs	35a3c <error@@Base+0x80ac>
   35898:	sub	r9, r5, #1
   3589c:	cmp	r9, #3
   358a0:	mvnhi	r3, #0
   358a4:	ldrls	r3, [pc, #500]	; 35aa0 <error@@Base+0x8110>
   358a8:	mov	r0, r5
   358ac:	ldrls	r3, [r3, r9, lsl #2]
   358b0:	str	r3, [sp, #8]
   358b4:	bl	380f8 <error@@Base+0xa768>
   358b8:	subs	r3, r0, #0
   358bc:	str	r3, [sp, #12]
   358c0:	beq	35a90 <error@@Base+0x8100>
   358c4:	mov	r2, #64	; 0x40
   358c8:	mov	r1, fp
   358cc:	mov	r0, r5
   358d0:	str	r2, [sp]
   358d4:	add	r3, sp, #28
   358d8:	ldr	r2, [sp, #136]	; 0x88
   358dc:	bl	38358 <error@@Base+0xa9c8>
   358e0:	subs	r5, r0, #0
   358e4:	movne	r4, #0
   358e8:	movne	fp, r4
   358ec:	beq	35930 <error@@Base+0x7fa0>
   358f0:	mov	r2, #64	; 0x40
   358f4:	mov	r1, r2
   358f8:	add	r0, sp, #28
   358fc:	bl	1483c <__explicit_bzero_chk@plt>
   35900:	mov	r0, fp
   35904:	mov	r1, r6
   35908:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   3590c:	mov	r0, r4
   35910:	bl	1bb5c <fputs@plt+0x6bd0>
   35914:	ldr	r2, [sp, #92]	; 0x5c
   35918:	ldr	r3, [r7]
   3591c:	mov	r0, r5
   35920:	cmp	r2, r3
   35924:	bne	35a98 <error@@Base+0x8108>
   35928:	add	sp, sp, #100	; 0x64
   3592c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35930:	mov	r0, r6
   35934:	bl	14a7c <malloc@plt>
   35938:	subs	fp, r0, #0
   3593c:	beq	35a44 <error@@Base+0x80b4>
   35940:	ldr	r2, [r4, #8]
   35944:	add	r3, sp, #24
   35948:	str	r2, [sp, #4]
   3594c:	str	r3, [sp]
   35950:	ldr	r2, [sp, #12]
   35954:	ldr	r0, [sp, #8]
   35958:	mov	r3, fp
   3595c:	add	r1, sp, #28
   35960:	bl	14b6c <RSA_sign@plt>
   35964:	cmp	r0, #1
   35968:	movne	r4, r5
   3596c:	mvnne	r5, #21
   35970:	bne	358f0 <error@@Base+0x7f60>
   35974:	ldr	r2, [sp, #24]
   35978:	cmp	r2, r6
   3597c:	bcc	35a50 <error@@Base+0x80c0>
   35980:	bhi	35a74 <error@@Base+0x80e4>
   35984:	bl	1b974 <fputs@plt+0x69e8>
   35988:	subs	r4, r0, #0
   3598c:	beq	35a80 <error@@Base+0x80f0>
   35990:	cmp	r9, #3
   35994:	movhi	r1, #0
   35998:	ldrls	r3, [pc, #256]	; 35aa0 <error@@Base+0x8110>
   3599c:	mov	r0, r4
   359a0:	addls	r9, r3, r9, lsl #2
   359a4:	ldrls	r1, [r9, #16]
   359a8:	bl	24620 <fputs@plt+0xf694>
   359ac:	subs	r5, r0, #0
   359b0:	bne	358f0 <error@@Base+0x7f60>
   359b4:	mov	r2, r6
   359b8:	mov	r1, fp
   359bc:	mov	r0, r4
   359c0:	bl	2456c <fputs@plt+0xf5e0>
   359c4:	subs	r5, r0, #0
   359c8:	bne	358f0 <error@@Base+0x7f60>
   359cc:	mov	r0, r4
   359d0:	bl	1c04c <fputs@plt+0x70c0>
   359d4:	cmp	r8, #0
   359d8:	str	r0, [sp, #24]
   359dc:	beq	35a0c <error@@Base+0x807c>
   359e0:	bl	14a7c <malloc@plt>
   359e4:	cmp	r0, #0
   359e8:	mov	r9, r0
   359ec:	str	r0, [r8]
   359f0:	beq	35a80 <error@@Base+0x80f0>
   359f4:	mov	r0, r4
   359f8:	bl	1c19c <fputs@plt+0x7210>
   359fc:	ldr	r2, [sp, #24]
   35a00:	mov	r1, r0
   35a04:	mov	r0, r9
   35a08:	bl	14788 <memcpy@plt>
   35a0c:	cmp	sl, #0
   35a10:	ldrne	r3, [sp, #24]
   35a14:	strne	r3, [sl]
   35a18:	b	358f0 <error@@Base+0x7f60>
   35a1c:	bl	35580 <error@@Base+0x7bf0>
   35a20:	cmp	r4, #0
   35a24:	mov	r5, r0
   35a28:	beq	35a3c <error@@Base+0x80ac>
   35a2c:	ldr	r3, [r4, #8]
   35a30:	cmn	r0, #1
   35a34:	cmpne	r3, #0
   35a38:	bne	35850 <error@@Base+0x7ec0>
   35a3c:	mvn	r5, #9
   35a40:	b	35914 <error@@Base+0x7f84>
   35a44:	mov	r4, fp
   35a48:	mvn	r5, #1
   35a4c:	b	358f0 <error@@Base+0x7f60>
   35a50:	sub	r4, r6, r2
   35a54:	mov	r1, fp
   35a58:	add	r0, fp, r4
   35a5c:	bl	14b84 <memmove@plt>
   35a60:	mov	r1, r4
   35a64:	mvn	r2, #0
   35a68:	mov	r0, fp
   35a6c:	bl	1483c <__explicit_bzero_chk@plt>
   35a70:	b	35984 <error@@Base+0x7ff4>
   35a74:	mov	r4, r5
   35a78:	mvn	r5, #0
   35a7c:	b	358f0 <error@@Base+0x7f60>
   35a80:	mvn	r5, #1
   35a84:	b	358f0 <error@@Base+0x7f60>
   35a88:	mvn	r5, #55	; 0x37
   35a8c:	b	35914 <error@@Base+0x7f84>
   35a90:	mvn	r5, #0
   35a94:	b	35914 <error@@Base+0x7f84>
   35a98:	bl	14aac <__stack_chk_fail@plt>
   35a9c:	andeq	r4, r7, r0, asr #19
   35aa0:	andeq	r6, r4, ip, asr lr
   35aa4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35aa8:	subs	r4, r0, #0
   35aac:	ldr	r5, [pc, #1020]	; 35eb0 <error@@Base+0x8520>
   35ab0:	sub	sp, sp, #124	; 0x7c
   35ab4:	mov	r6, r1
   35ab8:	ldr	r0, [r5]
   35abc:	mov	r1, #0
   35ac0:	str	r0, [sp, #116]	; 0x74
   35ac4:	str	r1, [sp, #40]	; 0x28
   35ac8:	str	r1, [sp, #44]	; 0x2c
   35acc:	str	r1, [sp, #48]	; 0x30
   35ad0:	ldr	r8, [sp, #164]	; 0xa4
   35ad4:	beq	35cf4 <error@@Base+0x8364>
   35ad8:	mov	sl, r3
   35adc:	ldr	r3, [r4, #8]
   35ae0:	cmp	r3, #0
   35ae4:	beq	35cf4 <error@@Base+0x8364>
   35ae8:	ldr	r0, [r4]
   35aec:	mov	r9, r2
   35af0:	bl	1d564 <fputs@plt+0x85d8>
   35af4:	cmp	r0, #0
   35af8:	bne	35cf4 <error@@Base+0x8364>
   35afc:	cmp	r6, #0
   35b00:	clz	r7, r9
   35b04:	lsr	r7, r7, #5
   35b08:	moveq	r7, #1
   35b0c:	cmp	r7, #0
   35b10:	bne	35cf4 <error@@Base+0x8364>
   35b14:	mov	r3, r7
   35b18:	mov	r2, r7
   35b1c:	add	r1, sp, #36	; 0x24
   35b20:	ldr	r0, [r4, #8]
   35b24:	bl	14f50 <RSA_get0_key@plt>
   35b28:	ldr	r0, [sp, #36]	; 0x24
   35b2c:	bl	14458 <BN_num_bits@plt>
   35b30:	cmp	r0, #1024	; 0x400
   35b34:	blt	35dcc <error@@Base+0x843c>
   35b38:	mov	r0, r6
   35b3c:	mov	r1, r9
   35b40:	bl	1b9e0 <fputs@plt+0x6a54>
   35b44:	subs	r6, r0, #0
   35b48:	beq	35de8 <error@@Base+0x8458>
   35b4c:	mov	r2, r7
   35b50:	add	r1, sp, #40	; 0x28
   35b54:	bl	24008 <fputs@plt+0xf07c>
   35b58:	cmp	r0, #0
   35b5c:	bne	35bd4 <error@@Base+0x8244>
   35b60:	ldr	r0, [sp, #40]	; 0x28
   35b64:	bl	3551c <error@@Base+0x7b8c>
   35b68:	cmn	r0, #1
   35b6c:	mov	r9, r0
   35b70:	beq	35c50 <error@@Base+0x82c0>
   35b74:	cmp	r8, #0
   35b78:	beq	35bbc <error@@Base+0x822c>
   35b7c:	ldr	r1, [pc, #816]	; 35eb4 <error@@Base+0x8524>
   35b80:	mov	r0, r8
   35b84:	bl	14ee4 <strcmp@plt>
   35b88:	cmp	r0, #0
   35b8c:	beq	35bbc <error@@Base+0x822c>
   35b90:	mov	r0, r8
   35b94:	bl	35580 <error@@Base+0x7bf0>
   35b98:	cmn	r0, #1
   35b9c:	beq	35cfc <error@@Base+0x836c>
   35ba0:	cmp	r9, r0
   35ba4:	beq	35bbc <error@@Base+0x822c>
   35ba8:	ldr	r2, [sp, #48]	; 0x30
   35bac:	ldr	r7, [sp, #44]	; 0x2c
   35bb0:	mvn	sl, #20
   35bb4:	add	r8, sp, #52	; 0x34
   35bb8:	b	35be4 <error@@Base+0x8254>
   35bbc:	add	r2, sp, #44	; 0x2c
   35bc0:	add	r1, sp, #48	; 0x30
   35bc4:	mov	r0, r6
   35bc8:	bl	23f44 <fputs@plt+0xefb8>
   35bcc:	cmp	r0, #0
   35bd0:	beq	35c2c <error@@Base+0x829c>
   35bd4:	ldr	r2, [sp, #48]	; 0x30
   35bd8:	ldr	r7, [sp, #44]	; 0x2c
   35bdc:	mvn	sl, #3
   35be0:	add	r8, sp, #52	; 0x34
   35be4:	mov	r0, r2
   35be8:	mov	r1, r7
   35bec:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   35bf0:	ldr	r0, [sp, #40]	; 0x28
   35bf4:	bl	14548 <free@plt>
   35bf8:	mov	r0, r6
   35bfc:	bl	1bb5c <fputs@plt+0x6bd0>
   35c00:	mov	r2, #64	; 0x40
   35c04:	mov	r0, r8
   35c08:	mov	r1, r2
   35c0c:	bl	1483c <__explicit_bzero_chk@plt>
   35c10:	ldr	r2, [sp, #116]	; 0x74
   35c14:	ldr	r3, [r5]
   35c18:	mov	r0, sl
   35c1c:	cmp	r2, r3
   35c20:	bne	35eac <error@@Base+0x851c>
   35c24:	add	sp, sp, #124	; 0x7c
   35c28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35c2c:	mov	r0, r6
   35c30:	bl	1c04c <fputs@plt+0x70c0>
   35c34:	subs	fp, r0, #0
   35c38:	beq	35c64 <error@@Base+0x82d4>
   35c3c:	ldr	r2, [sp, #48]	; 0x30
   35c40:	ldr	r7, [sp, #44]	; 0x2c
   35c44:	mvn	sl, #22
   35c48:	add	r8, sp, #52	; 0x34
   35c4c:	b	35be4 <error@@Base+0x8254>
   35c50:	ldr	r2, [sp, #48]	; 0x30
   35c54:	ldr	r7, [sp, #44]	; 0x2c
   35c58:	mvn	sl, #12
   35c5c:	add	r8, sp, #52	; 0x34
   35c60:	b	35be4 <error@@Base+0x8254>
   35c64:	ldr	r0, [r4, #8]
   35c68:	bl	14584 <RSA_size@plt>
   35c6c:	ldr	r7, [sp, #44]	; 0x2c
   35c70:	cmp	r7, r0
   35c74:	mov	r8, r0
   35c78:	bhi	35d10 <error@@Base+0x8380>
   35c7c:	bcs	35ccc <error@@Base+0x833c>
   35c80:	ldr	r2, [sp, #48]	; 0x30
   35c84:	mov	r1, r0
   35c88:	mov	r0, r2
   35c8c:	str	r2, [sp, #12]
   35c90:	bl	14e24 <realloc@plt>
   35c94:	ldr	r2, [sp, #12]
   35c98:	cmp	r0, #0
   35c9c:	mov	r1, r0
   35ca0:	str	r0, [sp, #48]	; 0x30
   35ca4:	beq	35dd4 <error@@Base+0x8444>
   35ca8:	sub	r7, r8, r7
   35cac:	ldr	r2, [sp, #44]	; 0x2c
   35cb0:	add	r0, r0, r7
   35cb4:	bl	14b84 <memmove@plt>
   35cb8:	mov	r1, r7
   35cbc:	mvn	r2, #0
   35cc0:	ldr	r0, [sp, #48]	; 0x30
   35cc4:	bl	1483c <__explicit_bzero_chk@plt>
   35cc8:	str	r8, [sp, #44]	; 0x2c
   35ccc:	mov	r0, r9
   35cd0:	bl	380f8 <error@@Base+0xa768>
   35cd4:	subs	r3, r0, #0
   35cd8:	str	r3, [sp, #12]
   35cdc:	bne	35d20 <error@@Base+0x8390>
   35ce0:	ldr	r2, [sp, #48]	; 0x30
   35ce4:	ldr	r7, [sp, #44]	; 0x2c
   35ce8:	mvn	sl, #0
   35cec:	add	r8, sp, #52	; 0x34
   35cf0:	b	35be4 <error@@Base+0x8254>
   35cf4:	mvn	sl, #9
   35cf8:	b	35c10 <error@@Base+0x8280>
   35cfc:	ldr	r2, [sp, #48]	; 0x30
   35d00:	ldr	r7, [sp, #44]	; 0x2c
   35d04:	mvn	sl, #9
   35d08:	add	r8, sp, #52	; 0x34
   35d0c:	b	35be4 <error@@Base+0x8254>
   35d10:	ldr	r2, [sp, #48]	; 0x30
   35d14:	mvn	sl, #10
   35d18:	add	r8, sp, #52	; 0x34
   35d1c:	b	35be4 <error@@Base+0x8254>
   35d20:	mov	r2, #64	; 0x40
   35d24:	add	r8, sp, #52	; 0x34
   35d28:	mov	r1, sl
   35d2c:	str	r2, [sp]
   35d30:	mov	r3, r8
   35d34:	ldr	r2, [sp, #160]	; 0xa0
   35d38:	mov	r0, r9
   35d3c:	bl	38358 <error@@Base+0xa9c8>
   35d40:	subs	sl, r0, #0
   35d44:	bne	35dc0 <error@@Base+0x8430>
   35d48:	sub	r1, r9, #1
   35d4c:	cmp	r1, #3
   35d50:	ldr	r2, [sp, #48]	; 0x30
   35d54:	ldr	r7, [sp, #44]	; 0x2c
   35d58:	mvnhi	sl, #9
   35d5c:	bhi	35be4 <error@@Base+0x8254>
   35d60:	ldr	r3, [pc, #336]	; 35eb8 <error@@Base+0x8528>
   35d64:	add	r3, r3, r1, lsl #2
   35d68:	ldr	sl, [r3, #32]
   35d6c:	cmp	sl, #0
   35d70:	bne	35be4 <error@@Base+0x8254>
   35d74:	str	r2, [sp, #16]
   35d78:	ldr	r2, [r4, #8]
   35d7c:	mov	r0, r9
   35d80:	str	r2, [sp, #20]
   35d84:	ldr	r2, [r3, #48]	; 0x30
   35d88:	ldr	r3, [r3, #64]	; 0x40
   35d8c:	str	r2, [sp, #24]
   35d90:	str	r3, [sp, #28]
   35d94:	bl	380f8 <error@@Base+0xa768>
   35d98:	ldr	r3, [sp, #12]
   35d9c:	ldr	r2, [sp, #16]
   35da0:	cmp	r3, r0
   35da4:	mov	r9, r0
   35da8:	beq	35df0 <error@@Base+0x8460>
   35dac:	mov	r4, sl
   35db0:	mvn	sl, #9
   35db4:	mov	r1, fp
   35db8:	mov	r0, r4
   35dbc:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   35dc0:	ldr	r2, [sp, #48]	; 0x30
   35dc4:	ldr	r7, [sp, #44]	; 0x2c
   35dc8:	b	35be4 <error@@Base+0x8254>
   35dcc:	mvn	sl, #55	; 0x37
   35dd0:	b	35c10 <error@@Base+0x8280>
   35dd4:	str	r2, [sp, #48]	; 0x30
   35dd8:	ldr	r7, [sp, #44]	; 0x2c
   35ddc:	mvn	sl, #1
   35de0:	add	r8, sp, #52	; 0x34
   35de4:	b	35be4 <error@@Base+0x8254>
   35de8:	mvn	sl, #1
   35dec:	b	35c10 <error@@Base+0x8280>
   35df0:	ldr	r0, [sp, #20]
   35df4:	str	r2, [sp, #12]
   35df8:	bl	14584 <RSA_size@plt>
   35dfc:	sub	r3, r0, #1
   35e00:	cmp	r3, #2048	; 0x800
   35e04:	mov	fp, r0
   35e08:	bcs	35dac <error@@Base+0x841c>
   35e0c:	cmp	r7, r0
   35e10:	movls	r3, #0
   35e14:	movhi	r3, #1
   35e18:	cmp	r7, #0
   35e1c:	moveq	r3, #1
   35e20:	cmp	r3, #0
   35e24:	bne	35dac <error@@Base+0x841c>
   35e28:	bl	14a7c <malloc@plt>
   35e2c:	subs	r4, r0, #0
   35e30:	mvneq	sl, #1
   35e34:	beq	35db4 <error@@Base+0x8424>
   35e38:	ldr	r2, [sp, #12]
   35e3c:	mov	ip, #1
   35e40:	mov	r1, r2
   35e44:	ldr	r3, [sp, #20]
   35e48:	mov	r0, r7
   35e4c:	str	ip, [sp]
   35e50:	mov	r2, r4
   35e54:	bl	14824 <RSA_public_decrypt@plt>
   35e58:	cmp	r0, #0
   35e5c:	mvnlt	sl, #21
   35e60:	blt	35db4 <error@@Base+0x8424>
   35e64:	ldr	r3, [sp, #24]
   35e68:	add	r3, r3, r9
   35e6c:	cmp	r3, r0
   35e70:	mvnne	sl, #3
   35e74:	bne	35db4 <error@@Base+0x8424>
   35e78:	ldr	r7, [sp, #24]
   35e7c:	ldr	r1, [sp, #28]
   35e80:	mov	r2, r7
   35e84:	mov	r0, r4
   35e88:	bl	40344 <mkdtemp@@Base+0xf94>
   35e8c:	mov	r2, r9
   35e90:	mov	r1, r8
   35e94:	mov	sl, r0
   35e98:	add	r0, r4, r7
   35e9c:	bl	40344 <mkdtemp@@Base+0xf94>
   35ea0:	orrs	sl, sl, r0
   35ea4:	mvnne	sl, #20
   35ea8:	b	35db4 <error@@Base+0x8424>
   35eac:	bl	14aac <__stack_chk_fail@plt>
   35eb0:	andeq	r4, r7, r0, asr #19
   35eb4:	andeq	r4, r4, r4, lsr #21
   35eb8:	andeq	r6, r4, ip, asr lr
   35ebc:	push	{r4, lr}
   35ec0:	ldr	lr, [sp, #8]
   35ec4:	ldr	ip, [lr]
   35ec8:	cmp	ip, #8
   35ecc:	ldrls	pc, [pc, ip, lsl #2]
   35ed0:	b	35fd8 <error@@Base+0x8648>
   35ed4:	andeq	r5, r3, r4, lsr pc
   35ed8:	andeq	r5, r3, r8, ror pc
   35edc:	andeq	r5, r3, r8, lsr #31
   35ee0:	andeq	r5, r3, r0, asr #31
   35ee4:	ldrdeq	r5, [r3], -r8
   35ee8:	ldrdeq	r5, [r3], -r8
   35eec:	ldrdeq	r5, [r3], -r8
   35ef0:	ldrdeq	r5, [r3], -r8
   35ef4:	strdeq	r5, [r3], -r8
   35ef8:	mov	ip, #5
   35efc:	strb	ip, [r0]
   35f00:	ldrb	ip, [r1]
   35f04:	cmp	ip, #0
   35f08:	bne	35f8c <error@@Base+0x85fc>
   35f0c:	mov	ip, #2
   35f10:	strb	ip, [r1]
   35f14:	ldrb	r1, [r0]
   35f18:	cmp	r1, #0
   35f1c:	bne	35fe4 <error@@Base+0x8654>
   35f20:	mov	r1, #0
   35f24:	str	r1, [r2]
   35f28:	mov	r0, r1
   35f2c:	str	r1, [r3]
   35f30:	pop	{r4, pc}
   35f34:	mov	ip, #1
   35f38:	strb	ip, [r0]
   35f3c:	ldrb	ip, [r1]
   35f40:	cmp	ip, #0
   35f44:	bne	35f8c <error@@Base+0x85fc>
   35f48:	mov	ip, #1
   35f4c:	strb	ip, [r1]
   35f50:	ldrb	r1, [r0]
   35f54:	cmp	r1, #0
   35f58:	beq	35f20 <error@@Base+0x8590>
   35f5c:	mov	r1, #1
   35f60:	mov	r0, lr
   35f64:	bl	1df78 <fputs@plt+0x8fec>
   35f68:	cmp	r0, #0
   35f6c:	bne	35fec <error@@Base+0x865c>
   35f70:	mov	r0, #1
   35f74:	pop	{r4, pc}
   35f78:	mov	ip, #2
   35f7c:	strb	ip, [r0]
   35f80:	ldrb	ip, [r1]
   35f84:	cmp	ip, #0
   35f88:	beq	35f48 <error@@Base+0x85b8>
   35f8c:	cmp	ip, #1
   35f90:	beq	35f5c <error@@Base+0x85cc>
   35f94:	cmp	ip, #2
   35f98:	beq	35fe4 <error@@Base+0x8654>
   35f9c:	mov	r0, #0
   35fa0:	strb	r0, [r1]
   35fa4:	b	35f20 <error@@Base+0x8590>
   35fa8:	mov	ip, #3
   35fac:	strb	ip, [r0]
   35fb0:	ldrb	ip, [r1]
   35fb4:	cmp	ip, #0
   35fb8:	bne	35f8c <error@@Base+0x85fc>
   35fbc:	b	35f0c <error@@Base+0x857c>
   35fc0:	mov	ip, #4
   35fc4:	strb	ip, [r0]
   35fc8:	ldrb	ip, [r1]
   35fcc:	cmp	ip, #0
   35fd0:	beq	35f0c <error@@Base+0x857c>
   35fd4:	b	35f8c <error@@Base+0x85fc>
   35fd8:	mov	ip, #0
   35fdc:	strb	ip, [r0]
   35fe0:	b	35f9c <error@@Base+0x860c>
   35fe4:	mov	r1, ip
   35fe8:	b	35f60 <error@@Base+0x85d0>
   35fec:	bl	1b52c <fputs@plt+0x65a0>
   35ff0:	ldr	r1, [pc, #8]	; 36000 <error@@Base+0x8670>
   35ff4:	mov	r2, r0
   35ff8:	ldr	r0, [pc, #4]	; 36004 <error@@Base+0x8674>
   35ffc:	bl	2bb40 <fputs@plt+0x16bb4>
   36000:	andeq	r6, r4, r4, ror #29
   36004:	andeq	r6, r4, r4, lsl #30
   36008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3600c:	mov	sl, r3
   36010:	ldr	r3, [pc, #848]	; 36368 <error@@Base+0x89d8>
   36014:	sub	sp, sp, #60	; 0x3c
   36018:	mov	r4, #0
   3601c:	ldr	r3, [r3]
   36020:	mov	r9, r2
   36024:	mov	r5, r0
   36028:	str	r4, [sl]
   3602c:	ldr	r0, [pc, #824]	; 3636c <error@@Base+0x89dc>
   36030:	str	r3, [sp, #52]	; 0x34
   36034:	str	r4, [sp, #12]
   36038:	strb	r4, [sp, #11]
   3603c:	bl	2db84 <error@@Base+0x1f4>
   36040:	cmp	r9, r4
   36044:	beq	36358 <error@@Base+0x89c8>
   36048:	cmp	r5, #0
   3604c:	beq	36348 <error@@Base+0x89b8>
   36050:	mov	r0, #2
   36054:	mov	ip, #4
   36058:	str	r0, [sp, #28]
   3605c:	add	r2, sp, #20
   36060:	mov	r1, r4
   36064:	add	r3, sp, #16
   36068:	mov	r0, r5
   3606c:	str	r4, [sp, #24]
   36070:	str	r4, [sp, #32]
   36074:	str	r4, [sp, #36]	; 0x24
   36078:	str	r4, [sp, #40]	; 0x28
   3607c:	str	r4, [sp, #44]	; 0x2c
   36080:	str	r4, [sp, #48]	; 0x30
   36084:	str	ip, [sp, #20]
   36088:	bl	14674 <getaddrinfo@plt>
   3608c:	cmp	r0, #0
   36090:	beq	36330 <error@@Base+0x89a0>
   36094:	add	r2, sp, #12
   36098:	mov	r3, #1
   3609c:	str	r2, [sp]
   360a0:	mov	r0, r5
   360a4:	mov	r1, r3
   360a8:	mov	r2, #44	; 0x2c
   360ac:	bl	3ec74 <__b64_pton@@Base+0x2284>
   360b0:	cmp	r0, #0
   360b4:	bne	362d8 <error@@Base+0x8948>
   360b8:	ldr	r3, [sp, #12]
   360bc:	ldr	r2, [r3]
   360c0:	tst	r2, #1
   360c4:	ldrne	r2, [sl]
   360c8:	ldreq	r1, [r3, #16]
   360cc:	orrne	r2, r2, #4
   360d0:	strne	r2, [sl]
   360d4:	ldrne	r0, [pc, #660]	; 36370 <error@@Base+0x89e0>
   360d8:	ldrne	r1, [r3, #16]
   360dc:	ldreq	r0, [pc, #656]	; 36374 <error@@Base+0x89e4>
   360e0:	bl	2dad4 <error@@Base+0x144>
   360e4:	str	r9, [sp]
   360e8:	add	r1, sp, #11
   360ec:	add	r0, sp, #10
   360f0:	add	r3, sp, #20
   360f4:	add	r2, sp, #16
   360f8:	bl	35ebc <error@@Base+0x852c>
   360fc:	cmp	r0, #0
   36100:	beq	362c0 <error@@Base+0x8930>
   36104:	ldr	r3, [sp, #12]
   36108:	ldr	r2, [r3, #16]
   3610c:	cmp	r2, #0
   36110:	beq	36214 <error@@Base+0x8884>
   36114:	ldr	r2, [sl]
   36118:	orr	r2, r2, #1
   3611c:	str	r2, [sl]
   36120:	ldr	r2, [r3, #16]
   36124:	cmp	r2, #0
   36128:	beq	36214 <error@@Base+0x8884>
   3612c:	mov	r4, #0
   36130:	b	36188 <error@@Base+0x87f8>
   36134:	ldr	r0, [sp, #16]
   36138:	strb	r6, [sp, #11]
   3613c:	bl	14548 <free@plt>
   36140:	str	r9, [sp]
   36144:	add	r3, sp, #20
   36148:	add	r2, sp, #16
   3614c:	add	r1, sp, #11
   36150:	add	r0, sp, #10
   36154:	bl	35ebc <error@@Base+0x852c>
   36158:	cmp	r0, #0
   3615c:	beq	3629c <error@@Base+0x890c>
   36160:	ldrb	r3, [sp, #10]
   36164:	cmp	r3, r8
   36168:	beq	3627c <error@@Base+0x88ec>
   3616c:	mov	r0, r7
   36170:	bl	14548 <free@plt>
   36174:	ldr	r3, [sp, #12]
   36178:	add	r4, r4, #1
   3617c:	ldr	r2, [r3, #16]
   36180:	cmp	r2, r4
   36184:	bls	36214 <error@@Base+0x8884>
   36188:	ldr	r3, [r3, #28]
   3618c:	add	r2, r3, r4, lsl #3
   36190:	ldr	r0, [r3, r4, lsl #3]
   36194:	cmp	r0, #1
   36198:	ble	36260 <error@@Base+0x88d0>
   3619c:	mvn	r1, #1
   361a0:	ldr	r5, [r2, #4]
   361a4:	bl	416ac <mkdtemp@@Base+0x22fc>
   361a8:	ldrb	r8, [r5]
   361ac:	ldrb	r6, [r5, #1]
   361b0:	subs	fp, r0, #0
   361b4:	beq	3626c <error@@Base+0x88dc>
   361b8:	bl	2fbe4 <error@@Base+0x2254>
   361bc:	mov	r2, fp
   361c0:	add	r1, r5, #2
   361c4:	mov	r7, r0
   361c8:	bl	14788 <memcpy@plt>
   361cc:	ldrb	r3, [sp, #11]
   361d0:	cmp	r3, r6
   361d4:	bne	36134 <error@@Base+0x87a4>
   361d8:	ldrb	r3, [sp, #10]
   361dc:	cmp	r3, r8
   361e0:	bne	3616c <error@@Base+0x87dc>
   361e4:	ldr	r3, [sp, #20]
   361e8:	cmp	r3, fp
   361ec:	bne	3616c <error@@Base+0x87dc>
   361f0:	mov	r2, fp
   361f4:	mov	r1, r7
   361f8:	ldr	r0, [sp, #16]
   361fc:	bl	40344 <mkdtemp@@Base+0xf94>
   36200:	cmp	r0, #0
   36204:	ldreq	r3, [sl]
   36208:	orreq	r3, r3, #2
   3620c:	streq	r3, [sl]
   36210:	b	3616c <error@@Base+0x87dc>
   36214:	ldr	r0, [sp, #16]
   36218:	bl	14548 <free@plt>
   3621c:	ldr	r0, [sp, #12]
   36220:	bl	3eb8c <__b64_pton@@Base+0x219c>
   36224:	ldr	r3, [sl]
   36228:	ands	r4, r3, #1
   3622c:	beq	362b4 <error@@Base+0x8924>
   36230:	ands	r4, r3, #2
   36234:	bne	3628c <error@@Base+0x88fc>
   36238:	ldr	r0, [pc, #312]	; 36378 <error@@Base+0x89e8>
   3623c:	bl	2dad4 <error@@Base+0x144>
   36240:	ldr	r3, [pc, #288]	; 36368 <error@@Base+0x89d8>
   36244:	ldr	r2, [sp, #52]	; 0x34
   36248:	mov	r0, r4
   3624c:	ldr	r3, [r3]
   36250:	cmp	r2, r3
   36254:	bne	36354 <error@@Base+0x89c4>
   36258:	add	sp, sp, #60	; 0x3c
   3625c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36260:	ldr	r0, [pc, #276]	; 3637c <error@@Base+0x89ec>
   36264:	bl	2da7c <error@@Base+0xec>
   36268:	b	36174 <error@@Base+0x87e4>
   3626c:	ldr	r0, [pc, #268]	; 36380 <error@@Base+0x89f0>
   36270:	bl	2fcc8 <error@@Base+0x2338>
   36274:	mov	r7, r0
   36278:	b	361cc <error@@Base+0x883c>
   3627c:	ldrb	r3, [sp, #11]
   36280:	cmp	r3, r6
   36284:	bne	3616c <error@@Base+0x87dc>
   36288:	b	361e4 <error@@Base+0x8854>
   3628c:	ldr	r0, [pc, #240]	; 36384 <error@@Base+0x89f4>
   36290:	bl	2dad4 <error@@Base+0x144>
   36294:	mov	r4, #0
   36298:	b	36240 <error@@Base+0x88b0>
   3629c:	ldr	r0, [pc, #228]	; 36388 <error@@Base+0x89f8>
   362a0:	bl	2d990 <error@@Base>
   362a4:	ldr	r0, [sp, #12]
   362a8:	bl	3eb8c <__b64_pton@@Base+0x219c>
   362ac:	mvn	r4, #0
   362b0:	b	36240 <error@@Base+0x88b0>
   362b4:	ldr	r0, [pc, #208]	; 3638c <error@@Base+0x89fc>
   362b8:	bl	2dad4 <error@@Base+0x144>
   362bc:	b	36240 <error@@Base+0x88b0>
   362c0:	ldr	r0, [pc, #200]	; 36390 <error@@Base+0x8a00>
   362c4:	bl	2d990 <error@@Base>
   362c8:	ldr	r0, [sp, #12]
   362cc:	bl	3eb8c <__b64_pton@@Base+0x219c>
   362d0:	mvn	r4, #0
   362d4:	b	36240 <error@@Base+0x88b0>
   362d8:	sub	r0, r0, #1
   362dc:	cmp	r0, #4
   362e0:	ldrls	pc, [pc, r0, lsl #2]
   362e4:	b	36360 <error@@Base+0x89d0>
   362e8:	andeq	r6, r3, r0, lsr #6
   362ec:	andeq	r6, r3, r8, lsl r3
   362f0:	andeq	r6, r3, r0, lsl r3
   362f4:	strdeq	r6, [r3], -ip
   362f8:	andeq	r6, r3, r8, lsr #6
   362fc:	ldr	r1, [pc, #144]	; 36394 <error@@Base+0x8a04>
   36300:	ldr	r0, [pc, #144]	; 36398 <error@@Base+0x8a08>
   36304:	bl	2da7c <error@@Base+0xec>
   36308:	mvn	r4, #0
   3630c:	b	36240 <error@@Base+0x88b0>
   36310:	ldr	r1, [pc, #132]	; 3639c <error@@Base+0x8a0c>
   36314:	b	36300 <error@@Base+0x8970>
   36318:	ldr	r1, [pc, #128]	; 363a0 <error@@Base+0x8a10>
   3631c:	b	36300 <error@@Base+0x8970>
   36320:	ldr	r1, [pc, #124]	; 363a4 <error@@Base+0x8a14>
   36324:	b	36300 <error@@Base+0x8970>
   36328:	ldr	r1, [pc, #120]	; 363a8 <error@@Base+0x8a18>
   3632c:	b	36300 <error@@Base+0x8970>
   36330:	ldr	r0, [sp, #16]
   36334:	bl	143c8 <freeaddrinfo@plt>
   36338:	ldr	r0, [pc, #108]	; 363ac <error@@Base+0x8a1c>
   3633c:	bl	2dad4 <error@@Base+0x144>
   36340:	mvn	r4, #0
   36344:	b	36240 <error@@Base+0x88b0>
   36348:	ldr	r0, [pc, #96]	; 363b0 <error@@Base+0x8a20>
   3634c:	bl	2d990 <error@@Base>
   36350:	b	36338 <error@@Base+0x89a8>
   36354:	bl	14aac <__stack_chk_fail@plt>
   36358:	ldr	r0, [pc, #84]	; 363b4 <error@@Base+0x8a24>
   3635c:	bl	2bb40 <fputs@plt+0x16bb4>
   36360:	ldr	r1, [pc, #80]	; 363b8 <error@@Base+0x8a28>
   36364:	b	36300 <error@@Base+0x8970>
   36368:	andeq	r4, r7, r0, asr #19
   3636c:	andeq	r6, r4, r0, lsl #31
   36370:	andeq	r7, r4, ip, lsl r0
   36374:	andeq	r7, r4, r0, asr #32
   36378:	andeq	r7, r4, r4, lsl #2
   3637c:	muleq	r4, r0, r0
   36380:	andeq	r6, r4, r4, lsl #11
   36384:	ldrdeq	r7, [r4], -r8
   36388:	strheq	r7, [r4], -r4
   3638c:	andeq	r7, r4, r4, lsr r1
   36390:	andeq	r7, r4, r8, rrx
   36394:	andeq	r6, r4, r4, lsr #30
   36398:	andeq	r7, r4, r4
   3639c:	andeq	r6, r4, ip, asr pc
   363a0:	andeq	r6, r4, ip, asr #30
   363a4:	andeq	r6, r4, r0, ror pc
   363a8:	andeq	r6, r4, r8, lsr pc
   363ac:	ldrdeq	r6, [r4], -r8
   363b0:	andeq	r6, r4, r8, lsr #31
   363b4:	muleq	r4, r4, pc	; <UNPREDICTABLE>
   363b8:	andeq	r3, r4, r4, lsr #29
   363bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   363c0:	mov	fp, r0
   363c4:	ldr	r9, [pc, #316]	; 36508 <error@@Base+0x8b78>
   363c8:	ldr	r7, [pc, #316]	; 3650c <error@@Base+0x8b7c>
   363cc:	sub	sp, sp, #36	; 0x24
   363d0:	ldr	r0, [r9]
   363d4:	mov	r8, r1
   363d8:	mov	r5, r2
   363dc:	mov	sl, r3
   363e0:	mov	r6, #1
   363e4:	mov	r4, #0
   363e8:	str	r0, [sp, #28]
   363ec:	strb	r4, [sp, #18]
   363f0:	str	r8, [sp]
   363f4:	add	r3, sp, #24
   363f8:	add	r2, sp, #20
   363fc:	add	r1, sp, #19
   36400:	add	r0, sp, #18
   36404:	strb	r6, [sp, #19]
   36408:	bl	35ebc <error@@Base+0x852c>
   3640c:	cmp	r0, #0
   36410:	bne	36448 <error@@Base+0x8ab8>
   36414:	cmp	r6, #2
   36418:	bne	36440 <error@@Base+0x8ab0>
   3641c:	cmp	r4, #0
   36420:	beq	364f4 <error@@Base+0x8b64>
   36424:	ldr	r2, [sp, #28]
   36428:	ldr	r3, [r9]
   3642c:	mov	r0, r4
   36430:	cmp	r2, r3
   36434:	bne	36504 <error@@Base+0x8b74>
   36438:	add	sp, sp, #36	; 0x24
   3643c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36440:	mov	r6, #2
   36444:	b	363f0 <error@@Base+0x8a60>
   36448:	cmp	sl, #0
   3644c:	ldrb	r3, [sp, #18]
   36450:	ldrb	r2, [sp, #19]
   36454:	bne	364c8 <error@@Base+0x8b38>
   36458:	str	r2, [sp, #4]
   3645c:	str	r3, [sp]
   36460:	ldr	r2, [pc, #168]	; 36510 <error@@Base+0x8b80>
   36464:	mov	r3, fp
   36468:	mov	r1, #1
   3646c:	mov	r0, r5
   36470:	bl	14ad0 <__fprintf_chk@plt>
   36474:	ldr	r3, [sp, #24]
   36478:	cmp	r3, #0
   3647c:	movne	r4, #0
   36480:	beq	364ac <error@@Base+0x8b1c>
   36484:	ldr	r3, [sp, #20]
   36488:	mov	r2, r7
   3648c:	mov	r1, #1
   36490:	ldrb	r3, [r3, r4]
   36494:	mov	r0, r5
   36498:	bl	14ad0 <__fprintf_chk@plt>
   3649c:	ldr	r3, [sp, #24]
   364a0:	add	r4, r4, #1
   364a4:	cmp	r3, r4
   364a8:	bhi	36484 <error@@Base+0x8af4>
   364ac:	mov	r1, r5
   364b0:	mov	r0, #10
   364b4:	bl	14b24 <fputc@plt>
   364b8:	ldr	r0, [sp, #20]
   364bc:	bl	14548 <free@plt>
   364c0:	mov	r4, #1
   364c4:	b	36414 <error@@Base+0x8a84>
   364c8:	ldr	r1, [sp, #24]
   364cc:	mov	r0, #44	; 0x2c
   364d0:	add	r1, r1, #2
   364d4:	str	r2, [sp, #12]
   364d8:	stm	sp, {r0, r1, r3}
   364dc:	mov	r3, fp
   364e0:	ldr	r2, [pc, #44]	; 36514 <error@@Base+0x8b84>
   364e4:	mov	r1, #1
   364e8:	mov	r0, r5
   364ec:	bl	14ad0 <__fprintf_chk@plt>
   364f0:	b	36474 <error@@Base+0x8ae4>
   364f4:	ldr	r1, [pc, #28]	; 36518 <error@@Base+0x8b88>
   364f8:	ldr	r0, [pc, #28]	; 3651c <error@@Base+0x8b8c>
   364fc:	bl	2d990 <error@@Base>
   36500:	b	36424 <error@@Base+0x8a94>
   36504:	bl	14aac <__stack_chk_fail@plt>
   36508:	andeq	r4, r7, r0, asr #19
   3650c:	andeq	r6, r4, ip, lsr r9
   36510:	andeq	r7, r4, ip, ror r1
   36514:	andeq	r7, r4, ip, asr r1
   36518:	strdeq	r6, [r4], -r4
   3651c:	muleq	r4, r0, r1
   36520:	push	{r4, lr}
   36524:	bl	144dc <OpenSSL_version_num@plt>
   36528:	mov	r1, r0
   3652c:	ldr	r0, [pc, #48]	; 36564 <error@@Base+0x8bd4>
   36530:	bl	3c6fc <setlogin@@Base+0xc0>
   36534:	cmp	r0, #0
   36538:	beq	36550 <error@@Base+0x8bc0>
   3653c:	bl	14d4c <RAND_status@plt>
   36540:	cmp	r0, #1
   36544:	popeq	{r4, pc}
   36548:	ldr	r0, [pc, #24]	; 36568 <error@@Base+0x8bd8>
   3654c:	bl	2bb40 <fputs@plt+0x16bb4>
   36550:	bl	144dc <OpenSSL_version_num@plt>
   36554:	ldr	r1, [pc, #8]	; 36564 <error@@Base+0x8bd4>
   36558:	mov	r2, r0
   3655c:	ldr	r0, [pc, #8]	; 3656c <error@@Base+0x8bdc>
   36560:	bl	2bb40 <fputs@plt+0x16bb4>
   36564:	andsne	r1, r0, pc, asr #32
   36568:	strdeq	r7, [r4], -ip
   3656c:	andeq	r7, r4, r0, asr #3
   36570:	mvn	r0, #0
   36574:	bx	lr
   36578:	ldr	r3, [pc, #92]	; 365dc <error@@Base+0x8c4c>
   3657c:	push	{r4, r5, r6, lr}
   36580:	ldr	r4, [r3]
   36584:	cmp	r4, #0
   36588:	beq	365d0 <error@@Base+0x8c40>
   3658c:	mov	r5, r0
   36590:	ldr	r6, [pc, #72]	; 365e0 <error@@Base+0x8c50>
   36594:	b	365a4 <error@@Base+0x8c14>
   36598:	ldr	r4, [r4, #108]	; 0x6c
   3659c:	cmp	r4, #0
   365a0:	beq	365d0 <error@@Base+0x8c40>
   365a4:	ldr	r2, [r4]
   365a8:	mov	r1, r4
   365ac:	mov	r0, r6
   365b0:	bl	2dad4 <error@@Base+0x144>
   365b4:	ldr	r1, [r4]
   365b8:	mov	r0, r5
   365bc:	bl	14ee4 <strcmp@plt>
   365c0:	cmp	r0, #0
   365c4:	bne	36598 <error@@Base+0x8c08>
   365c8:	mov	r0, r4
   365cc:	pop	{r4, r5, r6, pc}
   365d0:	mov	r4, #0
   365d4:	mov	r0, r4
   365d8:	pop	{r4, r5, r6, pc}
   365dc:	andeq	r6, r7, r4, lsr #8
   365e0:			; <UNDEFINED> instruction: 0x000472bc
   365e4:	sub	r3, r1, #1
   365e8:	push	{lr}		; (str lr, [sp, #-4]!)
   365ec:	add	r3, r0, r3
   365f0:	rsb	lr, r0, #1
   365f4:	mov	ip, #0
   365f8:	strb	ip, [r3], #-1
   365fc:	cmp	r0, r3
   36600:	add	r2, lr, r3
   36604:	popeq	{pc}		; (ldreq pc, [sp], #4)
   36608:	cmp	r1, r2
   3660c:	beq	365f8 <error@@Base+0x8c68>
   36610:	ldrb	r2, [r3]
   36614:	cmp	r2, #32
   36618:	beq	365f8 <error@@Base+0x8c68>
   3661c:	pop	{pc}		; (ldr pc, [sp], #4)
   36620:	add	r2, r2, r2, lsl #1
   36624:	push	{r4, r5, r6, r7, lr}
   36628:	rsb	r2, r2, r2, lsl #3
   3662c:	ldr	r7, [pc, #212]	; 36708 <error@@Base+0x8d78>
   36630:	add	r2, r1, r2, lsl #3
   36634:	sub	sp, sp, #12
   36638:	ldr	r4, [r2, #160]	; 0xa0
   3663c:	mov	r5, r0
   36640:	ldr	ip, [r7]
   36644:	mov	r2, #0
   36648:	mov	r1, r3
   3664c:	str	r2, [sp]
   36650:	mov	r0, r4
   36654:	ldr	r3, [r5, #108]	; 0x6c
   36658:	ldr	r2, [sp, #32]
   3665c:	str	ip, [sp, #4]
   36660:	ldr	r6, [sp, #36]	; 0x24
   36664:	blx	r3
   36668:	cmp	r0, #0
   3666c:	bne	366ec <error@@Base+0x8d5c>
   36670:	mov	r1, r6
   36674:	mov	r3, sp
   36678:	ldr	r6, [r5, #112]	; 0x70
   3667c:	mov	r2, #1
   36680:	mov	r0, r4
   36684:	blx	r6
   36688:	ldr	r1, [sp]
   3668c:	subs	r3, r0, #0
   36690:	bne	366a0 <error@@Base+0x8d10>
   36694:	cmp	r1, #1
   36698:	moveq	r6, r3
   3669c:	beq	366b0 <error@@Base+0x8d20>
   366a0:	ldr	r2, [sp, #32]
   366a4:	ldr	r0, [pc, #96]	; 3670c <error@@Base+0x8d7c>
   366a8:	bl	2dad4 <error@@Base+0x144>
   366ac:	mvn	r6, #0
   366b0:	ldr	r3, [r5, #116]	; 0x74
   366b4:	mov	r0, r4
   366b8:	blx	r3
   366bc:	subs	r1, r0, #0
   366c0:	bne	366e0 <error@@Base+0x8d50>
   366c4:	ldr	r2, [sp, #4]
   366c8:	ldr	r3, [r7]
   366cc:	mov	r0, r6
   366d0:	cmp	r2, r3
   366d4:	bne	36704 <error@@Base+0x8d74>
   366d8:	add	sp, sp, #12
   366dc:	pop	{r4, r5, r6, r7, pc}
   366e0:	ldr	r0, [pc, #40]	; 36710 <error@@Base+0x8d80>
   366e4:	bl	2d990 <error@@Base>
   366e8:	b	366c4 <error@@Base+0x8d34>
   366ec:	mov	r2, r0
   366f0:	ldr	r1, [sp, #32]
   366f4:	ldr	r0, [pc, #24]	; 36714 <error@@Base+0x8d84>
   366f8:	bl	2d990 <error@@Base>
   366fc:	mvn	r6, #0
   36700:	b	366c4 <error@@Base+0x8d34>
   36704:	bl	14aac <__stack_chk_fail@plt>
   36708:	andeq	r4, r7, r0, asr #19
   3670c:	strdeq	r7, [r4], -r4
   36710:	andeq	r7, r4, r8, lsr #6
   36714:	andeq	r7, r4, r8, asr #5
   36718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3671c:	sub	sp, sp, #1104	; 0x450
   36720:	ldr	lr, [pc, #776]	; 36a30 <error@@Base+0x90a0>
   36724:	sub	sp, sp, #12
   36728:	mov	r9, r3
   3672c:	str	r0, [sp, #8]
   36730:	mov	sl, r1
   36734:	mov	fp, r2
   36738:	ldm	lr!, {r0, r1, r2, r3}
   3673c:	add	ip, sp, #48	; 0x30
   36740:	ldr	r8, [pc, #748]	; 36a34 <error@@Base+0x90a4>
   36744:	mov	r6, #1
   36748:	stmia	ip!, {r0, r1, r2, r3}
   3674c:	ldm	lr!, {r0, r1, r2, r3}
   36750:	ldr	r4, [r8]
   36754:	strb	r6, [sp, #23]
   36758:	stmia	ip!, {r0, r1, r2, r3}
   3675c:	mov	r3, #0
   36760:	ldr	r5, [lr]
   36764:	mov	r1, r3
   36768:	add	lr, sp, #32
   3676c:	mov	r2, #3
   36770:	str	r3, [sp, #28]
   36774:	str	r3, [sp, #40]	; 0x28
   36778:	str	r3, [sp, #44]	; 0x2c
   3677c:	mov	r0, r9
   36780:	add	r3, sp, #23
   36784:	str	r5, [ip]
   36788:	str	r4, [sp, #1108]	; 0x454
   3678c:	str	lr, [sp, #52]	; 0x34
   36790:	str	r2, [sp, #32]
   36794:	str	r6, [sp, #36]	; 0x24
   36798:	str	r3, [sp, #76]	; 0x4c
   3679c:	bl	141b8 <RSA_get_ex_data@plt>
   367a0:	subs	r5, r0, #0
   367a4:	beq	36a10 <error@@Base+0x9080>
   367a8:	ldr	r2, [r5]
   367ac:	cmp	r2, #0
   367b0:	beq	369c4 <error@@Base+0x9034>
   367b4:	ldr	r3, [r2, #100]	; 0x64
   367b8:	cmp	r3, #0
   367bc:	beq	369c4 <error@@Base+0x9034>
   367c0:	ldr	r3, [r5, #4]
   367c4:	ldr	r4, [r2, #96]	; 0x60
   367c8:	ldr	r7, [r2, #8]
   367cc:	add	r3, r3, r3, lsl #1
   367d0:	rsb	r3, r3, r3, lsl #3
   367d4:	add	r4, r4, r3, lsl #3
   367d8:	ldr	r1, [r4, #96]	; 0x60
   367dc:	tst	r1, #4
   367e0:	beq	367f0 <error@@Base+0x8e60>
   367e4:	ldr	r3, [r4, #164]	; 0xa4
   367e8:	cmp	r3, #0
   367ec:	beq	36898 <error@@Base+0x8f08>
   367f0:	ldrd	r2, [r5, #16]
   367f4:	add	ip, sp, #24
   367f8:	strd	r2, [sp, #64]	; 0x40
   367fc:	ldr	r3, [r5]
   36800:	ldr	r2, [r5, #4]
   36804:	ldr	r1, [r3, #96]	; 0x60
   36808:	ldr	r0, [r3, #8]
   3680c:	mov	r3, #3
   36810:	stm	sp, {r3, ip}
   36814:	add	r3, sp, #48	; 0x30
   36818:	bl	36620 <error@@Base+0x8c90>
   3681c:	cmp	r0, #0
   36820:	blt	36950 <error@@Base+0x8fc0>
   36824:	ldr	r3, [r7, #172]	; 0xac
   36828:	ldr	r2, [sp, #24]
   3682c:	add	r1, sp, #36	; 0x24
   36830:	ldr	r0, [r4, #160]	; 0xa0
   36834:	blx	r3
   36838:	cmp	r0, #0
   3683c:	bne	369b0 <error@@Base+0x9020>
   36840:	mov	r0, r9
   36844:	bl	14584 <RSA_size@plt>
   36848:	ldr	ip, [r4, #160]	; 0xa0
   3684c:	add	r3, sp, #28
   36850:	str	r3, [sp]
   36854:	ldr	r2, [sp, #8]
   36858:	mov	r3, fp
   3685c:	ldr	r4, [r7, #176]	; 0xb0
   36860:	mov	r1, sl
   36864:	str	r0, [sp, #28]
   36868:	mov	r0, ip
   3686c:	blx	r4
   36870:	cmp	r0, #0
   36874:	bne	369d8 <error@@Base+0x9048>
   36878:	ldr	r0, [sp, #28]
   3687c:	ldr	r2, [sp, #1108]	; 0x454
   36880:	ldr	r3, [r8]
   36884:	cmp	r2, r3
   36888:	bne	36a2c <error@@Base+0x909c>
   3688c:	add	sp, sp, #1104	; 0x450
   36890:	add	sp, sp, #12
   36894:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36898:	ldr	r2, [pc, #408]	; 36a38 <error@@Base+0x90a8>
   3689c:	and	r1, r1, #256	; 0x100
   368a0:	ldr	r2, [r2]
   368a4:	cmp	r2, #0
   368a8:	beq	369ec <error@@Base+0x905c>
   368ac:	cmp	r1, #0
   368b0:	str	r3, [sp, #12]
   368b4:	bne	36988 <error@@Base+0x8ff8>
   368b8:	ldr	r2, [pc, #380]	; 36a3c <error@@Base+0x90ac>
   368bc:	mov	r3, #1024	; 0x400
   368c0:	mov	r1, r3
   368c4:	stm	sp, {r2, r4}
   368c8:	add	r0, sp, #84	; 0x54
   368cc:	mov	r2, r6
   368d0:	bl	14914 <__snprintf_chk@plt>
   368d4:	add	r0, sp, #84	; 0x54
   368d8:	mov	r1, #4
   368dc:	bl	2f754 <error@@Base+0x1dc4>
   368e0:	subs	r3, r0, #0
   368e4:	str	r3, [sp, #12]
   368e8:	beq	36a24 <error@@Base+0x9094>
   368ec:	bl	14710 <strlen@plt>
   368f0:	mov	r1, r6
   368f4:	ldr	r2, [sp, #12]
   368f8:	ldr	r6, [r7, #76]	; 0x4c
   368fc:	mov	r3, r0
   36900:	ldr	r0, [r4, #160]	; 0xa0
   36904:	blx	r6
   36908:	mov	r6, r0
   3690c:	ldr	r0, [sp, #12]
   36910:	bl	14710 <strlen@plt>
   36914:	mvn	r2, #0
   36918:	mov	r1, r0
   3691c:	ldr	r0, [sp, #12]
   36920:	bl	1483c <__explicit_bzero_chk@plt>
   36924:	ldr	r0, [sp, #12]
   36928:	bl	14548 <free@plt>
   3692c:	bics	r3, r6, #256	; 0x100
   36930:	moveq	r3, #1
   36934:	streq	r3, [r4, #164]	; 0xa4
   36938:	beq	367f0 <error@@Base+0x8e60>
   3693c:	ldr	r0, [pc, #252]	; 36a40 <error@@Base+0x90b0>
   36940:	mov	r1, r6
   36944:	bl	2d990 <error@@Base>
   36948:	mvn	r0, #0
   3694c:	b	3687c <error@@Base+0x8eec>
   36950:	ldm	r5, {r0, r2}
   36954:	mov	ip, #2
   36958:	add	lr, sp, #24
   3695c:	ldr	r1, [r0, #96]	; 0x60
   36960:	add	r3, sp, #48	; 0x30
   36964:	ldr	r0, [r0, #8]
   36968:	stm	sp, {ip, lr}
   3696c:	bl	36620 <error@@Base+0x8c90>
   36970:	cmp	r0, #0
   36974:	bge	36824 <error@@Base+0x8e94>
   36978:	ldr	r0, [pc, #196]	; 36a44 <error@@Base+0x90b4>
   3697c:	bl	2d990 <error@@Base>
   36980:	mvn	r0, #0
   36984:	b	3687c <error@@Base+0x8eec>
   36988:	ldr	r0, [pc, #184]	; 36a48 <error@@Base+0x90b8>
   3698c:	bl	2da7c <error@@Base+0xec>
   36990:	ldr	r3, [sp, #12]
   36994:	mov	r1, r6
   36998:	mov	r2, r3
   3699c:	ldr	r6, [r7, #76]	; 0x4c
   369a0:	ldr	r0, [r4, #160]	; 0xa0
   369a4:	blx	r6
   369a8:	mov	r6, r0
   369ac:	b	3692c <error@@Base+0x8f9c>
   369b0:	mov	r1, r0
   369b4:	ldr	r0, [pc, #144]	; 36a4c <error@@Base+0x90bc>
   369b8:	bl	2d990 <error@@Base>
   369bc:	mvn	r0, #0
   369c0:	b	3687c <error@@Base+0x8eec>
   369c4:	ldr	r0, [pc, #132]	; 36a50 <error@@Base+0x90c0>
   369c8:	mov	r1, r9
   369cc:	bl	2d990 <error@@Base>
   369d0:	mvn	r0, #0
   369d4:	b	3687c <error@@Base+0x8eec>
   369d8:	mov	r1, r0
   369dc:	ldr	r0, [pc, #112]	; 36a54 <error@@Base+0x90c4>
   369e0:	bl	2d990 <error@@Base>
   369e4:	mvn	r0, #0
   369e8:	b	3687c <error@@Base+0x8eec>
   369ec:	ldr	r2, [pc, #100]	; 36a58 <error@@Base+0x90c8>
   369f0:	ldr	r3, [pc, #100]	; 36a5c <error@@Base+0x90cc>
   369f4:	cmp	r1, #0
   369f8:	ldr	r0, [pc, #96]	; 36a60 <error@@Base+0x90d0>
   369fc:	movne	r1, r2
   36a00:	moveq	r1, r3
   36a04:	bl	2d990 <error@@Base>
   36a08:	mvn	r0, #0
   36a0c:	b	3687c <error@@Base+0x8eec>
   36a10:	ldr	r0, [pc, #76]	; 36a64 <error@@Base+0x90d4>
   36a14:	mov	r1, r9
   36a18:	bl	2d990 <error@@Base>
   36a1c:	mvn	r0, #0
   36a20:	b	3687c <error@@Base+0x8eec>
   36a24:	mvn	r0, #0
   36a28:	b	3687c <error@@Base+0x8eec>
   36a2c:	bl	14aac <__stack_chk_fail@plt>
   36a30:	andeq	r7, r4, r0, lsl r2
   36a34:	andeq	r4, r7, r0, asr #19
   36a38:	andeq	r5, r7, r0, asr #13
   36a3c:	andeq	r7, r4, r4, ror #7
   36a40:	strdeq	r7, [r4], -ip
   36a44:	andeq	r7, r4, r0, lsl r4
   36a48:			; <UNDEFINED> instruction: 0x000473bc
   36a4c:	andeq	r7, r4, r8, lsr #8
   36a50:	andeq	r7, r4, r0, lsl #7
   36a54:	andeq	r7, r4, r0, asr #8
   36a58:	andeq	r7, r4, r8, asr #6
   36a5c:	andeq	r6, r4, r4, lsl #11
   36a60:	andeq	r7, r4, r8, lsr #7
   36a64:	andeq	r7, r4, ip, asr r3
   36a68:	push	{r4, r5, r6, lr}
   36a6c:	mov	r5, r0
   36a70:	ldr	r3, [r0, #100]	; 0x64
   36a74:	mov	r1, r0
   36a78:	ldr	r2, [r0, #104]	; 0x68
   36a7c:	ldr	r0, [pc, #172]	; 36b30 <error@@Base+0x91a0>
   36a80:	bl	2dad4 <error@@Base+0x144>
   36a84:	ldr	r3, [r5, #100]	; 0x64
   36a88:	cmp	r3, #0
   36a8c:	popeq	{r4, r5, r6, pc}
   36a90:	ldr	r1, [r5, #88]	; 0x58
   36a94:	ldr	ip, [r5, #8]
   36a98:	cmp	r1, #0
   36a9c:	beq	36af8 <error@@Base+0x9168>
   36aa0:	ldr	r6, [pc, #140]	; 36b34 <error@@Base+0x91a4>
   36aa4:	mov	r4, #0
   36aa8:	b	36ac0 <error@@Base+0x9130>
   36aac:	ldr	ip, [r5, #8]
   36ab0:	ldr	r1, [r5, #88]	; 0x58
   36ab4:	add	r4, r4, #1
   36ab8:	cmp	r4, r1
   36abc:	bcs	36af8 <error@@Base+0x9168>
   36ac0:	add	r3, r4, r4, lsl #1
   36ac4:	ldr	r2, [r5, #96]	; 0x60
   36ac8:	rsb	r3, r3, r3, lsl #3
   36acc:	add	r3, r2, r3, lsl #3
   36ad0:	ldr	r3, [r3, #160]	; 0xa0
   36ad4:	subs	r0, r3, #0
   36ad8:	beq	36ab4 <error@@Base+0x9124>
   36adc:	ldr	r3, [ip, #56]	; 0x38
   36ae0:	blx	r3
   36ae4:	subs	r1, r0, #0
   36ae8:	beq	36aac <error@@Base+0x911c>
   36aec:	mov	r0, r6
   36af0:	bl	2d990 <error@@Base>
   36af4:	b	36aac <error@@Base+0x911c>
   36af8:	ldr	r3, [ip, #8]
   36afc:	mov	r0, #0
   36b00:	blx	r3
   36b04:	subs	r1, r0, #0
   36b08:	bne	36b24 <error@@Base+0x9194>
   36b0c:	mov	r3, #0
   36b10:	str	r3, [r5, #100]	; 0x64
   36b14:	str	r3, [r5, #8]
   36b18:	ldr	r0, [r5, #4]
   36b1c:	pop	{r4, r5, r6, lr}
   36b20:	b	1432c <dlclose@plt>
   36b24:	ldr	r0, [pc, #12]	; 36b38 <error@@Base+0x91a8>
   36b28:	bl	2d990 <error@@Base>
   36b2c:	b	36b0c <error@@Base+0x917c>
   36b30:	andeq	r7, r4, r4, asr r4
   36b34:	andeq	r7, r4, r8, lsl #9
   36b38:	andeq	r7, r4, r4, lsr #9
   36b3c:	push	{r4, lr}
   36b40:	mov	r4, r0
   36b44:	mov	r1, r0
   36b48:	ldr	r2, [r0, #104]	; 0x68
   36b4c:	ldr	r0, [pc, #80]	; 36ba4 <error@@Base+0x9214>
   36b50:	bl	2dad4 <error@@Base+0x144>
   36b54:	ldr	r0, [r4, #104]	; 0x68
   36b58:	mvn	r1, #0
   36b5c:	bl	416ac <mkdtemp@@Base+0x22fc>
   36b60:	cmp	r0, #0
   36b64:	str	r0, [r4, #104]	; 0x68
   36b68:	popgt	{r4, pc}
   36b6c:	ldr	r3, [r4, #100]	; 0x64
   36b70:	cmp	r3, #0
   36b74:	bne	36b94 <error@@Base+0x9204>
   36b78:	ldr	r0, [r4, #92]	; 0x5c
   36b7c:	bl	14548 <free@plt>
   36b80:	ldr	r0, [r4, #96]	; 0x60
   36b84:	bl	14548 <free@plt>
   36b88:	mov	r0, r4
   36b8c:	pop	{r4, lr}
   36b90:	b	14548 <free@plt>
   36b94:	mov	r1, r4
   36b98:	ldr	r0, [pc, #8]	; 36ba8 <error@@Base+0x9218>
   36b9c:	bl	2d990 <error@@Base>
   36ba0:	b	36b78 <error@@Base+0x91e8>
   36ba4:			; <UNDEFINED> instruction: 0x000474bc
   36ba8:	andeq	r7, r4, r4, ror #9
   36bac:	push	{r4, r5, r6, lr}
   36bb0:	mov	r1, #0
   36bb4:	mov	r5, r0
   36bb8:	bl	141b8 <RSA_get_ex_data@plt>
   36bbc:	subs	r4, r0, #0
   36bc0:	beq	36c10 <error@@Base+0x9280>
   36bc4:	ldr	r3, [r4, #8]
   36bc8:	cmp	r3, #0
   36bcc:	mvneq	r5, #0
   36bd0:	beq	36be0 <error@@Base+0x9250>
   36bd4:	mov	r0, r5
   36bd8:	blx	r3
   36bdc:	mov	r5, r0
   36be0:	ldr	r0, [r4]
   36be4:	cmp	r0, #0
   36be8:	beq	36bf0 <error@@Base+0x9260>
   36bec:	bl	36b3c <error@@Base+0x91ac>
   36bf0:	ldr	r0, [r4, #12]
   36bf4:	bl	14410 <RSA_meth_free@plt>
   36bf8:	ldr	r0, [r4, #16]
   36bfc:	bl	14548 <free@plt>
   36c00:	mov	r0, r4
   36c04:	bl	14548 <free@plt>
   36c08:	mov	r0, r5
   36c0c:	pop	{r4, r5, r6, pc}
   36c10:	mvn	r5, #0
   36c14:	b	36c08 <error@@Base+0x9278>
   36c18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36c1c:	sub	sp, sp, #52	; 0x34
   36c20:	mov	r9, r0
   36c24:	str	r1, [sp, #4]
   36c28:	add	r1, r1, r1, lsl #1
   36c2c:	ldr	r0, [r0, #96]	; 0x60
   36c30:	rsb	r1, r1, r1, lsl #3
   36c34:	ldr	r6, [r9, #8]
   36c38:	add	r1, r0, r1, lsl #3
   36c3c:	mov	r4, r3
   36c40:	ldr	r5, [r1, #160]	; 0xa0
   36c44:	ldr	r1, [pc, #1268]	; 37140 <error@@Base+0x97b0>
   36c48:	ldr	r3, [sp, #92]	; 0x5c
   36c4c:	mov	r0, r5
   36c50:	ldr	ip, [r1]
   36c54:	ldr	r7, [r6, #108]	; 0x6c
   36c58:	mov	r1, r2
   36c5c:	mov	r2, #1
   36c60:	str	ip, [sp, #44]	; 0x2c
   36c64:	ldr	sl, [sp, #88]	; 0x58
   36c68:	str	r3, [sp, #8]
   36c6c:	blx	r7
   36c70:	subs	r1, r0, #0
   36c74:	bne	37100 <error@@Base+0x9770>
   36c78:	mov	r3, #0
   36c7c:	str	r3, [r4, #4]
   36c80:	str	r3, [r4, #8]
   36c84:	str	r3, [r4, #16]
   36c88:	str	r3, [r4, #20]
   36c8c:	str	r3, [r4, #28]
   36c90:	str	r3, [r4, #32]
   36c94:	mov	r2, #1
   36c98:	add	r3, sp, #32
   36c9c:	ldr	r7, [r6, #112]	; 0x70
   36ca0:	add	r1, sp, #28
   36ca4:	mov	r0, r5
   36ca8:	blx	r7
   36cac:	cmp	r0, #0
   36cb0:	bne	36fb8 <error@@Base+0x9628>
   36cb4:	ldr	r3, [sp, #32]
   36cb8:	cmp	r3, #0
   36cbc:	beq	36fb8 <error@@Base+0x9628>
   36cc0:	ldr	r1, [sp, #28]
   36cc4:	ldr	r7, [r6, #100]	; 0x64
   36cc8:	mov	r3, #3
   36ccc:	mov	r2, r4
   36cd0:	mov	r0, r5
   36cd4:	blx	r7
   36cd8:	subs	r1, r0, #0
   36cdc:	bne	36dc8 <error@@Base+0x9438>
   36ce0:	ldr	r3, [r4, #20]
   36ce4:	cmp	r3, #0
   36ce8:	beq	36c78 <error@@Base+0x92e8>
   36cec:	ldr	r3, [r4, #32]
   36cf0:	cmp	r3, #0
   36cf4:	beq	36c78 <error@@Base+0x92e8>
   36cf8:	mov	r7, r4
   36cfc:	add	r8, r4, #36	; 0x24
   36d00:	ldr	r0, [r7, #8]
   36d04:	cmp	r0, #0
   36d08:	bne	36dbc <error@@Base+0x942c>
   36d0c:	add	r7, r7, #12
   36d10:	cmp	r8, r7
   36d14:	bne	36d00 <error@@Base+0x9370>
   36d18:	ldr	r7, [r6, #100]	; 0x64
   36d1c:	mov	r3, #3
   36d20:	mov	r2, r4
   36d24:	ldr	r1, [sp, #28]
   36d28:	mov	r0, r5
   36d2c:	blx	r7
   36d30:	subs	r7, r0, #0
   36d34:	bne	36ffc <error@@Base+0x966c>
   36d38:	ldr	r3, [r4, #12]
   36d3c:	cmp	r3, #288	; 0x120
   36d40:	beq	36dd4 <error@@Base+0x9444>
   36d44:	ldr	r3, [r4, #28]
   36d48:	str	r3, [sp, #24]
   36d4c:	bl	1486c <X509_new@plt>
   36d50:	cmp	r0, #0
   36d54:	str	r0, [sp, #20]
   36d58:	beq	36fe8 <error@@Base+0x9658>
   36d5c:	ldr	r2, [r4, #32]
   36d60:	add	r1, sp, #24
   36d64:	add	r0, sp, #20
   36d68:	bl	14e30 <d2i_X509@plt>
   36d6c:	cmp	r0, #0
   36d70:	beq	37088 <error@@Base+0x96f8>
   36d74:	ldr	r0, [sp, #20]
   36d78:	bl	1429c <X509_get_pubkey@plt>
   36d7c:	subs	r7, r0, #0
   36d80:	beq	36d90 <error@@Base+0x9400>
   36d84:	bl	143bc <EVP_PKEY_base_id@plt>
   36d88:	cmp	r0, #6
   36d8c:	beq	370bc <error@@Base+0x972c>
   36d90:	ldr	r0, [pc, #940]	; 37144 <error@@Base+0x97b4>
   36d94:	bl	2dad4 <error@@Base+0x144>
   36d98:	ldr	r0, [sp, #20]
   36d9c:	bl	14e54 <X509_free@plt>
   36da0:	ldr	r0, [r4, #4]
   36da4:	bl	14548 <free@plt>
   36da8:	ldr	r0, [r4, #16]
   36dac:	bl	14548 <free@plt>
   36db0:	ldr	r0, [r4, #28]
   36db4:	bl	14548 <free@plt>
   36db8:	b	36c78 <error@@Base+0x92e8>
   36dbc:	bl	2fbe4 <error@@Base+0x2254>
   36dc0:	str	r0, [r7, #4]
   36dc4:	b	36d0c <error@@Base+0x937c>
   36dc8:	ldr	r0, [pc, #888]	; 37148 <error@@Base+0x97b8>
   36dcc:	bl	2d990 <error@@Base>
   36dd0:	b	36c78 <error@@Base+0x92e8>
   36dd4:	bl	14698 <RSA_new@plt>
   36dd8:	subs	r8, r0, #0
   36ddc:	beq	3709c <error@@Base+0x970c>
   36de0:	mov	r2, r7
   36de4:	ldrd	r0, [r4, #16]
   36de8:	bl	14338 <BN_bin2bn@plt>
   36dec:	mov	r2, r7
   36df0:	str	r0, [sp, #12]
   36df4:	ldrd	r0, [r4, #28]
   36df8:	bl	14338 <BN_bin2bn@plt>
   36dfc:	ldr	r3, [sp, #12]
   36e00:	cmp	r3, #0
   36e04:	cmpne	r0, #0
   36e08:	mov	fp, r0
   36e0c:	bne	3700c <error@@Base+0x967c>
   36e10:	mov	r0, r3
   36e14:	bl	14f80 <BN_free@plt>
   36e18:	mov	r0, fp
   36e1c:	bl	14f80 <BN_free@plt>
   36e20:	mov	r3, #0
   36e24:	add	r2, sp, #40	; 0x28
   36e28:	add	r1, sp, #36	; 0x24
   36e2c:	mov	r0, r8
   36e30:	bl	14f50 <RSA_get0_key@plt>
   36e34:	ldr	r3, [sp, #36]	; 0x24
   36e38:	cmp	r3, #0
   36e3c:	beq	36fac <error@@Base+0x961c>
   36e40:	ldr	r3, [sp, #40]	; 0x28
   36e44:	cmp	r3, #0
   36e48:	beq	36fac <error@@Base+0x961c>
   36e4c:	bl	14950 <RSA_get_default_method@plt>
   36e50:	mov	r1, #24
   36e54:	mov	fp, r0
   36e58:	mov	r0, #1
   36e5c:	bl	2fc18 <error@@Base+0x2288>
   36e60:	mov	r1, #1
   36e64:	mov	r7, r0
   36e68:	str	r9, [r0]
   36e6c:	ldr	r0, [r9, #104]	; 0x68
   36e70:	bl	416ac <mkdtemp@@Base+0x22fc>
   36e74:	ldr	r3, [sp, #4]
   36e78:	str	r0, [r9, #104]	; 0x68
   36e7c:	str	r3, [r7, #4]
   36e80:	ldr	r0, [r4, #8]
   36e84:	cmp	r0, #0
   36e88:	str	r0, [r7, #20]
   36e8c:	ble	36ea4 <error@@Base+0x9514>
   36e90:	bl	2fbe4 <error@@Base+0x2254>
   36e94:	ldr	r2, [r7, #20]
   36e98:	str	r0, [r7, #16]
   36e9c:	ldr	r1, [r4, #4]
   36ea0:	bl	14788 <memcpy@plt>
   36ea4:	mov	r0, fp
   36ea8:	bl	14380 <RSA_meth_dup@plt>
   36eac:	cmp	r0, #0
   36eb0:	str	r0, [r7, #12]
   36eb4:	beq	37128 <error@@Base+0x9798>
   36eb8:	mov	r0, fp
   36ebc:	bl	14278 <RSA_meth_get_finish@plt>
   36ec0:	ldr	r1, [pc, #644]	; 3714c <error@@Base+0x97bc>
   36ec4:	str	r0, [r7, #8]
   36ec8:	ldr	r0, [r7, #12]
   36ecc:	bl	146bc <RSA_meth_set1_name@plt>
   36ed0:	cmp	r0, #0
   36ed4:	beq	3711c <error@@Base+0x978c>
   36ed8:	ldr	r1, [pc, #624]	; 37150 <error@@Base+0x97c0>
   36edc:	ldr	r0, [r7, #12]
   36ee0:	bl	14668 <RSA_meth_set_priv_enc@plt>
   36ee4:	cmp	r0, #0
   36ee8:	beq	3711c <error@@Base+0x978c>
   36eec:	ldr	r1, [pc, #608]	; 37154 <error@@Base+0x97c4>
   36ef0:	ldr	r0, [r7, #12]
   36ef4:	bl	142f0 <RSA_meth_set_priv_dec@plt>
   36ef8:	cmp	r0, #0
   36efc:	beq	3711c <error@@Base+0x978c>
   36f00:	ldr	r1, [pc, #592]	; 37158 <error@@Base+0x97c8>
   36f04:	ldr	r0, [r7, #12]
   36f08:	bl	143a4 <RSA_meth_set_finish@plt>
   36f0c:	cmp	r0, #0
   36f10:	beq	3711c <error@@Base+0x978c>
   36f14:	ldr	r1, [r7, #12]
   36f18:	mov	r0, r8
   36f1c:	bl	14578 <RSA_set_method@plt>
   36f20:	mov	r2, r7
   36f24:	mov	r1, #0
   36f28:	mov	r0, r8
   36f2c:	bl	149e0 <RSA_set_ex_data@plt>
   36f30:	mov	r0, #11
   36f34:	bl	1d938 <fputs@plt+0x89ac>
   36f38:	subs	fp, r0, #0
   36f3c:	beq	37110 <error@@Base+0x9780>
   36f40:	ldr	r3, [fp, #4]
   36f44:	mov	r7, #0
   36f48:	orr	r3, r3, #1
   36f4c:	str	r7, [fp]
   36f50:	stmib	fp, {r3, r8}
   36f54:	ldr	r3, [sp, #8]
   36f58:	ldr	r8, [r3]
   36f5c:	cmp	r8, r7
   36f60:	ble	37038 <error@@Base+0x96a8>
   36f64:	mov	r8, r3
   36f68:	b	36f88 <error@@Base+0x95f8>
   36f6c:	mov	r0, r7
   36f70:	mov	r1, #1
   36f74:	bl	416ac <mkdtemp@@Base+0x22fc>
   36f78:	ldr	r3, [r8]
   36f7c:	cmp	r0, r3
   36f80:	mov	r7, r0
   36f84:	bge	37034 <error@@Base+0x96a4>
   36f88:	ldr	r3, [sl]
   36f8c:	mov	r0, fp
   36f90:	ldr	r1, [r3, r7, lsl #2]
   36f94:	bl	1ddfc <fputs@plt+0x8e70>
   36f98:	cmp	r0, #0
   36f9c:	beq	36f6c <error@@Base+0x95dc>
   36fa0:	mov	r0, fp
   36fa4:	bl	1d72c <fputs@plt+0x87a0>
   36fa8:	b	36da0 <error@@Base+0x9410>
   36fac:	mov	r0, r8
   36fb0:	bl	14d04 <RSA_free@plt>
   36fb4:	b	36da0 <error@@Base+0x9410>
   36fb8:	ldr	r3, [r6, #116]	; 0x74
   36fbc:	mov	r0, r5
   36fc0:	blx	r3
   36fc4:	cmp	r0, #0
   36fc8:	bne	370a8 <error@@Base+0x9718>
   36fcc:	ldr	r3, [pc, #364]	; 37140 <error@@Base+0x97b0>
   36fd0:	ldr	r2, [sp, #44]	; 0x2c
   36fd4:	ldr	r3, [r3]
   36fd8:	cmp	r2, r3
   36fdc:	bne	37118 <error@@Base+0x9788>
   36fe0:	add	sp, sp, #52	; 0x34
   36fe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36fe8:	ldr	r0, [pc, #364]	; 3715c <error@@Base+0x97cc>
   36fec:	bl	2d990 <error@@Base>
   36ff0:	ldr	r0, [sp, #20]
   36ff4:	bl	14e54 <X509_free@plt>
   36ff8:	b	36da0 <error@@Base+0x9410>
   36ffc:	mov	r1, r7
   37000:	ldr	r0, [pc, #320]	; 37148 <error@@Base+0x97b8>
   37004:	bl	2d990 <error@@Base>
   37008:	b	36da0 <error@@Base+0x9410>
   3700c:	mov	r2, r0
   37010:	mov	r1, r3
   37014:	mov	r0, r8
   37018:	mov	r3, r7
   3701c:	bl	143f8 <RSA_set0_key@plt>
   37020:	cmp	r0, #0
   37024:	beq	37134 <error@@Base+0x97a4>
   37028:	mov	fp, r7
   3702c:	mov	r3, r7
   37030:	b	36e10 <error@@Base+0x9480>
   37034:	mov	r8, r3
   37038:	mov	r1, #1
   3703c:	mov	r0, r8
   37040:	bl	416ac <mkdtemp@@Base+0x22fc>
   37044:	mov	r1, r8
   37048:	mov	r3, #4
   3704c:	mov	r2, r0
   37050:	ldr	r0, [sl]
   37054:	bl	2fc9c <error@@Base+0x230c>
   37058:	ldr	r7, [sp, #8]
   3705c:	mov	r1, #1
   37060:	str	r0, [sl]
   37064:	ldr	r3, [r7]
   37068:	str	fp, [r0, r3, lsl #2]
   3706c:	ldr	r0, [r7]
   37070:	bl	416ac <mkdtemp@@Base+0x22fc>
   37074:	mov	r1, r0
   37078:	str	r0, [r7]
   3707c:	ldr	r0, [pc, #220]	; 37160 <error@@Base+0x97d0>
   37080:	bl	2dad4 <error@@Base+0x144>
   37084:	b	36da0 <error@@Base+0x9410>
   37088:	ldr	r0, [pc, #212]	; 37164 <error@@Base+0x97d4>
   3708c:	bl	2d990 <error@@Base>
   37090:	ldr	r0, [sp, #20]
   37094:	bl	14e54 <X509_free@plt>
   37098:	b	36da0 <error@@Base+0x9410>
   3709c:	ldr	r0, [pc, #196]	; 37168 <error@@Base+0x97d8>
   370a0:	bl	2d990 <error@@Base>
   370a4:	b	36da0 <error@@Base+0x9410>
   370a8:	mov	r1, r0
   370ac:	ldr	r0, [pc, #184]	; 3716c <error@@Base+0x97dc>
   370b0:	bl	2d990 <error@@Base>
   370b4:	mov	r0, #0
   370b8:	b	36fcc <error@@Base+0x963c>
   370bc:	mov	r0, r7
   370c0:	bl	14128 <EVP_PKEY_get0_RSA@plt>
   370c4:	cmp	r0, #0
   370c8:	beq	36d90 <error@@Base+0x9400>
   370cc:	mov	r0, r7
   370d0:	bl	14128 <EVP_PKEY_get0_RSA@plt>
   370d4:	bl	14da0 <RSAPublicKey_dup@plt>
   370d8:	subs	r8, r0, #0
   370dc:	beq	370ec <error@@Base+0x975c>
   370e0:	ldr	r0, [sp, #20]
   370e4:	bl	14e54 <X509_free@plt>
   370e8:	b	36e20 <error@@Base+0x9490>
   370ec:	ldr	r0, [pc, #124]	; 37170 <error@@Base+0x97e0>
   370f0:	bl	2d990 <error@@Base>
   370f4:	ldr	r0, [sp, #20]
   370f8:	bl	14e54 <X509_free@plt>
   370fc:	b	36da0 <error@@Base+0x9410>
   37100:	ldr	r0, [pc, #108]	; 37174 <error@@Base+0x97e4>
   37104:	bl	2d990 <error@@Base>
   37108:	mvn	r0, #0
   3710c:	b	36fcc <error@@Base+0x963c>
   37110:	ldr	r0, [pc, #96]	; 37178 <error@@Base+0x97e8>
   37114:	bl	2bb40 <fputs@plt+0x16bb4>
   37118:	bl	14aac <__stack_chk_fail@plt>
   3711c:	ldr	r1, [pc, #88]	; 3717c <error@@Base+0x97ec>
   37120:	ldr	r0, [pc, #88]	; 37180 <error@@Base+0x97f0>
   37124:	bl	2bb40 <fputs@plt+0x16bb4>
   37128:	ldr	r1, [pc, #76]	; 3717c <error@@Base+0x97ec>
   3712c:	ldr	r0, [pc, #80]	; 37184 <error@@Base+0x97f4>
   37130:	bl	2bb40 <fputs@plt+0x16bb4>
   37134:	ldr	r1, [pc, #76]	; 37188 <error@@Base+0x97f8>
   37138:	ldr	r0, [pc, #76]	; 3718c <error@@Base+0x97fc>
   3713c:	bl	2bb40 <fputs@plt+0x16bb4>
   37140:	andeq	r4, r7, r0, asr #19
   37144:	andeq	r7, r4, r8, lsl #11
   37148:	andeq	r7, r4, ip, lsr #10
   3714c:	muleq	r4, r0, r6
   37150:	andeq	r6, r3, r8, lsl r7
   37154:	andeq	r6, r3, r0, ror r5
   37158:	andeq	r6, r3, ip, lsr #23
   3715c:	andeq	r7, r4, r8, ror #10
   37160:	strdeq	r7, [r4], -r8
   37164:	andeq	r7, r4, r8, ror r5
   37168:	andeq	r7, r4, ip, asr #10
   3716c:	andeq	r7, r4, r8, lsr #6
   37170:	andeq	r7, r4, ip, lsr #11
   37174:	andeq	r7, r4, ip, lsl #10
   37178:	andeq	r5, r4, r8, lsr #12
   3717c:	andeq	r7, r4, r0, asr r2
   37180:	ldrdeq	r7, [r4], -r8
   37184:	andeq	r7, r4, r0, asr #11
   37188:	andeq	r7, r4, r4, lsr r2
   3718c:	andeq	r7, r4, ip, asr r5
   37190:	ldr	r1, [pc, #20]	; 371ac <error@@Base+0x981c>
   37194:	ldr	r3, [pc, #20]	; 371b0 <error@@Base+0x9820>
   37198:	mov	r2, #0
   3719c:	str	r0, [r1]
   371a0:	strd	r2, [r3]
   371a4:	mov	r0, r2
   371a8:	bx	lr
   371ac:	andeq	r5, r7, r0, asr #13
   371b0:	andeq	r6, r7, r4, lsr #8
   371b4:	push	{r4, r5, r6, lr}
   371b8:	ldr	r5, [pc, #72]	; 37208 <error@@Base+0x9878>
   371bc:	ldr	r4, [r5]
   371c0:	cmp	r4, #0
   371c4:	popeq	{r4, r5, r6, pc}
   371c8:	ldr	r3, [r4, #108]	; 0x6c
   371cc:	ldr	r2, [r4, #112]	; 0x70
   371d0:	cmp	r3, #0
   371d4:	strne	r2, [r3, #112]	; 0x70
   371d8:	ldrne	r2, [r4, #112]	; 0x70
   371dc:	ldrne	r3, [r4, #108]	; 0x6c
   371e0:	streq	r2, [r5, #4]
   371e4:	mov	r0, r4
   371e8:	str	r3, [r2]
   371ec:	bl	36a68 <error@@Base+0x90d8>
   371f0:	mov	r0, r4
   371f4:	bl	36b3c <error@@Base+0x91ac>
   371f8:	ldr	r4, [r5]
   371fc:	cmp	r4, #0
   37200:	bne	371c8 <error@@Base+0x9838>
   37204:	pop	{r4, r5, r6, pc}
   37208:	andeq	r6, r7, r4, lsr #8
   3720c:	push	{r4, lr}
   37210:	bl	36578 <error@@Base+0x8be8>
   37214:	subs	r4, r0, #0
   37218:	beq	37258 <error@@Base+0x98c8>
   3721c:	ldr	r3, [r4, #108]	; 0x6c
   37220:	ldr	r2, [r4, #112]	; 0x70
   37224:	cmp	r3, #0
   37228:	strne	r2, [r3, #112]	; 0x70
   3722c:	ldreq	r1, [pc, #44]	; 37260 <error@@Base+0x98d0>
   37230:	ldrne	r2, [r4, #112]	; 0x70
   37234:	ldrne	r3, [r4, #108]	; 0x6c
   37238:	streq	r2, [r1, #4]
   3723c:	mov	r0, r4
   37240:	str	r3, [r2]
   37244:	bl	36a68 <error@@Base+0x90d8>
   37248:	mov	r0, r4
   3724c:	bl	36b3c <error@@Base+0x91ac>
   37250:	mov	r0, #0
   37254:	pop	{r4, pc}
   37258:	mvn	r0, #0
   3725c:	pop	{r4, pc}
   37260:	andeq	r6, r7, r4, lsr #8
   37264:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37268:	mov	fp, r2
   3726c:	ldr	r6, [pc, #1476]	; 37838 <error@@Base+0x9ea8>
   37270:	sub	sp, sp, #164	; 0xa4
   37274:	mov	r3, #0
   37278:	ldr	r2, [r6]
   3727c:	str	r3, [fp]
   37280:	str	r1, [sp, #20]
   37284:	str	r2, [sp, #156]	; 0x9c
   37288:	str	r3, [sp, #48]	; 0x30
   3728c:	mov	r5, r0
   37290:	bl	36578 <error@@Base+0x8be8>
   37294:	cmp	r0, #0
   37298:	beq	372cc <error@@Base+0x993c>
   3729c:	mov	r2, r5
   372a0:	ldr	r1, [pc, #1428]	; 3783c <error@@Base+0x9eac>
   372a4:	ldr	r0, [pc, #1428]	; 37840 <error@@Base+0x9eb0>
   372a8:	bl	2dad4 <error@@Base+0x144>
   372ac:	mvn	r3, #0
   372b0:	ldr	r1, [sp, #156]	; 0x9c
   372b4:	ldr	r2, [r6]
   372b8:	mov	r0, r3
   372bc:	cmp	r1, r2
   372c0:	bne	37834 <error@@Base+0x9ea4>
   372c4:	add	sp, sp, #164	; 0xa4
   372c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   372cc:	mov	r1, #2
   372d0:	mov	r0, r5
   372d4:	bl	14488 <dlopen@plt>
   372d8:	subs	r3, r0, #0
   372dc:	str	r3, [sp, #24]
   372e0:	beq	37690 <error@@Base+0x9d00>
   372e4:	ldr	r1, [pc, #1368]	; 37844 <error@@Base+0x9eb4>
   372e8:	bl	14f2c <dlsym@plt>
   372ec:	subs	r7, r0, #0
   372f0:	beq	376ac <error@@Base+0x9d1c>
   372f4:	mov	r1, #116	; 0x74
   372f8:	mov	r0, #1
   372fc:	bl	2fc18 <error@@Base+0x2288>
   37300:	mov	r4, r0
   37304:	mov	r0, r5
   37308:	bl	2fcc8 <error@@Base+0x2338>
   3730c:	ldr	r3, [sp, #24]
   37310:	stm	r4, {r0, r3}
   37314:	add	r0, sp, #48	; 0x30
   37318:	blx	r7
   3731c:	subs	r2, r0, #0
   37320:	bne	37720 <error@@Base+0x9d90>
   37324:	ldr	r3, [sp, #48]	; 0x30
   37328:	str	r3, [r4, #8]
   3732c:	ldr	r3, [r3, #4]
   37330:	blx	r3
   37334:	subs	r2, r0, #0
   37338:	bne	37730 <error@@Base+0x9da0>
   3733c:	ldr	r3, [sp, #48]	; 0x30
   37340:	add	r0, r4, #12
   37344:	ldr	r3, [r3, #12]
   37348:	blx	r3
   3734c:	subs	r8, r0, #0
   37350:	bne	376cc <error@@Base+0x9d3c>
   37354:	add	r9, r4, #14
   37358:	add	r7, r4, #52	; 0x34
   3735c:	mov	r0, r9
   37360:	mov	r1, #32
   37364:	bl	365e4 <error@@Base+0x8c54>
   37368:	mov	r0, r7
   3736c:	mov	r1, #32
   37370:	bl	365e4 <error@@Base+0x8c54>
   37374:	ldrb	r1, [r4, #85]	; 0x55
   37378:	ldrb	r3, [r4, #12]
   3737c:	mov	r2, r9
   37380:	str	r1, [sp, #12]
   37384:	ldrb	r1, [r4, #84]	; 0x54
   37388:	str	r7, [sp, #4]
   3738c:	ldr	r0, [pc, #1204]	; 37848 <error@@Base+0x9eb8>
   37390:	str	r1, [sp, #8]
   37394:	ldrb	ip, [r4, #13]
   37398:	mov	r1, r5
   3739c:	add	r7, r4, #88	; 0x58
   373a0:	str	ip, [sp]
   373a4:	bl	2dad4 <error@@Base+0x144>
   373a8:	ldr	r3, [sp, #48]	; 0x30
   373ac:	mov	r1, r8
   373b0:	mov	r2, r7
   373b4:	ldr	r3, [r3, #20]
   373b8:	mov	r0, #1
   373bc:	blx	r3
   373c0:	subs	r1, r0, #0
   373c4:	bne	377dc <error@@Base+0x9e4c>
   373c8:	ldr	r0, [r4, #88]	; 0x58
   373cc:	cmp	r0, #0
   373d0:	beq	377c8 <error@@Base+0x9e38>
   373d4:	mov	r1, #4
   373d8:	bl	2fc18 <error@@Base+0x2288>
   373dc:	ldr	r3, [sp, #48]	; 0x30
   373e0:	mov	r2, r7
   373e4:	str	r0, [r4, #92]	; 0x5c
   373e8:	mov	r1, r0
   373ec:	ldr	r3, [r3, #20]
   373f0:	mov	r0, #1
   373f4:	blx	r3
   373f8:	subs	r7, r0, #0
   373fc:	bne	37740 <error@@Base+0x9db0>
   37400:	mov	r1, #168	; 0xa8
   37404:	ldr	r0, [r4, #88]	; 0x58
   37408:	bl	2fc18 <error@@Base+0x2288>
   3740c:	ldr	r2, [r4, #88]	; 0x58
   37410:	mov	r3, #1
   37414:	cmp	r2, #0
   37418:	str	r7, [sp, #44]	; 0x2c
   3741c:	str	r3, [r4, #100]	; 0x64
   37420:	str	r0, [r4, #96]	; 0x60
   37424:	beq	377e8 <error@@Base+0x9e58>
   37428:	mov	sl, #0
   3742c:	str	fp, [sp, #36]	; 0x24
   37430:	mov	r3, r0
   37434:	str	r5, [sp, #32]
   37438:	mov	fp, sl
   3743c:	b	3759c <error@@Base+0x9c0c>
   37440:	ldrb	r3, [r1]
   37444:	cmp	r3, #0
   37448:	beq	377fc <error@@Base+0x9e6c>
   3744c:	ldr	r2, [r4, #92]	; 0x5c
   37450:	ldr	r3, [sp, #28]
   37454:	lsl	r1, r7, #2
   37458:	add	r5, sp, #56	; 0x38
   3745c:	ldr	r0, [r2, r1]
   37460:	str	r5, [sp]
   37464:	mov	r2, r3
   37468:	mov	r1, #6
   3746c:	ldr	r9, [r8, #52]	; 0x34
   37470:	blx	r9
   37474:	cmp	r0, #0
   37478:	bne	37680 <error@@Base+0x9cf0>
   3747c:	ldr	sl, [sp, #20]
   37480:	mov	r0, sl
   37484:	bl	14710 <strlen@plt>
   37488:	ldr	r9, [r8, #76]	; 0x4c
   3748c:	mov	r2, sl
   37490:	mov	r1, #1
   37494:	mov	r3, r0
   37498:	ldr	r0, [sp, #56]	; 0x38
   3749c:	blx	r9
   374a0:	bics	r3, r0, #256	; 0x100
   374a4:	bne	37808 <error@@Base+0x9e78>
   374a8:	ldr	r3, [r4, #96]	; 0x60
   374ac:	mov	r2, #1
   374b0:	add	r3, r3, fp
   374b4:	str	r2, [r3, #164]	; 0xa4
   374b8:	ldr	ip, [pc, #908]	; 3784c <error@@Base+0x9ebc>
   374bc:	add	r8, sp, #84	; 0x54
   374c0:	ldr	lr, [r4, #96]	; 0x60
   374c4:	ldm	ip!, {r0, r1, r2, r3}
   374c8:	add	lr, lr, fp
   374cc:	ldr	r9, [sp, #56]	; 0x38
   374d0:	mov	sl, #2
   374d4:	stmia	r8!, {r0, r1, r2, r3}
   374d8:	ldm	ip!, {r0, r1, r2, r3}
   374dc:	str	r9, [lr, #160]	; 0xa0
   374e0:	mov	r9, #1
   374e4:	stmia	r8!, {r0, r1, r2, r3}
   374e8:	add	lr, sp, #120	; 0x78
   374ec:	ldr	r3, [ip], #4
   374f0:	str	r9, [sp, #56]	; 0x38
   374f4:	str	r3, [r8]
   374f8:	ldm	ip!, {r0, r1, r2, r3}
   374fc:	mov	r8, #0
   37500:	mov	r9, #4
   37504:	str	sl, [sp, #52]	; 0x34
   37508:	str	r8, [sp, #60]	; 0x3c
   3750c:	str	r8, [sp, #72]	; 0x48
   37510:	str	r9, [sp, #68]	; 0x44
   37514:	str	r9, [sp, #80]	; 0x50
   37518:	stmia	lr!, {r0, r1, r2, r3}
   3751c:	add	sl, sp, #44	; 0x2c
   37520:	ldm	ip!, {r0, r1, r2, r3}
   37524:	add	r8, sp, #52	; 0x34
   37528:	ldr	r9, [sp, #36]	; 0x24
   3752c:	str	sl, [sp, #4]
   37530:	ldr	ip, [ip]
   37534:	str	r9, [sp]
   37538:	stmia	lr!, {r0, r1, r2, r3}
   3753c:	add	r3, sp, #84	; 0x54
   37540:	add	r2, sp, #60	; 0x3c
   37544:	mov	r1, r7
   37548:	mov	r0, r4
   3754c:	str	ip, [lr]
   37550:	str	r5, [sp, #76]	; 0x4c
   37554:	str	r8, [sp, #64]	; 0x40
   37558:	bl	36c18 <error@@Base+0x9288>
   3755c:	cmp	r0, #0
   37560:	blt	37584 <error@@Base+0x9bf4>
   37564:	add	r3, sp, #44	; 0x2c
   37568:	str	r3, [sp, #4]
   3756c:	str	r9, [sp]
   37570:	add	r3, sp, #120	; 0x78
   37574:	add	r2, sp, #72	; 0x48
   37578:	mov	r1, r7
   3757c:	mov	r0, r4
   37580:	bl	36c18 <error@@Base+0x9288>
   37584:	ldr	r3, [r4, #88]	; 0x58
   37588:	add	r7, r7, #1
   3758c:	cmp	r3, r7
   37590:	add	fp, fp, #168	; 0xa8
   37594:	bls	37780 <error@@Base+0x9df0>
   37598:	ldr	r3, [r4, #96]	; 0x60
   3759c:	ldr	r0, [r4, #92]	; 0x5c
   375a0:	ldr	r2, [sp, #48]	; 0x30
   375a4:	add	sl, r3, fp
   375a8:	mov	r1, sl
   375ac:	ldr	r0, [r0, r7, lsl #2]
   375b0:	ldr	r2, [r2, #28]
   375b4:	blx	r2
   375b8:	subs	r3, r0, #0
   375bc:	str	r3, [sp, #28]
   375c0:	bne	3776c <error@@Base+0x9ddc>
   375c4:	ldr	r2, [sl, #96]	; 0x60
   375c8:	tst	r2, #1024	; 0x400
   375cc:	beq	37754 <error@@Base+0x9dc4>
   375d0:	mov	r1, #32
   375d4:	add	r9, sl, r1
   375d8:	mov	r0, sl
   375dc:	bl	365e4 <error@@Base+0x8c54>
   375e0:	add	r5, sl, #64	; 0x40
   375e4:	mov	r0, r9
   375e8:	mov	r1, #32
   375ec:	bl	365e4 <error@@Base+0x8c54>
   375f0:	add	r8, sl, #80	; 0x50
   375f4:	mov	r0, r5
   375f8:	mov	r1, #16
   375fc:	bl	365e4 <error@@Base+0x8c54>
   37600:	mov	r0, r8
   37604:	mov	r1, #16
   37608:	bl	365e4 <error@@Base+0x8c54>
   3760c:	ldr	r2, [sl, #96]	; 0x60
   37610:	mov	r3, sl
   37614:	str	r2, [sp, #12]
   37618:	stmib	sp, {r5, r8}
   3761c:	mov	r2, r7
   37620:	ldr	r1, [sp, #32]
   37624:	str	r9, [sp]
   37628:	ldr	r0, [pc, #544]	; 37850 <error@@Base+0x9ec0>
   3762c:	bl	2dad4 <error@@Base+0x144>
   37630:	ldr	r2, [r4, #96]	; 0x60
   37634:	ldr	r1, [sp, #20]
   37638:	add	r2, r2, fp
   3763c:	adds	r3, r1, #0
   37640:	ldr	r2, [r2, #96]	; 0x60
   37644:	movne	r3, #1
   37648:	ldr	r8, [r4, #8]
   3764c:	ands	r3, r3, r2, lsr #2
   37650:	bne	37440 <error@@Base+0x9ab0>
   37654:	ldr	r2, [r4, #92]	; 0x5c
   37658:	lsl	r1, r7, #2
   3765c:	add	r5, sp, #56	; 0x38
   37660:	ldr	r0, [r2, r1]
   37664:	str	r5, [sp]
   37668:	mov	r2, r3
   3766c:	mov	r1, #6
   37670:	ldr	r8, [r8, #52]	; 0x34
   37674:	blx	r8
   37678:	cmp	r0, #0
   3767c:	beq	374b8 <error@@Base+0x9b28>
   37680:	mov	r1, r0
   37684:	ldr	r0, [pc, #456]	; 37854 <error@@Base+0x9ec4>
   37688:	bl	2d990 <error@@Base>
   3768c:	b	37584 <error@@Base+0x9bf4>
   37690:	bl	14b00 <dlerror@plt>
   37694:	mov	r1, r5
   37698:	mov	r2, r0
   3769c:	ldr	r0, [pc, #436]	; 37858 <error@@Base+0x9ec8>
   376a0:	bl	2d990 <error@@Base>
   376a4:	mvn	r3, #0
   376a8:	b	372b0 <error@@Base+0x9920>
   376ac:	bl	14b00 <dlerror@plt>
   376b0:	mov	r1, r0
   376b4:	ldr	r0, [pc, #416]	; 3785c <error@@Base+0x9ecc>
   376b8:	bl	2d990 <error@@Base>
   376bc:	ldr	r0, [sp, #24]
   376c0:	bl	1432c <dlclose@plt>
   376c4:	mvn	r3, #0
   376c8:	b	372b0 <error@@Base+0x9920>
   376cc:	mov	r2, r8
   376d0:	mov	r1, r5
   376d4:	ldr	r0, [pc, #388]	; 37860 <error@@Base+0x9ed0>
   376d8:	bl	2d990 <error@@Base>
   376dc:	ldr	r3, [sp, #48]	; 0x30
   376e0:	mov	r0, #0
   376e4:	ldr	r3, [r3, #8]
   376e8:	blx	r3
   376ec:	subs	r2, r0, #0
   376f0:	bne	37710 <error@@Base+0x9d80>
   376f4:	ldr	r0, [r4, #92]	; 0x5c
   376f8:	bl	14548 <free@plt>
   376fc:	ldr	r0, [r4, #96]	; 0x60
   37700:	bl	14548 <free@plt>
   37704:	mov	r0, r4
   37708:	bl	14548 <free@plt>
   3770c:	b	376bc <error@@Base+0x9d2c>
   37710:	mov	r1, r5
   37714:	ldr	r0, [pc, #328]	; 37864 <error@@Base+0x9ed4>
   37718:	bl	2d990 <error@@Base>
   3771c:	b	376f4 <error@@Base+0x9d64>
   37720:	mov	r1, r5
   37724:	ldr	r0, [pc, #316]	; 37868 <error@@Base+0x9ed8>
   37728:	bl	2d990 <error@@Base>
   3772c:	b	376f4 <error@@Base+0x9d64>
   37730:	mov	r1, r5
   37734:	ldr	r0, [pc, #304]	; 3786c <error@@Base+0x9edc>
   37738:	bl	2d990 <error@@Base>
   3773c:	b	376f4 <error@@Base+0x9d64>
   37740:	mov	r2, r7
   37744:	mov	r1, r5
   37748:	ldr	r0, [pc, #288]	; 37870 <error@@Base+0x9ee0>
   3774c:	bl	2d990 <error@@Base>
   37750:	b	376dc <error@@Base+0x9d4c>
   37754:	mov	r3, r7
   37758:	ldr	r2, [sp, #32]
   3775c:	ldr	r1, [pc, #216]	; 3783c <error@@Base+0x9eac>
   37760:	ldr	r0, [pc, #268]	; 37874 <error@@Base+0x9ee4>
   37764:	bl	2db2c <error@@Base+0x19c>
   37768:	b	37584 <error@@Base+0x9bf4>
   3776c:	mov	r2, r7
   37770:	ldr	r1, [sp, #32]
   37774:	ldr	r0, [pc, #252]	; 37878 <error@@Base+0x9ee8>
   37778:	bl	2d990 <error@@Base>
   3777c:	b	37584 <error@@Base+0x9bf4>
   37780:	ldr	r3, [sp, #44]	; 0x2c
   37784:	ldr	r5, [sp, #32]
   37788:	cmp	r3, #0
   3778c:	ble	377e8 <error@@Base+0x9e58>
   37790:	ldr	r3, [pc, #228]	; 3787c <error@@Base+0x9eec>
   37794:	mov	r2, #0
   37798:	str	r2, [r4, #108]	; 0x6c
   3779c:	ldr	r2, [r3, #4]
   377a0:	add	ip, r4, #108	; 0x6c
   377a4:	str	r2, [r4, #112]	; 0x70
   377a8:	mov	r1, #1
   377ac:	str	r4, [r2]
   377b0:	str	ip, [r3, #4]
   377b4:	ldr	r0, [r4, #104]	; 0x68
   377b8:	bl	416ac <mkdtemp@@Base+0x22fc>
   377bc:	ldr	r3, [sp, #44]	; 0x2c
   377c0:	str	r0, [r4, #104]	; 0x68
   377c4:	b	372b0 <error@@Base+0x9920>
   377c8:	mov	r2, r5
   377cc:	ldr	r1, [pc, #104]	; 3783c <error@@Base+0x9eac>
   377d0:	ldr	r0, [pc, #168]	; 37880 <error@@Base+0x9ef0>
   377d4:	bl	2dad4 <error@@Base+0x144>
   377d8:	b	376dc <error@@Base+0x9d4c>
   377dc:	ldr	r0, [pc, #160]	; 37884 <error@@Base+0x9ef4>
   377e0:	bl	2d990 <error@@Base>
   377e4:	b	376dc <error@@Base+0x9d4c>
   377e8:	mov	r2, r5
   377ec:	ldr	r1, [pc, #72]	; 3783c <error@@Base+0x9eac>
   377f0:	ldr	r0, [pc, #144]	; 37888 <error@@Base+0x9ef8>
   377f4:	bl	2dad4 <error@@Base+0x144>
   377f8:	b	376dc <error@@Base+0x9d4c>
   377fc:	ldr	r0, [pc, #136]	; 3788c <error@@Base+0x9efc>
   37800:	bl	2d990 <error@@Base>
   37804:	b	37584 <error@@Base+0x9bf4>
   37808:	mov	r1, r0
   3780c:	ldr	r0, [pc, #124]	; 37890 <error@@Base+0x9f00>
   37810:	bl	2d990 <error@@Base>
   37814:	ldr	r3, [r8, #56]	; 0x38
   37818:	ldr	r0, [sp, #56]	; 0x38
   3781c:	blx	r3
   37820:	subs	r1, r0, #0
   37824:	beq	37584 <error@@Base+0x9bf4>
   37828:	ldr	r0, [pc, #100]	; 37894 <error@@Base+0x9f04>
   3782c:	bl	2d990 <error@@Base>
   37830:	b	37584 <error@@Base+0x9bf4>
   37834:	bl	14aac <__stack_chk_fail@plt>
   37838:	andeq	r4, r7, r0, asr #19
   3783c:	andeq	r7, r4, r0, ror #4
   37840:	andeq	r7, r4, r8, lsl #12
   37844:	andeq	r7, r4, r4, asr #12
   37848:	andeq	r7, r4, r0, lsl #14
   3784c:	andeq	r7, r4, r4, ror r2
   37850:	andeq	r7, r4, r0, asr #16
   37854:	andeq	r7, r4, r8, lsr #17
   37858:	andeq	r7, r4, ip, lsr #12
   3785c:	andeq	r7, r4, r8, asr r6
   37860:	ldrdeq	r7, [r4], -r8
   37864:	andeq	r7, r4, r8, ror #17
   37868:	andeq	r7, r4, ip, ror r6
   3786c:	andeq	r7, r4, ip, lsr #13
   37870:	andeq	r7, r4, r4, lsr #15
   37874:	andeq	r7, r4, r4, lsl #16
   37878:	ldrdeq	r7, [r4], -r0
   3787c:	andeq	r6, r7, r4, lsr #8
   37880:	andeq	r7, r4, r0, lsl #15
   37884:	andeq	r7, r4, r4, ror #14
   37888:	andeq	r7, r4, r4, asr #17
   3788c:	muleq	r4, r8, r8
   37890:	strdeq	r7, [r4], -ip
   37894:	andeq	r7, r4, r8, lsl #9
   37898:	cmp	r1, #64	; 0x40
   3789c:	push	{r4, r5, r6, r7, lr}
   378a0:	sub	sp, sp, #12
   378a4:	bne	37960 <error@@Base+0x9fd0>
   378a8:	mov	r5, r0
   378ac:	mov	r1, #8
   378b0:	mov	r0, #1
   378b4:	bl	14314 <calloc@plt>
   378b8:	subs	r4, r0, #0
   378bc:	beq	37960 <error@@Base+0x9fd0>
   378c0:	bl	14938 <EVP_CIPHER_CTX_new@plt>
   378c4:	cmp	r0, #0
   378c8:	str	r0, [r4]
   378cc:	beq	37948 <error@@Base+0x9fb8>
   378d0:	bl	14938 <EVP_CIPHER_CTX_new@plt>
   378d4:	cmp	r0, #0
   378d8:	str	r0, [r4, #4]
   378dc:	beq	37944 <error@@Base+0x9fb4>
   378e0:	ldr	r7, [r4]
   378e4:	bl	14908 <EVP_chacha20@plt>
   378e8:	mov	r6, #1
   378ec:	str	r6, [sp]
   378f0:	mov	r3, #0
   378f4:	mov	r2, r5
   378f8:	mov	r1, r0
   378fc:	mov	r0, r7
   37900:	bl	14134 <EVP_CipherInit@plt>
   37904:	cmp	r0, #0
   37908:	beq	37944 <error@@Base+0x9fb4>
   3790c:	ldr	r7, [r4, #4]
   37910:	bl	14908 <EVP_chacha20@plt>
   37914:	str	r6, [sp]
   37918:	add	r2, r5, #32
   3791c:	mov	r3, #0
   37920:	mov	r1, r0
   37924:	mov	r0, r7
   37928:	bl	14134 <EVP_CipherInit@plt>
   3792c:	cmp	r0, #0
   37930:	beq	37944 <error@@Base+0x9fb4>
   37934:	ldr	r0, [r4, #4]
   37938:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   3793c:	cmp	r0, #16
   37940:	beq	37964 <error@@Base+0x9fd4>
   37944:	ldr	r0, [r4]
   37948:	bl	14bd8 <EVP_CIPHER_CTX_free@plt>
   3794c:	ldr	r0, [r4, #4]
   37950:	bl	14bd8 <EVP_CIPHER_CTX_free@plt>
   37954:	mov	r0, r4
   37958:	mov	r1, #8
   3795c:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   37960:	mov	r4, #0
   37964:	mov	r0, r4
   37968:	add	sp, sp, #12
   3796c:	pop	{r4, r5, r6, r7, pc}
   37970:	push	{r4, lr}
   37974:	subs	r4, r0, #0
   37978:	popeq	{r4, pc}
   3797c:	ldr	r0, [r4]
   37980:	bl	14bd8 <EVP_CIPHER_CTX_free@plt>
   37984:	ldr	r0, [r4, #4]
   37988:	bl	14bd8 <EVP_CIPHER_CTX_free@plt>
   3798c:	mov	r0, r4
   37990:	mov	r1, #8
   37994:	pop	{r4, lr}
   37998:	b	3e3a0 <__b64_pton@@Base+0x19b0>
   3799c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   379a0:	mov	r4, #0
   379a4:	ldr	sl, [pc, #480]	; 37b8c <error@@Base+0xa1fc>
   379a8:	sub	sp, sp, #84	; 0x54
   379ac:	rev	lr, r1
   379b0:	ldr	ip, [sl]
   379b4:	mov	r5, r0
   379b8:	mov	r1, r4
   379bc:	mov	r9, r2
   379c0:	add	r0, sp, #44	; 0x2c
   379c4:	mov	r2, #32
   379c8:	str	lr, [sp, #24]
   379cc:	mov	r8, r3
   379d0:	str	ip, [sp, #76]	; 0x4c
   379d4:	str	r4, [sp, #16]
   379d8:	str	r4, [sp, #12]
   379dc:	str	r4, [sp, #20]
   379e0:	ldr	r6, [sp, #124]	; 0x7c
   379e4:	ldr	r7, [sp, #132]	; 0x84
   379e8:	bl	14368 <memset@plt>
   379ec:	mov	ip, #1
   379f0:	ldr	r0, [r5]
   379f4:	add	r3, sp, #12
   379f8:	mov	r2, r4
   379fc:	mov	r1, r4
   37a00:	str	ip, [sp]
   37a04:	bl	14134 <EVP_CipherInit@plt>
   37a08:	cmp	r0, r4
   37a0c:	beq	37b80 <error@@Base+0xa1f0>
   37a10:	add	r2, sp, #44	; 0x2c
   37a14:	mov	r3, #32
   37a18:	mov	r1, r2
   37a1c:	ldr	r0, [r5]
   37a20:	bl	14c5c <EVP_Cipher@plt>
   37a24:	cmp	r0, #0
   37a28:	blt	37b80 <error@@Base+0xa1f0>
   37a2c:	cmp	r7, #0
   37a30:	beq	37b20 <error@@Base+0xa190>
   37a34:	add	r4, sp, #28
   37a38:	cmp	r6, #0
   37a3c:	bne	37ad8 <error@@Base+0xa148>
   37a40:	mov	ip, #1
   37a44:	mov	r2, #0
   37a48:	str	ip, [sp]
   37a4c:	mov	r1, r2
   37a50:	add	r3, sp, #12
   37a54:	ldr	r0, [r5]
   37a58:	strb	ip, [sp, #12]
   37a5c:	bl	14134 <EVP_CipherInit@plt>
   37a60:	cmp	r0, #0
   37a64:	beq	37b18 <error@@Base+0xa188>
   37a68:	add	r2, r8, r6
   37a6c:	ldr	r0, [r5]
   37a70:	ldr	r3, [sp, #120]	; 0x78
   37a74:	add	r1, r9, r6
   37a78:	bl	14c5c <EVP_Cipher@plt>
   37a7c:	cmp	r0, #0
   37a80:	blt	37b18 <error@@Base+0xa188>
   37a84:	cmp	r7, #0
   37a88:	bne	37b60 <error@@Base+0xa1d0>
   37a8c:	mov	r2, #16
   37a90:	mov	r1, r2
   37a94:	mov	r0, r4
   37a98:	bl	1483c <__explicit_bzero_chk@plt>
   37a9c:	mov	r2, #16
   37aa0:	mov	r1, r2
   37aa4:	add	r0, sp, #12
   37aa8:	bl	1483c <__explicit_bzero_chk@plt>
   37aac:	mov	r2, #32
   37ab0:	add	r0, sp, #44	; 0x2c
   37ab4:	mov	r1, r2
   37ab8:	bl	1483c <__explicit_bzero_chk@plt>
   37abc:	ldr	r2, [sp, #76]	; 0x4c
   37ac0:	ldr	r3, [sl]
   37ac4:	mov	r0, r7
   37ac8:	cmp	r2, r3
   37acc:	bne	37b88 <error@@Base+0xa1f8>
   37ad0:	add	sp, sp, #84	; 0x54
   37ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ad8:	mov	r3, #1
   37adc:	mov	r2, #0
   37ae0:	str	r3, [sp]
   37ae4:	mov	r1, r2
   37ae8:	add	r3, sp, #12
   37aec:	ldr	r0, [r5, #4]
   37af0:	bl	14134 <EVP_CipherInit@plt>
   37af4:	cmp	r0, #0
   37af8:	beq	37b18 <error@@Base+0xa188>
   37afc:	mov	r3, r6
   37b00:	mov	r2, r8
   37b04:	mov	r1, r9
   37b08:	ldr	r0, [r5, #4]
   37b0c:	bl	14c5c <EVP_Cipher@plt>
   37b10:	cmp	r0, #0
   37b14:	bge	37a40 <error@@Base+0xa0b0>
   37b18:	mvn	r7, #21
   37b1c:	b	37a8c <error@@Base+0xa0fc>
   37b20:	ldr	r3, [sp, #120]	; 0x78
   37b24:	add	r4, sp, #28
   37b28:	add	r2, r6, r3
   37b2c:	add	fp, r8, r2
   37b30:	mov	r0, r4
   37b34:	add	r3, sp, #44	; 0x2c
   37b38:	mov	r1, r8
   37b3c:	bl	38df8 <error@@Base+0xb468>
   37b40:	mov	r1, fp
   37b44:	mov	r0, r4
   37b48:	mov	r2, #16
   37b4c:	bl	40344 <mkdtemp@@Base+0xf94>
   37b50:	cmp	r0, #0
   37b54:	beq	37a38 <error@@Base+0xa0a8>
   37b58:	mvn	r7, #29
   37b5c:	b	37a8c <error@@Base+0xa0fc>
   37b60:	ldr	r3, [sp, #120]	; 0x78
   37b64:	mov	r1, r9
   37b68:	add	r2, r6, r3
   37b6c:	add	r0, r9, r2
   37b70:	add	r3, sp, #44	; 0x2c
   37b74:	bl	38df8 <error@@Base+0xb468>
   37b78:	mov	r7, #0
   37b7c:	b	37a8c <error@@Base+0xa0fc>
   37b80:	add	r4, sp, #28
   37b84:	b	37b18 <error@@Base+0xa188>
   37b88:	bl	14aac <__stack_chk_fail@plt>
   37b8c:	andeq	r4, r7, r0, asr #19
   37b90:	push	{r4, r5, r6, r7, r8, lr}
   37b94:	sub	sp, sp, #32
   37b98:	ldr	r5, [pc, #172]	; 37c4c <error@@Base+0xa2bc>
   37b9c:	ldr	ip, [sp, #56]	; 0x38
   37ba0:	mov	r7, r0
   37ba4:	ldr	r0, [r5]
   37ba8:	cmp	ip, #3
   37bac:	str	r0, [sp, #28]
   37bb0:	bls	37c40 <error@@Base+0xa2b0>
   37bb4:	mov	r4, #0
   37bb8:	rev	r0, r2
   37bbc:	str	r4, [sp]
   37bc0:	str	r0, [sp, #24]
   37bc4:	mov	r6, r1
   37bc8:	mov	r8, r3
   37bcc:	mov	r2, r4
   37bd0:	add	r3, sp, #12
   37bd4:	mov	r1, r4
   37bd8:	ldr	r0, [r7, #4]
   37bdc:	str	r4, [sp, #16]
   37be0:	str	r4, [sp, #12]
   37be4:	str	r4, [sp, #20]
   37be8:	bl	14134 <EVP_CipherInit@plt>
   37bec:	cmp	r0, r4
   37bf0:	beq	37c38 <error@@Base+0xa2a8>
   37bf4:	mov	r2, r8
   37bf8:	ldr	r0, [r7, #4]
   37bfc:	mov	r3, #4
   37c00:	add	r1, sp, #8
   37c04:	bl	14c5c <EVP_Cipher@plt>
   37c08:	cmp	r0, #0
   37c0c:	blt	37c38 <error@@Base+0xa2a8>
   37c10:	ldr	r3, [sp, #8]
   37c14:	mov	r0, r4
   37c18:	rev	r3, r3
   37c1c:	str	r3, [r6]
   37c20:	ldr	r2, [sp, #28]
   37c24:	ldr	r3, [r5]
   37c28:	cmp	r2, r3
   37c2c:	bne	37c48 <error@@Base+0xa2b8>
   37c30:	add	sp, sp, #32
   37c34:	pop	{r4, r5, r6, r7, r8, pc}
   37c38:	mvn	r0, #21
   37c3c:	b	37c20 <error@@Base+0xa290>
   37c40:	mvn	r0, #2
   37c44:	b	37c20 <error@@Base+0xa290>
   37c48:	bl	14aac <__stack_chk_fail@plt>
   37c4c:	andeq	r4, r7, r0, asr #19
   37c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37c54:	sub	sp, sp, #52	; 0x34
   37c58:	ldr	r7, [pc, #428]	; 37e0c <error@@Base+0xa47c>
   37c5c:	subs	ip, r2, #0
   37c60:	str	r3, [sp, #20]
   37c64:	movne	r3, #0
   37c68:	ldr	r2, [r7]
   37c6c:	strne	r3, [ip]
   37c70:	cmp	r1, #0
   37c74:	movne	r3, #0
   37c78:	strne	r3, [r1]
   37c7c:	cmp	r0, #0
   37c80:	str	ip, [sp, #28]
   37c84:	mov	r6, r0
   37c88:	mov	fp, r1
   37c8c:	str	r2, [sp, #44]	; 0x2c
   37c90:	ldr	r5, [sp, #88]	; 0x58
   37c94:	beq	37df8 <error@@Base+0xa468>
   37c98:	ldr	r0, [r0]
   37c9c:	bl	1d564 <fputs@plt+0x85d8>
   37ca0:	cmp	r0, #3
   37ca4:	bne	37df8 <error@@Base+0xa468>
   37ca8:	ldr	r4, [pc, #352]	; 37e10 <error@@Base+0xa480>
   37cac:	ldr	r3, [r6, #24]
   37cb0:	cmp	r5, r4
   37cb4:	movls	r4, #0
   37cb8:	movhi	r4, #1
   37cbc:	cmp	r3, #0
   37cc0:	moveq	r4, #1
   37cc4:	cmp	r4, #0
   37cc8:	str	r3, [sp, #24]
   37ccc:	bne	37df8 <error@@Base+0xa468>
   37cd0:	add	r6, r5, #64	; 0x40
   37cd4:	mov	r0, r6
   37cd8:	str	r4, [sp, #36]	; 0x24
   37cdc:	str	r6, [sp, #32]
   37ce0:	bl	14a7c <malloc@plt>
   37ce4:	subs	sl, r0, #0
   37ce8:	beq	37e00 <error@@Base+0xa470>
   37cec:	ldr	r3, [sp, #24]
   37cf0:	mov	r8, r5
   37cf4:	mov	r9, #0
   37cf8:	str	r3, [sp, #8]
   37cfc:	ldr	r2, [sp, #20]
   37d00:	strd	r8, [sp]
   37d04:	add	r1, sp, #32
   37d08:	bl	38830 <error@@Base+0xaea0>
   37d0c:	cmp	r0, #0
   37d10:	bne	37d28 <error@@Base+0xa398>
   37d14:	ldrd	r2, [sp, #32]
   37d18:	cmp	r9, r3
   37d1c:	cmpeq	r5, r2
   37d20:	movcs	r4, r0
   37d24:	bcc	37d68 <error@@Base+0xa3d8>
   37d28:	mvn	r8, #9
   37d2c:	mov	r0, r4
   37d30:	bl	1bb5c <fputs@plt+0x6bd0>
   37d34:	mov	r0, sl
   37d38:	mov	r1, r6
   37d3c:	mvn	r2, #0
   37d40:	bl	1483c <__explicit_bzero_chk@plt>
   37d44:	mov	r0, sl
   37d48:	bl	14548 <free@plt>
   37d4c:	ldr	r2, [sp, #44]	; 0x2c
   37d50:	ldr	r3, [r7]
   37d54:	mov	r0, r8
   37d58:	cmp	r2, r3
   37d5c:	bne	37e08 <error@@Base+0xa478>
   37d60:	add	sp, sp, #52	; 0x34
   37d64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37d68:	bl	1b974 <fputs@plt+0x69e8>
   37d6c:	subs	r4, r0, #0
   37d70:	beq	37df0 <error@@Base+0xa460>
   37d74:	ldr	r1, [pc, #152]	; 37e14 <error@@Base+0xa484>
   37d78:	bl	24620 <fputs@plt+0xf694>
   37d7c:	subs	r8, r0, #0
   37d80:	bne	37d2c <error@@Base+0xa39c>
   37d84:	ldr	r2, [sp, #32]
   37d88:	mov	r1, sl
   37d8c:	sub	r2, r2, r5
   37d90:	mov	r0, r4
   37d94:	bl	2456c <fputs@plt+0xf5e0>
   37d98:	subs	r8, r0, #0
   37d9c:	bne	37d2c <error@@Base+0xa39c>
   37da0:	mov	r0, r4
   37da4:	bl	1c04c <fputs@plt+0x70c0>
   37da8:	cmp	fp, #0
   37dac:	mov	r5, r0
   37db0:	beq	37de0 <error@@Base+0xa450>
   37db4:	bl	14a7c <malloc@plt>
   37db8:	cmp	r0, #0
   37dbc:	mov	r9, r0
   37dc0:	str	r0, [fp]
   37dc4:	beq	37df0 <error@@Base+0xa460>
   37dc8:	mov	r0, r4
   37dcc:	bl	1c19c <fputs@plt+0x7210>
   37dd0:	mov	r2, r5
   37dd4:	mov	r1, r0
   37dd8:	mov	r0, r9
   37ddc:	bl	14788 <memcpy@plt>
   37de0:	ldr	r3, [sp, #28]
   37de4:	cmp	r3, #0
   37de8:	strne	r5, [r3]
   37dec:	b	37d2c <error@@Base+0xa39c>
   37df0:	mvn	r8, #1
   37df4:	b	37d2c <error@@Base+0xa39c>
   37df8:	mvn	r8, #9
   37dfc:	b	37d4c <error@@Base+0xa3bc>
   37e00:	mvn	r8, #1
   37e04:	b	37d4c <error@@Base+0xa3bc>
   37e08:	bl	14aac <__stack_chk_fail@plt>
   37e0c:	andeq	r4, r7, r0, asr #19
   37e10:	svcvc	0x00ffffbe
   37e14:	andeq	r4, r4, r4, ror r7
   37e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37e1c:	mov	r6, #0
   37e20:	ldr	r4, [pc, #568]	; 38060 <error@@Base+0xa6d0>
   37e24:	sub	sp, sp, #52	; 0x34
   37e28:	mov	r7, #0
   37e2c:	subs	r5, r0, #0
   37e30:	ldr	r0, [r4]
   37e34:	mov	fp, r3
   37e38:	mov	r3, #0
   37e3c:	str	r0, [sp, #44]	; 0x2c
   37e40:	strd	r6, [sp, #32]
   37e44:	str	r3, [sp, #20]
   37e48:	beq	38014 <error@@Base+0xa684>
   37e4c:	ldr	r0, [r5]
   37e50:	mov	r8, r1
   37e54:	mov	r9, r2
   37e58:	bl	1d564 <fputs@plt+0x85d8>
   37e5c:	cmp	r0, #3
   37e60:	bne	38014 <error@@Base+0xa684>
   37e64:	ldr	r3, [r5, #28]
   37e68:	cmp	r3, #0
   37e6c:	beq	38014 <error@@Base+0xa684>
   37e70:	ldr	r6, [pc, #492]	; 38064 <error@@Base+0xa6d4>
   37e74:	ldr	r2, [sp, #88]	; 0x58
   37e78:	clz	r3, r8
   37e7c:	lsr	r3, r3, #5
   37e80:	cmp	r2, r6
   37e84:	orrhi	r3, r3, #1
   37e88:	cmp	r9, #0
   37e8c:	movne	r6, r3
   37e90:	moveq	r6, #1
   37e94:	cmp	r6, #0
   37e98:	bne	38014 <error@@Base+0xa684>
   37e9c:	mov	r1, r9
   37ea0:	mov	r0, r8
   37ea4:	bl	1b9e0 <fputs@plt+0x6a54>
   37ea8:	subs	r7, r0, #0
   37eac:	beq	3803c <error@@Base+0xa6ac>
   37eb0:	mov	r2, r6
   37eb4:	add	r1, sp, #20
   37eb8:	bl	24008 <fputs@plt+0xf07c>
   37ebc:	subs	r6, r0, #0
   37ec0:	beq	37ef0 <error@@Base+0xa560>
   37ec4:	mov	r0, r7
   37ec8:	bl	1bb5c <fputs@plt+0x6bd0>
   37ecc:	ldr	r0, [sp, #20]
   37ed0:	bl	14548 <free@plt>
   37ed4:	ldr	r2, [sp, #44]	; 0x2c
   37ed8:	ldr	r3, [r4]
   37edc:	mov	r0, r6
   37ee0:	cmp	r2, r3
   37ee4:	bne	3805c <error@@Base+0xa6cc>
   37ee8:	add	sp, sp, #52	; 0x34
   37eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ef0:	add	r2, sp, #28
   37ef4:	add	r1, sp, #24
   37ef8:	mov	r0, r7
   37efc:	bl	23eac <fputs@plt+0xef20>
   37f00:	subs	r6, r0, #0
   37f04:	bne	37ec4 <error@@Base+0xa534>
   37f08:	ldr	r1, [sp, #20]
   37f0c:	ldr	r0, [pc, #340]	; 38068 <error@@Base+0xa6d8>
   37f10:	bl	14ee4 <strcmp@plt>
   37f14:	cmp	r0, #0
   37f18:	mvnne	r6, #12
   37f1c:	bne	37ec4 <error@@Base+0xa534>
   37f20:	mov	r0, r7
   37f24:	bl	1c04c <fputs@plt+0x70c0>
   37f28:	cmp	r0, #0
   37f2c:	mvnne	r6, #22
   37f30:	bne	37ec4 <error@@Base+0xa534>
   37f34:	ldr	r6, [sp, #28]
   37f38:	cmp	r6, #64	; 0x40
   37f3c:	mvnhi	r6, #3
   37f40:	bhi	37ec4 <error@@Base+0xa534>
   37f44:	ldr	r3, [sp, #88]	; 0x58
   37f48:	add	r8, r6, r3
   37f4c:	mov	r0, r8
   37f50:	mov	r3, #0
   37f54:	str	r8, [sp, #32]
   37f58:	str	r3, [sp, #36]	; 0x24
   37f5c:	bl	14a7c <malloc@plt>
   37f60:	subs	r9, r0, #0
   37f64:	mvneq	r6, #1
   37f68:	beq	37ec4 <error@@Base+0xa534>
   37f6c:	mov	r0, r8
   37f70:	bl	14a7c <malloc@plt>
   37f74:	subs	sl, r0, #0
   37f78:	beq	3801c <error@@Base+0xa68c>
   37f7c:	mov	r2, r6
   37f80:	ldr	r1, [sp, #24]
   37f84:	mov	r0, r9
   37f88:	bl	14788 <memcpy@plt>
   37f8c:	ldr	r2, [sp, #88]	; 0x58
   37f90:	mov	r1, fp
   37f94:	add	r0, r9, r6
   37f98:	bl	14788 <memcpy@plt>
   37f9c:	ldr	r3, [r5, #28]
   37fa0:	mov	r2, r9
   37fa4:	str	r3, [sp, #8]
   37fa8:	mov	r3, #0
   37fac:	str	r8, [sp]
   37fb0:	str	r3, [sp, #4]
   37fb4:	add	r1, sp, #32
   37fb8:	mov	r0, sl
   37fbc:	bl	389fc <error@@Base+0xb06c>
   37fc0:	subs	r6, r0, #0
   37fc4:	bne	38044 <error@@Base+0xa6b4>
   37fc8:	ldrd	r2, [sp, #32]
   37fcc:	ldr	r0, [sp, #88]	; 0x58
   37fd0:	mov	r1, #0
   37fd4:	cmp	r1, r3
   37fd8:	cmpeq	r0, r2
   37fdc:	mvnne	r6, #20
   37fe0:	mov	r1, r8
   37fe4:	mvn	r2, #0
   37fe8:	mov	r0, r9
   37fec:	bl	1483c <__explicit_bzero_chk@plt>
   37ff0:	mov	r0, r9
   37ff4:	bl	14548 <free@plt>
   37ff8:	mov	r0, sl
   37ffc:	mov	r1, r8
   38000:	mvn	r2, #0
   38004:	bl	1483c <__explicit_bzero_chk@plt>
   38008:	mov	r0, sl
   3800c:	bl	14548 <free@plt>
   38010:	b	37ec4 <error@@Base+0xa534>
   38014:	mvn	r6, #9
   38018:	b	37ed4 <error@@Base+0xa544>
   3801c:	mov	r1, r8
   38020:	mvn	r2, #0
   38024:	mov	r0, r9
   38028:	bl	1483c <__explicit_bzero_chk@plt>
   3802c:	mov	r0, r9
   38030:	bl	14548 <free@plt>
   38034:	mvn	r6, #1
   38038:	b	37ec4 <error@@Base+0xa534>
   3803c:	mvn	r6, #1
   38040:	b	37ed4 <error@@Base+0xa544>
   38044:	mov	r2, r6
   38048:	ldr	r1, [pc, #28]	; 3806c <error@@Base+0xa6dc>
   3804c:	ldr	r0, [pc, #28]	; 38070 <error@@Base+0xa6e0>
   38050:	bl	2db2c <error@@Base+0x19c>
   38054:	mvn	r6, #20
   38058:	b	37fe0 <error@@Base+0xa650>
   3805c:	bl	14aac <__stack_chk_fail@plt>
   38060:	andeq	r4, r7, r0, asr #19
   38064:	svcvc	0x00ffffbe
   38068:	andeq	r4, r4, r4, ror r7
   3806c:	andeq	r7, r4, r0, lsl r9
   38070:	andeq	r7, r4, r4, lsr #18
   38074:	push	{r4, r5, r6, lr}
   38078:	mov	r6, r0
   3807c:	ldr	r4, [pc, #48]	; 380b4 <error@@Base+0xa724>
   38080:	ldr	r1, [pc, #48]	; 380b8 <error@@Base+0xa728>
   38084:	mov	r5, #0
   38088:	b	3809c <error@@Base+0xa70c>
   3808c:	ldr	r5, [r4, #16]!
   38090:	cmn	r5, #1
   38094:	beq	380ac <error@@Base+0xa71c>
   38098:	ldr	r1, [r4, #4]
   3809c:	mov	r0, r6
   380a0:	bl	142cc <strcasecmp@plt>
   380a4:	cmp	r0, #0
   380a8:	bne	3808c <error@@Base+0xa6fc>
   380ac:	mov	r0, r5
   380b0:	pop	{r4, r5, r6, pc}
   380b4:	andeq	r7, r4, ip, asr #18
   380b8:	andeq	r7, r4, ip, lsr #19
   380bc:	cmp	r0, #4
   380c0:	bhi	380ec <error@@Base+0xa75c>
   380c4:	ldr	r3, [pc, #40]	; 380f4 <error@@Base+0xa764>
   380c8:	ldr	r2, [r3, r0, lsl #4]
   380cc:	cmp	r0, r2
   380d0:	bne	380ec <error@@Base+0xa75c>
   380d4:	add	r0, r3, r0, lsl #4
   380d8:	ldr	r3, [r0, #12]
   380dc:	cmp	r3, #0
   380e0:	beq	380ec <error@@Base+0xa75c>
   380e4:	ldr	r0, [r0, #4]
   380e8:	bx	lr
   380ec:	mov	r0, #0
   380f0:	bx	lr
   380f4:	andeq	r7, r4, ip, asr #18
   380f8:	cmp	r0, #4
   380fc:	bhi	38128 <error@@Base+0xa798>
   38100:	ldr	r3, [pc, #40]	; 38130 <error@@Base+0xa7a0>
   38104:	ldr	r2, [r3, r0, lsl #4]
   38108:	cmp	r0, r2
   3810c:	bne	38128 <error@@Base+0xa798>
   38110:	add	r0, r3, r0, lsl #4
   38114:	ldr	r3, [r0, #12]
   38118:	cmp	r3, #0
   3811c:	beq	38128 <error@@Base+0xa798>
   38120:	ldr	r0, [r0, #8]
   38124:	bx	lr
   38128:	mov	r0, #0
   3812c:	bx	lr
   38130:	andeq	r7, r4, ip, asr #18
   38134:	push	{r4, lr}
   38138:	ldr	r0, [r0, #4]
   3813c:	bl	1417c <EVP_MD_CTX_md@plt>
   38140:	pop	{r4, lr}
   38144:	b	1453c <EVP_MD_block_size@plt>
   38148:	cmp	r0, #4
   3814c:	push	{r4, r5, r6, lr}
   38150:	bhi	381d4 <error@@Base+0xa844>
   38154:	ldr	r3, [pc, #148]	; 381f0 <error@@Base+0xa860>
   38158:	ldr	r2, [r3, r0, lsl #4]
   3815c:	cmp	r0, r2
   38160:	bne	381d4 <error@@Base+0xa844>
   38164:	add	r3, r3, r0, lsl #4
   38168:	ldr	r6, [r3, #12]
   3816c:	cmp	r6, #0
   38170:	beq	381d4 <error@@Base+0xa844>
   38174:	mov	r4, r0
   38178:	mov	r1, #8
   3817c:	mov	r0, #1
   38180:	bl	14314 <calloc@plt>
   38184:	subs	r5, r0, #0
   38188:	beq	381d4 <error@@Base+0xa844>
   3818c:	str	r4, [r5]
   38190:	bl	147e8 <EVP_MD_CTX_new@plt>
   38194:	cmp	r0, #0
   38198:	mov	r4, r0
   3819c:	str	r0, [r5, #4]
   381a0:	beq	381e0 <error@@Base+0xa850>
   381a4:	blx	r6
   381a8:	mov	r2, #0
   381ac:	mov	r1, r0
   381b0:	mov	r0, r4
   381b4:	bl	14074 <EVP_DigestInit_ex@plt>
   381b8:	cmp	r0, #1
   381bc:	beq	381d8 <error@@Base+0xa848>
   381c0:	ldr	r0, [r5, #4]
   381c4:	bl	14bfc <EVP_MD_CTX_free@plt>
   381c8:	mov	r0, r5
   381cc:	mov	r1, #8
   381d0:	bl	3e3a0 <__b64_pton@@Base+0x19b0>
   381d4:	mov	r5, #0
   381d8:	mov	r0, r5
   381dc:	pop	{r4, r5, r6, pc}
   381e0:	mov	r0, r5
   381e4:	bl	14548 <free@plt>
   381e8:	mov	r5, r4
   381ec:	b	381d8 <error@@Base+0xa848>
   381f0:	andeq	r7, r4, ip, asr #18
   381f4:	ldr	r2, [r0]
   381f8:	ldr	r3, [r1]
   381fc:	cmp	r2, r3
   38200:	bne	38228 <error@@Base+0xa898>
   38204:	mov	r3, r1
   38208:	push	{r4, lr}
   3820c:	ldr	r1, [r0, #4]
   38210:	ldr	r0, [r3, #4]
   38214:	bl	14728 <EVP_MD_CTX_copy_ex@plt>
   38218:	cmp	r0, #0
   3821c:	movne	r0, #0
   38220:	mvneq	r0, #21
   38224:	pop	{r4, pc}
   38228:	mvn	r0, #9
   3822c:	bx	lr
   38230:	push	{r4, lr}
   38234:	ldr	r0, [r0, #4]
   38238:	bl	144b8 <EVP_DigestUpdate@plt>
   3823c:	cmp	r0, #1
   38240:	mvnne	r0, #21
   38244:	moveq	r0, #0
   38248:	pop	{r4, pc}
   3824c:	push	{r4, r5, r6, lr}
   38250:	mov	r5, r0
   38254:	mov	r0, r1
   38258:	mov	r4, r1
   3825c:	bl	1c19c <fputs@plt+0x7210>
   38260:	mov	r6, r0
   38264:	mov	r0, r4
   38268:	bl	1c04c <fputs@plt+0x70c0>
   3826c:	mov	r1, r6
   38270:	mov	r2, r0
   38274:	ldr	r0, [r5, #4]
   38278:	bl	144b8 <EVP_DigestUpdate@plt>
   3827c:	cmp	r0, #1
   38280:	mvnne	r0, #21
   38284:	moveq	r0, #0
   38288:	pop	{r4, r5, r6, pc}
   3828c:	push	{r4, r5, lr}
   38290:	sub	sp, sp, #12
   38294:	ldr	r4, [pc, #144]	; 3832c <error@@Base+0xa99c>
   38298:	ldr	r3, [r0]
   3829c:	ldr	ip, [r4]
   382a0:	cmp	r3, #4
   382a4:	str	ip, [sp, #4]
   382a8:	bhi	38318 <error@@Base+0xa988>
   382ac:	ldr	ip, [pc, #124]	; 38330 <error@@Base+0xa9a0>
   382b0:	ldr	lr, [ip, r3, lsl #4]
   382b4:	cmp	r3, lr
   382b8:	bne	38318 <error@@Base+0xa988>
   382bc:	add	r3, ip, r3, lsl #4
   382c0:	ldr	ip, [r3, #12]
   382c4:	cmp	ip, #0
   382c8:	beq	38318 <error@@Base+0xa988>
   382cc:	ldr	r5, [r3, #8]
   382d0:	str	r2, [sp]
   382d4:	cmp	r5, r2
   382d8:	bhi	38318 <error@@Base+0xa988>
   382dc:	ldr	r0, [r0, #4]
   382e0:	mov	r2, sp
   382e4:	bl	14590 <EVP_DigestFinal_ex@plt>
   382e8:	cmp	r0, #1
   382ec:	bne	38320 <error@@Base+0xa990>
   382f0:	ldr	r0, [sp]
   382f4:	subs	r0, r0, r5
   382f8:	movne	r0, #1
   382fc:	bl	417a0 <mkdtemp@@Base+0x23f0>
   38300:	ldr	r2, [sp, #4]
   38304:	ldr	r3, [r4]
   38308:	cmp	r2, r3
   3830c:	bne	38328 <error@@Base+0xa998>
   38310:	add	sp, sp, #12
   38314:	pop	{r4, r5, pc}
   38318:	mvn	r0, #9
   3831c:	b	38300 <error@@Base+0xa970>
   38320:	mvn	r0, #21
   38324:	b	38300 <error@@Base+0xa970>
   38328:	bl	14aac <__stack_chk_fail@plt>
   3832c:	andeq	r4, r7, r0, asr #19
   38330:	andeq	r7, r4, ip, asr #18
   38334:	push	{r4, lr}
   38338:	subs	r4, r0, #0
   3833c:	popeq	{r4, pc}
   38340:	ldr	r0, [r4, #4]
   38344:	bl	14bfc <EVP_MD_CTX_free@plt>
   38348:	mov	r0, r4
   3834c:	mov	r1, #8
   38350:	pop	{r4, lr}
   38354:	b	3e3a0 <__b64_pton@@Base+0x19b0>
   38358:	push	{r4, r5, r6, r7, r8, lr}
   3835c:	sub	sp, sp, #16
   38360:	ldr	r4, [pc, #160]	; 38408 <error@@Base+0xaa78>
   38364:	cmp	r0, #4
   38368:	ldr	lr, [sp, #40]	; 0x28
   3836c:	ldr	ip, [r4]
   38370:	str	ip, [sp, #12]
   38374:	bhi	383fc <error@@Base+0xaa6c>
   38378:	ldr	ip, [pc, #140]	; 3840c <error@@Base+0xaa7c>
   3837c:	mov	r6, r1
   38380:	ldr	r1, [ip, r0, lsl #4]
   38384:	cmp	r0, r1
   38388:	bne	383fc <error@@Base+0xaa6c>
   3838c:	add	r0, ip, r0, lsl #4
   38390:	ldr	r5, [r0, #12]
   38394:	cmp	r5, #0
   38398:	beq	383fc <error@@Base+0xaa6c>
   3839c:	mov	r8, r3
   383a0:	ldr	r3, [r0, #8]
   383a4:	cmp	r3, lr
   383a8:	bhi	383fc <error@@Base+0xaa6c>
   383ac:	str	lr, [sp, #8]
   383b0:	mov	r7, r2
   383b4:	blx	r5
   383b8:	mov	r3, #0
   383bc:	str	r3, [sp, #4]
   383c0:	mov	r2, r8
   383c4:	mov	r1, r7
   383c8:	add	r3, sp, #8
   383cc:	str	r0, [sp]
   383d0:	mov	r0, r6
   383d4:	bl	148c0 <EVP_Digest@plt>
   383d8:	cmp	r0, #0
   383dc:	movne	r0, #0
   383e0:	mvneq	r0, #21
   383e4:	ldr	r2, [sp, #12]
   383e8:	ldr	r3, [r4]
   383ec:	cmp	r2, r3
   383f0:	bne	38404 <error@@Base+0xaa74>
   383f4:	add	sp, sp, #16
   383f8:	pop	{r4, r5, r6, r7, r8, pc}
   383fc:	mvn	r0, #9
   38400:	b	383e4 <error@@Base+0xaa54>
   38404:	bl	14aac <__stack_chk_fail@plt>
   38408:	andeq	r4, r7, r0, asr #19
   3840c:	andeq	r7, r4, ip, asr #18
   38410:	push	{r4, r5, r6, r7, r8, lr}
   38414:	mov	r5, r0
   38418:	sub	sp, sp, #8
   3841c:	mov	r0, r1
   38420:	mov	r4, r1
   38424:	mov	r7, r2
   38428:	mov	r8, r3
   3842c:	bl	1c19c <fputs@plt+0x7210>
   38430:	mov	r6, r0
   38434:	mov	r0, r4
   38438:	bl	1c04c <fputs@plt+0x70c0>
   3843c:	str	r8, [sp]
   38440:	mov	r3, r7
   38444:	mov	r1, r6
   38448:	mov	r2, r0
   3844c:	mov	r0, r5
   38450:	bl	38358 <error@@Base+0xa9c8>
   38454:	add	sp, sp, #8
   38458:	pop	{r4, r5, r6, r7, r8, pc}
   3845c:	push	{r4, lr}
   38460:	mov	r4, r0
   38464:	ldr	r0, [r0, #4]
   38468:	bl	38334 <error@@Base+0xa9a4>
   3846c:	ldr	r0, [r4, #8]
   38470:	bl	38334 <error@@Base+0xa9a4>
   38474:	ldr	r0, [r4, #12]
   38478:	bl	38334 <error@@Base+0xa9a4>
   3847c:	ldr	r0, [r4, #16]
   38480:	cmp	r0, #0
   38484:	beq	3849c <error@@Base+0xab0c>
   38488:	mvn	r2, #0
   3848c:	ldr	r1, [r4, #20]
   38490:	bl	1483c <__explicit_bzero_chk@plt>
   38494:	ldr	r0, [r4, #16]
   38498:	bl	14548 <free@plt>
   3849c:	mov	r0, r4
   384a0:	mvn	r2, #0
   384a4:	mov	r1, #24
   384a8:	bl	1483c <__explicit_bzero_chk@plt>
   384ac:	mov	r0, r4
   384b0:	pop	{r4, lr}
   384b4:	b	14548 <free@plt>
   384b8:	b	380f8 <error@@Base+0xa768>
   384bc:	push	{r4, r5, r6, lr}
   384c0:	mov	r1, #24
   384c4:	mov	r5, r0
   384c8:	mov	r0, #1
   384cc:	bl	14314 <calloc@plt>
   384d0:	subs	r4, r0, #0
   384d4:	beq	3853c <error@@Base+0xabac>
   384d8:	str	r5, [r4]
   384dc:	mov	r0, r5
   384e0:	bl	38148 <error@@Base+0xa7b8>
   384e4:	cmp	r0, #0
   384e8:	str	r0, [r4, #4]
   384ec:	beq	38544 <error@@Base+0xabb4>
   384f0:	mov	r0, r5
   384f4:	bl	38148 <error@@Base+0xa7b8>
   384f8:	cmp	r0, #0
   384fc:	str	r0, [r4, #8]
   38500:	beq	38544 <error@@Base+0xabb4>
   38504:	mov	r0, r5
   38508:	bl	38148 <error@@Base+0xa7b8>
   3850c:	cmp	r0, #0
   38510:	str	r0, [r4, #12]
   38514:	beq	38544 <error@@Base+0xabb4>
   38518:	ldr	r0, [r4, #4]
   3851c:	bl	38134 <error@@Base+0xa7a4>
   38520:	mov	r1, r0
   38524:	str	r0, [r4, #20]
   38528:	mov	r0, #1
   3852c:	bl	14314 <calloc@plt>
   38530:	cmp	r0, #0
   38534:	str	r0, [r4, #16]
   38538:	beq	38544 <error@@Base+0xabb4>
   3853c:	mov	r0, r4
   38540:	pop	{r4, r5, r6, pc}
   38544:	mov	r0, r4
   38548:	mov	r4, #0
   3854c:	bl	3845c <error@@Base+0xaacc>
   38550:	mov	r0, r4
   38554:	pop	{r4, r5, r6, pc}
   38558:	cmp	r1, #0
   3855c:	push	{r4, lr}
   38560:	mov	r4, r0
   38564:	sub	sp, sp, #8
   38568:	beq	38624 <error@@Base+0xac94>
   3856c:	ldr	ip, [r0, #20]
   38570:	ldr	r3, [r0, #16]
   38574:	cmp	ip, r2
   38578:	bcs	38640 <error@@Base+0xacb0>
   3857c:	str	ip, [sp]
   38580:	ldr	r0, [r0]
   38584:	bl	38358 <error@@Base+0xa9c8>
   38588:	cmp	r0, #0
   3858c:	blt	3864c <error@@Base+0xacbc>
   38590:	ldr	r2, [r4, #20]
   38594:	cmp	r2, #0
   38598:	movne	r3, #0
   3859c:	beq	385c0 <error@@Base+0xac30>
   385a0:	ldr	r1, [r4, #16]
   385a4:	ldrb	r2, [r1, r3]
   385a8:	eor	r2, r2, #54	; 0x36
   385ac:	strb	r2, [r1, r3]
   385b0:	ldr	r2, [r4, #20]
   385b4:	add	r3, r3, #1
   385b8:	cmp	r2, r3
   385bc:	bhi	385a0 <error@@Base+0xac10>
   385c0:	ldr	r1, [r4, #16]
   385c4:	ldr	r0, [r4, #4]
   385c8:	bl	38230 <error@@Base+0xa8a0>
   385cc:	cmp	r0, #0
   385d0:	blt	3864c <error@@Base+0xacbc>
   385d4:	ldr	r2, [r4, #20]
   385d8:	cmp	r2, #0
   385dc:	beq	38604 <error@@Base+0xac74>
   385e0:	mov	r3, #0
   385e4:	ldr	r1, [r4, #16]
   385e8:	ldrb	r2, [r1, r3]
   385ec:	eor	r2, r2, #106	; 0x6a
   385f0:	strb	r2, [r1, r3]
   385f4:	ldr	r2, [r4, #20]
   385f8:	add	r3, r3, #1
   385fc:	cmp	r2, r3
   38600:	bhi	385e4 <error@@Base+0xac54>
   38604:	ldr	r1, [r4, #16]
   38608:	ldr	r0, [r4, #8]
   3860c:	bl	38230 <error@@Base+0xa8a0>
   38610:	cmp	r0, #0
   38614:	blt	3864c <error@@Base+0xacbc>
   38618:	mvn	r2, #0
   3861c:	ldrd	r0, [r4, #16]
   38620:	bl	1483c <__explicit_bzero_chk@plt>
   38624:	ldr	r1, [r4, #12]
   38628:	ldr	r0, [r4, #4]
   3862c:	bl	381f4 <error@@Base+0xa864>
   38630:	lsr	r0, r0, #31
   38634:	bl	417a0 <mkdtemp@@Base+0x23f0>
   38638:	add	sp, sp, #8
   3863c:	pop	{r4, pc}
   38640:	mov	r0, r3
   38644:	bl	14788 <memcpy@plt>
   38648:	b	38590 <error@@Base+0xac00>
   3864c:	mvn	r0, #0
   38650:	b	38638 <error@@Base+0xaca8>
   38654:	ldr	r0, [r0, #12]
   38658:	b	38230 <error@@Base+0xa8a0>
   3865c:	ldr	r0, [r0, #12]
   38660:	b	3824c <error@@Base+0xa8bc>
   38664:	push	{r4, r5, r6, r7, r8, lr}
   38668:	mov	r4, r0
   3866c:	ldr	r0, [r0]
   38670:	mov	r6, r2
   38674:	mov	r7, r1
   38678:	bl	380f8 <error@@Base+0xa768>
   3867c:	cmp	r0, r6
   38680:	bhi	386dc <error@@Base+0xad4c>
   38684:	mov	r2, r0
   38688:	mov	r5, r0
   3868c:	ldrd	r0, [r4, #12]
   38690:	bl	3828c <error@@Base+0xa8fc>
   38694:	cmp	r0, #0
   38698:	bne	386dc <error@@Base+0xad4c>
   3869c:	ldrd	r0, [r4, #8]
   386a0:	bl	381f4 <error@@Base+0xa864>
   386a4:	cmp	r0, #0
   386a8:	blt	386dc <error@@Base+0xad4c>
   386ac:	mov	r2, r5
   386b0:	ldrd	r0, [r4, #12]
   386b4:	bl	38230 <error@@Base+0xa8a0>
   386b8:	cmp	r0, #0
   386bc:	blt	386dc <error@@Base+0xad4c>
   386c0:	mov	r2, r6
   386c4:	mov	r1, r7
   386c8:	ldr	r0, [r4, #12]
   386cc:	bl	3828c <error@@Base+0xa8fc>
   386d0:	lsr	r0, r0, #31
   386d4:	bl	417a0 <mkdtemp@@Base+0x23f0>
   386d8:	pop	{r4, r5, r6, r7, r8, pc}
   386dc:	mvn	r0, #0
   386e0:	pop	{r4, r5, r6, r7, r8, pc}
   386e4:	cmp	r0, #0
   386e8:	bxeq	lr
   386ec:	b	3845c <error@@Base+0xaacc>
   386f0:	push	{r4, r5, r6, r7, lr}
   386f4:	mov	r6, r3
   386f8:	ldrd	r4, [sp, #20]
   386fc:	sub	r3, r1, #1
   38700:	sub	ip, r6, #1
   38704:	add	r7, r1, #31
   38708:	ldrb	lr, [r3, #1]!
   3870c:	cmp	r3, r7
   38710:	strb	lr, [ip, #1]!
   38714:	bne	38708 <error@@Base+0xad78>
   38718:	sub	r3, r2, #1
   3871c:	add	ip, r6, #31
   38720:	add	r2, r2, #31
   38724:	ldrb	lr, [r3, #1]!
   38728:	cmp	r3, r2
   3872c:	strb	lr, [ip, #1]!
   38730:	bne	38724 <error@@Base+0xad94>
   38734:	cmp	r5, #0
   38738:	cmpeq	r4, #64	; 0x40
   3873c:	bls	38760 <error@@Base+0xadd0>
   38740:	sub	ip, r4, #1
   38744:	add	ip, r1, ip
   38748:	add	r3, r6, #63	; 0x3f
   3874c:	add	r1, r1, #63	; 0x3f
   38750:	ldrb	r2, [r1, #1]!
   38754:	cmp	ip, r1
   38758:	strb	r2, [r3, #1]!
   3875c:	bne	38750 <error@@Base+0xadc0>
   38760:	mov	r2, r4
   38764:	mov	r3, r5
   38768:	mov	r1, r6
   3876c:	pop	{r4, r5, r6, r7, lr}
   38770:	b	38d9c <error@@Base+0xb40c>
   38774:	push	{r4, r5, r6, lr}
   38778:	sub	sp, sp, #712	; 0x2c8
   3877c:	ldr	r6, [pc, #168]	; 3882c <error@@Base+0xae9c>
   38780:	mov	r5, r0
   38784:	mov	r4, r1
   38788:	ldr	r3, [r6]
   3878c:	mov	r0, r1
   38790:	mov	r1, #32
   38794:	str	r3, [sp, #708]	; 0x2c4
   38798:	bl	3c424 <error@@Base+0xea94>
   3879c:	mov	r1, r4
   387a0:	mov	r2, #32
   387a4:	mov	r3, #0
   387a8:	add	r0, sp, #644	; 0x284
   387ac:	bl	38d9c <error@@Base+0xb40c>
   387b0:	ldrb	r3, [sp, #675]	; 0x2a3
   387b4:	ldrb	r2, [sp, #644]	; 0x284
   387b8:	add	r1, sp, #644	; 0x284
   387bc:	and	r3, r3, #127	; 0x7f
   387c0:	orr	r3, r3, #64	; 0x40
   387c4:	bic	r2, r2, #7
   387c8:	add	r0, sp, #4
   387cc:	strb	r3, [sp, #675]	; 0x2a3
   387d0:	strb	r2, [sp, #644]	; 0x284
   387d4:	bl	399a8 <error@@Base+0xc018>
   387d8:	add	r1, sp, #4
   387dc:	add	r0, sp, #132	; 0x84
   387e0:	bl	3ac64 <error@@Base+0xd2d4>
   387e4:	add	r1, sp, #132	; 0x84
   387e8:	mov	r0, r5
   387ec:	bl	3a6e4 <error@@Base+0xcd54>
   387f0:	add	r1, r4, #31
   387f4:	sub	r3, r5, #1
   387f8:	add	r0, r5, #31
   387fc:	ldrb	r2, [r3, #1]!
   38800:	cmp	r3, r0
   38804:	strb	r2, [r1, #1]!
   38808:	bne	387fc <error@@Base+0xae6c>
   3880c:	ldr	r2, [sp, #708]	; 0x2c4
   38810:	ldr	r3, [r6]
   38814:	mov	r0, #0
   38818:	cmp	r2, r3
   3881c:	bne	38828 <error@@Base+0xae98>
   38820:	add	sp, sp, #712	; 0x2c8
   38824:	pop	{r4, r5, r6, pc}
   38828:	bl	14aac <__stack_chk_fail@plt>
   3882c:	andeq	r4, r7, r0, asr #19
   38830:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38834:	sub	sp, sp, #1168	; 0x490
   38838:	ldr	r7, [pc, #440]	; 389f8 <error@@Base+0xb068>
   3883c:	sub	sp, sp, #12
   38840:	mov	fp, r1
   38844:	ldr	ip, [r7]
   38848:	ldr	r8, [sp, #1224]	; 0x4c8
   3884c:	str	ip, [sp, #1172]	; 0x494
   38850:	add	ip, sp, #1216	; 0x4c0
   38854:	str	r2, [sp, #12]
   38858:	mov	r1, r8
   3885c:	mov	r2, #32
   38860:	mov	r3, #0
   38864:	mov	r6, r0
   38868:	add	r0, sp, #980	; 0x3d4
   3886c:	ldrd	r4, [ip]
   38870:	bl	38d9c <error@@Base+0xb40c>
   38874:	ldrb	r3, [sp, #1011]	; 0x3f3
   38878:	ldrb	r2, [sp, #980]	; 0x3d4
   3887c:	adds	sl, r4, #64	; 0x40
   38880:	and	r3, r3, #127	; 0x7f
   38884:	adc	r9, r5, #0
   38888:	orr	r3, r3, #64	; 0x40
   3888c:	bic	r2, r2, #7
   38890:	orrs	r1, r4, r5
   38894:	str	sl, [fp]
   38898:	str	r9, [fp, #4]
   3889c:	strb	r3, [sp, #1011]	; 0x3f3
   388a0:	strb	r2, [sp, #980]	; 0x3d4
   388a4:	beq	388c8 <error@@Base+0xaf38>
   388a8:	ldr	r3, [sp, #12]
   388ac:	add	r2, r6, #63	; 0x3f
   388b0:	sub	r3, r3, #1
   388b4:	add	r0, r3, r4
   388b8:	ldrb	r1, [r3, #1]!
   388bc:	cmp	r3, r0
   388c0:	strb	r1, [r2, #1]!
   388c4:	bne	388b8 <error@@Base+0xaf28>
   388c8:	add	fp, r6, #31
   388cc:	add	r3, sp, #1008	; 0x3f0
   388d0:	add	r0, sp, #1040	; 0x410
   388d4:	mov	r2, fp
   388d8:	add	r3, r3, #3
   388dc:	add	r0, r0, #3
   388e0:	ldrb	r1, [r3, #1]!
   388e4:	cmp	r3, r0
   388e8:	strb	r1, [r2, #1]!
   388ec:	bne	388e0 <error@@Base+0xaf50>
   388f0:	adds	r2, r4, #32
   388f4:	add	r0, sp, #1040	; 0x410
   388f8:	adc	r3, r5, #0
   388fc:	add	r1, r6, #32
   38900:	add	r0, r0, #4
   38904:	bl	38d9c <error@@Base+0xb40c>
   38908:	add	r1, sp, #1040	; 0x410
   3890c:	add	r1, r1, #4
   38910:	add	r0, sp, #20
   38914:	bl	39a38 <error@@Base+0xc0a8>
   38918:	add	r1, sp, #20
   3891c:	add	r0, sp, #404	; 0x194
   38920:	bl	3ac64 <error@@Base+0xd2d4>
   38924:	add	r1, sp, #404	; 0x194
   38928:	add	r0, sp, #916	; 0x394
   3892c:	bl	3a6e4 <error@@Base+0xcd54>
   38930:	add	r3, sp, #916	; 0x394
   38934:	add	r1, sp, #944	; 0x3b0
   38938:	sub	r4, r3, #1
   3893c:	add	r1, r1, #3
   38940:	sub	r3, r6, #1
   38944:	ldrb	r2, [r4, #1]!
   38948:	cmp	r4, r1
   3894c:	strb	r2, [r3, #1]!
   38950:	bne	38944 <error@@Base+0xafb4>
   38954:	add	r0, sp, #1104	; 0x450
   38958:	mov	r3, r6
   3895c:	add	r2, r8, #32
   38960:	add	r0, r0, #4
   38964:	mov	r1, r6
   38968:	str	sl, [sp]
   3896c:	str	r9, [sp, #4]
   38970:	bl	386f0 <error@@Base+0xad60>
   38974:	add	r1, sp, #1104	; 0x450
   38978:	add	r1, r1, #4
   3897c:	add	r0, sp, #148	; 0x94
   38980:	bl	39a38 <error@@Base+0xc0a8>
   38984:	add	r1, sp, #980	; 0x3d4
   38988:	add	r0, sp, #276	; 0x114
   3898c:	bl	399a8 <error@@Base+0xc018>
   38990:	add	r1, sp, #148	; 0x94
   38994:	mov	r0, r1
   38998:	add	r2, sp, #276	; 0x114
   3899c:	bl	39c18 <error@@Base+0xc288>
   389a0:	add	r1, sp, #148	; 0x94
   389a4:	add	r2, sp, #20
   389a8:	mov	r0, r1
   389ac:	bl	39b7c <error@@Base+0xc1ec>
   389b0:	add	r1, sp, #148	; 0x94
   389b4:	add	r0, sp, #948	; 0x3b4
   389b8:	bl	39ac8 <error@@Base+0xc138>
   389bc:	add	r2, sp, #976	; 0x3d0
   389c0:	add	r2, r2, #3
   389c4:	ldrb	r3, [r4, #1]!
   389c8:	cmp	r4, r2
   389cc:	strb	r3, [fp, #1]!
   389d0:	bne	389c4 <error@@Base+0xb034>
   389d4:	ldr	r2, [sp, #1172]	; 0x494
   389d8:	ldr	r3, [r7]
   389dc:	mov	r0, #0
   389e0:	cmp	r2, r3
   389e4:	bne	389f4 <error@@Base+0xb064>
   389e8:	add	sp, sp, #1168	; 0x490
   389ec:	add	sp, sp, #12
   389f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   389f4:	bl	14aac <__stack_chk_fail@plt>
   389f8:	andeq	r4, r7, r0, asr #19
   389fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38a00:	sub	sp, sp, #1392	; 0x570
   38a04:	sub	sp, sp, #4
   38a08:	mov	fp, r1
   38a0c:	add	r1, sp, #1424	; 0x590
   38a10:	ldr	r9, [pc, #364]	; 38b84 <error@@Base+0xb1f4>
   38a14:	add	r1, r1, #8
   38a18:	ldrd	r4, [r1]
   38a1c:	ldr	r3, [r9]
   38a20:	ldr	sl, [sp, #1440]	; 0x5a0
   38a24:	cmp	r5, #0
   38a28:	str	r3, [sp, #1388]	; 0x56c
   38a2c:	mov	r5, r2
   38a30:	mvn	r3, #0
   38a34:	mvn	r2, #0
   38a38:	cmpeq	r4, #63	; 0x3f
   38a3c:	strd	r2, [fp]
   38a40:	bls	38b78 <error@@Base+0xb1e8>
   38a44:	mov	r4, r0
   38a48:	mov	r1, sl
   38a4c:	add	r0, sp, #268	; 0x10c
   38a50:	bl	3a4fc <error@@Base+0xcb6c>
   38a54:	subs	r8, r0, #0
   38a58:	bne	38b78 <error@@Base+0xb1e8>
   38a5c:	add	r3, sp, #1424	; 0x590
   38a60:	add	r3, r3, #8
   38a64:	add	r0, sp, #1312	; 0x520
   38a68:	ldrd	r2, [r3]
   38a6c:	add	r0, r0, #12
   38a70:	mov	r1, r5
   38a74:	strd	r2, [sp]
   38a78:	mov	r2, sl
   38a7c:	mov	r3, r4
   38a80:	bl	386f0 <error@@Base+0xad60>
   38a84:	add	r1, sp, #1312	; 0x520
   38a88:	add	sl, sp, #140	; 0x8c
   38a8c:	add	r1, r1, #12
   38a90:	add	r0, sp, #12
   38a94:	bl	39a38 <error@@Base+0xc0a8>
   38a98:	mov	r0, sl
   38a9c:	add	r1, r5, #32
   38aa0:	bl	399a8 <error@@Base+0xc018>
   38aa4:	ldr	r3, [pc, #220]	; 38b88 <error@@Base+0xb1f8>
   38aa8:	add	r2, sp, #12
   38aac:	add	r1, sp, #268	; 0x10c
   38ab0:	add	r0, sp, #780	; 0x30c
   38ab4:	str	sl, [sp]
   38ab8:	bl	3a79c <error@@Base+0xce0c>
   38abc:	add	r0, sp, #1280	; 0x500
   38ac0:	add	r1, sp, #780	; 0x30c
   38ac4:	add	r0, r0, #12
   38ac8:	bl	3a6e4 <error@@Base+0xcd54>
   38acc:	add	r1, sp, #1280	; 0x500
   38ad0:	add	r1, r1, #12
   38ad4:	mov	r0, r5
   38ad8:	bl	38b8c <error@@Base+0xb1fc>
   38adc:	ldr	r3, [sp, #1432]	; 0x598
   38ae0:	subs	r6, r3, #64	; 0x40
   38ae4:	ldr	r3, [sp, #1436]	; 0x59c
   38ae8:	sbc	r7, r3, #0
   38aec:	cmp	r0, #0
   38af0:	bne	38b48 <error@@Base+0xb1b8>
   38af4:	orrs	r3, r6, r7
   38af8:	beq	38b28 <error@@Base+0xb198>
   38afc:	sub	r4, r4, #1
   38b00:	add	r1, r5, #63	; 0x3f
   38b04:	sub	r2, r1, #62	; 0x3e
   38b08:	ldrb	ip, [r1, #1]
   38b0c:	mov	r3, #0
   38b10:	sub	r2, r2, r5
   38b14:	cmp	r3, r7
   38b18:	cmpeq	r2, r6
   38b1c:	strb	ip, [r4, #1]!
   38b20:	add	r1, r1, #1
   38b24:	bcc	38b04 <error@@Base+0xb174>
   38b28:	strd	r6, [fp]
   38b2c:	ldr	r2, [sp, #1388]	; 0x56c
   38b30:	ldr	r3, [r9]
   38b34:	cmp	r2, r3
   38b38:	bne	38b80 <error@@Base+0xb1f0>
   38b3c:	add	sp, sp, #1392	; 0x570
   38b40:	add	sp, sp, #4
   38b44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b48:	orrs	r3, r6, r7
   38b4c:	subne	r1, r4, #1
   38b50:	beq	38b2c <error@@Base+0xb19c>
   38b54:	add	r2, r1, #2
   38b58:	mov	r3, #0
   38b5c:	sub	r2, r2, r4
   38b60:	cmp	r7, r3
   38b64:	cmpeq	r6, r2
   38b68:	strb	r8, [r1, #1]
   38b6c:	add	r1, r1, #1
   38b70:	bhi	38b54 <error@@Base+0xb1c4>
   38b74:	b	38b2c <error@@Base+0xb19c>
   38b78:	mvn	r0, #0
   38b7c:	b	38b2c <error@@Base+0xb19c>
   38b80:	bl	14aac <__stack_chk_fail@plt>
   38b84:	andeq	r4, r7, r0, asr #19
   38b88:	andeq	r2, r6, r8, ror #10
   38b8c:	push	{r4, lr}
   38b90:	ldrb	r2, [r1]
   38b94:	ldrb	lr, [r1, #1]
   38b98:	ldrb	r3, [r0]
   38b9c:	ldrb	ip, [r0, #1]
   38ba0:	eor	r3, r3, r2
   38ba4:	eor	ip, ip, lr
   38ba8:	ldrb	r2, [r0, #2]
   38bac:	ldrb	lr, [r1, #2]
   38bb0:	orr	r3, r3, ip
   38bb4:	ldrb	ip, [r0, #3]
   38bb8:	eor	r2, r2, lr
   38bbc:	ldrb	lr, [r1, #3]
   38bc0:	orr	r3, r3, r2
   38bc4:	ldrb	r2, [r0, #4]
   38bc8:	eor	ip, ip, lr
   38bcc:	ldrb	lr, [r1, #4]
   38bd0:	orr	r3, r3, ip
   38bd4:	ldrb	ip, [r0, #5]
   38bd8:	eor	r2, r2, lr
   38bdc:	ldrb	lr, [r1, #5]
   38be0:	orr	r3, r3, r2
   38be4:	ldrb	r2, [r0, #6]
   38be8:	eor	ip, ip, lr
   38bec:	ldrb	lr, [r1, #6]
   38bf0:	orr	r3, r3, ip
   38bf4:	ldrb	ip, [r0, #7]
   38bf8:	eor	r2, r2, lr
   38bfc:	ldrb	lr, [r1, #7]
   38c00:	orr	r3, r3, r2
   38c04:	ldrb	r2, [r0, #8]
   38c08:	eor	ip, ip, lr
   38c0c:	ldrb	lr, [r1, #8]
   38c10:	orr	r3, r3, ip
   38c14:	ldrb	ip, [r0, #9]
   38c18:	eor	r2, r2, lr
   38c1c:	ldrb	lr, [r1, #9]
   38c20:	orr	r3, r3, r2
   38c24:	ldrb	r2, [r0, #10]
   38c28:	eor	ip, ip, lr
   38c2c:	ldrb	lr, [r1, #10]
   38c30:	orr	r3, r3, ip
   38c34:	ldrb	ip, [r0, #11]
   38c38:	eor	r2, r2, lr
   38c3c:	ldrb	lr, [r1, #11]
   38c40:	orr	r3, r3, r2
   38c44:	ldrb	r2, [r0, #12]
   38c48:	eor	ip, ip, lr
   38c4c:	ldrb	lr, [r1, #12]
   38c50:	orr	r3, r3, ip
   38c54:	ldrb	ip, [r0, #13]
   38c58:	eor	r2, r2, lr
   38c5c:	ldrb	lr, [r1, #13]
   38c60:	orr	r3, r3, r2
   38c64:	ldrb	r2, [r0, #14]
   38c68:	eor	ip, ip, lr
   38c6c:	ldrb	lr, [r1, #14]
   38c70:	orr	r3, r3, ip
   38c74:	ldrb	ip, [r0, #15]
   38c78:	eor	r2, r2, lr
   38c7c:	ldrb	lr, [r1, #15]
   38c80:	orr	r3, r3, r2
   38c84:	ldrb	r2, [r0, #16]
   38c88:	eor	ip, ip, lr
   38c8c:	ldrb	lr, [r1, #16]
   38c90:	orr	r3, r3, ip
   38c94:	ldrb	ip, [r0, #17]
   38c98:	eor	r2, r2, lr
   38c9c:	ldrb	lr, [r1, #17]
   38ca0:	orr	r3, r3, r2
   38ca4:	ldrb	r2, [r0, #18]
   38ca8:	eor	ip, ip, lr
   38cac:	ldrb	lr, [r1, #18]
   38cb0:	orr	r3, r3, ip
   38cb4:	ldrb	ip, [r0, #19]
   38cb8:	eor	r2, r2, lr
   38cbc:	ldrb	lr, [r1, #19]
   38cc0:	orr	r3, r3, r2
   38cc4:	ldrb	r2, [r0, #20]
   38cc8:	eor	ip, ip, lr
   38ccc:	ldrb	lr, [r1, #20]
   38cd0:	orr	r3, r3, ip
   38cd4:	ldrb	ip, [r0, #21]
   38cd8:	eor	r2, r2, lr
   38cdc:	ldrb	lr, [r1, #21]
   38ce0:	orr	r3, r3, r2
   38ce4:	ldrb	r2, [r0, #22]
   38ce8:	eor	ip, ip, lr
   38cec:	ldrb	lr, [r1, #22]
   38cf0:	orr	r3, r3, ip
   38cf4:	ldrb	ip, [r0, #23]
   38cf8:	eor	r2, r2, lr
   38cfc:	ldrb	lr, [r1, #23]
   38d00:	orr	r3, r3, r2
   38d04:	ldrb	r2, [r0, #24]
   38d08:	eor	ip, ip, lr
   38d0c:	ldrb	lr, [r1, #24]
   38d10:	orr	r3, r3, ip
   38d14:	ldrb	ip, [r0, #25]
   38d18:	eor	r2, r2, lr
   38d1c:	ldrb	lr, [r1, #25]
   38d20:	orr	r3, r3, r2
   38d24:	ldrb	r2, [r0, #26]
   38d28:	eor	ip, ip, lr
   38d2c:	ldrb	lr, [r1, #26]
   38d30:	orr	r3, r3, ip
   38d34:	ldrb	ip, [r0, #27]
   38d38:	eor	r2, r2, lr
   38d3c:	ldrb	lr, [r1, #27]
   38d40:	ldrb	r4, [r1, #28]
   38d44:	orr	r3, r3, r2
   38d48:	ldrb	r2, [r0, #28]
   38d4c:	eor	ip, ip, lr
   38d50:	orr	r3, r3, ip
   38d54:	ldrb	lr, [r0, #29]
   38d58:	eor	r2, r2, r4
   38d5c:	ldrb	r4, [r1, #29]
   38d60:	ldrb	ip, [r0, #30]
   38d64:	orr	r3, r3, r2
   38d68:	ldrb	r2, [r0, #31]
   38d6c:	ldrb	r0, [r1, #30]
   38d70:	ldrb	r1, [r1, #31]
   38d74:	eor	lr, lr, r4
   38d78:	orr	r3, r3, lr
   38d7c:	eor	r0, r0, ip
   38d80:	orr	r0, r3, r0
   38d84:	eor	r2, r2, r1
   38d88:	orr	r0, r0, r2
   38d8c:	sub	r0, r0, #1
   38d90:	lsr	r0, r0, #31
   38d94:	sub	r0, r0, #1
   38d98:	pop	{r4, pc}
   38d9c:	push	{lr}		; (str lr, [sp, #-4]!)
   38da0:	sub	sp, sp, #12
   38da4:	mov	ip, #64	; 0x40
   38da8:	mov	r3, r0
   38dac:	str	ip, [sp]
   38db0:	mov	r0, #4
   38db4:	bl	38358 <error@@Base+0xa9c8>
   38db8:	cmp	r0, #0
   38dbc:	bne	38dc8 <error@@Base+0xb438>
   38dc0:	add	sp, sp, #12
   38dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   38dc8:	bl	1b52c <fputs@plt+0x65a0>
   38dcc:	ldr	r1, [pc, #8]	; 38ddc <error@@Base+0xb44c>
   38dd0:	mov	r2, r0
   38dd4:	ldr	r0, [pc, #4]	; 38de0 <error@@Base+0xb450>
   38dd8:	bl	2bb40 <fputs@plt+0x16bb4>
   38ddc:	ldrdeq	r7, [r4], -r0
   38de0:	muleq	r4, r0, r9
   38de4:	clz	r0, r0
   38de8:	lsr	r0, r0, #5
   38dec:	bx	lr
   38df0:	push	{r4, lr}
   38df4:	bl	144e8 <_exit@plt>
   38df8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38dfc:	sub	sp, sp, #212	; 0xd4
   38e00:	ldr	r6, [r3, #8]
   38e04:	ldr	r8, [r3, #4]
   38e08:	ldr	r4, [r3, #12]
   38e0c:	lsl	lr, r6, #12
   38e10:	ldr	r5, [r3]
   38e14:	lsl	r7, r4, #18
   38e18:	orr	lr, lr, r8, lsr #20
   38e1c:	orr	r7, r7, r6, lsr #14
   38e20:	bic	lr, lr, #-67108864	; 0xfc000000
   38e24:	lsl	ip, r8, #6
   38e28:	bic	r9, r7, #-67108864	; 0xfc000000
   38e2c:	bic	lr, lr, #16128	; 0x3f00
   38e30:	ldr	r7, [r3, #16]
   38e34:	ldr	r6, [pc, #2304]	; 3973c <error@@Base+0xbdac>
   38e38:	orr	ip, ip, r5, lsr #26
   38e3c:	bic	r9, r9, #1032192	; 0xfc000
   38e40:	mov	sl, r2
   38e44:	bic	ip, ip, #-67108864	; 0xfc000000
   38e48:	str	r2, [sp, #16]
   38e4c:	str	r0, [sp, #40]	; 0x28
   38e50:	ldr	r2, [pc, #2280]	; 39740 <error@@Base+0xbdb0>
   38e54:	add	r0, lr, lr, lsl #2
   38e58:	and	r8, r6, r4, lsr #8
   38e5c:	mov	fp, #0
   38e60:	ldr	r6, [r3, #20]
   38e64:	ldr	r4, [r3, #24]
   38e68:	bic	ip, ip, #252	; 0xfc
   38e6c:	ldr	r3, [r3, #28]
   38e70:	cmp	sl, #15
   38e74:	str	r0, [sp, #88]	; 0x58
   38e78:	mov	sl, r7
   38e7c:	add	r0, r9, r9, lsl #2
   38e80:	str	r0, [sp, #48]	; 0x30
   38e84:	bic	r0, r5, #-67108864	; 0xfc000000
   38e88:	strd	sl, [sp, #56]	; 0x38
   38e8c:	ldr	r2, [r2]
   38e90:	mov	sl, r6
   38e94:	str	r0, [sp, #32]
   38e98:	mov	r6, r4
   38e9c:	add	r0, ip, ip, lsl #2
   38ea0:	mov	fp, #0
   38ea4:	mov	r7, #0
   38ea8:	mov	r4, r3
   38eac:	mov	r5, #0
   38eb0:	str	r0, [sp, #108]	; 0x6c
   38eb4:	add	r0, r8, r8, lsl #2
   38eb8:	str	r8, [sp, #104]	; 0x68
   38ebc:	str	r0, [sp, #44]	; 0x2c
   38ec0:	strd	sl, [sp, #64]	; 0x40
   38ec4:	strd	r6, [sp, #72]	; 0x48
   38ec8:	strd	r4, [sp, #80]	; 0x50
   38ecc:	str	r2, [sp, #204]	; 0xcc
   38ed0:	bls	39624 <error@@Base+0xbc94>
   38ed4:	mov	r2, #0
   38ed8:	mov	r0, r2
   38edc:	mov	r6, r2
   38ee0:	mov	r4, r2
   38ee4:	str	r2, [sp, #52]	; 0x34
   38ee8:	str	r2, [sp, #112]	; 0x70
   38eec:	str	r2, [sp, #92]	; 0x5c
   38ef0:	str	r2, [sp, #120]	; 0x78
   38ef4:	str	r2, [sp, #96]	; 0x60
   38ef8:	str	r2, [sp, #100]	; 0x64
   38efc:	str	r2, [sp, #124]	; 0x7c
   38f00:	str	r2, [sp, #168]	; 0xa8
   38f04:	str	r2, [sp, #8]
   38f08:	str	r2, [sp]
   38f0c:	ldrb	r3, [r1, #5]
   38f10:	ldrb	r7, [r1, #6]
   38f14:	ldrb	r5, [r1, #4]
   38f18:	ldrb	r8, [r1, #7]
   38f1c:	ldrb	sl, [r1, #9]
   38f20:	orr	r5, r5, r3, lsl #8
   38f24:	orr	r5, r5, r7, lsl #16
   38f28:	ldrb	r7, [r1, #3]
   38f2c:	ldrb	fp, [r1, #10]
   38f30:	ldrb	r3, [r1, #8]
   38f34:	orr	r5, r5, r8, lsl #24
   38f38:	lsr	r7, r7, #2
   38f3c:	orr	r3, r3, sl, lsl #8
   38f40:	ldrb	sl, [r1, #11]
   38f44:	lsr	r8, r5, #20
   38f48:	orr	r3, r3, fp, lsl #16
   38f4c:	orr	r7, r7, r5, lsl #6
   38f50:	ldrb	fp, [r1, #12]
   38f54:	mov	r5, r1
   38f58:	ldr	r1, [r1, #12]
   38f5c:	orr	r3, r3, sl, lsl #24
   38f60:	mov	sl, r5
   38f64:	lsr	r1, r1, #8
   38f68:	orr	r1, r1, #16777216	; 0x1000000
   38f6c:	ldr	r5, [sl], #16
   38f70:	add	r1, r1, r0
   38f74:	bic	r7, r7, #-67108864	; 0xfc000000
   38f78:	orr	r8, r8, r3, lsl #12
   38f7c:	add	r4, r7, r4
   38f80:	str	r1, [sp, #20]
   38f84:	ldr	r1, [sp]
   38f88:	lsr	r3, r3, #14
   38f8c:	bic	r8, r8, #-67108864	; 0xfc000000
   38f90:	str	sl, [sp, #116]	; 0x74
   38f94:	bic	r5, r5, #-67108864	; 0xfc000000
   38f98:	ldr	sl, [sp, #16]
   38f9c:	str	r4, [sp, #24]
   38fa0:	ldr	r4, [sp, #8]
   38fa4:	orr	r3, r3, fp, lsl #18
   38fa8:	add	r8, r8, r6
   38fac:	add	r5, r5, r1
   38fb0:	sub	sl, sl, #16
   38fb4:	add	r3, r3, r4
   38fb8:	str	sl, [sp, #16]
   38fbc:	str	r3, [sp, #8]
   38fc0:	ldr	r1, [sp, #32]
   38fc4:	ldr	r3, [sp, #24]
   38fc8:	ldr	r4, [sp, #44]	; 0x2c
   38fcc:	umull	r0, r1, r5, r1
   38fd0:	ldr	r6, [sp, #88]	; 0x58
   38fd4:	ldr	r7, [sp, #108]	; 0x6c
   38fd8:	strd	r0, [sp, #128]	; 0x80
   38fdc:	umull	r0, r1, r3, r4
   38fe0:	ldr	r4, [sp, #112]	; 0x70
   38fe4:	strd	r0, [sp]
   38fe8:	ldr	r1, [sp, #8]
   38fec:	umull	sl, fp, r1, r6
   38ff0:	ldr	r1, [sp, #20]
   38ff4:	ldr	r6, [sp, #48]	; 0x30
   38ff8:	strd	sl, [sp, #24]
   38ffc:	umull	r0, r1, r1, r7
   39000:	ldr	r7, [sp, #132]	; 0x84
   39004:	umull	sl, fp, r8, r6
   39008:	mla	r7, r5, r2, r7
   3900c:	ldr	r6, [sp, #52]	; 0x34
   39010:	str	r7, [sp, #132]	; 0x84
   39014:	ldr	r7, [sp, #4]
   39018:	strd	r0, [sp, #144]	; 0x90
   3901c:	mla	r6, r3, r6, r7
   39020:	ldr	r7, [sp, #28]
   39024:	str	r6, [sp, #4]
   39028:	ldr	r6, [sp, #8]
   3902c:	strd	sl, [sp, #136]	; 0x88
   39030:	mov	r0, r1
   39034:	mla	r7, r6, r4, r7
   39038:	ldr	r4, [sp, #92]	; 0x5c
   3903c:	str	r7, [sp, #28]
   39040:	ldr	r1, [sp, #20]
   39044:	mla	r7, r8, r4, fp
   39048:	ldr	r6, [sp]
   3904c:	str	r7, [sp, #140]	; 0x8c
   39050:	ldr	r7, [sp, #120]	; 0x78
   39054:	umull	sl, fp, r5, ip
   39058:	mla	r0, r1, r7, r0
   3905c:	strd	sl, [sp, #152]	; 0x98
   39060:	str	r0, [sp, #148]	; 0x94
   39064:	ldrd	r0, [sp, #128]	; 0x80
   39068:	adds	r4, r0, r6
   3906c:	ldr	r6, [sp, #4]
   39070:	adc	r6, r1, r6
   39074:	ldr	r1, [sp, #32]
   39078:	umull	r0, r1, r3, r1
   3907c:	strd	r0, [sp]
   39080:	ldr	r0, [sp, #96]	; 0x60
   39084:	mla	r7, r5, r0, fp
   39088:	ldrd	r0, [sp, #24]
   3908c:	ldr	fp, [sp, #4]
   39090:	str	r3, [sp, #24]
   39094:	adds	r4, r4, r0
   39098:	mla	fp, r3, r2, fp
   3909c:	ldr	r0, [sp, #44]	; 0x2c
   390a0:	str	fp, [sp, #4]
   390a4:	ldr	r3, [sp, #8]
   390a8:	adc	r6, r6, r1
   390ac:	ldr	fp, [sp, #48]	; 0x30
   390b0:	umull	r0, r1, r8, r0
   390b4:	umull	sl, fp, r3, fp
   390b8:	strd	r0, [sp, #128]	; 0x80
   390bc:	ldr	r1, [sp, #92]	; 0x5c
   390c0:	str	r7, [sp, #156]	; 0x9c
   390c4:	strd	sl, [sp, #160]	; 0xa0
   390c8:	mla	r7, r3, r1, fp
   390cc:	ldrd	sl, [sp, #136]	; 0x88
   390d0:	str	r7, [sp, #164]	; 0xa4
   390d4:	ldr	r7, [sp, #132]	; 0x84
   390d8:	adds	r4, r4, sl
   390dc:	ldr	sl, [sp, #52]	; 0x34
   390e0:	ldrd	r0, [sp, #144]	; 0x90
   390e4:	ldr	r3, [sp, #20]
   390e8:	mla	r7, r8, sl, r7
   390ec:	ldr	sl, [sp, #88]	; 0x58
   390f0:	adc	r6, r6, fp
   390f4:	str	r7, [sp, #132]	; 0x84
   390f8:	adds	r7, r4, r0
   390fc:	adc	r6, r6, r1
   39100:	umull	r0, r1, r3, sl
   39104:	ldrd	sl, [sp, #152]	; 0x98
   39108:	str	r7, [sp, #172]	; 0xac
   3910c:	ldr	r7, [sp]
   39110:	strd	r0, [sp, #144]	; 0x90
   39114:	adds	r4, sl, r7
   39118:	ldr	r7, [sp, #112]	; 0x70
   3911c:	mov	r0, r1
   39120:	mla	r7, r3, r7, r0
   39124:	ldr	r3, [sp, #24]
   39128:	ldr	r0, [sp, #4]
   3912c:	str	r7, [sp, #148]	; 0x94
   39130:	adc	r0, fp, r0
   39134:	str	r0, [sp, #136]	; 0x88
   39138:	umull	r0, r1, r3, ip
   3913c:	umull	sl, fp, r5, lr
   39140:	strd	r0, [sp]
   39144:	ldr	r1, [sp, #100]	; 0x64
   39148:	strd	sl, [sp, #152]	; 0x98
   3914c:	mla	sl, r5, r1, fp
   39150:	str	sl, [sp, #156]	; 0x9c
   39154:	ldrd	sl, [sp, #160]	; 0xa0
   39158:	ldr	r7, [sp, #172]	; 0xac
   3915c:	ldr	r0, [sp, #136]	; 0x88
   39160:	adds	r4, r4, sl
   39164:	adc	r1, r0, fp
   39168:	lsr	r0, r7, #26
   3916c:	str	r0, [sp, #136]	; 0x88
   39170:	ldr	r0, [sp, #96]	; 0x60
   39174:	ldr	r7, [sp, #4]
   39178:	ldrd	sl, [sp, #128]	; 0x80
   3917c:	mla	r7, r3, r0, r7
   39180:	ldr	r0, [sp, #136]	; 0x88
   39184:	ldr	r3, [sp, #8]
   39188:	orr	r0, r0, r6, lsl #6
   3918c:	str	r0, [sp, #136]	; 0x88
   39190:	ldr	r0, [sp, #44]	; 0x2c
   39194:	adds	r4, r4, sl
   39198:	adc	fp, r1, fp
   3919c:	str	fp, [sp, #128]	; 0x80
   391a0:	umull	sl, fp, r3, r0
   391a4:	ldr	r3, [sp, #32]
   391a8:	str	r7, [sp, #4]
   391ac:	strd	sl, [sp, #160]	; 0xa0
   391b0:	umull	r0, r1, r8, r3
   391b4:	ldr	r7, [sp, #20]
   391b8:	lsr	r6, r6, #26
   391bc:	strd	r0, [sp, #32]
   391c0:	ldr	r1, [sp, #52]	; 0x34
   391c4:	ldr	r0, [sp, #8]
   391c8:	mla	sl, r0, r1, fp
   391cc:	str	sl, [sp, #164]	; 0xa4
   391d0:	ldrd	sl, [sp, #144]	; 0x90
   391d4:	adds	r4, r4, sl
   391d8:	mov	sl, fp
   391dc:	ldr	fp, [sp, #128]	; 0x80
   391e0:	adc	r1, fp, sl
   391e4:	ldr	sl, [sp, #36]	; 0x24
   391e8:	ldr	fp, [sp, #48]	; 0x30
   391ec:	mla	sl, r8, r2, sl
   391f0:	str	sl, [sp, #36]	; 0x24
   391f4:	ldr	sl, [sp, #136]	; 0x88
   391f8:	adds	sl, r4, sl
   391fc:	adc	r6, r1, r6
   39200:	umull	r0, r1, r7, fp
   39204:	ldr	r4, [sp, #92]	; 0x5c
   39208:	str	sl, [sp, #176]	; 0xb0
   3920c:	strd	r0, [sp, #144]	; 0x90
   39210:	mla	r4, r7, r4, r1
   39214:	ldrd	r0, [sp]
   39218:	str	r4, [sp, #148]	; 0x94
   3921c:	lsr	r4, sl, #26
   39220:	ldrd	sl, [sp, #152]	; 0x98
   39224:	orr	r4, r4, r6, lsl #6
   39228:	adds	r6, sl, r0
   3922c:	adc	r1, fp, r1
   39230:	umull	sl, fp, r5, r9
   39234:	str	r1, [sp, #136]	; 0x88
   39238:	ldr	r7, [sp, #124]	; 0x7c
   3923c:	ldr	r0, [sp, #24]
   39240:	strd	sl, [sp]
   39244:	mla	fp, r5, r7, fp
   39248:	umull	r0, r1, r0, lr
   3924c:	str	fp, [sp, #4]
   39250:	ldrd	sl, [sp, #160]	; 0xa0
   39254:	strd	r0, [sp, #128]	; 0x80
   39258:	ldr	r1, [sp, #136]	; 0x88
   3925c:	adds	r6, r6, sl
   39260:	adc	r1, r1, fp
   39264:	ldr	r0, [sp, #24]
   39268:	ldr	fp, [sp, #100]	; 0x64
   3926c:	ldr	sl, [sp, #132]	; 0x84
   39270:	mla	fp, r0, fp, sl
   39274:	str	fp, [sp, #132]	; 0x84
   39278:	ldrd	sl, [sp, #32]
   3927c:	str	r3, [sp, #32]
   39280:	adds	r6, r6, sl
   39284:	adc	r1, r1, fp
   39288:	str	r1, [sp, #160]	; 0xa0
   3928c:	mov	r1, r3
   39290:	ldr	r3, [sp, #8]
   39294:	umull	sl, fp, r3, r1
   39298:	umull	r0, r1, r8, ip
   3929c:	strd	sl, [sp, #152]	; 0x98
   392a0:	mla	fp, r3, r2, fp
   392a4:	strd	r0, [sp, #136]	; 0x88
   392a8:	str	fp, [sp, #156]	; 0x9c
   392ac:	ldrd	sl, [sp, #144]	; 0x90
   392b0:	ldr	r1, [sp, #160]	; 0xa0
   392b4:	ldr	r3, [sp, #96]	; 0x60
   392b8:	adds	r6, r6, sl
   392bc:	adc	r1, r1, fp
   392c0:	adds	fp, r6, r4
   392c4:	str	fp, [sp, #160]	; 0xa0
   392c8:	ldr	fp, [sp, #140]	; 0x8c
   392cc:	ldr	r6, [sp, #44]	; 0x2c
   392d0:	mla	sl, r8, r3, fp
   392d4:	mov	r0, #0
   392d8:	str	sl, [sp, #140]	; 0x8c
   392dc:	ldr	sl, [sp, #20]
   392e0:	adc	r1, r1, r0
   392e4:	mov	r4, r0
   392e8:	umull	sl, fp, sl, r6
   392ec:	ldr	r6, [sp, #52]	; 0x34
   392f0:	strd	sl, [sp, #144]	; 0x90
   392f4:	ldr	sl, [sp, #20]
   392f8:	mla	r6, sl, r6, fp
   392fc:	str	r6, [sp, #148]	; 0x94
   39300:	ldr	r6, [sp, #160]	; 0xa0
   39304:	lsr	r0, r6, #26
   39308:	orr	r1, r0, r1, lsl #6
   3930c:	str	r1, [sp, #180]	; 0xb4
   39310:	ldr	r1, [sp]
   39314:	ldrd	sl, [sp, #128]	; 0x80
   39318:	ldr	r0, [sp, #4]
   3931c:	adds	r1, r1, sl
   39320:	adc	r0, r0, fp
   39324:	ldrd	sl, [sp, #152]	; 0x98
   39328:	adds	r6, r1, sl
   3932c:	adc	r1, r0, fp
   39330:	ldr	r0, [sp, #24]
   39334:	str	r1, [sp, #152]	; 0x98
   39338:	ldr	fp, [sp, #104]	; 0x68
   3933c:	umull	r0, r1, r0, r9
   39340:	umull	sl, fp, r5, fp
   39344:	strd	r0, [sp, #128]	; 0x80
   39348:	ldr	r1, [sp, #168]	; 0xa8
   3934c:	ldr	r0, [sp, #24]
   39350:	strd	sl, [sp]
   39354:	mla	r5, r5, r1, fp
   39358:	ldrd	sl, [sp, #136]	; 0x88
   3935c:	str	r5, [sp, #4]
   39360:	ldr	r5, [sp, #132]	; 0x84
   39364:	adds	r1, r6, sl
   39368:	mla	r5, r0, r7, r5
   3936c:	ldr	r0, [sp, #152]	; 0x98
   39370:	str	r5, [sp, #132]	; 0x84
   39374:	ldr	r5, [sp, #8]
   39378:	adc	r0, r0, fp
   3937c:	ldrd	r6, [sp, #144]	; 0x90
   39380:	umull	sl, fp, r5, ip
   39384:	mov	r5, r3
   39388:	ldr	r3, [sp, #8]
   3938c:	adds	r1, r1, r6
   39390:	strd	sl, [sp, #24]
   39394:	mla	r3, r3, r5, fp
   39398:	umull	sl, fp, r8, lr
   3939c:	str	r3, [sp, #28]
   393a0:	adc	r3, r0, r7
   393a4:	ldr	r0, [sp, #32]
   393a8:	ldr	r7, [sp, #20]
   393ac:	strd	sl, [sp, #8]
   393b0:	umull	r6, r7, r7, r0
   393b4:	ldr	r0, [sp, #100]	; 0x64
   393b8:	strd	r6, [sp, #136]	; 0x88
   393bc:	mla	r0, r8, r0, fp
   393c0:	ldrd	sl, [sp, #128]	; 0x80
   393c4:	str	r0, [sp, #12]
   393c8:	ldr	r0, [sp, #180]	; 0xb4
   393cc:	adds	r1, r1, r0
   393d0:	adc	r0, r3, r4
   393d4:	mov	r3, r7
   393d8:	ldr	r7, [sp, #20]
   393dc:	mla	r3, r7, r2, r3
   393e0:	str	r3, [sp, #140]	; 0x8c
   393e4:	lsr	r3, r1, #26
   393e8:	orr	r7, r3, r0, lsl #6
   393ec:	ldr	r3, [sp]
   393f0:	bic	r1, r1, #-67108864	; 0xfc000000
   393f4:	adds	r5, r3, sl
   393f8:	ldr	r3, [sp, #4]
   393fc:	adc	r6, r3, fp
   39400:	ldrd	sl, [sp, #24]
   39404:	adds	r5, r5, sl
   39408:	adc	r6, r6, fp
   3940c:	ldrd	sl, [sp, #8]
   39410:	str	r1, [sp, #8]
   39414:	adds	r5, r5, sl
   39418:	adc	r6, r6, fp
   3941c:	ldrd	sl, [sp, #136]	; 0x88
   39420:	adds	r5, r5, sl
   39424:	adc	r6, r6, fp
   39428:	adds	r3, r5, r7
   3942c:	adc	r4, r6, r4
   39430:	ldr	r7, [sp, #172]	; 0xac
   39434:	lsr	r5, r3, #26
   39438:	orr	r5, r5, r4, lsl #6
   3943c:	bic	r0, r7, #-67108864	; 0xfc000000
   39440:	ldr	r7, [sp, #16]
   39444:	add	r5, r5, r5, lsl #2
   39448:	ldr	r4, [sp, #176]	; 0xb0
   3944c:	ldr	r6, [sp, #160]	; 0xa0
   39450:	add	r1, r5, r0
   39454:	cmp	r7, #15
   39458:	str	r1, [sp]
   3945c:	bic	r4, r4, #-67108864	; 0xfc000000
   39460:	bic	r6, r6, #-67108864	; 0xfc000000
   39464:	bic	r0, r3, #-67108864	; 0xfc000000
   39468:	ldr	r1, [sp, #116]	; 0x74
   3946c:	bhi	38f0c <error@@Base+0xb57c>
   39470:	ldr	fp, [sp, #16]
   39474:	cmp	fp, #0
   39478:	bne	39644 <error@@Base+0xbcb4>
   3947c:	ldr	r3, [sp]
   39480:	bic	r9, r3, #-67108864	; 0xfc000000
   39484:	add	lr, r4, r3, lsr #26
   39488:	ldr	r3, [sp, #8]
   3948c:	add	r6, r6, lr, lsr #26
   39490:	bic	lr, lr, #-67108864	; 0xfc000000
   39494:	add	r3, r3, r6, lsr #26
   39498:	bic	r6, r6, #-67108864	; 0xfc000000
   3949c:	add	r0, r0, r3, lsr #26
   394a0:	bic	r3, r3, #-67108864	; 0xfc000000
   394a4:	lsr	r2, r0, #26
   394a8:	bic	r0, r0, #-67108864	; 0xfc000000
   394ac:	add	r2, r2, r2, lsl #2
   394b0:	add	r9, r2, r9
   394b4:	bic	r7, r9, #-67108864	; 0xfc000000
   394b8:	add	r8, r7, #5
   394bc:	add	lr, lr, r9, lsr #26
   394c0:	add	sl, lr, r8, lsr #26
   394c4:	add	r5, r0, #-67108864	; 0xfc000000
   394c8:	add	ip, r6, sl, lsr #26
   394cc:	mov	r2, fp
   394d0:	add	r4, r3, ip, lsr #26
   394d4:	ldr	fp, [sp, #204]	; 0xcc
   394d8:	add	r5, r5, r4, lsr #26
   394dc:	lsr	r1, r5, #31
   394e0:	sub	r9, r1, #1
   394e4:	and	r4, r4, r9
   394e8:	rsb	r1, r1, #0
   394ec:	and	r3, r3, r1
   394f0:	and	sl, sl, r9
   394f4:	and	ip, ip, r9
   394f8:	bic	r4, r4, #-67108864	; 0xfc000000
   394fc:	and	r6, r6, r1
   39500:	orr	r4, r4, r3
   39504:	bic	sl, sl, #-67108864	; 0xfc000000
   39508:	and	r3, r5, r9
   3950c:	and	r8, r8, r9
   39510:	and	lr, lr, r1
   39514:	and	r0, r0, r1
   39518:	bic	ip, ip, #-67108864	; 0xfc000000
   3951c:	orr	lr, sl, lr
   39520:	orr	ip, ip, r6
   39524:	and	r7, r7, r1
   39528:	orr	r3, r3, r0
   3952c:	bic	r8, r8, #-67108864	; 0xfc000000
   39530:	ldrd	r0, [sp, #56]	; 0x38
   39534:	orr	r8, r8, r7
   39538:	ldrd	r6, [sp, #64]	; 0x40
   3953c:	orr	r8, r8, lr, lsl #26
   39540:	lsl	r5, ip, #20
   39544:	adds	r0, r0, r8
   39548:	orr	r5, r5, lr, lsr #6
   3954c:	lsl	lr, r4, #14
   39550:	lsr	r4, r4, #18
   39554:	adc	r1, r1, #0
   39558:	orr	r3, r4, r3, lsl #8
   3955c:	adds	r6, r6, r5
   39560:	ldrd	r4, [sp, #72]	; 0x48
   39564:	ldrd	r8, [sp, #80]	; 0x50
   39568:	orr	lr, lr, ip, lsr #12
   3956c:	adc	r7, r7, #0
   39570:	adds	r4, r4, lr
   39574:	adc	r5, r5, #0
   39578:	adds	r8, r8, r3
   3957c:	adds	ip, r1, r6
   39580:	adc	r1, r2, r7
   39584:	adds	r1, r1, r4
   39588:	adc	r2, r2, r5
   3958c:	adds	r3, r2, r8
   39590:	mov	sl, r0
   39594:	lsr	r5, r0, #8
   39598:	lsr	r4, r0, #16
   3959c:	lsr	lr, r0, #24
   395a0:	ldr	r2, [pc, #408]	; 39740 <error@@Base+0xbdb0>
   395a4:	ldr	r0, [sp, #40]	; 0x28
   395a8:	lsr	r9, r3, #8
   395ac:	lsr	r8, r3, #16
   395b0:	strb	r5, [r0, #1]
   395b4:	strb	r4, [r0, #2]
   395b8:	strb	lr, [r0, #3]
   395bc:	strb	sl, [r0]
   395c0:	ldr	sl, [r2]
   395c4:	lsr	r7, r3, #24
   395c8:	cmp	fp, sl
   395cc:	ldr	sl, [sp, #40]	; 0x28
   395d0:	lsr	r6, r1, #8
   395d4:	lsr	r5, r1, #16
   395d8:	lsr	r4, r1, #24
   395dc:	lsr	lr, ip, #8
   395e0:	lsr	r0, ip, #16
   395e4:	lsr	r2, ip, #24
   395e8:	strb	ip, [sl, #4]
   395ec:	strb	r1, [sl, #8]
   395f0:	strb	r3, [sl, #12]
   395f4:	strb	r9, [sl, #13]
   395f8:	strb	r8, [sl, #14]
   395fc:	strb	r7, [sl, #15]
   39600:	strb	r6, [sl, #9]
   39604:	strb	r5, [sl, #10]
   39608:	strb	r4, [sl, #11]
   3960c:	strb	lr, [sl, #5]
   39610:	strb	r0, [sl, #6]
   39614:	strb	r2, [sl, #7]
   39618:	bne	39738 <error@@Base+0xbda8>
   3961c:	add	sp, sp, #212	; 0xd4
   39620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39624:	ldr	fp, [sp, #16]
   39628:	mov	r0, #0
   3962c:	cmp	fp, #0
   39630:	str	r0, [sp, #8]
   39634:	mov	r6, r0
   39638:	mov	r4, r0
   3963c:	str	r0, [sp]
   39640:	beq	3947c <error@@Base+0xbaec>
   39644:	ldr	r3, [sp, #16]
   39648:	add	r2, sp, #187	; 0xbb
   3964c:	sub	r7, r3, #1
   39650:	add	r7, r1, r7
   39654:	sub	r3, r1, #1
   39658:	ldrb	r5, [r3, #1]!
   3965c:	cmp	r7, r3
   39660:	strb	r5, [r2, #1]!
   39664:	bne	39658 <error@@Base+0xbcc8>
   39668:	ldr	r5, [sp, #16]
   3966c:	mov	r2, #1
   39670:	add	r3, r5, #1
   39674:	cmp	r3, #15
   39678:	add	r3, sp, #208	; 0xd0
   3967c:	add	r3, r3, r5
   39680:	strb	r2, [r3, #-20]	; 0xffffffec
   39684:	bhi	396a8 <error@@Base+0xbd18>
   39688:	ldr	r2, [sp, #16]
   3968c:	add	r3, sp, #188	; 0xbc
   39690:	add	r2, r3, r2
   39694:	add	r5, sp, #203	; 0xcb
   39698:	mov	r3, #0
   3969c:	strb	r3, [r2, #1]!
   396a0:	cmp	r5, r2
   396a4:	bne	3969c <error@@Base+0xbd0c>
   396a8:	ldr	r5, [sp, #188]	; 0xbc
   396ac:	ldr	sl, [sp, #192]	; 0xc0
   396b0:	ldr	r2, [sp, #196]	; 0xc4
   396b4:	lsr	r7, r5, #26
   396b8:	ldr	fp, [sp, #200]	; 0xc8
   396bc:	orr	r7, r7, sl, lsl #6
   396c0:	str	r1, [sp, #116]	; 0x74
   396c4:	ldr	r1, [sp]
   396c8:	bic	r5, r5, #-67108864	; 0xfc000000
   396cc:	bic	r7, r7, #-67108864	; 0xfc000000
   396d0:	lsr	r3, r2, #14
   396d4:	add	r5, r5, r1
   396d8:	add	r1, r7, r4
   396dc:	orr	r3, r3, fp, lsl #18
   396e0:	str	r1, [sp, #24]
   396e4:	ldr	r1, [sp, #8]
   396e8:	lsr	r8, sl, #20
   396ec:	bic	r3, r3, #-67108864	; 0xfc000000
   396f0:	orr	r8, r8, r2, lsl #12
   396f4:	add	r3, r3, r1
   396f8:	mov	r2, #0
   396fc:	bic	r8, r8, #-67108864	; 0xfc000000
   39700:	str	r3, [sp, #8]
   39704:	add	r3, r0, fp, lsr #8
   39708:	add	r8, r8, r6
   3970c:	str	r3, [sp, #20]
   39710:	str	r2, [sp, #52]	; 0x34
   39714:	str	r2, [sp, #112]	; 0x70
   39718:	str	r2, [sp, #92]	; 0x5c
   3971c:	str	r2, [sp, #120]	; 0x78
   39720:	str	r2, [sp, #96]	; 0x60
   39724:	str	r2, [sp, #100]	; 0x64
   39728:	str	r2, [sp, #124]	; 0x7c
   3972c:	str	r2, [sp, #168]	; 0xa8
   39730:	str	r2, [sp, #16]
   39734:	b	38fc0 <error@@Base+0xb630>
   39738:	bl	14aac <__stack_chk_fail@plt>
   3973c:	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>
   39740:	andeq	r4, r7, r0, asr #19
   39744:	push	{r4, r5, r6, r7, lr}
   39748:	sub	sp, sp, #44	; 0x2c
   3974c:	ldr	lr, [pc, #136]	; 397dc <error@@Base+0xbe4c>
   39750:	sub	r0, r0, #4
   39754:	add	r1, sp, #4
   39758:	ldr	r2, [lr]
   3975c:	ldr	r7, [pc, #124]	; 397e0 <error@@Base+0xbe50>
   39760:	mov	r5, r0
   39764:	mov	ip, r1
   39768:	add	r4, sp, #36	; 0x24
   3976c:	mov	r6, #237	; 0xed
   39770:	mov	r3, #0
   39774:	str	r2, [sp, #36]	; 0x24
   39778:	b	39780 <error@@Base+0xbdf0>
   3977c:	ldr	r6, [r7, #4]!
   39780:	ldr	r2, [r5, #4]!
   39784:	add	r3, r3, r6
   39788:	sub	r3, r2, r3
   3978c:	strb	r3, [ip], #1
   39790:	cmp	ip, r4
   39794:	lsr	r3, r3, #31
   39798:	bne	3977c <error@@Base+0xbdec>
   3979c:	sub	r2, r3, #1
   397a0:	ldrb	r3, [r1], #1
   397a4:	ldr	ip, [r0, #4]!
   397a8:	eor	r3, r3, ip
   397ac:	and	r3, r3, r2
   397b0:	eor	r3, r3, ip
   397b4:	cmp	r1, r4
   397b8:	str	r3, [r0]
   397bc:	bne	397a0 <error@@Base+0xbe10>
   397c0:	ldr	r2, [sp, #36]	; 0x24
   397c4:	ldr	r3, [lr]
   397c8:	cmp	r2, r3
   397cc:	bne	397d8 <error@@Base+0xbe48>
   397d0:	add	sp, sp, #44	; 0x2c
   397d4:	pop	{r4, r5, r6, r7, pc}
   397d8:	bl	14aac <__stack_chk_fail@plt>
   397dc:	andeq	r4, r7, r0, asr #19
   397e0:	andeq	r7, r4, r4, ror #19
   397e4:	ldr	r3, [pc, #432]	; 3999c <error@@Base+0xc00c>
   397e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   397ec:	sub	sp, sp, #540	; 0x21c
   397f0:	add	sl, sp, #264	; 0x108
   397f4:	ldr	ip, [r3]
   397f8:	mov	r8, r0
   397fc:	mov	r3, sl
   39800:	add	r7, sp, #268	; 0x10c
   39804:	add	r0, sp, #528	; 0x210
   39808:	mov	r2, #0
   3980c:	str	ip, [sp, #532]	; 0x214
   39810:	str	r2, [r3, #4]!
   39814:	cmp	r3, r0
   39818:	bne	39810 <error@@Base+0xbe80>
   3981c:	add	r9, sp, #132	; 0x84
   39820:	mov	r3, r9
   39824:	add	fp, sp, #136	; 0x88
   39828:	mov	r2, #0
   3982c:	str	r2, [r3, #4]!
   39830:	cmp	r3, sl
   39834:	bne	3982c <error@@Base+0xbe9c>
   39838:	ldr	r6, [pc, #352]	; 399a0 <error@@Base+0xc010>
   3983c:	add	r5, r1, #124	; 0x7c
   39840:	mov	ip, #33	; 0x21
   39844:	sub	r3, ip, #33	; 0x21
   39848:	mov	r2, r7
   3984c:	cmp	r3, #30
   39850:	add	r2, r2, #4
   39854:	ldrgt	r0, [r6]
   39858:	ldrgt	r4, [r5, r3, lsl #2]
   3985c:	ldrgt	lr, [r2, #-4]
   39860:	add	r3, r3, #1
   39864:	mlagt	r0, r4, r0, lr
   39868:	strgt	r0, [r2, #-4]
   3986c:	cmp	r3, ip
   39870:	bne	3984c <error@@Base+0xbebc>
   39874:	add	ip, r3, #1
   39878:	cmp	ip, #66	; 0x42
   3987c:	add	r6, r6, #4
   39880:	sub	r5, r5, #4
   39884:	add	r7, r7, #4
   39888:	bne	39844 <error@@Base+0xbeb4>
   3988c:	ldr	r3, [sp, #392]	; 0x188
   39890:	ldr	r2, [sp, #396]	; 0x18c
   39894:	ldr	r0, [sp, #400]	; 0x190
   39898:	add	r2, r2, r3, lsr #8
   3989c:	sub	r1, r1, #4
   398a0:	add	r3, sp, #4
   398a4:	add	r0, r0, r2, lsr #8
   398a8:	str	r2, [sp, #396]	; 0x18c
   398ac:	str	r0, [sp, #400]	; 0x190
   398b0:	ldr	r2, [r1, #4]!
   398b4:	str	r2, [r3], #4
   398b8:	cmp	r3, fp
   398bc:	bne	398b0 <error@@Base+0xbf20>
   398c0:	ldr	r4, [pc, #220]	; 399a4 <error@@Base+0xc014>
   398c4:	add	lr, sp, #400	; 0x190
   398c8:	mov	r5, fp
   398cc:	mov	r0, #33	; 0x21
   398d0:	sub	r3, r0, #33	; 0x21
   398d4:	mov	r2, r5
   398d8:	cmp	r3, #32
   398dc:	add	r2, r2, #4
   398e0:	ldrle	r1, [r4]
   398e4:	ldrle	r6, [lr, r3, lsl #2]
   398e8:	ldrle	ip, [r2, #-4]
   398ec:	add	r3, r3, #1
   398f0:	mlale	r1, r6, r1, ip
   398f4:	strle	r1, [r2, #-4]
   398f8:	cmp	r3, r0
   398fc:	bne	398d8 <error@@Base+0xbf48>
   39900:	add	r0, r3, #1
   39904:	cmp	r0, #65	; 0x41
   39908:	add	r4, r4, #4
   3990c:	sub	lr, lr, #4
   39910:	add	r5, r5, #4
   39914:	bne	398d0 <error@@Base+0xbf40>
   39918:	mov	r3, fp
   3991c:	ldr	r1, [r3]
   39920:	ldr	r2, [r3, #4]!
   39924:	add	r2, r2, r1, lsr #8
   39928:	ldrb	r1, [r3, #-4]
   3992c:	cmp	r3, sl
   39930:	stmda	r3, {r1, r2}
   39934:	bne	3991c <error@@Base+0xbf8c>
   39938:	add	fp, fp, #124	; 0x7c
   3993c:	mov	r0, sp
   39940:	sub	r1, r8, #4
   39944:	mov	r3, #0
   39948:	ldr	r2, [r0, #4]!
   3994c:	ldr	ip, [r9, #4]!
   39950:	sub	r2, r2, r3
   39954:	sub	r2, r2, ip
   39958:	cmp	fp, r9
   3995c:	lsr	r3, r2, #31
   39960:	add	r2, r2, r3, lsl #8
   39964:	str	r2, [r1, #4]!
   39968:	bne	39948 <error@@Base+0xbfb8>
   3996c:	mov	r0, r8
   39970:	bl	39744 <error@@Base+0xbdb4>
   39974:	ldr	r3, [pc, #32]	; 3999c <error@@Base+0xc00c>
   39978:	ldr	r2, [sp, #532]	; 0x214
   3997c:	ldr	r3, [r3]
   39980:	cmp	r2, r3
   39984:	bne	39998 <error@@Base+0xc008>
   39988:	mov	r0, r8
   3998c:	add	sp, sp, #540	; 0x21c
   39990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39994:	b	39744 <error@@Base+0xbdb4>
   39998:	bl	14aac <__stack_chk_fail@plt>
   3999c:	andeq	r4, r7, r0, asr #19
   399a0:	andeq	r7, r4, r4, ror #20
   399a4:	andeq	r7, r4, r4, ror #19
   399a8:	push	{r4, lr}
   399ac:	sub	sp, sp, #264	; 0x108
   399b0:	ldr	r4, [pc, #92]	; 39a14 <error@@Base+0xc084>
   399b4:	sub	r1, r1, #1
   399b8:	add	r3, sp, #4
   399bc:	ldr	r2, [r4]
   399c0:	add	ip, sp, #132	; 0x84
   399c4:	str	r2, [sp, #260]	; 0x104
   399c8:	ldrb	r2, [r1, #1]!
   399cc:	str	r2, [r3], #4
   399d0:	cmp	r3, ip
   399d4:	bne	399c8 <error@@Base+0xc038>
   399d8:	add	r3, sp, #128	; 0x80
   399dc:	add	r1, sp, #256	; 0x100
   399e0:	mov	r2, #0
   399e4:	str	r2, [r3, #4]!
   399e8:	cmp	r3, r1
   399ec:	bne	399e4 <error@@Base+0xc054>
   399f0:	add	r1, sp, #4
   399f4:	bl	397e4 <error@@Base+0xbe54>
   399f8:	ldr	r2, [sp, #260]	; 0x104
   399fc:	ldr	r3, [r4]
   39a00:	cmp	r2, r3
   39a04:	bne	39a10 <error@@Base+0xc080>
   39a08:	add	sp, sp, #264	; 0x108
   39a0c:	pop	{r4, pc}
   39a10:	bl	14aac <__stack_chk_fail@plt>
   39a14:	andeq	r4, r7, r0, asr #19
   39a18:	sub	r3, r1, #1
   39a1c:	sub	r0, r0, #4
   39a20:	add	r1, r1, #15
   39a24:	ldrb	r2, [r3, #1]!
   39a28:	cmp	r3, r1
   39a2c:	str	r2, [r0, #4]!
   39a30:	bne	39a24 <error@@Base+0xc094>
   39a34:	bx	lr
   39a38:	push	{r4, lr}
   39a3c:	sub	sp, sp, #264	; 0x108
   39a40:	ldr	r4, [pc, #68]	; 39a8c <error@@Base+0xc0fc>
   39a44:	sub	r1, r1, #1
   39a48:	add	r3, sp, #4
   39a4c:	ldr	r2, [r4]
   39a50:	add	ip, sp, #260	; 0x104
   39a54:	str	r2, [sp, #260]	; 0x104
   39a58:	ldrb	r2, [r1, #1]!
   39a5c:	str	r2, [r3], #4
   39a60:	cmp	r3, ip
   39a64:	bne	39a58 <error@@Base+0xc0c8>
   39a68:	add	r1, sp, #4
   39a6c:	bl	397e4 <error@@Base+0xbe54>
   39a70:	ldr	r2, [sp, #260]	; 0x104
   39a74:	ldr	r3, [r4]
   39a78:	cmp	r2, r3
   39a7c:	bne	39a88 <error@@Base+0xc0f8>
   39a80:	add	sp, sp, #264	; 0x108
   39a84:	pop	{r4, pc}
   39a88:	bl	14aac <__stack_chk_fail@plt>
   39a8c:	andeq	r4, r7, r0, asr #19
   39a90:	sub	r3, r1, #4
   39a94:	sub	r2, r0, #4
   39a98:	add	r1, r1, #60	; 0x3c
   39a9c:	ldr	ip, [r3, #4]!
   39aa0:	cmp	r3, r1
   39aa4:	str	ip, [r2, #4]!
   39aa8:	bne	39a9c <error@@Base+0xc10c>
   39aac:	add	r3, r0, #60	; 0x3c
   39ab0:	mov	r2, #0
   39ab4:	add	r0, r0, #124	; 0x7c
   39ab8:	str	r2, [r3, #4]!
   39abc:	cmp	r3, r0
   39ac0:	bne	39ab8 <error@@Base+0xc128>
   39ac4:	bx	lr
   39ac8:	sub	r3, r1, #4
   39acc:	sub	r0, r0, #1
   39ad0:	add	r1, r1, #124	; 0x7c
   39ad4:	ldr	r2, [r3, #4]!
   39ad8:	cmp	r3, r1
   39adc:	strb	r2, [r0, #1]!
   39ae0:	bne	39ad4 <error@@Base+0xc144>
   39ae4:	bx	lr
   39ae8:	sub	r3, r0, #4
   39aec:	add	r0, r0, #124	; 0x7c
   39af0:	b	39afc <error@@Base+0xc16c>
   39af4:	cmp	r3, r0
   39af8:	beq	39b10 <error@@Base+0xc180>
   39afc:	ldr	r2, [r3, #4]!
   39b00:	cmp	r2, #0
   39b04:	beq	39af4 <error@@Base+0xc164>
   39b08:	mov	r0, #0
   39b0c:	bx	lr
   39b10:	mov	r0, #1
   39b14:	bx	lr
   39b18:	add	r3, r0, #128	; 0x80
   39b1c:	add	r0, r0, #64	; 0x40
   39b20:	ldr	r2, [r3, #-4]!
   39b24:	cmp	r2, #0
   39b28:	bne	39b3c <error@@Base+0xc1ac>
   39b2c:	cmp	r3, r0
   39b30:	bne	39b20 <error@@Base+0xc190>
   39b34:	mov	r0, #1
   39b38:	bx	lr
   39b3c:	mov	r0, #0
   39b40:	bx	lr
   39b44:	add	r1, r1, #128	; 0x80
   39b48:	add	r3, r0, #128	; 0x80
   39b4c:	b	39b5c <error@@Base+0xc1cc>
   39b50:	bhi	39b74 <error@@Base+0xc1e4>
   39b54:	cmp	r3, r0
   39b58:	beq	39b74 <error@@Base+0xc1e4>
   39b5c:	ldr	ip, [r3, #-4]!
   39b60:	ldr	r2, [r1, #-4]!
   39b64:	cmp	ip, r2
   39b68:	bcs	39b50 <error@@Base+0xc1c0>
   39b6c:	mov	r0, #1
   39b70:	bx	lr
   39b74:	mov	r0, #0
   39b78:	bx	lr
   39b7c:	push	{r4, lr}
   39b80:	sub	ip, r1, #4
   39b84:	sub	r2, r2, #4
   39b88:	add	r1, r1, #124	; 0x7c
   39b8c:	sub	lr, r0, #4
   39b90:	ldr	r3, [ip, #4]!
   39b94:	ldr	r4, [r2, #4]!
   39b98:	cmp	ip, r1
   39b9c:	add	r3, r3, r4
   39ba0:	str	r3, [lr, #4]!
   39ba4:	bne	39b90 <error@@Base+0xc200>
   39ba8:	mov	r3, r0
   39bac:	add	ip, r0, #124	; 0x7c
   39bb0:	ldr	r1, [r3]
   39bb4:	ldr	r2, [r3, #4]!
   39bb8:	add	r2, r2, r1, lsr #8
   39bbc:	ldrb	r1, [r3, #-4]
   39bc0:	cmp	r3, ip
   39bc4:	stmda	r3, {r1, r2}
   39bc8:	bne	39bb0 <error@@Base+0xc220>
   39bcc:	pop	{r4, lr}
   39bd0:	b	39744 <error@@Base+0xbdb4>
   39bd4:	push	{r4, lr}
   39bd8:	sub	ip, r1, #4
   39bdc:	sub	r2, r2, #4
   39be0:	sub	r0, r0, #4
   39be4:	add	r1, r1, #124	; 0x7c
   39be8:	mov	lr, #0
   39bec:	ldr	r3, [ip, #4]!
   39bf0:	ldr	r4, [r2, #4]!
   39bf4:	sub	r3, r3, lr
   39bf8:	sub	r3, r3, r4
   39bfc:	cmp	ip, r1
   39c00:	uxtb	lr, r3
   39c04:	lsr	r3, r3, #8
   39c08:	str	lr, [r0, #4]!
   39c0c:	and	lr, r3, #1
   39c10:	bne	39bec <error@@Base+0xc25c>
   39c14:	pop	{r4, pc}
   39c18:	push	{r4, r5, r6, r7, r8, r9, lr}
   39c1c:	sub	sp, sp, #268	; 0x10c
   39c20:	ldr	r6, [pc, #156]	; 39cc4 <error@@Base+0xc334>
   39c24:	add	r5, sp, #4
   39c28:	mov	r3, sp
   39c2c:	ldr	lr, [r6]
   39c30:	add	r7, sp, #256	; 0x100
   39c34:	mov	ip, #0
   39c38:	str	lr, [sp, #260]	; 0x104
   39c3c:	str	ip, [r3, #4]!
   39c40:	cmp	r3, r7
   39c44:	bne	39c3c <error@@Base+0xc2ac>
   39c48:	sub	r8, r1, #4
   39c4c:	sub	r9, r2, #4
   39c50:	add	lr, sp, #128	; 0x80
   39c54:	ldr	r4, [r8, #4]!
   39c58:	sub	r3, lr, #128	; 0x80
   39c5c:	mov	r1, r9
   39c60:	ldr	r2, [r1, #4]!
   39c64:	ldr	ip, [r3, #4]!
   39c68:	mla	r2, r2, r4, ip
   39c6c:	cmp	r3, lr
   39c70:	str	r2, [r3]
   39c74:	bne	39c60 <error@@Base+0xc2d0>
   39c78:	add	lr, lr, #4
   39c7c:	cmp	lr, r7
   39c80:	bne	39c54 <error@@Base+0xc2c4>
   39c84:	ldr	r2, [r5]
   39c88:	ldr	r3, [r5, #4]!
   39c8c:	add	r3, r3, r2, lsr #8
   39c90:	ldrb	r2, [r5, #-4]
   39c94:	cmp	r5, r7
   39c98:	strd	r2, [r5, #-4]
   39c9c:	bne	39c84 <error@@Base+0xc2f4>
   39ca0:	add	r1, sp, #4
   39ca4:	bl	397e4 <error@@Base+0xbe54>
   39ca8:	ldr	r2, [sp, #260]	; 0x104
   39cac:	ldr	r3, [r6]
   39cb0:	cmp	r2, r3
   39cb4:	bne	39cc0 <error@@Base+0xc330>
   39cb8:	add	sp, sp, #268	; 0x10c
   39cbc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39cc0:	bl	14aac <__stack_chk_fail@plt>
   39cc4:	andeq	r4, r7, r0, asr #19
   39cc8:	push	{r4, lr}
   39ccc:	sub	sp, sp, #136	; 0x88
   39cd0:	ldr	r4, [pc, #92]	; 39d34 <error@@Base+0xc3a4>
   39cd4:	sub	r3, r2, #4
   39cd8:	add	ip, sp, #4
   39cdc:	ldr	lr, [r4]
   39ce0:	add	r2, r2, #60	; 0x3c
   39ce4:	str	lr, [sp, #132]	; 0x84
   39ce8:	ldr	lr, [r3, #4]!
   39cec:	cmp	r3, r2
   39cf0:	str	lr, [ip], #4
   39cf4:	bne	39ce8 <error@@Base+0xc358>
   39cf8:	add	r3, sp, #64	; 0x40
   39cfc:	add	ip, sp, #128	; 0x80
   39d00:	mov	r2, #0
   39d04:	str	r2, [r3, #4]!
   39d08:	cmp	r3, ip
   39d0c:	bne	39d04 <error@@Base+0xc374>
   39d10:	add	r2, sp, #4
   39d14:	bl	39c18 <error@@Base+0xc288>
   39d18:	ldr	r2, [sp, #132]	; 0x84
   39d1c:	ldr	r3, [r4]
   39d20:	cmp	r2, r3
   39d24:	bne	39d30 <error@@Base+0xc3a0>
   39d28:	add	sp, sp, #136	; 0x88
   39d2c:	pop	{r4, pc}
   39d30:	bl	14aac <__stack_chk_fail@plt>
   39d34:	andeq	r4, r7, r0, asr #19
   39d38:	push	{r4, r5, lr}
   39d3c:	mov	r3, r1
   39d40:	mov	r2, r0
   39d44:	add	r4, r1, #120	; 0x78
   39d48:	mov	ip, r0
   39d4c:	ldr	lr, [r3]
   39d50:	add	r3, r3, #12
   39d54:	and	lr, lr, #7
   39d58:	strb	lr, [ip]
   39d5c:	ldr	lr, [r3, #-12]
   39d60:	add	ip, ip, #8
   39d64:	lsr	lr, lr, #3
   39d68:	and	lr, lr, #7
   39d6c:	strb	lr, [ip, #-7]
   39d70:	ldr	lr, [r3, #-12]
   39d74:	lsr	lr, lr, #6
   39d78:	and	lr, lr, #7
   39d7c:	strb	lr, [ip, #-6]
   39d80:	ldr	r5, [r3, #-8]
   39d84:	lsl	r5, r5, #2
   39d88:	and	r5, r5, #7
   39d8c:	eor	lr, lr, r5
   39d90:	strb	lr, [ip, #-6]
   39d94:	ldr	lr, [r3, #-8]
   39d98:	lsr	lr, lr, #1
   39d9c:	and	lr, lr, #7
   39da0:	strb	lr, [ip, #-5]
   39da4:	ldr	lr, [r3, #-8]
   39da8:	lsr	lr, lr, #4
   39dac:	and	lr, lr, #7
   39db0:	strb	lr, [ip, #-4]
   39db4:	ldr	lr, [r3, #-8]
   39db8:	lsr	lr, lr, #7
   39dbc:	and	lr, lr, #7
   39dc0:	strb	lr, [ip, #-3]
   39dc4:	ldr	r5, [r3, #-4]
   39dc8:	lsl	r5, r5, #1
   39dcc:	and	r5, r5, #7
   39dd0:	eor	lr, lr, r5
   39dd4:	strb	lr, [ip, #-3]
   39dd8:	ldr	lr, [r3, #-4]
   39ddc:	lsr	lr, lr, #2
   39de0:	and	lr, lr, #7
   39de4:	strb	lr, [ip, #-2]
   39de8:	ldr	lr, [r3, #-4]
   39dec:	cmp	r3, r4
   39df0:	lsr	lr, lr, #5
   39df4:	and	lr, lr, #7
   39df8:	strb	lr, [ip, #-1]
   39dfc:	bne	39d4c <error@@Base+0xc3bc>
   39e00:	ldr	r3, [r1, #120]	; 0x78
   39e04:	mov	r4, r0
   39e08:	and	r3, r3, #7
   39e0c:	strb	r3, [r0, #80]	; 0x50
   39e10:	ldr	r3, [r1, #120]	; 0x78
   39e14:	mov	lr, #0
   39e18:	lsr	r3, r3, #3
   39e1c:	and	r3, r3, #7
   39e20:	strb	r3, [r0, #81]	; 0x51
   39e24:	ldr	r3, [r1, #120]	; 0x78
   39e28:	lsr	r3, r3, #6
   39e2c:	and	r3, r3, #7
   39e30:	strb	r3, [r0, #82]	; 0x52
   39e34:	ldr	ip, [r1, #124]	; 0x7c
   39e38:	lsl	ip, ip, #2
   39e3c:	and	ip, ip, #7
   39e40:	eor	r3, r3, ip
   39e44:	strb	r3, [r0, #82]	; 0x52
   39e48:	ldr	r3, [r1, #124]	; 0x7c
   39e4c:	lsr	r3, r3, #1
   39e50:	and	r3, r3, #7
   39e54:	strb	r3, [r0, #83]	; 0x53
   39e58:	ldr	r3, [r1, #124]	; 0x7c
   39e5c:	lsr	r3, r3, #4
   39e60:	and	r3, r3, #7
   39e64:	strb	r3, [r4, #84]!	; 0x54
   39e68:	ldrsb	r3, [r2]
   39e6c:	ldrb	ip, [r2, #1]!
   39e70:	add	r3, lr, r3
   39e74:	cmp	r4, r2
   39e78:	sxtb	r3, r3
   39e7c:	and	r1, r3, #7
   39e80:	add	r3, ip, r3, asr #3
   39e84:	lsr	lr, r1, #2
   39e88:	strb	r3, [r2]
   39e8c:	sub	r1, r1, lr, lsl #3
   39e90:	strb	r1, [r2, #-1]
   39e94:	bne	39e68 <error@@Base+0xc4d8>
   39e98:	ldrb	r3, [r0, #84]	; 0x54
   39e9c:	add	r3, lr, r3
   39ea0:	strb	r3, [r0, #84]	; 0x54
   39ea4:	pop	{r4, r5, pc}
   39ea8:	push	{r4, r5, lr}
   39eac:	mov	r3, r1
   39eb0:	mov	r2, r0
   39eb4:	add	r4, r1, #120	; 0x78
   39eb8:	mov	ip, r0
   39ebc:	ldr	lr, [r3]
   39ec0:	add	r3, r3, #20
   39ec4:	and	lr, lr, #31
   39ec8:	strb	lr, [ip]
   39ecc:	ldr	lr, [r3, #-20]	; 0xffffffec
   39ed0:	add	ip, ip, #8
   39ed4:	lsr	lr, lr, #5
   39ed8:	and	lr, lr, #31
   39edc:	strb	lr, [ip, #-7]
   39ee0:	ldr	r5, [r3, #-16]
   39ee4:	lsl	r5, r5, #3
   39ee8:	and	r5, r5, #31
   39eec:	eor	lr, lr, r5
   39ef0:	strb	lr, [ip, #-7]
   39ef4:	ldr	lr, [r3, #-16]
   39ef8:	lsr	lr, lr, #2
   39efc:	and	lr, lr, #31
   39f00:	strb	lr, [ip, #-6]
   39f04:	ldr	lr, [r3, #-16]
   39f08:	lsr	lr, lr, #7
   39f0c:	and	lr, lr, #31
   39f10:	strb	lr, [ip, #-5]
   39f14:	ldr	r5, [r3, #-12]
   39f18:	lsl	r5, r5, #1
   39f1c:	and	r5, r5, #31
   39f20:	eor	lr, lr, r5
   39f24:	strb	lr, [ip, #-5]
   39f28:	ldr	lr, [r3, #-12]
   39f2c:	lsr	lr, lr, #4
   39f30:	and	lr, lr, #31
   39f34:	strb	lr, [ip, #-4]
   39f38:	ldr	r5, [r3, #-8]
   39f3c:	lsl	r5, r5, #4
   39f40:	and	r5, r5, #31
   39f44:	eor	lr, lr, r5
   39f48:	strb	lr, [ip, #-4]
   39f4c:	ldr	lr, [r3, #-8]
   39f50:	lsr	lr, lr, #1
   39f54:	and	lr, lr, #31
   39f58:	strb	lr, [ip, #-3]
   39f5c:	ldr	lr, [r3, #-8]
   39f60:	lsr	lr, lr, #6
   39f64:	and	lr, lr, #31
   39f68:	strb	lr, [ip, #-2]
   39f6c:	ldr	r5, [r3, #-4]
   39f70:	lsl	r5, r5, #2
   39f74:	and	r5, r5, #31
   39f78:	eor	lr, lr, r5
   39f7c:	strb	lr, [ip, #-2]
   39f80:	ldr	lr, [r3, #-4]
   39f84:	cmp	r3, r4
   39f88:	lsr	lr, lr, #3
   39f8c:	and	lr, lr, #31
   39f90:	strb	lr, [ip, #-1]
   39f94:	bne	39ebc <error@@Base+0xc52c>
   39f98:	ldr	r3, [r1, #120]	; 0x78
   39f9c:	mov	r4, r0
   39fa0:	and	r3, r3, #31
   39fa4:	strb	r3, [r0, #48]	; 0x30
   39fa8:	ldr	r3, [r1, #120]	; 0x78
   39fac:	mov	lr, #0
   39fb0:	lsr	r3, r3, #5
   39fb4:	and	r3, r3, #31
   39fb8:	strb	r3, [r0, #49]	; 0x31
   39fbc:	ldr	ip, [r1, #124]	; 0x7c
   39fc0:	lsl	ip, ip, #3
   39fc4:	and	ip, ip, #31
   39fc8:	eor	r3, r3, ip
   39fcc:	strb	r3, [r0, #49]	; 0x31
   39fd0:	ldr	r3, [r1, #124]	; 0x7c
   39fd4:	lsr	r3, r3, #2
   39fd8:	and	r3, r3, #31
   39fdc:	strb	r3, [r4, #50]!	; 0x32
   39fe0:	ldrsb	r3, [r2]
   39fe4:	ldrb	ip, [r2, #1]!
   39fe8:	add	r3, lr, r3
   39fec:	cmp	r4, r2
   39ff0:	sxtb	r3, r3
   39ff4:	and	r1, r3, #31
   39ff8:	add	r3, ip, r3, asr #5
   39ffc:	lsr	lr, r1, #4
   3a000:	strb	r3, [r2]
   3a004:	sub	r1, r1, lr, lsl #5
   3a008:	strb	r1, [r2, #-1]
   3a00c:	bne	39fe0 <error@@Base+0xc650>
   3a010:	ldrb	r3, [r0, #50]	; 0x32
   3a014:	add	r3, lr, r3
   3a018:	strb	r3, [r0, #50]	; 0x32
   3a01c:	pop	{r4, r5, pc}
   3a020:	push	{r4, r5, r6, lr}
   3a024:	mov	ip, r0
   3a028:	sub	lr, r1, #4
   3a02c:	sub	r4, r2, #4
   3a030:	add	r5, r1, #120	; 0x78
   3a034:	ldr	r3, [r4, #4]!
   3a038:	ldr	r6, [lr, #4]!
   3a03c:	add	ip, ip, #4
   3a040:	lsl	r3, r3, #2
   3a044:	and	r6, r6, #3
   3a048:	and	r3, r3, #12
   3a04c:	orr	r3, r3, r6
   3a050:	strb	r3, [ip, #-4]
   3a054:	ldr	r6, [lr]
   3a058:	ldr	r3, [r4]
   3a05c:	cmp	lr, r5
   3a060:	lsl	r6, r6, #28
   3a064:	and	r3, r3, #12
   3a068:	orr	r3, r3, r6, lsr #30
   3a06c:	strb	r3, [ip, #-3]
   3a070:	ldr	r3, [r4]
   3a074:	ldr	r6, [lr]
   3a078:	lsr	r3, r3, #2
   3a07c:	lsl	r6, r6, #26
   3a080:	and	r3, r3, #12
   3a084:	orr	r3, r3, r6, lsr #30
   3a088:	strb	r3, [ip, #-2]
   3a08c:	ldr	r3, [r4]
   3a090:	ldr	r6, [lr]
   3a094:	lsr	r3, r3, #4
   3a098:	lsl	r6, r6, #24
   3a09c:	and	r3, r3, #12
   3a0a0:	orr	r3, r3, r6, lsr #30
   3a0a4:	strb	r3, [ip, #-1]
   3a0a8:	bne	3a034 <error@@Base+0xc6a4>
   3a0ac:	ldr	r3, [r2, #124]	; 0x7c
   3a0b0:	ldr	ip, [r1, #124]	; 0x7c
   3a0b4:	lsl	r3, r3, #2
   3a0b8:	and	ip, ip, #3
   3a0bc:	and	r3, r3, #12
   3a0c0:	orr	r3, r3, ip
   3a0c4:	strb	r3, [r0, #124]	; 0x7c
   3a0c8:	ldr	ip, [r1, #124]	; 0x7c
   3a0cc:	ldr	r3, [r2, #124]	; 0x7c
   3a0d0:	lsl	ip, ip, #28
   3a0d4:	and	r3, r3, #12
   3a0d8:	orr	r3, r3, ip, lsr #30
   3a0dc:	strb	r3, [r0, #125]	; 0x7d
   3a0e0:	ldr	r3, [r2, #124]	; 0x7c
   3a0e4:	ldr	r2, [r1, #124]	; 0x7c
   3a0e8:	lsr	r3, r3, #2
   3a0ec:	lsl	r2, r2, #26
   3a0f0:	and	r3, r3, #12
   3a0f4:	orr	r3, r3, r2, lsr #30
   3a0f8:	strb	r3, [r0, #126]	; 0x7e
   3a0fc:	pop	{r4, r5, r6, pc}
   3a100:	push	{r4, r5, r6, r7, r8, lr}
   3a104:	add	r7, r1, #384	; 0x180
   3a108:	add	r6, r1, #128	; 0x80
   3a10c:	mov	r5, r0
   3a110:	mov	r4, r1
   3a114:	mov	r2, r7
   3a118:	bl	3b330 <error@@Base+0xd9a0>
   3a11c:	add	r1, r4, #256	; 0x100
   3a120:	mov	r2, r6
   3a124:	add	r0, r5, #128	; 0x80
   3a128:	bl	3b330 <error@@Base+0xd9a0>
   3a12c:	mov	r2, r7
   3a130:	mov	r1, r6
   3a134:	add	r0, r5, #256	; 0x100
   3a138:	pop	{r4, r5, r6, r7, r8, lr}
   3a13c:	b	3b330 <error@@Base+0xd9a0>
   3a140:	push	{r4, r5, r6, r7, r8, r9, lr}
   3a144:	mov	r5, r2
   3a148:	ldr	r7, [pc, #276]	; 3a264 <error@@Base+0xc8d4>
   3a14c:	sub	sp, sp, #652	; 0x28c
   3a150:	mov	r4, r1
   3a154:	ldr	r3, [r7]
   3a158:	add	r9, r1, #128	; 0x80
   3a15c:	mov	r6, r0
   3a160:	mov	r1, r9
   3a164:	mov	r2, r4
   3a168:	add	r0, sp, #4
   3a16c:	add	r8, r5, #128	; 0x80
   3a170:	str	r3, [sp, #644]	; 0x284
   3a174:	bl	3b224 <error@@Base+0xd894>
   3a178:	mov	r1, r8
   3a17c:	mov	r2, r5
   3a180:	add	r0, sp, #516	; 0x204
   3a184:	bl	3b224 <error@@Base+0xd894>
   3a188:	add	r1, sp, #4
   3a18c:	mov	r0, r1
   3a190:	add	r2, sp, #516	; 0x204
   3a194:	bl	3b330 <error@@Base+0xd9a0>
   3a198:	mov	r2, r9
   3a19c:	mov	r1, r4
   3a1a0:	add	r0, sp, #132	; 0x84
   3a1a4:	bl	3b1f0 <error@@Base+0xd860>
   3a1a8:	mov	r2, r8
   3a1ac:	mov	r1, r5
   3a1b0:	add	r0, sp, #516	; 0x204
   3a1b4:	bl	3b1f0 <error@@Base+0xd860>
   3a1b8:	add	r1, sp, #132	; 0x84
   3a1bc:	mov	r0, r1
   3a1c0:	add	r2, sp, #516	; 0x204
   3a1c4:	bl	3b330 <error@@Base+0xd9a0>
   3a1c8:	add	r2, r5, #384	; 0x180
   3a1cc:	add	r1, r4, #384	; 0x180
   3a1d0:	add	r0, sp, #260	; 0x104
   3a1d4:	bl	3b330 <error@@Base+0xd9a0>
   3a1d8:	add	r1, sp, #260	; 0x104
   3a1dc:	mov	r0, r1
   3a1e0:	ldr	r2, [pc, #128]	; 3a268 <error@@Base+0xc8d8>
   3a1e4:	bl	3b330 <error@@Base+0xd9a0>
   3a1e8:	add	r2, r5, #256	; 0x100
   3a1ec:	add	r1, r4, #256	; 0x100
   3a1f0:	add	r0, sp, #388	; 0x184
   3a1f4:	bl	3b330 <error@@Base+0xd9a0>
   3a1f8:	add	r2, sp, #388	; 0x184
   3a1fc:	mov	r1, r2
   3a200:	mov	r0, r2
   3a204:	bl	3b1f0 <error@@Base+0xd860>
   3a208:	add	r2, sp, #4
   3a20c:	add	r1, sp, #132	; 0x84
   3a210:	mov	r0, r6
   3a214:	bl	3b224 <error@@Base+0xd894>
   3a218:	add	r2, sp, #260	; 0x104
   3a21c:	add	r1, sp, #388	; 0x184
   3a220:	add	r0, r6, #384	; 0x180
   3a224:	bl	3b224 <error@@Base+0xd894>
   3a228:	add	r2, sp, #260	; 0x104
   3a22c:	add	r1, sp, #388	; 0x184
   3a230:	add	r0, r6, #128	; 0x80
   3a234:	bl	3b1f0 <error@@Base+0xd860>
   3a238:	add	r2, sp, #4
   3a23c:	add	r1, sp, #132	; 0x84
   3a240:	add	r0, r6, #256	; 0x100
   3a244:	bl	3b1f0 <error@@Base+0xd860>
   3a248:	ldr	r2, [sp, #644]	; 0x284
   3a24c:	ldr	r3, [r7]
   3a250:	cmp	r2, r3
   3a254:	bne	3a260 <error@@Base+0xc8d0>
   3a258:	add	sp, sp, #652	; 0x28c
   3a25c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a260:	bl	14aac <__stack_chk_fail@plt>
   3a264:	andeq	r4, r7, r0, asr #19
   3a268:	andeq	r7, r4, r8, ror #21
   3a26c:	push	{r4, r5, r6, r7, lr}
   3a270:	sub	sp, sp, #524	; 0x20c
   3a274:	ldr	r6, [pc, #216]	; 3a354 <error@@Base+0xc9c4>
   3a278:	mov	r4, r0
   3a27c:	add	r7, r1, #128	; 0x80
   3a280:	ldr	r3, [r6]
   3a284:	add	r0, sp, #4
   3a288:	str	r3, [sp, #516]	; 0x204
   3a28c:	mov	r5, r1
   3a290:	bl	3b454 <error@@Base+0xdac4>
   3a294:	mov	r1, r7
   3a298:	add	r0, sp, #132	; 0x84
   3a29c:	bl	3b454 <error@@Base+0xdac4>
   3a2a0:	add	r1, r5, #256	; 0x100
   3a2a4:	add	r0, sp, #260	; 0x104
   3a2a8:	bl	3b454 <error@@Base+0xdac4>
   3a2ac:	add	r2, sp, #260	; 0x104
   3a2b0:	mov	r1, r2
   3a2b4:	mov	r0, r2
   3a2b8:	bl	3b1f0 <error@@Base+0xd860>
   3a2bc:	add	r1, sp, #4
   3a2c0:	add	r0, sp, #388	; 0x184
   3a2c4:	bl	3b2bc <error@@Base+0xd92c>
   3a2c8:	mov	r2, r7
   3a2cc:	mov	r1, r5
   3a2d0:	mov	r0, r4
   3a2d4:	bl	3b1f0 <error@@Base+0xd860>
   3a2d8:	mov	r1, r4
   3a2dc:	mov	r0, r4
   3a2e0:	bl	3b454 <error@@Base+0xdac4>
   3a2e4:	add	r2, sp, #4
   3a2e8:	mov	r1, r4
   3a2ec:	mov	r0, r4
   3a2f0:	bl	3b224 <error@@Base+0xd894>
   3a2f4:	add	r5, r4, #128	; 0x80
   3a2f8:	add	r2, sp, #132	; 0x84
   3a2fc:	mov	r1, r4
   3a300:	mov	r0, r4
   3a304:	bl	3b224 <error@@Base+0xd894>
   3a308:	mov	r0, r5
   3a30c:	add	r2, sp, #132	; 0x84
   3a310:	add	r1, sp, #388	; 0x184
   3a314:	bl	3b1f0 <error@@Base+0xd860>
   3a318:	add	r2, sp, #260	; 0x104
   3a31c:	mov	r1, r5
   3a320:	add	r0, r4, #384	; 0x180
   3a324:	bl	3b224 <error@@Base+0xd894>
   3a328:	add	r2, sp, #132	; 0x84
   3a32c:	add	r1, sp, #388	; 0x184
   3a330:	add	r0, r4, #256	; 0x100
   3a334:	bl	3b224 <error@@Base+0xd894>
   3a338:	ldr	r2, [sp, #516]	; 0x204
   3a33c:	ldr	r3, [r6]
   3a340:	cmp	r2, r3
   3a344:	bne	3a350 <error@@Base+0xc9c0>
   3a348:	add	sp, sp, #524	; 0x20c
   3a34c:	pop	{r4, r5, r6, r7, pc}
   3a350:	bl	14aac <__stack_chk_fail@plt>
   3a354:	andeq	r4, r7, r0, asr #19
   3a358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a35c:	sub	sp, sp, #148	; 0x94
   3a360:	ldr	r9, [pc, #396]	; 3a4f4 <error@@Base+0xcb64>
   3a364:	ldrsb	r7, [sp, #184]	; 0xb8
   3a368:	lsl	r4, r2, #2
   3a36c:	ldr	r5, [pc, #388]	; 3a4f8 <error@@Base+0xcb68>
   3a370:	adds	r4, r4, r2
   3a374:	ldr	r3, [r9]
   3a378:	uxtb	sl, r7
   3a37c:	add	r1, r5, r4, lsl #8
   3a380:	mov	r2, #256	; 0x100
   3a384:	mov	r6, r0
   3a388:	str	r3, [sp, #140]	; 0x8c
   3a38c:	bl	14788 <memcpy@plt>
   3a390:	mvn	r2, sl
   3a394:	eor	fp, sl, #1
   3a398:	uxtb	r2, r2
   3a39c:	sub	fp, fp, #1
   3a3a0:	adds	r3, r4, #1
   3a3a4:	sub	r2, r2, #1
   3a3a8:	lsr	fp, fp, #31
   3a3ac:	lsl	r3, r3, #8
   3a3b0:	orr	fp, fp, r2, lsr #31
   3a3b4:	mov	r2, fp
   3a3b8:	add	r1, r5, r3
   3a3bc:	mov	r0, r6
   3a3c0:	str	r3, [sp, #4]
   3a3c4:	bl	3b124 <error@@Base+0xd794>
   3a3c8:	ldr	r3, [sp, #4]
   3a3cc:	add	r8, r6, #128	; 0x80
   3a3d0:	add	r1, r3, #128	; 0x80
   3a3d4:	mov	r2, fp
   3a3d8:	add	r1, r5, r1
   3a3dc:	mov	r0, r8
   3a3e0:	eor	fp, sl, #2
   3a3e4:	bl	3b124 <error@@Base+0xd794>
   3a3e8:	sub	fp, fp, #1
   3a3ec:	eor	r2, sl, #254	; 0xfe
   3a3f0:	adds	r3, r4, #2
   3a3f4:	sub	r2, r2, #1
   3a3f8:	lsr	fp, fp, #31
   3a3fc:	lsl	r3, r3, #8
   3a400:	orr	fp, fp, r2, lsr #31
   3a404:	mov	r2, fp
   3a408:	add	r1, r5, r3
   3a40c:	mov	r0, r6
   3a410:	str	r3, [sp, #4]
   3a414:	bl	3b124 <error@@Base+0xd794>
   3a418:	ldr	r3, [sp, #4]
   3a41c:	mov	r2, fp
   3a420:	add	r1, r3, #128	; 0x80
   3a424:	add	r1, r5, r1
   3a428:	mov	r0, r8
   3a42c:	eor	fp, sl, #3
   3a430:	bl	3b124 <error@@Base+0xd794>
   3a434:	sub	fp, fp, #1
   3a438:	eor	r2, sl, #253	; 0xfd
   3a43c:	adds	r3, r4, #3
   3a440:	sub	r2, r2, #1
   3a444:	lsr	fp, fp, #31
   3a448:	lsl	r3, r3, #8
   3a44c:	orr	fp, fp, r2, lsr #31
   3a450:	add	r1, r5, r3
   3a454:	mov	r2, fp
   3a458:	mov	r0, r6
   3a45c:	str	r3, [sp, #4]
   3a460:	bl	3b124 <error@@Base+0xd794>
   3a464:	ldr	r3, [sp, #4]
   3a468:	mov	r2, fp
   3a46c:	add	r1, r3, #128	; 0x80
   3a470:	add	r1, r5, r1
   3a474:	mov	r0, r8
   3a478:	eor	sl, sl, #252	; 0xfc
   3a47c:	bl	3b124 <error@@Base+0xd794>
   3a480:	sub	sl, sl, #1
   3a484:	adds	r4, r4, #4
   3a488:	lsr	sl, sl, #31
   3a48c:	lsl	r4, r4, #8
   3a490:	add	r1, r5, r4
   3a494:	mov	r2, sl
   3a498:	mov	r0, r6
   3a49c:	add	r4, r4, #128	; 0x80
   3a4a0:	bl	3b124 <error@@Base+0xd794>
   3a4a4:	mov	r2, sl
   3a4a8:	add	r1, r5, r4
   3a4ac:	mov	r0, r8
   3a4b0:	bl	3b124 <error@@Base+0xd794>
   3a4b4:	mov	r1, r6
   3a4b8:	add	r0, sp, #12
   3a4bc:	bl	3b2bc <error@@Base+0xd92c>
   3a4c0:	sxtb	r2, r7
   3a4c4:	add	r1, sp, #12
   3a4c8:	asr	r3, r2, #31
   3a4cc:	mov	r0, r6
   3a4d0:	lsr	r2, r3, #31
   3a4d4:	bl	3b124 <error@@Base+0xd794>
   3a4d8:	ldr	r2, [sp, #140]	; 0x8c
   3a4dc:	ldr	r3, [r9]
   3a4e0:	cmp	r2, r3
   3a4e4:	bne	3a4f0 <error@@Base+0xcb60>
   3a4e8:	add	sp, sp, #148	; 0x94
   3a4ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a4f0:	bl	14aac <__stack_chk_fail@plt>
   3a4f4:	andeq	r4, r7, r0, asr #19
   3a4f8:	andeq	r7, r4, r8, ror #24
   3a4fc:	push	{r4, r5, r6, r7, r8, lr}
   3a500:	mov	r5, r1
   3a504:	ldr	r8, [pc, #460]	; 3a6d8 <error@@Base+0xcd48>
   3a508:	sub	sp, sp, #904	; 0x388
   3a50c:	add	r6, r0, #256	; 0x100
   3a510:	ldr	r3, [r8]
   3a514:	mov	r4, r0
   3a518:	mov	r0, r6
   3a51c:	str	r3, [sp, #900]	; 0x384
   3a520:	bl	3b1b0 <error@@Base+0xd820>
   3a524:	ldrb	r3, [r5, #31]
   3a528:	add	r7, r4, #128	; 0x80
   3a52c:	mov	r1, r5
   3a530:	mov	r0, r7
   3a534:	lsr	r5, r3, #7
   3a538:	bl	3af80 <error@@Base+0xd5f0>
   3a53c:	mov	r1, r7
   3a540:	add	r0, sp, #260	; 0x104
   3a544:	bl	3b454 <error@@Base+0xdac4>
   3a548:	add	r1, sp, #260	; 0x104
   3a54c:	add	r0, sp, #388	; 0x184
   3a550:	ldr	r2, [pc, #388]	; 3a6dc <error@@Base+0xcd4c>
   3a554:	bl	3b330 <error@@Base+0xd9a0>
   3a558:	add	r1, sp, #260	; 0x104
   3a55c:	mov	r0, r1
   3a560:	mov	r2, r6
   3a564:	bl	3b224 <error@@Base+0xd894>
   3a568:	add	r2, sp, #388	; 0x184
   3a56c:	mov	r0, r2
   3a570:	mov	r1, r6
   3a574:	bl	3b1f0 <error@@Base+0xd860>
   3a578:	add	r1, sp, #388	; 0x184
   3a57c:	add	r0, sp, #516	; 0x204
   3a580:	bl	3b454 <error@@Base+0xdac4>
   3a584:	add	r1, sp, #516	; 0x204
   3a588:	add	r0, sp, #644	; 0x284
   3a58c:	bl	3b454 <error@@Base+0xdac4>
   3a590:	add	r2, sp, #516	; 0x204
   3a594:	add	r1, sp, #644	; 0x284
   3a598:	add	r0, sp, #772	; 0x304
   3a59c:	bl	3b330 <error@@Base+0xd9a0>
   3a5a0:	add	r1, sp, #772	; 0x304
   3a5a4:	add	r2, sp, #260	; 0x104
   3a5a8:	add	r0, sp, #4
   3a5ac:	bl	3b330 <error@@Base+0xd9a0>
   3a5b0:	add	r1, sp, #4
   3a5b4:	add	r2, sp, #388	; 0x184
   3a5b8:	mov	r0, r1
   3a5bc:	bl	3b330 <error@@Base+0xd9a0>
   3a5c0:	add	r1, sp, #4
   3a5c4:	mov	r0, r1
   3a5c8:	bl	3b934 <error@@Base+0xdfa4>
   3a5cc:	add	r1, sp, #4
   3a5d0:	mov	r0, r1
   3a5d4:	add	r2, sp, #260	; 0x104
   3a5d8:	bl	3b330 <error@@Base+0xd9a0>
   3a5dc:	add	r1, sp, #4
   3a5e0:	mov	r0, r1
   3a5e4:	add	r2, sp, #388	; 0x184
   3a5e8:	bl	3b330 <error@@Base+0xd9a0>
   3a5ec:	add	r1, sp, #4
   3a5f0:	mov	r0, r1
   3a5f4:	add	r2, sp, #388	; 0x184
   3a5f8:	bl	3b330 <error@@Base+0xd9a0>
   3a5fc:	add	r2, sp, #388	; 0x184
   3a600:	add	r1, sp, #4
   3a604:	mov	r0, r4
   3a608:	bl	3b330 <error@@Base+0xd9a0>
   3a60c:	mov	r1, r4
   3a610:	add	r0, sp, #132	; 0x84
   3a614:	bl	3b454 <error@@Base+0xdac4>
   3a618:	add	r1, sp, #132	; 0x84
   3a61c:	mov	r0, r1
   3a620:	add	r2, sp, #388	; 0x184
   3a624:	bl	3b330 <error@@Base+0xd9a0>
   3a628:	add	r1, sp, #260	; 0x104
   3a62c:	add	r0, sp, #132	; 0x84
   3a630:	bl	3b088 <error@@Base+0xd6f8>
   3a634:	cmp	r0, #0
   3a638:	beq	3a6b8 <error@@Base+0xcd28>
   3a63c:	mov	r1, r4
   3a640:	add	r0, sp, #132	; 0x84
   3a644:	bl	3b454 <error@@Base+0xdac4>
   3a648:	add	r1, sp, #132	; 0x84
   3a64c:	mov	r0, r1
   3a650:	add	r2, sp, #388	; 0x184
   3a654:	bl	3b330 <error@@Base+0xd9a0>
   3a658:	add	r1, sp, #260	; 0x104
   3a65c:	add	r0, sp, #132	; 0x84
   3a660:	bl	3b088 <error@@Base+0xd6f8>
   3a664:	cmp	r0, #0
   3a668:	beq	3a6cc <error@@Base+0xcd3c>
   3a66c:	mov	r0, r4
   3a670:	bl	3b15c <error@@Base+0xd7cc>
   3a674:	eor	r3, r5, #1
   3a678:	cmp	r0, r3
   3a67c:	beq	3a68c <error@@Base+0xccfc>
   3a680:	mov	r1, r4
   3a684:	mov	r0, r4
   3a688:	bl	3b2bc <error@@Base+0xd92c>
   3a68c:	add	r0, r4, #384	; 0x180
   3a690:	mov	r2, r7
   3a694:	mov	r1, r4
   3a698:	bl	3b330 <error@@Base+0xd9a0>
   3a69c:	mov	r0, #0
   3a6a0:	ldr	r2, [sp, #900]	; 0x384
   3a6a4:	ldr	r3, [r8]
   3a6a8:	cmp	r2, r3
   3a6ac:	bne	3a6d4 <error@@Base+0xcd44>
   3a6b0:	add	sp, sp, #904	; 0x388
   3a6b4:	pop	{r4, r5, r6, r7, r8, pc}
   3a6b8:	ldr	r2, [pc, #32]	; 3a6e0 <error@@Base+0xcd50>
   3a6bc:	mov	r1, r4
   3a6c0:	mov	r0, r4
   3a6c4:	bl	3b330 <error@@Base+0xd9a0>
   3a6c8:	b	3a63c <error@@Base+0xccac>
   3a6cc:	mvn	r0, #0
   3a6d0:	b	3a6a0 <error@@Base+0xcd10>
   3a6d4:	bl	14aac <__stack_chk_fail@plt>
   3a6d8:	andeq	r4, r7, r0, asr #19
   3a6dc:	andeq	r7, r4, r8, ror #22
   3a6e0:	andeq	r7, r4, r8, ror #23
   3a6e4:	push	{r4, r5, r6, lr}
   3a6e8:	sub	sp, sp, #392	; 0x188
   3a6ec:	ldr	r6, [pc, #116]	; 3a768 <error@@Base+0xcdd8>
   3a6f0:	mov	r4, r0
   3a6f4:	mov	r5, r1
   3a6f8:	ldr	r3, [r6]
   3a6fc:	add	r1, r1, #256	; 0x100
   3a700:	add	r0, sp, #260	; 0x104
   3a704:	str	r3, [sp, #388]	; 0x184
   3a708:	bl	3b45c <error@@Base+0xdacc>
   3a70c:	add	r2, sp, #260	; 0x104
   3a710:	mov	r1, r5
   3a714:	add	r0, sp, #4
   3a718:	bl	3b330 <error@@Base+0xd9a0>
   3a71c:	add	r2, sp, #260	; 0x104
   3a720:	add	r1, r5, #128	; 0x80
   3a724:	add	r0, sp, #132	; 0x84
   3a728:	bl	3b330 <error@@Base+0xd9a0>
   3a72c:	add	r1, sp, #132	; 0x84
   3a730:	mov	r0, r4
   3a734:	bl	3afac <error@@Base+0xd61c>
   3a738:	add	r0, sp, #4
   3a73c:	bl	3b15c <error@@Base+0xd7cc>
   3a740:	ldrb	r3, [r4, #31]
   3a744:	ldr	r1, [sp, #388]	; 0x184
   3a748:	ldr	r2, [r6]
   3a74c:	cmp	r1, r2
   3a750:	eor	r0, r3, r0, lsl #7
   3a754:	strb	r0, [r4, #31]
   3a758:	bne	3a764 <error@@Base+0xcdd4>
   3a75c:	add	sp, sp, #392	; 0x188
   3a760:	pop	{r4, r5, r6, pc}
   3a764:	bl	14aac <__stack_chk_fail@plt>
   3a768:	andeq	r4, r7, r0, asr #19
   3a76c:	push	{r4, r5, r6, lr}
   3a770:	mov	r4, r0
   3a774:	bl	3b014 <error@@Base+0xd684>
   3a778:	add	r1, r4, #256	; 0x100
   3a77c:	mov	r5, r0
   3a780:	add	r0, r4, #128	; 0x80
   3a784:	bl	3b088 <error@@Base+0xd6f8>
   3a788:	cmp	r0, #0
   3a78c:	popeq	{r4, r5, r6, pc}
   3a790:	adds	r0, r5, #0
   3a794:	movne	r0, #1
   3a798:	pop	{r4, r5, r6, pc}
   3a79c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a7a0:	sub	sp, sp, #8832	; 0x2280
   3a7a4:	ldr	r6, [pc, #1204]	; 3ac60 <error@@Base+0xd2d0>
   3a7a8:	sub	sp, sp, #28
   3a7ac:	mov	fp, r3
   3a7b0:	add	r3, sp, #8832	; 0x2280
   3a7b4:	ldr	ip, [r6]
   3a7b8:	add	r3, r3, #20
   3a7bc:	str	ip, [r3]
   3a7c0:	add	r3, sp, #8896	; 0x22c0
   3a7c4:	mov	r4, r0
   3a7c8:	ldr	r3, [r3]
   3a7cc:	add	r0, sp, #532	; 0x214
   3a7d0:	mov	r5, r1
   3a7d4:	str	r2, [sp, #8]
   3a7d8:	str	r3, [sp, #12]
   3a7dc:	bl	3b1d4 <error@@Base+0xd844>
   3a7e0:	add	r0, sp, #660	; 0x294
   3a7e4:	bl	3b1b0 <error@@Base+0xd820>
   3a7e8:	add	r0, sp, #788	; 0x314
   3a7ec:	bl	3b1b0 <error@@Base+0xd820>
   3a7f0:	add	r0, sp, #916	; 0x394
   3a7f4:	bl	3b1d4 <error@@Base+0xd844>
   3a7f8:	add	r3, sp, #664	; 0x298
   3a7fc:	mov	r2, #512	; 0x200
   3a800:	mov	r1, r5
   3a804:	add	r0, r3, #380	; 0x17c
   3a808:	bl	14788 <memcpy@plt>
   3a80c:	add	r3, sp, #536	; 0x218
   3a810:	mov	r1, r5
   3a814:	add	r0, sp, #20
   3a818:	add	r9, r3, #1020	; 0x3fc
   3a81c:	bl	3a26c <error@@Base+0xc8dc>
   3a820:	add	r3, sp, #20
   3a824:	mov	r1, r3
   3a828:	mov	r0, r9
   3a82c:	add	r3, sp, #536	; 0x218
   3a830:	add	r7, r3, #508	; 0x1fc
   3a834:	bl	3a100 <error@@Base+0xc770>
   3a838:	add	r3, sp, #20
   3a83c:	add	r5, sp, #276	; 0x114
   3a840:	mov	r1, r3
   3a844:	add	r3, sp, #532	; 0x214
   3a848:	add	r0, r3, #1408	; 0x580
   3a84c:	mov	r2, r5
   3a850:	bl	3b330 <error@@Base+0xd9a0>
   3a854:	mov	r2, r9
   3a858:	add	r3, sp, #532	; 0x214
   3a85c:	mov	r1, r7
   3a860:	add	r0, sp, #20
   3a864:	add	r8, r3, #1536	; 0x600
   3a868:	bl	3a140 <error@@Base+0xc7b0>
   3a86c:	add	r3, sp, #20
   3a870:	mov	r0, r8
   3a874:	mov	r1, r3
   3a878:	bl	3a100 <error@@Base+0xc770>
   3a87c:	add	r3, sp, #20
   3a880:	mov	r1, r3
   3a884:	add	r3, sp, #532	; 0x214
   3a888:	add	r0, r3, #1920	; 0x780
   3a88c:	mov	r2, r5
   3a890:	bl	3b330 <error@@Base+0xd9a0>
   3a894:	add	r3, sp, #664	; 0x298
   3a898:	add	r0, r3, #1904	; 0x770
   3a89c:	mov	r1, fp
   3a8a0:	add	r3, sp, #532	; 0x214
   3a8a4:	mov	r2, #512	; 0x200
   3a8a8:	add	r0, r0, #12
   3a8ac:	add	sl, r3, #2048	; 0x800
   3a8b0:	bl	14788 <memcpy@plt>
   3a8b4:	add	r3, sp, #532	; 0x214
   3a8b8:	add	r3, r3, #2560	; 0xa00
   3a8bc:	mov	r2, sl
   3a8c0:	mov	r1, r7
   3a8c4:	add	r0, sp, #20
   3a8c8:	str	r3, [sp, #4]
   3a8cc:	bl	3a140 <error@@Base+0xc7b0>
   3a8d0:	add	ip, sp, #20
   3a8d4:	mov	r1, ip
   3a8d8:	ldr	r0, [sp, #4]
   3a8dc:	bl	3a100 <error@@Base+0xc770>
   3a8e0:	add	r0, sp, #20
   3a8e4:	mov	r1, r0
   3a8e8:	add	r0, sp, #532	; 0x214
   3a8ec:	mov	r2, r5
   3a8f0:	add	r0, r0, #2944	; 0xb80
   3a8f4:	bl	3b330 <error@@Base+0xd9a0>
   3a8f8:	mov	r2, sl
   3a8fc:	mov	r1, r9
   3a900:	add	r0, sp, #20
   3a904:	bl	3a140 <error@@Base+0xc7b0>
   3a908:	add	r0, sp, #20
   3a90c:	mov	r1, r0
   3a910:	add	r0, sp, #532	; 0x214
   3a914:	add	r0, r0, #3072	; 0xc00
   3a918:	bl	3a100 <error@@Base+0xc770>
   3a91c:	add	r0, sp, #20
   3a920:	mov	r1, r0
   3a924:	add	r0, sp, #532	; 0x214
   3a928:	mov	r2, r5
   3a92c:	add	r0, r0, #3456	; 0xd80
   3a930:	bl	3b330 <error@@Base+0xd9a0>
   3a934:	mov	r2, sl
   3a938:	mov	r1, r8
   3a93c:	add	r0, sp, #20
   3a940:	bl	3a140 <error@@Base+0xc7b0>
   3a944:	add	r0, sp, #20
   3a948:	mov	r1, r0
   3a94c:	add	r0, sp, #532	; 0x214
   3a950:	add	r0, r0, #3584	; 0xe00
   3a954:	bl	3a100 <error@@Base+0xc770>
   3a958:	add	r0, sp, #20
   3a95c:	mov	r1, r0
   3a960:	add	r0, sp, #532	; 0x214
   3a964:	mov	r2, r5
   3a968:	add	r0, r0, #3968	; 0xf80
   3a96c:	bl	3b330 <error@@Base+0xd9a0>
   3a970:	mov	r1, fp
   3a974:	add	ip, sp, #532	; 0x214
   3a978:	add	r0, sp, #20
   3a97c:	add	fp, ip, #4096	; 0x1000
   3a980:	bl	3a26c <error@@Base+0xc8dc>
   3a984:	add	ip, sp, #20
   3a988:	mov	r1, ip
   3a98c:	mov	r0, fp
   3a990:	bl	3a100 <error@@Base+0xc770>
   3a994:	add	r0, sp, #20
   3a998:	mov	r1, r0
   3a99c:	add	r0, sp, #532	; 0x214
   3a9a0:	mov	r2, r5
   3a9a4:	add	r0, r0, #4480	; 0x1180
   3a9a8:	bl	3b330 <error@@Base+0xd9a0>
   3a9ac:	mov	r2, fp
   3a9b0:	mov	r1, r7
   3a9b4:	add	r0, sp, #20
   3a9b8:	bl	3a140 <error@@Base+0xc7b0>
   3a9bc:	add	r0, sp, #20
   3a9c0:	mov	r1, r0
   3a9c4:	add	r0, sp, #532	; 0x214
   3a9c8:	add	r0, r0, #4608	; 0x1200
   3a9cc:	bl	3a100 <error@@Base+0xc770>
   3a9d0:	add	r0, sp, #20
   3a9d4:	mov	r1, r0
   3a9d8:	add	r0, sp, #532	; 0x214
   3a9dc:	mov	r2, r5
   3a9e0:	add	r0, r0, #4992	; 0x1380
   3a9e4:	bl	3b330 <error@@Base+0xd9a0>
   3a9e8:	ldr	r1, [sp, #4]
   3a9ec:	add	r0, sp, #20
   3a9f0:	bl	3a26c <error@@Base+0xc8dc>
   3a9f4:	add	r3, sp, #20
   3a9f8:	mov	r1, r3
   3a9fc:	add	r3, sp, #532	; 0x214
   3aa00:	add	r0, r3, #5120	; 0x1400
   3aa04:	bl	3a100 <error@@Base+0xc770>
   3aa08:	add	r3, sp, #20
   3aa0c:	mov	r1, r3
   3aa10:	add	r3, sp, #532	; 0x214
   3aa14:	add	r0, r3, #5504	; 0x1580
   3aa18:	mov	r2, r5
   3aa1c:	bl	3b330 <error@@Base+0xd9a0>
   3aa20:	mov	r2, fp
   3aa24:	mov	r1, r8
   3aa28:	add	r0, sp, #20
   3aa2c:	bl	3a140 <error@@Base+0xc7b0>
   3aa30:	add	r3, sp, #20
   3aa34:	mov	r1, r3
   3aa38:	add	r3, sp, #532	; 0x214
   3aa3c:	add	r0, r3, #5632	; 0x1600
   3aa40:	bl	3a100 <error@@Base+0xc770>
   3aa44:	add	r3, sp, #20
   3aa48:	mov	r1, r3
   3aa4c:	add	r3, sp, #532	; 0x214
   3aa50:	add	r0, r3, #6016	; 0x1780
   3aa54:	mov	r2, r5
   3aa58:	bl	3b330 <error@@Base+0xd9a0>
   3aa5c:	mov	r2, fp
   3aa60:	mov	r1, sl
   3aa64:	add	r3, sp, #532	; 0x214
   3aa68:	add	r0, sp, #20
   3aa6c:	add	sl, r3, #6144	; 0x1800
   3aa70:	bl	3a140 <error@@Base+0xc7b0>
   3aa74:	add	r3, sp, #20
   3aa78:	mov	r1, r3
   3aa7c:	mov	r0, sl
   3aa80:	bl	3a100 <error@@Base+0xc770>
   3aa84:	add	r3, sp, #20
   3aa88:	mov	r1, r3
   3aa8c:	add	r3, sp, #532	; 0x214
   3aa90:	add	r0, r3, #6528	; 0x1980
   3aa94:	mov	r2, r5
   3aa98:	bl	3b330 <error@@Base+0xd9a0>
   3aa9c:	mov	r2, sl
   3aaa0:	mov	r1, r7
   3aaa4:	add	r0, sp, #20
   3aaa8:	bl	3a140 <error@@Base+0xc7b0>
   3aaac:	add	r3, sp, #20
   3aab0:	mov	r1, r3
   3aab4:	add	r3, sp, #532	; 0x214
   3aab8:	add	r0, r3, #6656	; 0x1a00
   3aabc:	bl	3a100 <error@@Base+0xc770>
   3aac0:	add	r3, sp, #20
   3aac4:	mov	r1, r3
   3aac8:	add	r3, sp, #532	; 0x214
   3aacc:	add	r0, r3, #7040	; 0x1b80
   3aad0:	mov	r2, r5
   3aad4:	bl	3b330 <error@@Base+0xd9a0>
   3aad8:	mov	r2, sl
   3aadc:	mov	r1, r9
   3aae0:	add	r0, sp, #20
   3aae4:	bl	3a140 <error@@Base+0xc7b0>
   3aae8:	add	r3, sp, #20
   3aaec:	mov	r1, r3
   3aaf0:	add	r3, sp, #532	; 0x214
   3aaf4:	add	r0, r3, #7168	; 0x1c00
   3aaf8:	bl	3a100 <error@@Base+0xc770>
   3aafc:	add	r3, sp, #20
   3ab00:	mov	r1, r3
   3ab04:	add	r3, sp, #532	; 0x214
   3ab08:	add	r0, r3, #7552	; 0x1d80
   3ab0c:	mov	r2, r5
   3ab10:	bl	3b330 <error@@Base+0xd9a0>
   3ab14:	mov	r2, sl
   3ab18:	mov	r1, r8
   3ab1c:	add	r0, sp, #20
   3ab20:	bl	3a140 <error@@Base+0xc7b0>
   3ab24:	add	r3, sp, #20
   3ab28:	mov	r1, r3
   3ab2c:	add	r3, sp, #532	; 0x214
   3ab30:	add	r0, r3, #7680	; 0x1e00
   3ab34:	bl	3a100 <error@@Base+0xc770>
   3ab38:	add	r3, sp, #20
   3ab3c:	mov	r1, r3
   3ab40:	add	r3, sp, #532	; 0x214
   3ab44:	add	r0, r3, #8064	; 0x1f80
   3ab48:	mov	r2, r5
   3ab4c:	bl	3b330 <error@@Base+0xd9a0>
   3ab50:	add	r8, sp, #8704	; 0x2200
   3ab54:	ldr	r3, [sp, #12]
   3ab58:	add	r8, r8, #20
   3ab5c:	mov	r2, r3
   3ab60:	ldr	r1, [sp, #8]
   3ab64:	mov	r0, r8
   3ab68:	bl	3a020 <error@@Base+0xc690>
   3ab6c:	add	r3, sp, #8832	; 0x2280
   3ab70:	add	r3, r3, #18
   3ab74:	ldrb	r1, [r3]
   3ab78:	add	r3, sp, #664	; 0x298
   3ab7c:	mov	r0, r4
   3ab80:	mov	r2, #512	; 0x200
   3ab84:	add	r1, r3, r1, lsl #9
   3ab88:	sub	r1, r1, #132	; 0x84
   3ab8c:	add	r7, sp, #8832	; 0x2280
   3ab90:	bl	14788 <memcpy@plt>
   3ab94:	add	r9, r4, #384	; 0x180
   3ab98:	add	r7, r7, #18
   3ab9c:	b	3abac <error@@Base+0xd21c>
   3aba0:	add	r1, sp, #20
   3aba4:	mov	r0, r4
   3aba8:	bl	3a100 <error@@Base+0xc770>
   3abac:	mov	r1, r4
   3abb0:	add	r0, sp, #20
   3abb4:	bl	3a26c <error@@Base+0xc8dc>
   3abb8:	add	r1, sp, #20
   3abbc:	mov	r0, r4
   3abc0:	bl	3a100 <error@@Base+0xc770>
   3abc4:	mov	r1, r4
   3abc8:	add	r0, sp, #20
   3abcc:	bl	3a26c <error@@Base+0xc8dc>
   3abd0:	ldrb	r3, [r7, #-1]!
   3abd4:	cmp	r3, #0
   3abd8:	bne	3ac24 <error@@Base+0xd294>
   3abdc:	cmp	r7, r8
   3abe0:	bne	3aba0 <error@@Base+0xd210>
   3abe4:	mov	r0, r4
   3abe8:	add	r1, sp, #20
   3abec:	bl	3a100 <error@@Base+0xc770>
   3abf0:	add	r2, sp, #276	; 0x114
   3abf4:	add	r1, sp, #20
   3abf8:	mov	r0, r9
   3abfc:	bl	3b330 <error@@Base+0xd9a0>
   3ac00:	add	r3, sp, #8832	; 0x2280
   3ac04:	add	r3, r3, #20
   3ac08:	ldr	r2, [r3]
   3ac0c:	ldr	r3, [r6]
   3ac10:	cmp	r2, r3
   3ac14:	bne	3ac5c <error@@Base+0xd2cc>
   3ac18:	add	sp, sp, #8832	; 0x2280
   3ac1c:	add	sp, sp, #28
   3ac20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ac24:	add	r1, sp, #20
   3ac28:	mov	r0, r4
   3ac2c:	bl	3a100 <error@@Base+0xc770>
   3ac30:	mov	r2, r5
   3ac34:	add	r1, sp, #20
   3ac38:	mov	r0, r9
   3ac3c:	bl	3b330 <error@@Base+0xd9a0>
   3ac40:	ldrb	r2, [r7]
   3ac44:	add	r3, sp, #532	; 0x214
   3ac48:	mov	r1, r4
   3ac4c:	add	r0, sp, #20
   3ac50:	add	r2, r3, r2, lsl #9
   3ac54:	bl	3a140 <error@@Base+0xc7b0>
   3ac58:	b	3abdc <error@@Base+0xd24c>
   3ac5c:	bl	14aac <__stack_chk_fail@plt>
   3ac60:	andeq	r4, r7, r0, asr #19
   3ac64:	ldr	r3, [pc, #544]	; 3ae8c <error@@Base+0xd4fc>
   3ac68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ac6c:	sub	sp, sp, #1760	; 0x6e0
   3ac70:	sub	sp, sp, #12
   3ac74:	mov	r5, r0
   3ac78:	ldr	r3, [r3]
   3ac7c:	add	r0, sp, #1664	; 0x680
   3ac80:	add	r0, r0, #12
   3ac84:	str	r3, [sp, #1764]	; 0x6e4
   3ac88:	bl	39d38 <error@@Base+0xc3a8>
   3ac8c:	add	r3, sp, #1664	; 0x680
   3ac90:	add	r3, r3, #12
   3ac94:	ldrsb	r1, [r3]
   3ac98:	mov	r2, #0
   3ac9c:	mov	r3, #0
   3aca0:	str	r1, [sp]
   3aca4:	mov	r0, r5
   3aca8:	add	r8, r5, #256	; 0x100
   3acac:	bl	3a358 <error@@Base+0xc9c8>
   3acb0:	add	sl, r5, #384	; 0x180
   3acb4:	mov	r0, r8
   3acb8:	add	r7, r5, #128	; 0x80
   3acbc:	bl	3b1b0 <error@@Base+0xd820>
   3acc0:	mov	r0, sl
   3acc4:	mov	r2, r7
   3acc8:	mov	r1, r5
   3accc:	bl	3b330 <error@@Base+0xd9a0>
   3acd0:	add	r6, sp, #1664	; 0x680
   3acd4:	add	r6, r6, #12
   3acd8:	add	fp, sp, #1760	; 0x6e0
   3acdc:	mov	r4, #1
   3ace0:	mov	r9, #0
   3ace4:	ldrsb	r1, [r6, #1]!
   3ace8:	add	r0, sp, #1408	; 0x580
   3acec:	mov	r3, r9
   3acf0:	mov	r2, r4
   3acf4:	str	r1, [sp]
   3acf8:	add	r0, r0, #12
   3acfc:	bl	3a358 <error@@Base+0xc9c8>
   3ad00:	add	r2, sp, #1536	; 0x600
   3ad04:	add	r1, sp, #1408	; 0x580
   3ad08:	add	r0, sp, #1280	; 0x500
   3ad0c:	add	r2, r2, #12
   3ad10:	add	r1, r1, #12
   3ad14:	add	r0, r0, #12
   3ad18:	bl	3b330 <error@@Base+0xd9a0>
   3ad1c:	mov	r2, r5
   3ad20:	mov	r1, r7
   3ad24:	add	r0, sp, #12
   3ad28:	bl	3b224 <error@@Base+0xd894>
   3ad2c:	mov	r2, r5
   3ad30:	mov	r1, r7
   3ad34:	add	r0, sp, #140	; 0x8c
   3ad38:	bl	3b1f0 <error@@Base+0xd860>
   3ad3c:	add	r2, sp, #1408	; 0x580
   3ad40:	add	r1, sp, #1536	; 0x600
   3ad44:	add	r2, r2, #12
   3ad48:	add	r1, r1, #12
   3ad4c:	add	r0, sp, #268	; 0x10c
   3ad50:	bl	3b224 <error@@Base+0xd894>
   3ad54:	add	r2, sp, #1408	; 0x580
   3ad58:	add	r1, sp, #1536	; 0x600
   3ad5c:	add	r2, r2, #12
   3ad60:	add	r1, r1, #12
   3ad64:	add	r0, sp, #396	; 0x18c
   3ad68:	bl	3b1f0 <error@@Base+0xd860>
   3ad6c:	add	r1, sp, #12
   3ad70:	mov	r0, r1
   3ad74:	add	r2, sp, #268	; 0x10c
   3ad78:	bl	3b330 <error@@Base+0xd9a0>
   3ad7c:	add	r1, sp, #140	; 0x8c
   3ad80:	mov	r0, r1
   3ad84:	add	r2, sp, #396	; 0x18c
   3ad88:	bl	3b330 <error@@Base+0xd9a0>
   3ad8c:	add	r2, sp, #12
   3ad90:	add	r1, sp, #140	; 0x8c
   3ad94:	add	r0, sp, #780	; 0x30c
   3ad98:	bl	3b224 <error@@Base+0xd894>
   3ad9c:	add	r0, sp, #1152	; 0x480
   3ada0:	add	r2, sp, #12
   3ada4:	add	r1, sp, #140	; 0x8c
   3ada8:	add	r0, r0, #12
   3adac:	bl	3b1f0 <error@@Base+0xd860>
   3adb0:	add	r2, sp, #1280	; 0x500
   3adb4:	add	r2, r2, #12
   3adb8:	mov	r1, sl
   3adbc:	add	r0, sp, #524	; 0x20c
   3adc0:	bl	3b330 <error@@Base+0xd9a0>
   3adc4:	add	r1, sp, #524	; 0x20c
   3adc8:	mov	r0, r1
   3adcc:	ldr	r2, [pc, #188]	; 3ae90 <error@@Base+0xd500>
   3add0:	bl	3b330 <error@@Base+0xd9a0>
   3add4:	mov	r2, r8
   3add8:	mov	r1, r8
   3addc:	add	r0, sp, #652	; 0x28c
   3ade0:	bl	3b1f0 <error@@Base+0xd860>
   3ade4:	add	r2, sp, #524	; 0x20c
   3ade8:	add	r1, sp, #652	; 0x28c
   3adec:	add	r0, sp, #908	; 0x38c
   3adf0:	bl	3b224 <error@@Base+0xd894>
   3adf4:	add	r0, sp, #1024	; 0x400
   3adf8:	add	r2, sp, #524	; 0x20c
   3adfc:	add	r1, sp, #652	; 0x28c
   3ae00:	add	r0, r0, #12
   3ae04:	bl	3b1f0 <error@@Base+0xd860>
   3ae08:	add	r2, sp, #908	; 0x38c
   3ae0c:	add	r1, sp, #780	; 0x30c
   3ae10:	mov	r0, r5
   3ae14:	bl	3b330 <error@@Base+0xd9a0>
   3ae18:	add	r2, sp, #1024	; 0x400
   3ae1c:	add	r1, sp, #1152	; 0x480
   3ae20:	add	r2, r2, #12
   3ae24:	add	r1, r1, #12
   3ae28:	mov	r0, r7
   3ae2c:	bl	3b330 <error@@Base+0xd9a0>
   3ae30:	add	r1, sp, #1024	; 0x400
   3ae34:	add	r2, sp, #908	; 0x38c
   3ae38:	add	r1, r1, #12
   3ae3c:	mov	r0, r8
   3ae40:	bl	3b330 <error@@Base+0xd9a0>
   3ae44:	add	r2, sp, #1152	; 0x480
   3ae48:	add	r2, r2, #12
   3ae4c:	add	r1, sp, #780	; 0x30c
   3ae50:	mov	r0, sl
   3ae54:	bl	3b330 <error@@Base+0xd9a0>
   3ae58:	adds	r4, r4, #1
   3ae5c:	adc	r9, r9, #0
   3ae60:	cmp	r6, fp
   3ae64:	bne	3ace4 <error@@Base+0xd354>
   3ae68:	ldr	r3, [pc, #28]	; 3ae8c <error@@Base+0xd4fc>
   3ae6c:	ldr	r2, [sp, #1764]	; 0x6e4
   3ae70:	ldr	r3, [r3]
   3ae74:	cmp	r2, r3
   3ae78:	bne	3ae88 <error@@Base+0xd4f8>
   3ae7c:	add	sp, sp, #1760	; 0x6e0
   3ae80:	add	sp, sp, #12
   3ae84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ae88:	bl	14aac <__stack_chk_fail@plt>
   3ae8c:	andeq	r4, r7, r0, asr #19
   3ae90:	andeq	r7, r4, r8, ror #21
   3ae94:	push	{r4, lr}
   3ae98:	add	lr, r0, #124	; 0x7c
   3ae9c:	mov	r4, #4
   3aea0:	ldr	ip, [r0, #124]	; 0x7c
   3aea4:	ldr	r2, [r0]
   3aea8:	mov	r3, r0
   3aeac:	lsr	r1, ip, #7
   3aeb0:	add	r2, r1, r2
   3aeb4:	add	r2, r2, r1, lsl #4
   3aeb8:	and	ip, ip, #127	; 0x7f
   3aebc:	add	r1, r2, r1, lsl #1
   3aec0:	str	ip, [r0, #124]	; 0x7c
   3aec4:	str	r1, [r0]
   3aec8:	b	3aed0 <error@@Base+0xd540>
   3aecc:	mov	r1, r2
   3aed0:	ldr	r2, [r3, #4]
   3aed4:	ldrb	ip, [r3]
   3aed8:	add	r2, r2, r1, lsr #8
   3aedc:	str	r2, [r3, #4]
   3aee0:	str	ip, [r3], #4
   3aee4:	cmp	lr, r3
   3aee8:	bne	3aecc <error@@Base+0xd53c>
   3aeec:	subs	r4, r4, #1
   3aef0:	bne	3aea0 <error@@Base+0xd510>
   3aef4:	pop	{r4, pc}
   3aef8:	mov	r2, r0
   3aefc:	push	{r4, lr}
   3af00:	add	lr, r0, #4
   3af04:	ldr	r4, [r2, #124]!	; 0x7c
   3af08:	eor	ip, r4, #127	; 0x7f
   3af0c:	sub	ip, ip, #1
   3af10:	mov	r1, r2
   3af14:	lsr	ip, ip, #31
   3af18:	ldr	r3, [r1, #-4]!
   3af1c:	eor	r3, r3, #255	; 0xff
   3af20:	sub	r3, r3, #1
   3af24:	cmp	r1, lr
   3af28:	and	ip, ip, r3, lsr #31
   3af2c:	bne	3af18 <error@@Base+0xd588>
   3af30:	ldr	r3, [r0]
   3af34:	sub	r3, r3, #237	; 0xed
   3af38:	cmp	r3, #0
   3af3c:	movlt	ip, #0
   3af40:	andge	ip, ip, #1
   3af44:	rsb	ip, ip, #0
   3af48:	and	r3, ip, #127	; 0x7f
   3af4c:	uxtb	r1, ip
   3af50:	sub	r4, r4, r3
   3af54:	str	r4, [r0, #124]	; 0x7c
   3af58:	ldr	r3, [r2, #-4]!
   3af5c:	sub	r3, r3, r1
   3af60:	cmp	r2, lr
   3af64:	str	r3, [r2]
   3af68:	bne	3af58 <error@@Base+0xd5c8>
   3af6c:	ldr	r3, [r0]
   3af70:	and	ip, ip, #237	; 0xed
   3af74:	sub	ip, r3, ip
   3af78:	str	ip, [r0]
   3af7c:	pop	{r4, pc}
   3af80:	sub	r3, r1, #1
   3af84:	sub	r2, r0, #4
   3af88:	add	r1, r1, #31
   3af8c:	ldrb	ip, [r3, #1]!
   3af90:	cmp	r3, r1
   3af94:	str	ip, [r2, #4]!
   3af98:	bne	3af8c <error@@Base+0xd5fc>
   3af9c:	ldr	r3, [r0, #124]	; 0x7c
   3afa0:	and	r3, r3, #127	; 0x7f
   3afa4:	str	r3, [r0, #124]	; 0x7c
   3afa8:	bx	lr
   3afac:	push	{r4, r5, lr}
   3afb0:	sub	sp, sp, #140	; 0x8c
   3afb4:	ldr	r5, [pc, #84]	; 3b010 <error@@Base+0xd680>
   3afb8:	mov	r4, r0
   3afbc:	mov	r2, #128	; 0x80
   3afc0:	ldr	r3, [r5]
   3afc4:	add	r0, sp, #4
   3afc8:	str	r3, [sp, #132]	; 0x84
   3afcc:	bl	14788 <memcpy@plt>
   3afd0:	add	r0, sp, #4
   3afd4:	bl	3aef8 <error@@Base+0xd568>
   3afd8:	sub	r0, r4, #1
   3afdc:	mov	r3, sp
   3afe0:	add	r1, sp, #128	; 0x80
   3afe4:	ldr	r2, [r3, #4]!
   3afe8:	cmp	r3, r1
   3afec:	strb	r2, [r0, #1]!
   3aff0:	bne	3afe4 <error@@Base+0xd654>
   3aff4:	ldr	r2, [sp, #132]	; 0x84
   3aff8:	ldr	r3, [r5]
   3affc:	cmp	r2, r3
   3b000:	bne	3b00c <error@@Base+0xd67c>
   3b004:	add	sp, sp, #140	; 0x8c
   3b008:	pop	{r4, r5, pc}
   3b00c:	bl	14aac <__stack_chk_fail@plt>
   3b010:	andeq	r4, r7, r0, asr #19
   3b014:	push	{r4, lr}
   3b018:	sub	sp, sp, #136	; 0x88
   3b01c:	ldr	r4, [pc, #96]	; 3b084 <error@@Base+0xd6f4>
   3b020:	mov	r1, r0
   3b024:	mov	r2, #128	; 0x80
   3b028:	ldr	r3, [r4]
   3b02c:	add	r0, sp, #4
   3b030:	str	r3, [sp, #132]	; 0x84
   3b034:	bl	14788 <memcpy@plt>
   3b038:	add	r0, sp, #4
   3b03c:	bl	3aef8 <error@@Base+0xd568>
   3b040:	ldr	r0, [sp, #4]
   3b044:	add	r2, sp, #4
   3b048:	sub	r0, r0, #1
   3b04c:	add	r1, sp, #128	; 0x80
   3b050:	lsr	r0, r0, #31
   3b054:	ldr	r3, [r2, #4]!
   3b058:	sub	r3, r3, #1
   3b05c:	cmp	r2, r1
   3b060:	and	r0, r0, r3, lsr #31
   3b064:	bne	3b054 <error@@Base+0xd6c4>
   3b068:	ldr	r2, [sp, #132]	; 0x84
   3b06c:	ldr	r3, [r4]
   3b070:	cmp	r2, r3
   3b074:	bne	3b080 <error@@Base+0xd6f0>
   3b078:	add	sp, sp, #136	; 0x88
   3b07c:	pop	{r4, pc}
   3b080:	bl	14aac <__stack_chk_fail@plt>
   3b084:	andeq	r4, r7, r0, asr #19
   3b088:	push	{r4, r5, lr}
   3b08c:	sub	sp, sp, #268	; 0x10c
   3b090:	ldr	r4, [pc, #136]	; 3b120 <error@@Base+0xd790>
   3b094:	mov	r5, r1
   3b098:	mov	r2, #128	; 0x80
   3b09c:	ldr	r3, [r4]
   3b0a0:	mov	r1, r0
   3b0a4:	add	r0, sp, #4
   3b0a8:	str	r3, [sp, #260]	; 0x104
   3b0ac:	bl	14788 <memcpy@plt>
   3b0b0:	mov	r2, #128	; 0x80
   3b0b4:	mov	r1, r5
   3b0b8:	add	r0, sp, #132	; 0x84
   3b0bc:	bl	14788 <memcpy@plt>
   3b0c0:	add	r0, sp, #4
   3b0c4:	bl	3aef8 <error@@Base+0xd568>
   3b0c8:	add	r0, sp, #132	; 0x84
   3b0cc:	bl	3aef8 <error@@Base+0xd568>
   3b0d0:	add	r2, sp, #128	; 0x80
   3b0d4:	mov	ip, r2
   3b0d8:	mov	r3, sp
   3b0dc:	b	3b0e8 <error@@Base+0xd758>
   3b0e0:	cmp	r3, ip
   3b0e4:	beq	3b114 <error@@Base+0xd784>
   3b0e8:	ldr	r0, [r3, #4]!
   3b0ec:	ldr	r1, [r2, #4]!
   3b0f0:	cmp	r0, r1
   3b0f4:	beq	3b0e0 <error@@Base+0xd750>
   3b0f8:	mov	r0, #0
   3b0fc:	ldr	r2, [sp, #260]	; 0x104
   3b100:	ldr	r3, [r4]
   3b104:	cmp	r2, r3
   3b108:	bne	3b11c <error@@Base+0xd78c>
   3b10c:	add	sp, sp, #268	; 0x10c
   3b110:	pop	{r4, r5, pc}
   3b114:	mov	r0, #1
   3b118:	b	3b0fc <error@@Base+0xd76c>
   3b11c:	bl	14aac <__stack_chk_fail@plt>
   3b120:	andeq	r4, r7, r0, asr #19
   3b124:	sub	ip, r0, #4
   3b128:	rsb	r2, r2, #0
   3b12c:	sub	r1, r1, #4
   3b130:	add	r0, r0, #124	; 0x7c
   3b134:	push	{lr}		; (str lr, [sp, #-4]!)
   3b138:	ldr	lr, [ip, #4]!
   3b13c:	ldr	r3, [r1, #4]!
   3b140:	cmp	ip, r0
   3b144:	eor	r3, r3, lr
   3b148:	and	r3, r3, r2
   3b14c:	eor	r3, r3, lr
   3b150:	str	r3, [ip]
   3b154:	bne	3b138 <error@@Base+0xd7a8>
   3b158:	pop	{pc}		; (ldr pc, [sp], #4)
   3b15c:	push	{r4, lr}
   3b160:	sub	sp, sp, #136	; 0x88
   3b164:	ldr	r4, [pc, #64]	; 3b1ac <error@@Base+0xd81c>
   3b168:	mov	r1, r0
   3b16c:	mov	r2, #128	; 0x80
   3b170:	ldr	r3, [r4]
   3b174:	add	r0, sp, #4
   3b178:	str	r3, [sp, #132]	; 0x84
   3b17c:	bl	14788 <memcpy@plt>
   3b180:	add	r0, sp, #4
   3b184:	bl	3aef8 <error@@Base+0xd568>
   3b188:	ldr	r2, [sp, #132]	; 0x84
   3b18c:	ldr	r3, [r4]
   3b190:	ldr	r0, [sp, #4]
   3b194:	cmp	r2, r3
   3b198:	bne	3b1a8 <error@@Base+0xd818>
   3b19c:	and	r0, r0, #1
   3b1a0:	add	sp, sp, #136	; 0x88
   3b1a4:	pop	{r4, pc}
   3b1a8:	bl	14aac <__stack_chk_fail@plt>
   3b1ac:	andeq	r4, r7, r0, asr #19
   3b1b0:	mov	r3, r0
   3b1b4:	add	r1, r0, #124	; 0x7c
   3b1b8:	mov	r2, #0
   3b1bc:	mov	ip, #1
   3b1c0:	str	ip, [r0]
   3b1c4:	str	r2, [r3, #4]!
   3b1c8:	cmp	r3, r1
   3b1cc:	bne	3b1c4 <error@@Base+0xd834>
   3b1d0:	bx	lr
   3b1d4:	sub	r3, r0, #4
   3b1d8:	mov	r2, #0
   3b1dc:	add	r0, r0, #124	; 0x7c
   3b1e0:	str	r2, [r3, #4]!
   3b1e4:	cmp	r3, r0
   3b1e8:	bne	3b1e0 <error@@Base+0xd850>
   3b1ec:	bx	lr
   3b1f0:	push	{r4, lr}
   3b1f4:	sub	ip, r1, #4
   3b1f8:	sub	r2, r2, #4
   3b1fc:	add	r1, r1, #124	; 0x7c
   3b200:	sub	lr, r0, #4
   3b204:	ldr	r3, [ip, #4]!
   3b208:	ldr	r4, [r2, #4]!
   3b20c:	cmp	ip, r1
   3b210:	add	r3, r3, r4
   3b214:	str	r3, [lr, #4]!
   3b218:	bne	3b204 <error@@Base+0xd874>
   3b21c:	pop	{r4, lr}
   3b220:	b	3ae94 <error@@Base+0xd504>
   3b224:	push	{r4, r5, r6, lr}
   3b228:	sub	sp, sp, #136	; 0x88
   3b22c:	ldr	lr, [pc, #132]	; 3b2b8 <error@@Base+0xd928>
   3b230:	ldr	ip, [r1, #124]	; 0x7c
   3b234:	ldr	r3, [r1]
   3b238:	add	r4, ip, #254	; 0xfe
   3b23c:	add	r3, r3, #472	; 0x1d8
   3b240:	ldr	r6, [lr]
   3b244:	add	ip, sp, #8
   3b248:	add	r5, sp, #128	; 0x80
   3b24c:	add	r3, r3, #2
   3b250:	str	r3, [sp, #4]
   3b254:	str	r4, [sp, #128]	; 0x80
   3b258:	str	r6, [sp, #132]	; 0x84
   3b25c:	ldr	r3, [r1, #4]!
   3b260:	add	r3, r3, #508	; 0x1fc
   3b264:	add	r3, r3, #2
   3b268:	str	r3, [ip], #4
   3b26c:	cmp	ip, r5
   3b270:	bne	3b25c <error@@Base+0xd8cc>
   3b274:	sub	r2, r2, #4
   3b278:	mov	r1, sp
   3b27c:	sub	ip, r0, #4
   3b280:	ldr	r3, [r1, #4]!
   3b284:	ldr	r4, [r2, #4]!
   3b288:	cmp	r1, r5
   3b28c:	sub	r3, r3, r4
   3b290:	str	r3, [ip, #4]!
   3b294:	bne	3b280 <error@@Base+0xd8f0>
   3b298:	ldr	r2, [sp, #132]	; 0x84
   3b29c:	ldr	r3, [lr]
   3b2a0:	cmp	r2, r3
   3b2a4:	bne	3b2b4 <error@@Base+0xd924>
   3b2a8:	add	sp, sp, #136	; 0x88
   3b2ac:	pop	{r4, r5, r6, lr}
   3b2b0:	b	3ae94 <error@@Base+0xd504>
   3b2b4:	bl	14aac <__stack_chk_fail@plt>
   3b2b8:	andeq	r4, r7, r0, asr #19
   3b2bc:	push	{r4, lr}
   3b2c0:	sub	sp, sp, #136	; 0x88
   3b2c4:	ldr	r4, [pc, #96]	; 3b32c <error@@Base+0xd99c>
   3b2c8:	sub	r1, r1, #4
   3b2cc:	add	r3, sp, #4
   3b2d0:	ldr	r2, [r4]
   3b2d4:	add	ip, sp, #132	; 0x84
   3b2d8:	str	r2, [sp, #132]	; 0x84
   3b2dc:	ldr	r2, [r1, #4]!
   3b2e0:	str	r2, [r3], #4
   3b2e4:	cmp	r3, ip
   3b2e8:	bne	3b2dc <error@@Base+0xd94c>
   3b2ec:	sub	r3, r0, #4
   3b2f0:	add	r1, r0, #124	; 0x7c
   3b2f4:	mov	r2, #0
   3b2f8:	str	r2, [r3, #4]!
   3b2fc:	cmp	r3, r1
   3b300:	bne	3b2f8 <error@@Base+0xd968>
   3b304:	add	r2, sp, #4
   3b308:	mov	r1, r0
   3b30c:	bl	3b224 <error@@Base+0xd894>
   3b310:	ldr	r2, [sp, #132]	; 0x84
   3b314:	ldr	r3, [r4]
   3b318:	cmp	r2, r3
   3b31c:	bne	3b328 <error@@Base+0xd998>
   3b320:	add	sp, sp, #136	; 0x88
   3b324:	pop	{r4, pc}
   3b328:	bl	14aac <__stack_chk_fail@plt>
   3b32c:	andeq	r4, r7, r0, asr #19
   3b330:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b334:	sub	sp, sp, #260	; 0x104
   3b338:	ldr	r5, [pc, #272]	; 3b450 <error@@Base+0xdac0>
   3b33c:	sub	r6, sp, #4
   3b340:	mov	r3, r6
   3b344:	ldr	r4, [r5]
   3b348:	add	lr, sp, #248	; 0xf8
   3b34c:	mov	ip, #0
   3b350:	str	r4, [sp, #252]	; 0xfc
   3b354:	str	ip, [r3, #4]!
   3b358:	cmp	r3, lr
   3b35c:	bne	3b354 <error@@Base+0xd9c4>
   3b360:	sub	r7, r1, #4
   3b364:	sub	r8, r2, #4
   3b368:	add	lr, sp, #124	; 0x7c
   3b36c:	add	r9, sp, #252	; 0xfc
   3b370:	ldr	r4, [r7, #4]!
   3b374:	sub	r3, lr, #128	; 0x80
   3b378:	mov	r1, r8
   3b37c:	ldr	r2, [r1, #4]!
   3b380:	ldr	ip, [r3, #4]!
   3b384:	mla	r2, r2, r4, ip
   3b388:	cmp	r3, lr
   3b38c:	str	r2, [r3]
   3b390:	bne	3b37c <error@@Base+0xd9ec>
   3b394:	add	lr, r3, #4
   3b398:	cmp	lr, r9
   3b39c:	bne	3b370 <error@@Base+0xd9e0>
   3b3a0:	add	lr, sp, #120	; 0x78
   3b3a4:	sub	r1, r0, #4
   3b3a8:	add	r6, r6, #4
   3b3ac:	ldr	r2, [r6, #128]	; 0x80
   3b3b0:	ldr	ip, [r6]
   3b3b4:	cmp	lr, r6
   3b3b8:	lsl	r3, r2, #2
   3b3bc:	add	r3, r3, r2, lsl #5
   3b3c0:	add	r3, r3, ip
   3b3c4:	add	r3, r3, r2, lsl #1
   3b3c8:	str	r3, [r1, #4]!
   3b3cc:	bne	3b3a8 <error@@Base+0xda18>
   3b3d0:	ldr	ip, [sp, #124]	; 0x7c
   3b3d4:	mov	r4, #2
   3b3d8:	add	lr, r0, #124	; 0x7c
   3b3dc:	ldr	r2, [r0]
   3b3e0:	lsr	r1, ip, #7
   3b3e4:	add	r2, r1, r2
   3b3e8:	add	r2, r2, r1, lsl #4
   3b3ec:	add	r1, r2, r1, lsl #1
   3b3f0:	and	ip, ip, #127	; 0x7f
   3b3f4:	mov	r3, r0
   3b3f8:	str	r1, [r0]
   3b3fc:	str	ip, [r0, #124]	; 0x7c
   3b400:	b	3b408 <error@@Base+0xda78>
   3b404:	mov	r1, r2
   3b408:	ldr	r2, [r3, #4]
   3b40c:	ldrb	ip, [r3]
   3b410:	add	r2, r2, r1, lsr #8
   3b414:	str	r2, [r3, #4]
   3b418:	str	ip, [r3], #4
   3b41c:	cmp	lr, r3
   3b420:	bne	3b404 <error@@Base+0xda74>
   3b424:	cmp	r4, #1
   3b428:	ldrne	ip, [r0, #124]	; 0x7c
   3b42c:	movne	r4, #1
   3b430:	bne	3b3dc <error@@Base+0xda4c>
   3b434:	ldr	r2, [sp, #252]	; 0xfc
   3b438:	ldr	r3, [r5]
   3b43c:	cmp	r2, r3
   3b440:	bne	3b44c <error@@Base+0xdabc>
   3b444:	add	sp, sp, #260	; 0x104
   3b448:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b44c:	bl	14aac <__stack_chk_fail@plt>
   3b450:	andeq	r4, r7, r0, asr #19
   3b454:	mov	r2, r1
   3b458:	b	3b330 <error@@Base+0xd9a0>
   3b45c:	push	{r4, r5, r6, lr}
   3b460:	sub	sp, sp, #1280	; 0x500
   3b464:	ldr	r5, [pc, #1220]	; 3b930 <error@@Base+0xdfa0>
   3b468:	sub	sp, sp, #8
   3b46c:	mov	r2, r1
   3b470:	ldr	r3, [r5]
   3b474:	mov	r6, r0
   3b478:	add	r0, sp, #4
   3b47c:	str	r3, [sp, #1284]	; 0x504
   3b480:	mov	r4, r1
   3b484:	bl	3b330 <error@@Base+0xd9a0>
   3b488:	add	r2, sp, #4
   3b48c:	add	r0, sp, #1152	; 0x480
   3b490:	mov	r1, r2
   3b494:	add	r0, r0, #4
   3b498:	bl	3b330 <error@@Base+0xd9a0>
   3b49c:	add	r2, sp, #1152	; 0x480
   3b4a0:	add	r2, r2, #4
   3b4a4:	add	r0, sp, #1024	; 0x400
   3b4a8:	mov	r1, r2
   3b4ac:	add	r0, r0, #4
   3b4b0:	bl	3b330 <error@@Base+0xd9a0>
   3b4b4:	add	r1, sp, #1024	; 0x400
   3b4b8:	mov	r2, r4
   3b4bc:	add	r1, r1, #4
   3b4c0:	add	r0, sp, #132	; 0x84
   3b4c4:	bl	3b330 <error@@Base+0xd9a0>
   3b4c8:	add	r2, sp, #4
   3b4cc:	add	r1, sp, #132	; 0x84
   3b4d0:	add	r0, sp, #260	; 0x104
   3b4d4:	bl	3b330 <error@@Base+0xd9a0>
   3b4d8:	add	r2, sp, #260	; 0x104
   3b4dc:	add	r0, sp, #1024	; 0x400
   3b4e0:	mov	r1, r2
   3b4e4:	add	r0, r0, #4
   3b4e8:	bl	3b330 <error@@Base+0xd9a0>
   3b4ec:	add	r1, sp, #1024	; 0x400
   3b4f0:	add	r2, sp, #132	; 0x84
   3b4f4:	add	r1, r1, #4
   3b4f8:	add	r0, sp, #388	; 0x184
   3b4fc:	bl	3b330 <error@@Base+0xd9a0>
   3b500:	add	r2, sp, #388	; 0x184
   3b504:	add	r0, sp, #1024	; 0x400
   3b508:	mov	r1, r2
   3b50c:	add	r0, r0, #4
   3b510:	bl	3b330 <error@@Base+0xd9a0>
   3b514:	add	r2, sp, #1024	; 0x400
   3b518:	add	r2, r2, #4
   3b51c:	add	r0, sp, #1152	; 0x480
   3b520:	mov	r1, r2
   3b524:	add	r0, r0, #4
   3b528:	bl	3b330 <error@@Base+0xd9a0>
   3b52c:	add	r2, sp, #1152	; 0x480
   3b530:	add	r2, r2, #4
   3b534:	add	r0, sp, #1024	; 0x400
   3b538:	mov	r1, r2
   3b53c:	add	r0, r0, #4
   3b540:	bl	3b330 <error@@Base+0xd9a0>
   3b544:	add	r2, sp, #1024	; 0x400
   3b548:	add	r2, r2, #4
   3b54c:	add	r0, sp, #1152	; 0x480
   3b550:	mov	r1, r2
   3b554:	add	r0, r0, #4
   3b558:	bl	3b330 <error@@Base+0xd9a0>
   3b55c:	add	r2, sp, #1152	; 0x480
   3b560:	add	r2, r2, #4
   3b564:	add	r0, sp, #1024	; 0x400
   3b568:	mov	r1, r2
   3b56c:	add	r0, r0, #4
   3b570:	bl	3b330 <error@@Base+0xd9a0>
   3b574:	add	r1, sp, #1024	; 0x400
   3b578:	add	r2, sp, #388	; 0x184
   3b57c:	add	r1, r1, #4
   3b580:	add	r0, sp, #516	; 0x204
   3b584:	bl	3b330 <error@@Base+0xd9a0>
   3b588:	add	r2, sp, #516	; 0x204
   3b58c:	add	r0, sp, #1024	; 0x400
   3b590:	mov	r1, r2
   3b594:	add	r0, r0, #4
   3b598:	bl	3b330 <error@@Base+0xd9a0>
   3b59c:	add	r2, sp, #1024	; 0x400
   3b5a0:	add	r2, r2, #4
   3b5a4:	add	r0, sp, #1152	; 0x480
   3b5a8:	mov	r1, r2
   3b5ac:	add	r0, r0, #4
   3b5b0:	bl	3b330 <error@@Base+0xd9a0>
   3b5b4:	mov	r4, #4
   3b5b8:	add	r2, sp, #1152	; 0x480
   3b5bc:	add	r2, r2, #4
   3b5c0:	add	r0, sp, #1024	; 0x400
   3b5c4:	mov	r1, r2
   3b5c8:	add	r0, r0, #4
   3b5cc:	bl	3b330 <error@@Base+0xd9a0>
   3b5d0:	add	r2, sp, #1024	; 0x400
   3b5d4:	add	r2, r2, #4
   3b5d8:	add	r0, sp, #1152	; 0x480
   3b5dc:	mov	r1, r2
   3b5e0:	add	r0, r0, #4
   3b5e4:	bl	3b330 <error@@Base+0xd9a0>
   3b5e8:	subs	r4, r4, #1
   3b5ec:	bne	3b5b8 <error@@Base+0xdc28>
   3b5f0:	add	r1, sp, #1152	; 0x480
   3b5f4:	add	r0, sp, #644	; 0x284
   3b5f8:	add	r2, sp, #516	; 0x204
   3b5fc:	add	r1, r1, #4
   3b600:	bl	3b330 <error@@Base+0xd9a0>
   3b604:	add	r2, sp, #644	; 0x284
   3b608:	add	r0, sp, #1024	; 0x400
   3b60c:	mov	r1, r2
   3b610:	add	r0, r0, #4
   3b614:	bl	3b330 <error@@Base+0xd9a0>
   3b618:	add	r2, sp, #1024	; 0x400
   3b61c:	add	r2, r2, #4
   3b620:	add	r0, sp, #1152	; 0x480
   3b624:	mov	r1, r2
   3b628:	add	r0, r0, #4
   3b62c:	bl	3b330 <error@@Base+0xd9a0>
   3b630:	mov	r4, #9
   3b634:	add	r2, sp, #1152	; 0x480
   3b638:	add	r2, r2, #4
   3b63c:	add	r0, sp, #1024	; 0x400
   3b640:	mov	r1, r2
   3b644:	add	r0, r0, #4
   3b648:	bl	3b330 <error@@Base+0xd9a0>
   3b64c:	add	r2, sp, #1024	; 0x400
   3b650:	add	r2, r2, #4
   3b654:	add	r0, sp, #1152	; 0x480
   3b658:	mov	r1, r2
   3b65c:	add	r0, r0, #4
   3b660:	bl	3b330 <error@@Base+0xd9a0>
   3b664:	subs	r4, r4, #1
   3b668:	bne	3b634 <error@@Base+0xdca4>
   3b66c:	add	r1, sp, #1152	; 0x480
   3b670:	add	r0, sp, #1024	; 0x400
   3b674:	add	r2, sp, #644	; 0x284
   3b678:	add	r1, r1, #4
   3b67c:	add	r0, r0, #4
   3b680:	bl	3b330 <error@@Base+0xd9a0>
   3b684:	add	r2, sp, #1024	; 0x400
   3b688:	add	r2, r2, #4
   3b68c:	add	r0, sp, #1152	; 0x480
   3b690:	mov	r1, r2
   3b694:	add	r0, r0, #4
   3b698:	bl	3b330 <error@@Base+0xd9a0>
   3b69c:	add	r2, sp, #1152	; 0x480
   3b6a0:	add	r2, r2, #4
   3b6a4:	add	r0, sp, #1024	; 0x400
   3b6a8:	mov	r1, r2
   3b6ac:	add	r0, r0, #4
   3b6b0:	bl	3b330 <error@@Base+0xd9a0>
   3b6b4:	mov	r4, #4
   3b6b8:	add	r2, sp, #1024	; 0x400
   3b6bc:	add	r2, r2, #4
   3b6c0:	add	r0, sp, #1152	; 0x480
   3b6c4:	mov	r1, r2
   3b6c8:	add	r0, r0, #4
   3b6cc:	bl	3b330 <error@@Base+0xd9a0>
   3b6d0:	add	r2, sp, #1152	; 0x480
   3b6d4:	add	r2, r2, #4
   3b6d8:	add	r0, sp, #1024	; 0x400
   3b6dc:	mov	r1, r2
   3b6e0:	add	r0, r0, #4
   3b6e4:	bl	3b330 <error@@Base+0xd9a0>
   3b6e8:	subs	r4, r4, #1
   3b6ec:	bne	3b6b8 <error@@Base+0xdd28>
   3b6f0:	add	r1, sp, #1024	; 0x400
   3b6f4:	add	r2, sp, #516	; 0x204
   3b6f8:	add	r0, sp, #772	; 0x304
   3b6fc:	add	r1, r1, #4
   3b700:	bl	3b330 <error@@Base+0xd9a0>
   3b704:	add	r2, sp, #772	; 0x304
   3b708:	add	r0, sp, #1024	; 0x400
   3b70c:	mov	r1, r2
   3b710:	add	r0, r0, #4
   3b714:	bl	3b330 <error@@Base+0xd9a0>
   3b718:	add	r2, sp, #1024	; 0x400
   3b71c:	add	r2, r2, #4
   3b720:	add	r0, sp, #1152	; 0x480
   3b724:	mov	r1, r2
   3b728:	add	r0, r0, #4
   3b72c:	bl	3b330 <error@@Base+0xd9a0>
   3b730:	mov	r4, #24
   3b734:	add	r2, sp, #1152	; 0x480
   3b738:	add	r2, r2, #4
   3b73c:	add	r0, sp, #1024	; 0x400
   3b740:	mov	r1, r2
   3b744:	add	r0, r0, #4
   3b748:	bl	3b330 <error@@Base+0xd9a0>
   3b74c:	add	r2, sp, #1024	; 0x400
   3b750:	add	r2, r2, #4
   3b754:	add	r0, sp, #1152	; 0x480
   3b758:	mov	r1, r2
   3b75c:	add	r0, r0, #4
   3b760:	bl	3b330 <error@@Base+0xd9a0>
   3b764:	subs	r4, r4, #1
   3b768:	bne	3b734 <error@@Base+0xdda4>
   3b76c:	add	r1, sp, #1152	; 0x480
   3b770:	add	r0, sp, #900	; 0x384
   3b774:	add	r2, sp, #772	; 0x304
   3b778:	add	r1, r1, #4
   3b77c:	bl	3b330 <error@@Base+0xd9a0>
   3b780:	add	r2, sp, #900	; 0x384
   3b784:	add	r0, sp, #1152	; 0x480
   3b788:	mov	r1, r2
   3b78c:	add	r0, r0, #4
   3b790:	bl	3b330 <error@@Base+0xd9a0>
   3b794:	add	r2, sp, #1152	; 0x480
   3b798:	add	r2, r2, #4
   3b79c:	add	r0, sp, #1024	; 0x400
   3b7a0:	mov	r1, r2
   3b7a4:	add	r0, r0, #4
   3b7a8:	bl	3b330 <error@@Base+0xd9a0>
   3b7ac:	mov	r4, #49	; 0x31
   3b7b0:	add	r2, sp, #1024	; 0x400
   3b7b4:	add	r2, r2, #4
   3b7b8:	add	r0, sp, #1152	; 0x480
   3b7bc:	mov	r1, r2
   3b7c0:	add	r0, r0, #4
   3b7c4:	bl	3b330 <error@@Base+0xd9a0>
   3b7c8:	add	r2, sp, #1152	; 0x480
   3b7cc:	add	r2, r2, #4
   3b7d0:	add	r0, sp, #1024	; 0x400
   3b7d4:	mov	r1, r2
   3b7d8:	add	r0, r0, #4
   3b7dc:	bl	3b330 <error@@Base+0xd9a0>
   3b7e0:	subs	r4, r4, #1
   3b7e4:	bne	3b7b0 <error@@Base+0xde20>
   3b7e8:	add	r1, sp, #1024	; 0x400
   3b7ec:	add	r0, sp, #1152	; 0x480
   3b7f0:	add	r2, sp, #900	; 0x384
   3b7f4:	add	r1, r1, #4
   3b7f8:	add	r0, r0, #4
   3b7fc:	bl	3b330 <error@@Base+0xd9a0>
   3b800:	add	r2, sp, #1152	; 0x480
   3b804:	add	r2, r2, #4
   3b808:	add	r0, sp, #1024	; 0x400
   3b80c:	mov	r1, r2
   3b810:	add	r0, r0, #4
   3b814:	bl	3b330 <error@@Base+0xd9a0>
   3b818:	add	r2, sp, #1024	; 0x400
   3b81c:	add	r2, r2, #4
   3b820:	add	r0, sp, #1152	; 0x480
   3b824:	mov	r1, r2
   3b828:	add	r0, r0, #4
   3b82c:	bl	3b330 <error@@Base+0xd9a0>
   3b830:	mov	r4, #24
   3b834:	add	r2, sp, #1152	; 0x480
   3b838:	add	r2, r2, #4
   3b83c:	add	r0, sp, #1024	; 0x400
   3b840:	mov	r1, r2
   3b844:	add	r0, r0, #4
   3b848:	bl	3b330 <error@@Base+0xd9a0>
   3b84c:	add	r2, sp, #1024	; 0x400
   3b850:	add	r2, r2, #4
   3b854:	add	r0, sp, #1152	; 0x480
   3b858:	mov	r1, r2
   3b85c:	add	r0, r0, #4
   3b860:	bl	3b330 <error@@Base+0xd9a0>
   3b864:	subs	r4, r4, #1
   3b868:	bne	3b834 <error@@Base+0xdea4>
   3b86c:	add	r1, sp, #1152	; 0x480
   3b870:	add	r0, sp, #1024	; 0x400
   3b874:	add	r2, sp, #772	; 0x304
   3b878:	add	r1, r1, #4
   3b87c:	add	r0, r0, #4
   3b880:	bl	3b330 <error@@Base+0xd9a0>
   3b884:	add	r2, sp, #1024	; 0x400
   3b888:	add	r2, r2, #4
   3b88c:	add	r0, sp, #1152	; 0x480
   3b890:	mov	r1, r2
   3b894:	add	r0, r0, #4
   3b898:	bl	3b330 <error@@Base+0xd9a0>
   3b89c:	add	r2, sp, #1152	; 0x480
   3b8a0:	add	r2, r2, #4
   3b8a4:	add	r0, sp, #1024	; 0x400
   3b8a8:	mov	r1, r2
   3b8ac:	add	r0, r0, #4
   3b8b0:	bl	3b330 <error@@Base+0xd9a0>
   3b8b4:	add	r2, sp, #1024	; 0x400
   3b8b8:	add	r2, r2, #4
   3b8bc:	add	r0, sp, #1152	; 0x480
   3b8c0:	mov	r1, r2
   3b8c4:	add	r0, r0, #4
   3b8c8:	bl	3b330 <error@@Base+0xd9a0>
   3b8cc:	add	r2, sp, #1152	; 0x480
   3b8d0:	add	r2, r2, #4
   3b8d4:	add	r0, sp, #1024	; 0x400
   3b8d8:	mov	r1, r2
   3b8dc:	add	r0, r0, #4
   3b8e0:	bl	3b330 <error@@Base+0xd9a0>
   3b8e4:	add	r2, sp, #1024	; 0x400
   3b8e8:	add	r2, r2, #4
   3b8ec:	add	r0, sp, #1152	; 0x480
   3b8f0:	mov	r1, r2
   3b8f4:	add	r0, r0, #4
   3b8f8:	bl	3b330 <error@@Base+0xd9a0>
   3b8fc:	add	r1, sp, #1152	; 0x480
   3b900:	add	r2, sp, #260	; 0x104
   3b904:	add	r1, r1, #4
   3b908:	mov	r0, r6
   3b90c:	bl	3b330 <error@@Base+0xd9a0>
   3b910:	ldr	r2, [sp, #1284]	; 0x504
   3b914:	ldr	r3, [r5]
   3b918:	cmp	r2, r3
   3b91c:	bne	3b92c <error@@Base+0xdf9c>
   3b920:	add	sp, sp, #1280	; 0x500
   3b924:	add	sp, sp, #8
   3b928:	pop	{r4, r5, r6, pc}
   3b92c:	bl	14aac <__stack_chk_fail@plt>
   3b930:	andeq	r4, r7, r0, asr #19
   3b934:	push	{r4, r5, r6, r7, lr}
   3b938:	sub	sp, sp, #1152	; 0x480
   3b93c:	ldr	r6, [pc, #740]	; 3bc28 <error@@Base+0xe298>
   3b940:	sub	sp, sp, #12
   3b944:	mov	r2, r1
   3b948:	ldr	r3, [r6]
   3b94c:	mov	r7, r0
   3b950:	add	r0, sp, #4
   3b954:	str	r3, [sp, #1156]	; 0x484
   3b958:	mov	r5, r1
   3b95c:	bl	3b330 <error@@Base+0xd9a0>
   3b960:	add	r2, sp, #4
   3b964:	add	r0, sp, #1024	; 0x400
   3b968:	mov	r1, r2
   3b96c:	add	r0, r0, #4
   3b970:	bl	3b330 <error@@Base+0xd9a0>
   3b974:	add	r2, sp, #1024	; 0x400
   3b978:	add	r2, r2, #4
   3b97c:	mov	r1, r2
   3b980:	mov	r0, r2
   3b984:	bl	3b330 <error@@Base+0xd9a0>
   3b988:	add	r1, sp, #1024	; 0x400
   3b98c:	mov	r2, r5
   3b990:	add	r1, r1, #4
   3b994:	add	r0, sp, #132	; 0x84
   3b998:	bl	3b330 <error@@Base+0xd9a0>
   3b99c:	add	r2, sp, #4
   3b9a0:	add	r1, sp, #132	; 0x84
   3b9a4:	add	r0, sp, #260	; 0x104
   3b9a8:	bl	3b330 <error@@Base+0xd9a0>
   3b9ac:	add	r2, sp, #260	; 0x104
   3b9b0:	add	r0, sp, #1024	; 0x400
   3b9b4:	mov	r1, r2
   3b9b8:	add	r0, r0, #4
   3b9bc:	bl	3b330 <error@@Base+0xd9a0>
   3b9c0:	add	r1, sp, #1024	; 0x400
   3b9c4:	add	r2, sp, #132	; 0x84
   3b9c8:	add	r1, r1, #4
   3b9cc:	add	r0, sp, #388	; 0x184
   3b9d0:	bl	3b330 <error@@Base+0xd9a0>
   3b9d4:	add	r2, sp, #388	; 0x184
   3b9d8:	add	r0, sp, #1024	; 0x400
   3b9dc:	mov	r1, r2
   3b9e0:	add	r0, r0, #4
   3b9e4:	bl	3b330 <error@@Base+0xd9a0>
   3b9e8:	mov	r4, #4
   3b9ec:	add	r2, sp, #1024	; 0x400
   3b9f0:	add	r2, r2, #4
   3b9f4:	mov	r1, r2
   3b9f8:	mov	r0, r2
   3b9fc:	bl	3b330 <error@@Base+0xd9a0>
   3ba00:	subs	r4, r4, #1
   3ba04:	bne	3b9ec <error@@Base+0xe05c>
   3ba08:	add	r1, sp, #1024	; 0x400
   3ba0c:	add	r2, sp, #388	; 0x184
   3ba10:	add	r0, sp, #516	; 0x204
   3ba14:	add	r1, r1, #4
   3ba18:	bl	3b330 <error@@Base+0xd9a0>
   3ba1c:	add	r2, sp, #516	; 0x204
   3ba20:	add	r0, sp, #1024	; 0x400
   3ba24:	mov	r1, r2
   3ba28:	add	r0, r0, #4
   3ba2c:	bl	3b330 <error@@Base+0xd9a0>
   3ba30:	mov	r4, #9
   3ba34:	add	r2, sp, #1024	; 0x400
   3ba38:	add	r2, r2, #4
   3ba3c:	mov	r1, r2
   3ba40:	mov	r0, r2
   3ba44:	bl	3b330 <error@@Base+0xd9a0>
   3ba48:	subs	r4, r4, #1
   3ba4c:	bne	3ba34 <error@@Base+0xe0a4>
   3ba50:	add	r1, sp, #1024	; 0x400
   3ba54:	add	r0, sp, #644	; 0x284
   3ba58:	add	r2, sp, #516	; 0x204
   3ba5c:	add	r1, r1, #4
   3ba60:	bl	3b330 <error@@Base+0xd9a0>
   3ba64:	add	r2, sp, #644	; 0x284
   3ba68:	add	r0, sp, #1024	; 0x400
   3ba6c:	mov	r1, r2
   3ba70:	add	r0, r0, #4
   3ba74:	bl	3b330 <error@@Base+0xd9a0>
   3ba78:	mov	r4, #19
   3ba7c:	add	r2, sp, #1024	; 0x400
   3ba80:	add	r2, r2, #4
   3ba84:	mov	r1, r2
   3ba88:	mov	r0, r2
   3ba8c:	bl	3b330 <error@@Base+0xd9a0>
   3ba90:	subs	r4, r4, #1
   3ba94:	bne	3ba7c <error@@Base+0xe0ec>
   3ba98:	add	r1, sp, #1024	; 0x400
   3ba9c:	add	r1, r1, #4
   3baa0:	mov	r0, r1
   3baa4:	add	r2, sp, #644	; 0x284
   3baa8:	bl	3b330 <error@@Base+0xd9a0>
   3baac:	add	r2, sp, #1024	; 0x400
   3bab0:	add	r2, r2, #4
   3bab4:	mov	r1, r2
   3bab8:	mov	r0, r2
   3babc:	bl	3b330 <error@@Base+0xd9a0>
   3bac0:	mov	r4, #9
   3bac4:	add	r2, sp, #1024	; 0x400
   3bac8:	add	r2, r2, #4
   3bacc:	mov	r1, r2
   3bad0:	mov	r0, r2
   3bad4:	bl	3b330 <error@@Base+0xd9a0>
   3bad8:	subs	r4, r4, #1
   3badc:	bne	3bac4 <error@@Base+0xe134>
   3bae0:	add	r1, sp, #1024	; 0x400
   3bae4:	add	r2, sp, #516	; 0x204
   3bae8:	add	r0, sp, #772	; 0x304
   3baec:	add	r1, r1, #4
   3baf0:	bl	3b330 <error@@Base+0xd9a0>
   3baf4:	add	r2, sp, #772	; 0x304
   3baf8:	add	r0, sp, #1024	; 0x400
   3bafc:	mov	r1, r2
   3bb00:	add	r0, r0, #4
   3bb04:	bl	3b330 <error@@Base+0xd9a0>
   3bb08:	mov	r4, #49	; 0x31
   3bb0c:	add	r2, sp, #1024	; 0x400
   3bb10:	add	r2, r2, #4
   3bb14:	mov	r1, r2
   3bb18:	mov	r0, r2
   3bb1c:	bl	3b330 <error@@Base+0xd9a0>
   3bb20:	subs	r4, r4, #1
   3bb24:	bne	3bb0c <error@@Base+0xe17c>
   3bb28:	add	r1, sp, #1024	; 0x400
   3bb2c:	add	r0, sp, #900	; 0x384
   3bb30:	add	r2, sp, #772	; 0x304
   3bb34:	add	r1, r1, #4
   3bb38:	bl	3b330 <error@@Base+0xd9a0>
   3bb3c:	add	r2, sp, #900	; 0x384
   3bb40:	add	r0, sp, #1024	; 0x400
   3bb44:	mov	r1, r2
   3bb48:	add	r0, r0, #4
   3bb4c:	bl	3b330 <error@@Base+0xd9a0>
   3bb50:	mov	r4, #99	; 0x63
   3bb54:	add	r2, sp, #1024	; 0x400
   3bb58:	add	r2, r2, #4
   3bb5c:	mov	r1, r2
   3bb60:	mov	r0, r2
   3bb64:	bl	3b330 <error@@Base+0xd9a0>
   3bb68:	subs	r4, r4, #1
   3bb6c:	bne	3bb54 <error@@Base+0xe1c4>
   3bb70:	add	r1, sp, #1024	; 0x400
   3bb74:	add	r1, r1, #4
   3bb78:	mov	r0, r1
   3bb7c:	add	r2, sp, #900	; 0x384
   3bb80:	bl	3b330 <error@@Base+0xd9a0>
   3bb84:	add	r2, sp, #1024	; 0x400
   3bb88:	add	r2, r2, #4
   3bb8c:	mov	r1, r2
   3bb90:	mov	r0, r2
   3bb94:	bl	3b330 <error@@Base+0xd9a0>
   3bb98:	mov	r4, #49	; 0x31
   3bb9c:	add	r2, sp, #1024	; 0x400
   3bba0:	add	r2, r2, #4
   3bba4:	mov	r1, r2
   3bba8:	mov	r0, r2
   3bbac:	bl	3b330 <error@@Base+0xd9a0>
   3bbb0:	subs	r4, r4, #1
   3bbb4:	bne	3bb9c <error@@Base+0xe20c>
   3bbb8:	add	r1, sp, #1024	; 0x400
   3bbbc:	add	r1, r1, #4
   3bbc0:	mov	r0, r1
   3bbc4:	add	r2, sp, #772	; 0x304
   3bbc8:	bl	3b330 <error@@Base+0xd9a0>
   3bbcc:	add	r2, sp, #1024	; 0x400
   3bbd0:	add	r2, r2, #4
   3bbd4:	mov	r1, r2
   3bbd8:	mov	r0, r2
   3bbdc:	bl	3b330 <error@@Base+0xd9a0>
   3bbe0:	add	r2, sp, #1024	; 0x400
   3bbe4:	add	r2, r2, #4
   3bbe8:	mov	r1, r2
   3bbec:	mov	r0, r2
   3bbf0:	bl	3b330 <error@@Base+0xd9a0>
   3bbf4:	add	r1, sp, #1024	; 0x400
   3bbf8:	mov	r2, r5
   3bbfc:	add	r1, r1, #4
   3bc00:	mov	r0, r7
   3bc04:	bl	3b330 <error@@Base+0xd9a0>
   3bc08:	ldr	r2, [sp, #1156]	; 0x484
   3bc0c:	ldr	r3, [r6]
   3bc10:	cmp	r2, r3
   3bc14:	bne	3bc24 <error@@Base+0xe294>
   3bc18:	add	sp, sp, #1152	; 0x480
   3bc1c:	add	sp, sp, #12
   3bc20:	pop	{r4, r5, r6, r7, pc}
   3bc24:	bl	14aac <__stack_chk_fail@plt>
   3bc28:	andeq	r4, r7, r0, asr #19
   3bc2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bc30:	sub	sp, sp, #180	; 0xb4
   3bc34:	mov	r2, #1024	; 0x400
   3bc38:	str	r2, [sp, #40]	; 0x28
   3bc3c:	ldr	r2, [pc, #1200]	; 3c0f4 <error@@Base+0xe764>
   3bc40:	ldr	r3, [pc, #1200]	; 3c0f8 <error@@Base+0xe768>
   3bc44:	ldr	r2, [r2]
   3bc48:	ldr	r1, [r3, #1072]	; 0x430
   3bc4c:	str	r2, [sp, #172]	; 0xac
   3bc50:	ldr	r2, [r3, #1024]	; 0x400
   3bc54:	str	r3, [sp, #28]
   3bc58:	str	r2, [sp, #44]	; 0x2c
   3bc5c:	ldr	r2, [r3, #1028]	; 0x404
   3bc60:	str	r1, [sp, #100]	; 0x64
   3bc64:	str	r2, [sp, #48]	; 0x30
   3bc68:	ldr	r2, [r3, #1032]	; 0x408
   3bc6c:	str	r1, [sp, #32]
   3bc70:	str	r2, [sp, #52]	; 0x34
   3bc74:	ldr	r2, [r3, #1036]	; 0x40c
   3bc78:	str	r2, [sp, #56]	; 0x38
   3bc7c:	ldr	r2, [r3, #1040]	; 0x410
   3bc80:	str	r2, [sp, #60]	; 0x3c
   3bc84:	ldr	r2, [r3, #1044]	; 0x414
   3bc88:	str	r2, [sp, #64]	; 0x40
   3bc8c:	ldr	r2, [r3, #1048]	; 0x418
   3bc90:	str	r2, [sp, #68]	; 0x44
   3bc94:	ldr	r2, [r3, #1052]	; 0x41c
   3bc98:	str	r2, [sp, #72]	; 0x48
   3bc9c:	ldr	r2, [r3, #1056]	; 0x420
   3bca0:	str	r2, [sp, #76]	; 0x4c
   3bca4:	ldr	r2, [r3, #1060]	; 0x424
   3bca8:	str	r2, [sp, #80]	; 0x50
   3bcac:	ldr	r2, [r3, #1064]	; 0x428
   3bcb0:	str	r2, [sp, #84]	; 0x54
   3bcb4:	ldr	r2, [r3, #1068]	; 0x42c
   3bcb8:	str	r2, [sp, #88]	; 0x58
   3bcbc:	ldr	r2, [r3, #1076]	; 0x434
   3bcc0:	str	r2, [sp, #36]	; 0x24
   3bcc4:	ldr	r2, [r3, #1080]	; 0x438
   3bcc8:	ldr	r3, [r3, #1084]	; 0x43c
   3bccc:	str	r2, [sp, #92]	; 0x5c
   3bcd0:	str	r3, [sp, #96]	; 0x60
   3bcd4:	ldr	r3, [sp, #88]	; 0x58
   3bcd8:	ldr	r2, [sp, #68]	; 0x44
   3bcdc:	str	r3, [sp]
   3bce0:	ldr	r3, [sp, #96]	; 0x60
   3bce4:	ldr	r6, [sp, #80]	; 0x50
   3bce8:	str	r3, [sp, #8]
   3bcec:	ldr	r3, [sp, #72]	; 0x48
   3bcf0:	ldr	r1, [sp, #60]	; 0x3c
   3bcf4:	str	r3, [sp, #24]
   3bcf8:	ldr	r5, [sp, #84]	; 0x54
   3bcfc:	mov	r0, #10
   3bd00:	ldr	r9, [sp, #52]	; 0x34
   3bd04:	mov	r4, r2
   3bd08:	str	r0, [sp, #20]
   3bd0c:	str	r6, [sp, #16]
   3bd10:	ldr	ip, [sp, #92]	; 0x5c
   3bd14:	mov	r6, r1
   3bd18:	ldr	lr, [sp, #36]	; 0x24
   3bd1c:	ldr	r2, [sp, #64]	; 0x40
   3bd20:	ldr	sl, [sp, #48]	; 0x30
   3bd24:	ldr	r7, [sp, #76]	; 0x4c
   3bd28:	ldr	r3, [sp, #32]
   3bd2c:	ldr	fp, [sp, #44]	; 0x2c
   3bd30:	ldr	r0, [sp, #8]
   3bd34:	ldr	r1, [sp, #24]
   3bd38:	ldr	r8, [sp, #56]	; 0x38
   3bd3c:	str	r5, [sp, #4]
   3bd40:	mov	r5, r9
   3bd44:	str	r8, [sp, #12]
   3bd48:	add	sl, sl, r2
   3bd4c:	eor	lr, lr, sl
   3bd50:	ldr	r8, [sp, #12]
   3bd54:	add	fp, fp, r6
   3bd58:	add	r5, r5, r4
   3bd5c:	eor	r9, fp, r3
   3bd60:	ror	r3, lr, #16
   3bd64:	ldr	lr, [sp, #16]
   3bd68:	add	r8, r8, r1
   3bd6c:	eor	ip, ip, r5
   3bd70:	str	r8, [sp, #12]
   3bd74:	eor	r0, r0, r8
   3bd78:	add	r8, r3, lr
   3bd7c:	ldr	lr, [sp, #4]
   3bd80:	ror	ip, ip, #16
   3bd84:	str	ip, [sp, #8]
   3bd88:	add	lr, ip, lr
   3bd8c:	ror	r9, r9, #16
   3bd90:	ldr	ip, [sp]
   3bd94:	add	r7, r9, r7
   3bd98:	ror	r0, r0, #16
   3bd9c:	add	ip, r0, ip
   3bda0:	eor	r6, r6, r7
   3bda4:	eor	r2, r2, r8
   3bda8:	eor	r4, r4, lr
   3bdac:	str	lr, [sp]
   3bdb0:	eor	lr, ip, r1
   3bdb4:	str	ip, [sp, #4]
   3bdb8:	ror	r1, r2, #20
   3bdbc:	ror	ip, r6, #20
   3bdc0:	ldr	r2, [sp, #12]
   3bdc4:	ror	r4, r4, #20
   3bdc8:	add	fp, fp, ip
   3bdcc:	add	sl, sl, r1
   3bdd0:	add	r5, r5, r4
   3bdd4:	ror	lr, lr, #20
   3bdd8:	mov	r6, r5
   3bddc:	eor	r3, r3, sl
   3bde0:	add	r5, r2, lr
   3bde4:	eor	r9, r9, fp
   3bde8:	ldr	r2, [sp, #8]
   3bdec:	ror	r9, r9, #24
   3bdf0:	str	r6, [sp, #8]
   3bdf4:	eor	r2, r2, r6
   3bdf8:	ror	r6, r3, #24
   3bdfc:	add	r8, r8, r6
   3be00:	add	r3, r7, r9
   3be04:	mov	r7, r6
   3be08:	ldr	r6, [sp]
   3be0c:	ror	r2, r2, #24
   3be10:	add	r6, r6, r2
   3be14:	str	r6, [sp]
   3be18:	eor	r0, r0, r5
   3be1c:	ldr	r6, [sp, #4]
   3be20:	eor	ip, ip, r3
   3be24:	str	r3, [sp, #4]
   3be28:	ldr	r3, [sp]
   3be2c:	ror	r0, r0, #24
   3be30:	eor	r4, r4, r3
   3be34:	add	r6, r6, r0
   3be38:	eor	lr, lr, r6
   3be3c:	ror	r4, r4, #25
   3be40:	add	sl, sl, r4
   3be44:	ldr	r3, [sp, #8]
   3be48:	ror	lr, lr, #25
   3be4c:	eor	r9, r9, sl
   3be50:	add	r3, r3, lr
   3be54:	eor	r7, r7, r3
   3be58:	ror	r9, r9, #16
   3be5c:	add	r6, r6, r9
   3be60:	str	r3, [sp, #16]
   3be64:	eor	r1, r1, r8
   3be68:	ror	r3, r7, #16
   3be6c:	ror	ip, ip, #25
   3be70:	ldr	r7, [sp]
   3be74:	str	r6, [sp]
   3be78:	ldr	r6, [sp, #4]
   3be7c:	add	r5, ip, r5
   3be80:	add	r6, r6, r3
   3be84:	ror	r1, r1, #25
   3be88:	eor	r2, r2, r5
   3be8c:	add	fp, fp, r1
   3be90:	str	r6, [sp, #8]
   3be94:	ldr	r6, [sp]
   3be98:	eor	r0, r0, fp
   3be9c:	ror	r2, r2, #16
   3bea0:	add	r8, r8, r2
   3bea4:	eor	r4, r4, r6
   3bea8:	ldr	r6, [sp, #8]
   3beac:	eor	ip, ip, r8
   3beb0:	ror	r0, r0, #16
   3beb4:	add	r7, r7, r0
   3beb8:	eor	lr, lr, r6
   3bebc:	eor	r1, r1, r7
   3bec0:	ror	r6, ip, #20
   3bec4:	str	r8, [sp, #4]
   3bec8:	ror	r8, lr, #20
   3becc:	add	lr, r5, r6
   3bed0:	ldr	ip, [sp, #16]
   3bed4:	eor	r2, r2, lr
   3bed8:	ror	r1, r1, #20
   3bedc:	ror	r4, r4, #20
   3bee0:	add	fp, fp, r1
   3bee4:	add	sl, sl, r4
   3bee8:	add	r5, ip, r8
   3beec:	eor	r9, r9, sl
   3bef0:	ror	ip, r2, #24
   3bef4:	eor	r0, r0, fp
   3bef8:	ldr	r2, [sp, #4]
   3befc:	str	lr, [sp, #12]
   3bf00:	ror	r0, r0, #24
   3bf04:	eor	lr, r3, r5
   3bf08:	ror	r3, r9, #24
   3bf0c:	add	r9, r2, ip
   3bf10:	ldr	r2, [sp]
   3bf14:	add	r7, r7, r0
   3bf18:	str	r7, [sp, #4]
   3bf1c:	add	r7, r2, r3
   3bf20:	str	r7, [sp]
   3bf24:	str	r9, [sp, #16]
   3bf28:	ldr	r2, [sp, #8]
   3bf2c:	ror	lr, lr, #24
   3bf30:	add	r7, r2, lr
   3bf34:	ldr	r2, [sp, #4]
   3bf38:	eor	r6, r6, r9
   3bf3c:	eor	r1, r1, r2
   3bf40:	ldr	r2, [sp]
   3bf44:	eor	r8, r8, r7
   3bf48:	eor	r4, r4, r2
   3bf4c:	ldr	r2, [sp, #20]
   3bf50:	ror	r6, r6, #25
   3bf54:	subs	r2, r2, #1
   3bf58:	str	r2, [sp, #20]
   3bf5c:	ror	r4, r4, #25
   3bf60:	ror	r2, r1, #25
   3bf64:	ror	r1, r8, #25
   3bf68:	bne	3bd48 <error@@Base+0xe3b8>
   3bf6c:	str	r0, [sp, #8]
   3bf70:	ldr	r0, [sp, #32]
   3bf74:	mov	r9, r5
   3bf78:	add	r3, r3, r0
   3bf7c:	adds	r0, r0, #1
   3bf80:	str	r0, [sp, #32]
   3bf84:	ldr	r0, [sp, #44]	; 0x2c
   3bf88:	ldr	r8, [sp, #12]
   3bf8c:	add	fp, r0, fp
   3bf90:	ldr	r0, [sp, #48]	; 0x30
   3bf94:	str	r1, [sp, #24]
   3bf98:	add	sl, r0, sl
   3bf9c:	ldr	r0, [sp, #52]	; 0x34
   3bfa0:	mov	r1, r6
   3bfa4:	add	r9, r0, r9
   3bfa8:	ldr	r0, [sp, #56]	; 0x38
   3bfac:	ldr	r5, [sp, #4]
   3bfb0:	add	r8, r0, r8
   3bfb4:	ldr	r0, [sp, #60]	; 0x3c
   3bfb8:	ldr	r6, [sp, #16]
   3bfbc:	add	r1, r0, r1
   3bfc0:	ldr	r0, [sp, #64]	; 0x40
   3bfc4:	add	r2, r0, r2
   3bfc8:	ldr	r0, [sp, #68]	; 0x44
   3bfcc:	add	r0, r0, r4
   3bfd0:	str	r0, [sp, #4]
   3bfd4:	ldr	r4, [sp, #24]
   3bfd8:	ldr	r0, [sp, #72]	; 0x48
   3bfdc:	add	r0, r0, r4
   3bfe0:	str	r0, [sp, #12]
   3bfe4:	ldr	r0, [sp, #76]	; 0x4c
   3bfe8:	ldr	r4, [sp]
   3bfec:	add	r7, r0, r7
   3bff0:	ldr	r0, [sp, #80]	; 0x50
   3bff4:	add	r6, r0, r6
   3bff8:	ldr	r0, [sp, #84]	; 0x54
   3bffc:	add	r5, r0, r5
   3c000:	ldr	r0, [sp, #88]	; 0x58
   3c004:	add	r4, r0, r4
   3c008:	ldr	r0, [sp, #36]	; 0x24
   3c00c:	add	lr, lr, r0
   3c010:	ldr	r0, [sp, #92]	; 0x5c
   3c014:	add	r0, r0, ip
   3c018:	str	r0, [sp]
   3c01c:	ldr	ip, [sp, #8]
   3c020:	ldr	r0, [sp, #96]	; 0x60
   3c024:	add	r0, r0, ip
   3c028:	ldreq	ip, [sp, #36]	; 0x24
   3c02c:	addeq	ip, ip, #1
   3c030:	streq	ip, [sp, #36]	; 0x24
   3c034:	ldr	ip, [sp, #40]	; 0x28
   3c038:	cmp	ip, #64	; 0x40
   3c03c:	ldr	ip, [sp, #28]
   3c040:	str	fp, [ip]
   3c044:	str	r1, [ip, #16]
   3c048:	ldr	r1, [sp, #4]
   3c04c:	str	r2, [ip, #20]
   3c050:	str	r1, [ip, #24]
   3c054:	ldr	r2, [sp]
   3c058:	ldr	r1, [sp, #12]
   3c05c:	str	sl, [ip, #4]
   3c060:	str	r9, [ip, #8]
   3c064:	str	r8, [ip, #12]
   3c068:	str	r1, [ip, #28]
   3c06c:	str	r7, [ip, #32]
   3c070:	str	r6, [ip, #36]	; 0x24
   3c074:	str	r5, [ip, #40]	; 0x28
   3c078:	str	r4, [ip, #44]	; 0x2c
   3c07c:	str	r3, [ip, #48]	; 0x30
   3c080:	str	lr, [ip, #52]	; 0x34
   3c084:	str	r2, [ip, #56]	; 0x38
   3c088:	str	r0, [ip, #60]	; 0x3c
   3c08c:	beq	3c0b8 <error@@Base+0xe728>
   3c090:	ldr	r3, [sp, #40]	; 0x28
   3c094:	sub	r3, r3, #64	; 0x40
   3c098:	cmp	r3, #63	; 0x3f
   3c09c:	str	r3, [sp, #40]	; 0x28
   3c0a0:	ldr	r3, [sp, #28]
   3c0a4:	add	r3, r3, #64	; 0x40
   3c0a8:	str	r3, [sp, #28]
   3c0ac:	addls	r3, sp, #108	; 0x6c
   3c0b0:	strls	r3, [sp, #28]
   3c0b4:	b	3bcd4 <error@@Base+0xe344>
   3c0b8:	ldr	r3, [pc, #52]	; 3c0f4 <error@@Base+0xe764>
   3c0bc:	ldr	r1, [sp, #172]	; 0xac
   3c0c0:	ldr	r2, [r3]
   3c0c4:	ldr	r3, [sp, #100]	; 0x64
   3c0c8:	cmp	r1, r2
   3c0cc:	ldr	r2, [pc, #36]	; 3c0f8 <error@@Base+0xe768>
   3c0d0:	add	r3, r3, #16
   3c0d4:	str	r3, [r2, #1072]	; 0x430
   3c0d8:	mov	r3, r2
   3c0dc:	ldr	r2, [sp, #36]	; 0x24
   3c0e0:	str	r2, [r3, #1076]	; 0x434
   3c0e4:	bne	3c0f0 <error@@Base+0xe760>
   3c0e8:	add	sp, sp, #180	; 0xb4
   3c0ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c0f0:	bl	14aac <__stack_chk_fail@plt>
   3c0f4:	andeq	r4, r7, r0, asr #19
   3c0f8:	andeq	r5, r7, r4, asr #13
   3c0fc:	ldr	r3, [pc, #28]	; 3c120 <error@@Base+0xe790>
   3c100:	mov	r2, #0
   3c104:	str	r2, [r3, #1072]	; 0x430
   3c108:	str	r2, [r3, #1076]	; 0x434
   3c10c:	ldr	r2, [r0]
   3c110:	str	r2, [r3, #1080]	; 0x438
   3c114:	ldr	r2, [r0, #4]
   3c118:	str	r2, [r3, #1084]	; 0x43c
   3c11c:	bx	lr
   3c120:	andeq	r5, r7, r4, asr #13
   3c124:	ldr	r3, [pc, #100]	; 3c190 <error@@Base+0xe800>
   3c128:	push	{lr}		; (str lr, [sp, #-4]!)
   3c12c:	ldr	r2, [r0]
   3c130:	ldr	lr, [pc, #92]	; 3c194 <error@@Base+0xe804>
   3c134:	str	r2, [r3, #1040]	; 0x410
   3c138:	ldr	r2, [r0, #4]
   3c13c:	ldr	ip, [pc, #84]	; 3c198 <error@@Base+0xe808>
   3c140:	str	r2, [r3, #1044]	; 0x414
   3c144:	ldr	r2, [r0, #8]
   3c148:	ldr	r1, [pc, #76]	; 3c19c <error@@Base+0xe80c>
   3c14c:	str	r2, [r3, #1048]	; 0x418
   3c150:	ldr	r2, [r0, #12]
   3c154:	str	r2, [r3, #1052]	; 0x41c
   3c158:	ldr	r2, [r0, #16]
   3c15c:	str	r2, [r3, #1056]	; 0x420
   3c160:	ldr	r2, [r0, #20]
   3c164:	str	r2, [r3, #1060]	; 0x424
   3c168:	ldr	r2, [r0, #24]
   3c16c:	str	r2, [r3, #1064]	; 0x428
   3c170:	ldr	r2, [pc, #40]	; 3c1a0 <error@@Base+0xe810>
   3c174:	ldr	r0, [r0, #28]
   3c178:	str	lr, [r3, #1024]	; 0x400
   3c17c:	str	r0, [r3, #1068]	; 0x42c
   3c180:	str	ip, [r3, #1028]	; 0x404
   3c184:	str	r1, [r3, #1032]	; 0x408
   3c188:	str	r2, [r3, #1036]	; 0x40c
   3c18c:	pop	{pc}		; (ldr pc, [sp], #4)
   3c190:	andeq	r5, r7, r4, asr #13
   3c194:	cmnvs	r0, r5, ror #16
   3c198:			; <UNDEFINED> instruction: 0x3320646e
   3c19c:	stmdbvc	r2!, {r1, r4, r5, r8, sl, fp, sp}^
   3c1a0:	blvs	855778 <stderr@@GLIBC_2.4+0x7e0718>
   3c1a4:	push	{r4, r5, lr}
   3c1a8:	sub	sp, sp, #52	; 0x34
   3c1ac:	ldr	r5, [pc, #232]	; 3c29c <error@@Base+0xe90c>
   3c1b0:	add	r0, sp, #4
   3c1b4:	mov	r1, #40	; 0x28
   3c1b8:	ldr	r3, [r5]
   3c1bc:	str	r3, [sp, #44]	; 0x2c
   3c1c0:	bl	14c44 <RAND_bytes@plt>
   3c1c4:	cmp	r0, #0
   3c1c8:	ble	3c28c <error@@Base+0xe8fc>
   3c1cc:	ldr	r4, [pc, #204]	; 3c2a0 <error@@Base+0xe910>
   3c1d0:	ldr	r3, [r4, #1088]	; 0x440
   3c1d4:	cmp	r3, #0
   3c1d8:	beq	3c26c <error@@Base+0xe8dc>
   3c1dc:	bl	3bc2c <error@@Base+0xe29c>
   3c1e0:	sub	r3, r4, #1
   3c1e4:	add	r1, sp, #3
   3c1e8:	add	ip, r4, #39	; 0x27
   3c1ec:	ldrb	r2, [r3, #1]!
   3c1f0:	ldrb	r0, [r1, #1]!
   3c1f4:	cmp	r3, ip
   3c1f8:	eor	r2, r2, r0
   3c1fc:	strb	r2, [r3]
   3c200:	bne	3c1ec <error@@Base+0xe85c>
   3c204:	ldr	r0, [pc, #148]	; 3c2a0 <error@@Base+0xe910>
   3c208:	bl	3c124 <error@@Base+0xe794>
   3c20c:	ldr	r0, [pc, #144]	; 3c2a4 <error@@Base+0xe914>
   3c210:	bl	3c0fc <error@@Base+0xe76c>
   3c214:	mov	r2, #40	; 0x28
   3c218:	mov	r1, #0
   3c21c:	ldr	r0, [pc, #124]	; 3c2a0 <error@@Base+0xe910>
   3c220:	bl	14368 <memset@plt>
   3c224:	mov	r2, #40	; 0x28
   3c228:	mov	r1, r2
   3c22c:	add	r0, sp, #4
   3c230:	bl	1483c <__explicit_bzero_chk@plt>
   3c234:	mov	r3, #0
   3c238:	mov	r1, r3
   3c23c:	mov	r2, #1024	; 0x400
   3c240:	ldr	r0, [pc, #88]	; 3c2a0 <error@@Base+0xe910>
   3c244:	str	r3, [r4, #1092]	; 0x444
   3c248:	bl	14368 <memset@plt>
   3c24c:	ldr	r1, [sp, #44]	; 0x2c
   3c250:	ldr	r2, [r5]
   3c254:	ldr	r3, [pc, #76]	; 3c2a8 <error@@Base+0xe918>
   3c258:	cmp	r1, r2
   3c25c:	str	r3, [r4, #1096]	; 0x448
   3c260:	bne	3c288 <error@@Base+0xe8f8>
   3c264:	add	sp, sp, #52	; 0x34
   3c268:	pop	{r4, r5, pc}
   3c26c:	mov	r3, #1
   3c270:	add	r0, sp, #4
   3c274:	str	r3, [r4, #1088]	; 0x440
   3c278:	bl	3c124 <error@@Base+0xe794>
   3c27c:	add	r0, sp, #36	; 0x24
   3c280:	bl	3c0fc <error@@Base+0xe76c>
   3c284:	b	3c224 <error@@Base+0xe894>
   3c288:	bl	14aac <__stack_chk_fail@plt>
   3c28c:	bl	14140 <ERR_get_error@plt>
   3c290:	mov	r1, r0
   3c294:	ldr	r0, [pc, #16]	; 3c2ac <error@@Base+0xe91c>
   3c298:	bl	2bb40 <fputs@plt+0x16bb4>
   3c29c:	andeq	r4, r7, r0, asr #19
   3c2a0:	andeq	r5, r7, r4, asr #13
   3c2a4:	andeq	r5, r7, r4, ror #13
   3c2a8:	andseq	r6, r8, r0, lsl #20
   3c2ac:	andeq	r2, r6, r8, ror #14
   3c2b0:	b	3c1a4 <error@@Base+0xe814>
   3c2b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c2b8:	mov	r4, r0
   3c2bc:	ldr	r7, [pc, #172]	; 3c370 <error@@Base+0xe9e0>
   3c2c0:	mov	r9, r1
   3c2c4:	ldr	r3, [r7, #1088]	; 0x440
   3c2c8:	cmp	r3, #0
   3c2cc:	beq	3c360 <error@@Base+0xe9d0>
   3c2d0:	cmp	r9, #0
   3c2d4:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c2d8:	ldr	r6, [pc, #144]	; 3c370 <error@@Base+0xe9e0>
   3c2dc:	add	r8, r6, #32
   3c2e0:	cmp	r9, #40	; 0x28
   3c2e4:	movlt	r5, r9
   3c2e8:	movge	r5, #40	; 0x28
   3c2ec:	bl	3bc2c <error@@Base+0xe29c>
   3c2f0:	cmp	r4, #0
   3c2f4:	beq	3c31c <error@@Base+0xe98c>
   3c2f8:	sub	r3, r4, #1
   3c2fc:	ldr	r1, [pc, #112]	; 3c374 <error@@Base+0xe9e4>
   3c300:	add	ip, r3, r5
   3c304:	ldrb	r0, [r3, #1]!
   3c308:	ldrb	r2, [r1, #1]!
   3c30c:	cmp	r3, ip
   3c310:	eor	r2, r2, r0
   3c314:	strb	r2, [r1]
   3c318:	bne	3c304 <error@@Base+0xe974>
   3c31c:	mov	r0, r6
   3c320:	bl	3c124 <error@@Base+0xe794>
   3c324:	mov	r0, r8
   3c328:	bl	3c0fc <error@@Base+0xe76c>
   3c32c:	mov	r2, #40	; 0x28
   3c330:	mov	r1, #0
   3c334:	mov	r0, r6
   3c338:	bl	14368 <memset@plt>
   3c33c:	mov	r3, #984	; 0x3d8
   3c340:	mov	r0, r9
   3c344:	mov	r1, r5
   3c348:	str	r3, [r7, #1092]	; 0x444
   3c34c:	bl	41748 <mkdtemp@@Base+0x2398>
   3c350:	add	r4, r4, r5
   3c354:	subs	r9, r0, #0
   3c358:	bgt	3c2e0 <error@@Base+0xe950>
   3c35c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c360:	bl	3c1a4 <error@@Base+0xe814>
   3c364:	cmp	r9, #0
   3c368:	bgt	3c2d8 <error@@Base+0xe948>
   3c36c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c370:	andeq	r5, r7, r4, asr #13
   3c374:	andeq	r5, r7, r3, asr #13
   3c378:	push	{r4, lr}
   3c37c:	bl	14c2c <getpid@plt>
   3c380:	ldr	r4, [pc, #148]	; 3c41c <error@@Base+0xea8c>
   3c384:	ldr	r3, [r4, #1096]	; 0x448
   3c388:	cmp	r3, #4
   3c38c:	bls	3c39c <error@@Base+0xea0c>
   3c390:	ldr	r2, [r4, #1088]	; 0x440
   3c394:	cmp	r2, #0
   3c398:	bne	3c3cc <error@@Base+0xea3c>
   3c39c:	str	r0, [r4, #1100]	; 0x44c
   3c3a0:	bl	3c1a4 <error@@Base+0xe814>
   3c3a4:	ldr	r3, [r4, #1092]	; 0x444
   3c3a8:	cmp	r3, #3
   3c3ac:	bls	3c3ec <error@@Base+0xea5c>
   3c3b0:	rsb	r2, r3, #1024	; 0x400
   3c3b4:	sub	r3, r3, #4
   3c3b8:	mov	r1, #0
   3c3bc:	ldr	r0, [r4, r2]
   3c3c0:	str	r3, [r4, #1092]	; 0x444
   3c3c4:	str	r1, [r4, r2]
   3c3c8:	pop	{r4, pc}
   3c3cc:	ldr	r2, [r4, #1100]	; 0x44c
   3c3d0:	cmp	r0, r2
   3c3d4:	bne	3c39c <error@@Base+0xea0c>
   3c3d8:	sub	r3, r3, #4
   3c3dc:	str	r3, [r4, #1096]	; 0x448
   3c3e0:	ldr	r3, [r4, #1092]	; 0x444
   3c3e4:	cmp	r3, #3
   3c3e8:	bhi	3c3b0 <error@@Base+0xea20>
   3c3ec:	bl	3bc2c <error@@Base+0xe29c>
   3c3f0:	ldr	r0, [pc, #36]	; 3c41c <error@@Base+0xea8c>
   3c3f4:	bl	3c124 <error@@Base+0xe794>
   3c3f8:	ldr	r0, [pc, #32]	; 3c420 <error@@Base+0xea90>
   3c3fc:	bl	3c0fc <error@@Base+0xe76c>
   3c400:	mov	r2, #40	; 0x28
   3c404:	mov	r1, #0
   3c408:	ldr	r0, [pc, #12]	; 3c41c <error@@Base+0xea8c>
   3c40c:	bl	14368 <memset@plt>
   3c410:	mov	r3, #980	; 0x3d4
   3c414:	mov	r2, #40	; 0x28
   3c418:	b	3c3b8 <error@@Base+0xea28>
   3c41c:	andeq	r5, r7, r4, asr #13
   3c420:	andeq	r5, r7, r4, ror #13
   3c424:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c428:	mov	r5, r1
   3c42c:	ldr	r6, [pc, #240]	; 3c524 <error@@Base+0xeb94>
   3c430:	mov	r8, r0
   3c434:	bl	14c2c <getpid@plt>
   3c438:	ldr	r3, [r6, #1096]	; 0x448
   3c43c:	cmp	r5, r3
   3c440:	bcs	3c450 <error@@Base+0xeac0>
   3c444:	ldr	r2, [r6, #1088]	; 0x440
   3c448:	cmp	r2, #0
   3c44c:	bne	3c504 <error@@Base+0xeb74>
   3c450:	str	r0, [r6, #1100]	; 0x44c
   3c454:	bl	3c1a4 <error@@Base+0xe814>
   3c458:	cmp	r5, #0
   3c45c:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c460:	ldr	r9, [pc, #188]	; 3c524 <error@@Base+0xeb94>
   3c464:	add	sl, r9, #32
   3c468:	b	3c4a0 <error@@Base+0xeb10>
   3c46c:	bl	3bc2c <error@@Base+0xe29c>
   3c470:	mov	r0, r9
   3c474:	bl	3c124 <error@@Base+0xe794>
   3c478:	mov	r0, sl
   3c47c:	bl	3c0fc <error@@Base+0xe76c>
   3c480:	mov	r2, #40	; 0x28
   3c484:	mov	r1, #0
   3c488:	mov	r0, r9
   3c48c:	bl	14368 <memset@plt>
   3c490:	cmp	r5, #0
   3c494:	mov	r3, #984	; 0x3d8
   3c498:	str	r3, [r6, #1092]	; 0x444
   3c49c:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c4a0:	ldr	r4, [r6, #1092]	; 0x444
   3c4a4:	cmp	r4, #0
   3c4a8:	beq	3c46c <error@@Base+0xeadc>
   3c4ac:	cmp	r4, r5
   3c4b0:	rsb	fp, r4, #1024	; 0x400
   3c4b4:	movcc	r7, r4
   3c4b8:	movcs	r7, r5
   3c4bc:	add	fp, r6, fp
   3c4c0:	mov	r2, r7
   3c4c4:	mov	r1, fp
   3c4c8:	mov	r0, r8
   3c4cc:	bl	14788 <memcpy@plt>
   3c4d0:	sub	r4, r4, r7
   3c4d4:	mov	r2, r7
   3c4d8:	mov	r0, fp
   3c4dc:	mov	r1, #0
   3c4e0:	bl	14368 <memset@plt>
   3c4e4:	cmp	r4, #0
   3c4e8:	sub	r5, r5, r7
   3c4ec:	add	r8, r8, r7
   3c4f0:	str	r4, [r6, #1092]	; 0x444
   3c4f4:	beq	3c46c <error@@Base+0xeadc>
   3c4f8:	cmp	r5, #0
   3c4fc:	bne	3c4a0 <error@@Base+0xeb10>
   3c500:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c504:	ldr	r2, [r6, #1100]	; 0x44c
   3c508:	cmp	r0, r2
   3c50c:	bne	3c450 <error@@Base+0xeac0>
   3c510:	sub	r3, r3, r5
   3c514:	cmp	r5, #0
   3c518:	str	r3, [r6, #1096]	; 0x448
   3c51c:	bne	3c460 <error@@Base+0xead0>
   3c520:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c524:	andeq	r5, r7, r4, asr #13
   3c528:	cmp	r0, #1
   3c52c:	bls	3c600 <error@@Base+0xec70>
   3c530:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3c534:	mov	r1, r0
   3c538:	mov	r7, r0
   3c53c:	rsb	r0, r0, #0
   3c540:	bl	41040 <mkdtemp@@Base+0x1c90>
   3c544:	ldr	r4, [pc, #188]	; 3c608 <error@@Base+0xec78>
   3c548:	mov	r5, #0
   3c54c:	mov	r8, r4
   3c550:	add	r9, r4, #32
   3c554:	mov	r6, r1
   3c558:	b	3c578 <error@@Base+0xebe8>
   3c55c:	rsb	r2, r3, #1024	; 0x400
   3c560:	sub	r3, r3, #4
   3c564:	ldr	r0, [r4, r2]
   3c568:	str	r3, [r4, #1092]	; 0x444
   3c56c:	cmp	r6, r0
   3c570:	str	r5, [r4, r2]
   3c574:	bls	3c5f0 <error@@Base+0xec60>
   3c578:	bl	14c2c <getpid@plt>
   3c57c:	ldr	r3, [r4, #1096]	; 0x448
   3c580:	cmp	r3, #4
   3c584:	bls	3c5a0 <error@@Base+0xec10>
   3c588:	ldr	r2, [r4, #1088]	; 0x440
   3c58c:	cmp	r2, #0
   3c590:	beq	3c5a0 <error@@Base+0xec10>
   3c594:	ldr	r2, [r4, #1100]	; 0x44c
   3c598:	cmp	r0, r2
   3c59c:	beq	3c5e4 <error@@Base+0xec54>
   3c5a0:	str	r0, [r4, #1100]	; 0x44c
   3c5a4:	bl	3c1a4 <error@@Base+0xe814>
   3c5a8:	ldr	r3, [r4, #1092]	; 0x444
   3c5ac:	cmp	r3, #3
   3c5b0:	bhi	3c55c <error@@Base+0xebcc>
   3c5b4:	bl	3bc2c <error@@Base+0xe29c>
   3c5b8:	mov	r0, r8
   3c5bc:	bl	3c124 <error@@Base+0xe794>
   3c5c0:	mov	r0, r9
   3c5c4:	bl	3c0fc <error@@Base+0xe76c>
   3c5c8:	mov	r2, #40	; 0x28
   3c5cc:	mov	r1, #0
   3c5d0:	mov	r0, r8
   3c5d4:	bl	14368 <memset@plt>
   3c5d8:	mov	r3, #980	; 0x3d4
   3c5dc:	mov	r2, #40	; 0x28
   3c5e0:	b	3c564 <error@@Base+0xebd4>
   3c5e4:	sub	r3, r3, #4
   3c5e8:	str	r3, [r4, #1096]	; 0x448
   3c5ec:	b	3c5a8 <error@@Base+0xec18>
   3c5f0:	mov	r1, r7
   3c5f4:	bl	41040 <mkdtemp@@Base+0x1c90>
   3c5f8:	mov	r0, r1
   3c5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3c600:	mov	r0, #0
   3c604:	bx	lr
   3c608:	andeq	r5, r7, r4, asr #13
   3c60c:	ldr	r3, [pc, #32]	; 3c634 <error@@Base+0xeca4>
   3c610:	push	{r4, lr}
   3c614:	ldr	r0, [r3]
   3c618:	bl	14a70 <strdup@plt>
   3c61c:	cmp	r0, #0
   3c620:	popne	{r4, pc}
   3c624:	ldr	r0, [pc, #12]	; 3c638 <error@@Base+0xeca8>
   3c628:	bl	1444c <perror@plt>
   3c62c:	mov	r0, #1
   3c630:	bl	14efc <exit@plt>
   3c634:	andeq	r5, r7, r0, asr r0
   3c638:	muleq	r6, r4, r7

0003c63c <setlogin@@Base>:
   3c63c:	mov	r0, #0
   3c640:	bx	lr
   3c644:	mov	r0, #0
   3c648:	bx	lr
   3c64c:	push	{r4, r5, r6, lr}
   3c650:	sub	sp, sp, #288	; 0x120
   3c654:	ldr	r5, [pc, #156]	; 3c6f8 <setlogin@@Base+0xbc>
   3c658:	mov	r4, r1
   3c65c:	add	r2, sp, #144	; 0x90
   3c660:	ldr	r3, [r5]
   3c664:	mov	r1, #0
   3c668:	str	r3, [sp, #284]	; 0x11c
   3c66c:	mov	r6, r0
   3c670:	bl	14ab8 <sigaction@plt>
   3c674:	cmn	r0, #1
   3c678:	beq	3c6ec <setlogin@@Base+0xb0>
   3c67c:	ldr	r3, [sp, #144]	; 0x90
   3c680:	cmp	r3, r4
   3c684:	beq	3c6d0 <setlogin@@Base+0x94>
   3c688:	mov	r2, #140	; 0x8c
   3c68c:	mov	r1, #0
   3c690:	add	r0, sp, #4
   3c694:	bl	14368 <memset@plt>
   3c698:	add	r0, sp, #8
   3c69c:	bl	1408c <sigemptyset@plt>
   3c6a0:	cmp	r6, #14
   3c6a4:	movne	r3, #0
   3c6a8:	moveq	r3, #536870912	; 0x20000000
   3c6ac:	add	r1, sp, #4
   3c6b0:	mov	r0, r6
   3c6b4:	mov	r2, #0
   3c6b8:	str	r4, [sp, #4]
   3c6bc:	str	r3, [sp, #136]	; 0x88
   3c6c0:	bl	14ab8 <sigaction@plt>
   3c6c4:	cmn	r0, #1
   3c6c8:	beq	3c6ec <setlogin@@Base+0xb0>
   3c6cc:	ldr	r4, [sp, #144]	; 0x90
   3c6d0:	mov	r0, r4
   3c6d4:	ldr	r2, [sp, #284]	; 0x11c
   3c6d8:	ldr	r3, [r5]
   3c6dc:	cmp	r2, r3
   3c6e0:	bne	3c6f4 <setlogin@@Base+0xb8>
   3c6e4:	add	sp, sp, #288	; 0x120
   3c6e8:	pop	{r4, r5, r6, pc}
   3c6ec:	mvn	r0, #0
   3c6f0:	b	3c6d4 <setlogin@@Base+0x98>
   3c6f4:	bl	14aac <__stack_chk_fail@plt>
   3c6f8:	andeq	r4, r7, r0, asr #19
   3c6fc:	cmp	r0, r1
   3c700:	beq	3c74c <setlogin@@Base+0x110>
   3c704:	cmp	r0, #268435470	; 0x1000000e
   3c708:	eor	r3, r0, r1
   3c70c:	ble	3c73c <setlogin@@Base+0x100>
   3c710:	asr	r0, r0, #12
   3c714:	asr	r1, r1, #12
   3c718:	lsr	r3, r3, #20
   3c71c:	uxtb	r0, r0
   3c720:	uxtb	r1, r1
   3c724:	lsl	r3, r3, #20
   3c728:	cmp	r0, r1
   3c72c:	cmple	r3, #0
   3c730:	moveq	r0, #1
   3c734:	movne	r0, #0
   3c738:	bx	lr
   3c73c:	bics	r3, r3, #4080	; 0xff0
   3c740:	moveq	r0, #1
   3c744:	movne	r0, #0
   3c748:	bx	lr
   3c74c:	mov	r0, #1
   3c750:	bx	lr
   3c754:	push	{r4, lr}
   3c758:	mov	r2, #0
   3c75c:	mov	r1, #0
   3c760:	mov	r0, #12
   3c764:	bl	14d58 <OPENSSL_init_crypto@plt>
   3c768:	bl	14854 <ENGINE_load_builtin_engines@plt>
   3c76c:	bl	14c14 <ENGINE_register_all_complete@plt>
   3c770:	mov	r2, #0
   3c774:	mov	r0, #76	; 0x4c
   3c778:	mov	r1, #0
   3c77c:	pop	{r4, lr}
   3c780:	b	14d58 <OPENSSL_init_crypto@plt>
   3c784:	subs	r3, r0, #0
   3c788:	beq	3c7c4 <setlogin@@Base+0x188>
   3c78c:	push	{r4, r5, r6, lr}
   3c790:	mov	r4, r2
   3c794:	mov	r6, r1
   3c798:	mov	r5, r3
   3c79c:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   3c7a0:	cmp	r0, #0
   3c7a4:	blt	3c7bc <setlogin@@Base+0x180>
   3c7a8:	mov	r0, r5
   3c7ac:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   3c7b0:	cmp	r4, #16
   3c7b4:	cmpls	r0, r4
   3c7b8:	beq	3c7cc <setlogin@@Base+0x190>
   3c7bc:	mov	r0, #0
   3c7c0:	pop	{r4, r5, r6, pc}
   3c7c4:	mov	r0, #0
   3c7c8:	bx	lr
   3c7cc:	cmp	r4, #0
   3c7d0:	beq	3c7fc <setlogin@@Base+0x1c0>
   3c7d4:	cmp	r6, #0
   3c7d8:	beq	3c7bc <setlogin@@Base+0x180>
   3c7dc:	mov	r0, r5
   3c7e0:	bl	148e4 <EVP_CIPHER_CTX_iv@plt>
   3c7e4:	mov	r2, r4
   3c7e8:	mov	r1, r0
   3c7ec:	mov	r0, r6
   3c7f0:	bl	14788 <memcpy@plt>
   3c7f4:	mov	r0, #1
   3c7f8:	pop	{r4, r5, r6, pc}
   3c7fc:	mov	r0, #1
   3c800:	pop	{r4, r5, r6, pc}
   3c804:	subs	r3, r0, #0
   3c808:	beq	3c844 <setlogin@@Base+0x208>
   3c80c:	push	{r4, r5, r6, lr}
   3c810:	mov	r4, r2
   3c814:	mov	r6, r1
   3c818:	mov	r5, r3
   3c81c:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   3c820:	cmp	r0, #0
   3c824:	blt	3c83c <setlogin@@Base+0x200>
   3c828:	mov	r0, r5
   3c82c:	bl	14164 <EVP_CIPHER_CTX_iv_length@plt>
   3c830:	cmp	r4, #16
   3c834:	cmpls	r0, r4
   3c838:	beq	3c84c <setlogin@@Base+0x210>
   3c83c:	mov	r0, #0
   3c840:	pop	{r4, r5, r6, pc}
   3c844:	mov	r0, #0
   3c848:	bx	lr
   3c84c:	cmp	r4, #0
   3c850:	beq	3c878 <setlogin@@Base+0x23c>
   3c854:	cmp	r6, #0
   3c858:	beq	3c83c <setlogin@@Base+0x200>
   3c85c:	mov	r0, r5
   3c860:	bl	14e3c <EVP_CIPHER_CTX_iv_noconst@plt>
   3c864:	mov	r2, r4
   3c868:	mov	r1, r6
   3c86c:	bl	14788 <memcpy@plt>
   3c870:	mov	r0, #1
   3c874:	pop	{r4, r5, r6, pc}
   3c878:	mov	r0, #1
   3c87c:	pop	{r4, r5, r6, pc}

0003c880 <__b64_ntop@@Base>:
   3c880:	cmp	r1, #2
   3c884:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c888:	bls	3c9e4 <__b64_ntop@@Base+0x164>
   3c88c:	ldrb	r8, [r0]
   3c890:	ldrb	r4, [r0, #1]
   3c894:	ldrb	r5, [r0, #2]
   3c898:	cmp	r3, #3
   3c89c:	lsl	ip, r8, #4
   3c8a0:	lsl	lr, r4, #2
   3c8a4:	and	ip, ip, #48	; 0x30
   3c8a8:	and	lr, lr, #60	; 0x3c
   3c8ac:	add	lr, lr, r5, lsr #6
   3c8b0:	sub	r1, r1, #3
   3c8b4:	lsr	r8, r8, #2
   3c8b8:	add	ip, ip, r4, lsr #4
   3c8bc:	and	r5, r5, #63	; 0x3f
   3c8c0:	add	r0, r0, #3
   3c8c4:	bls	3c9dc <__b64_ntop@@Base+0x15c>
   3c8c8:	mov	r4, r2
   3c8cc:	mov	r7, #4
   3c8d0:	ldr	r6, [pc, #276]	; 3c9ec <__b64_ntop@@Base+0x16c>
   3c8d4:	b	3c91c <__b64_ntop@@Base+0x9c>
   3c8d8:	ldrb	r8, [r0]
   3c8dc:	ldrb	r9, [r0, #1]
   3c8e0:	add	r0, r0, #3
   3c8e4:	add	r7, r7, #4
   3c8e8:	lsl	ip, r8, #4
   3c8ec:	ldrb	r5, [r0, #-1]
   3c8f0:	lsl	lr, r9, #2
   3c8f4:	and	ip, ip, #48	; 0x30
   3c8f8:	and	lr, lr, #60	; 0x3c
   3c8fc:	cmp	r3, r7
   3c900:	add	lr, lr, r5, lsr #6
   3c904:	sub	r1, r1, #3
   3c908:	add	r4, r4, #4
   3c90c:	lsr	r8, r8, #2
   3c910:	add	ip, ip, r9, lsr #4
   3c914:	and	r5, r5, #63	; 0x3f
   3c918:	bcc	3c9dc <__b64_ntop@@Base+0x15c>
   3c91c:	ldrb	r9, [r6, r8]
   3c920:	ldrb	lr, [r6, lr]
   3c924:	ldrb	r8, [r6, ip]
   3c928:	ldrb	ip, [r6, r5]
   3c92c:	cmp	r1, #2
   3c930:	strb	r9, [r4]
   3c934:	strb	r8, [r4, #1]
   3c938:	strb	lr, [r4, #2]
   3c93c:	strb	ip, [r4, #3]
   3c940:	bhi	3c8d8 <__b64_ntop@@Base+0x58>
   3c944:	cmp	r1, #0
   3c948:	beq	3c9c4 <__b64_ntop@@Base+0x144>
   3c94c:	cmp	r1, #2
   3c950:	ldrb	ip, [r0]
   3c954:	ldrbeq	r0, [r0, #1]
   3c958:	movne	r5, #0
   3c95c:	add	r6, r7, #4
   3c960:	lsl	lr, ip, #4
   3c964:	lsleq	r5, r0, #2
   3c968:	movne	r0, r5
   3c96c:	lsreq	r0, r0, #4
   3c970:	andeq	r5, r5, #60	; 0x3c
   3c974:	and	lr, lr, #48	; 0x30
   3c978:	cmp	r6, r3
   3c97c:	add	r0, r0, lr
   3c980:	lsr	ip, ip, #2
   3c984:	bhi	3c9dc <__b64_ntop@@Base+0x15c>
   3c988:	ldr	r4, [pc, #92]	; 3c9ec <__b64_ntop@@Base+0x16c>
   3c98c:	cmp	r1, #1
   3c990:	mov	lr, r2
   3c994:	ldrb	r1, [r4, ip]
   3c998:	ldrb	ip, [r4, r0]
   3c99c:	add	r0, r7, #2
   3c9a0:	strb	r1, [lr, r7]!
   3c9a4:	strb	ip, [lr, #1]
   3c9a8:	ldrbne	ip, [r4, r5]
   3c9ac:	add	r1, r7, #3
   3c9b0:	moveq	ip, #61	; 0x3d
   3c9b4:	mov	r7, r6
   3c9b8:	strb	ip, [r2, r0]
   3c9bc:	mov	r0, #61	; 0x3d
   3c9c0:	strb	r0, [r2, r1]
   3c9c4:	cmp	r7, r3
   3c9c8:	bcs	3c9dc <__b64_ntop@@Base+0x15c>
   3c9cc:	mov	r3, #0
   3c9d0:	mov	r0, r7
   3c9d4:	strb	r3, [r2, r7]
   3c9d8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c9dc:	mvn	r0, #0
   3c9e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c9e4:	mov	r7, #0
   3c9e8:	b	3c944 <__b64_ntop@@Base+0xc4>
   3c9ec:	muleq	r6, ip, r7

0003c9f0 <__b64_pton@@Base>:
   3c9f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c9f4:	mov	r9, #0
   3c9f8:	ldr	sl, [pc, #888]	; 3cd78 <__b64_pton@@Base+0x388>
   3c9fc:	sub	sp, sp, #12
   3ca00:	mov	r5, r0
   3ca04:	mov	r8, r1
   3ca08:	mov	r6, r9
   3ca0c:	str	r2, [sp, #4]
   3ca10:	mov	r4, r5
   3ca14:	ldrb	r1, [r4], #1
   3ca18:	cmp	r1, #0
   3ca1c:	beq	3cc7c <__b64_pton@@Base+0x28c>
   3ca20:	str	r1, [sp]
   3ca24:	bl	14a28 <__ctype_b_loc@plt>
   3ca28:	ldr	r1, [sp]
   3ca2c:	lsl	r2, r1, #1
   3ca30:	ldr	fp, [r0]
   3ca34:	mov	r7, r0
   3ca38:	ldrh	r2, [fp, r2]
   3ca3c:	tst	r2, #8192	; 0x2000
   3ca40:	bne	3cc90 <__b64_pton@@Base+0x2a0>
   3ca44:	cmp	r1, #61	; 0x3d
   3ca48:	beq	3ccd4 <__b64_pton@@Base+0x2e4>
   3ca4c:	mov	r0, sl
   3ca50:	bl	142b4 <strchr@plt>
   3ca54:	cmp	r0, #0
   3ca58:	beq	3cd20 <__b64_pton@@Base+0x330>
   3ca5c:	cmp	r9, #2
   3ca60:	beq	3cc98 <__b64_pton@@Base+0x2a8>
   3ca64:	cmp	r9, #3
   3ca68:	beq	3cbb0 <__b64_pton@@Base+0x1c0>
   3ca6c:	cmp	r9, #1
   3ca70:	beq	3cca4 <__b64_pton@@Base+0x2b4>
   3ca74:	cmp	r8, #0
   3ca78:	beq	3cc24 <__b64_pton@@Base+0x234>
   3ca7c:	ldr	r3, [sp, #4]
   3ca80:	cmp	r3, r6
   3ca84:	bls	3cd20 <__b64_pton@@Base+0x330>
   3ca88:	mov	r1, sl
   3ca8c:	bl	41748 <mkdtemp@@Base+0x2398>
   3ca90:	mov	r5, r4
   3ca94:	lsl	r0, r0, #2
   3ca98:	strb	r0, [r8, r6]
   3ca9c:	ldrb	r1, [r5], #1
   3caa0:	cmp	r1, #0
   3caa4:	beq	3cd20 <__b64_pton@@Base+0x330>
   3caa8:	ldr	r2, [r7]
   3caac:	lsl	r3, r1, #1
   3cab0:	ldrh	r3, [r2, r3]
   3cab4:	tst	r3, #8192	; 0x2000
   3cab8:	bne	3cc68 <__b64_pton@@Base+0x278>
   3cabc:	cmp	r1, #61	; 0x3d
   3cac0:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cac4:	mov	r0, sl
   3cac8:	bl	142b4 <strchr@plt>
   3cacc:	cmp	r0, #0
   3cad0:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cad4:	mov	r4, r5
   3cad8:	add	r9, r6, #1
   3cadc:	ldr	r3, [sp, #4]
   3cae0:	cmp	r3, r9
   3cae4:	bls	3cd20 <__b64_pton@@Base+0x330>
   3cae8:	mov	r1, sl
   3caec:	bl	41748 <mkdtemp@@Base+0x2398>
   3caf0:	ldrb	r3, [r8, r6]
   3caf4:	lsl	r2, r0, #4
   3caf8:	orr	r3, r3, r0, asr #4
   3cafc:	strb	r3, [r8, r6]
   3cb00:	strb	r2, [r8, r9]
   3cb04:	mov	r5, r4
   3cb08:	ldrb	r1, [r5], #1
   3cb0c:	cmp	r1, #0
   3cb10:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cb14:	ldr	fp, [r7]
   3cb18:	lsl	r2, r1, #1
   3cb1c:	ldrh	r2, [fp, r2]
   3cb20:	tst	r2, #8192	; 0x2000
   3cb24:	bne	3ccb4 <__b64_pton@@Base+0x2c4>
   3cb28:	cmp	r1, #61	; 0x3d
   3cb2c:	beq	3cd2c <__b64_pton@@Base+0x33c>
   3cb30:	mov	r0, sl
   3cb34:	bl	142b4 <strchr@plt>
   3cb38:	cmp	r0, #0
   3cb3c:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cb40:	cmp	r8, #0
   3cb44:	add	r6, r9, #1
   3cb48:	beq	3cb74 <__b64_pton@@Base+0x184>
   3cb4c:	ldr	r3, [sp, #4]
   3cb50:	cmp	r3, r6
   3cb54:	bls	3cd20 <__b64_pton@@Base+0x330>
   3cb58:	mov	r1, sl
   3cb5c:	bl	41748 <mkdtemp@@Base+0x2398>
   3cb60:	ldrb	r3, [r8, r9]
   3cb64:	lsl	r2, r0, #6
   3cb68:	orr	r3, r3, r0, asr #2
   3cb6c:	strb	r3, [r8, r9]
   3cb70:	strb	r2, [r8, r6]
   3cb74:	mov	r4, r5
   3cb78:	ldrb	r1, [r4], #1
   3cb7c:	cmp	r1, #0
   3cb80:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cb84:	ldr	fp, [r7]
   3cb88:	lsl	r2, r1, #1
   3cb8c:	ldrh	r2, [fp, r2]
   3cb90:	tst	r2, #8192	; 0x2000
   3cb94:	bne	3ccc0 <__b64_pton@@Base+0x2d0>
   3cb98:	cmp	r1, #61	; 0x3d
   3cb9c:	beq	3cd6c <__b64_pton@@Base+0x37c>
   3cba0:	mov	r0, sl
   3cba4:	bl	142b4 <strchr@plt>
   3cba8:	cmp	r0, #0
   3cbac:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cbb0:	cmp	r8, #0
   3cbb4:	beq	3cbd8 <__b64_pton@@Base+0x1e8>
   3cbb8:	ldr	r3, [sp, #4]
   3cbbc:	cmp	r3, r6
   3cbc0:	bls	3cd20 <__b64_pton@@Base+0x330>
   3cbc4:	mov	r1, sl
   3cbc8:	bl	41748 <mkdtemp@@Base+0x2398>
   3cbcc:	ldrb	r3, [r8, r6]
   3cbd0:	orr	r0, r3, r0
   3cbd4:	strb	r0, [r8, r6]
   3cbd8:	mov	r5, r4
   3cbdc:	add	r6, r6, #1
   3cbe0:	ldrb	r1, [r5], #1
   3cbe4:	cmp	r1, #0
   3cbe8:	beq	3cc84 <__b64_pton@@Base+0x294>
   3cbec:	ldr	fp, [r7]
   3cbf0:	lsl	r2, r1, #1
   3cbf4:	ldrh	r2, [fp, r2]
   3cbf8:	tst	r2, #8192	; 0x2000
   3cbfc:	bne	3cccc <__b64_pton@@Base+0x2dc>
   3cc00:	cmp	r1, #61	; 0x3d
   3cc04:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cc08:	mov	r0, sl
   3cc0c:	bl	142b4 <strchr@plt>
   3cc10:	cmp	r0, #0
   3cc14:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cc18:	cmp	r8, #0
   3cc1c:	mov	r4, r5
   3cc20:	bne	3ca7c <__b64_pton@@Base+0x8c>
   3cc24:	mov	r5, r4
   3cc28:	ldrb	r1, [r5], #1
   3cc2c:	cmp	r1, #0
   3cc30:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cc34:	lsl	r2, r1, #1
   3cc38:	ldrh	r3, [fp, r2]
   3cc3c:	tst	r3, #8192	; 0x2000
   3cc40:	bne	3cc68 <__b64_pton@@Base+0x278>
   3cc44:	cmp	r1, #61	; 0x3d
   3cc48:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cc4c:	mov	r0, sl
   3cc50:	bl	142b4 <strchr@plt>
   3cc54:	cmp	r0, #0
   3cc58:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cc5c:	add	r9, r6, #1
   3cc60:	mov	r4, r5
   3cc64:	b	3cb04 <__b64_pton@@Base+0x114>
   3cc68:	mov	r4, r5
   3cc6c:	mov	r9, #1
   3cc70:	ldrb	r1, [r4], #1
   3cc74:	cmp	r1, #0
   3cc78:	bne	3ca20 <__b64_pton@@Base+0x30>
   3cc7c:	cmp	r9, #0
   3cc80:	bne	3cd20 <__b64_pton@@Base+0x330>
   3cc84:	mov	r0, r6
   3cc88:	add	sp, sp, #12
   3cc8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cc90:	mov	r5, r4
   3cc94:	b	3ca10 <__b64_pton@@Base+0x20>
   3cc98:	mov	r5, r4
   3cc9c:	mov	r9, r6
   3cca0:	b	3cb40 <__b64_pton@@Base+0x150>
   3cca4:	cmp	r8, #0
   3cca8:	add	r9, r6, #1
   3ccac:	bne	3cadc <__b64_pton@@Base+0xec>
   3ccb0:	b	3cb04 <__b64_pton@@Base+0x114>
   3ccb4:	mov	r6, r9
   3ccb8:	mov	r9, #2
   3ccbc:	b	3ca10 <__b64_pton@@Base+0x20>
   3ccc0:	mov	r5, r4
   3ccc4:	mov	r9, #3
   3ccc8:	b	3ca10 <__b64_pton@@Base+0x20>
   3cccc:	mov	r9, #0
   3ccd0:	b	3ca10 <__b64_pton@@Base+0x20>
   3ccd4:	cmp	r9, #2
   3ccd8:	add	r1, r5, #2
   3ccdc:	ldrb	r2, [r4]
   3cce0:	beq	3cd38 <__b64_pton@@Base+0x348>
   3cce4:	cmp	r9, #3
   3cce8:	beq	3cd04 <__b64_pton@@Base+0x314>
   3ccec:	b	3cd20 <__b64_pton@@Base+0x330>
   3ccf0:	lsl	r2, r2, #1
   3ccf4:	ldrh	r2, [fp, r2]
   3ccf8:	tst	r2, #8192	; 0x2000
   3ccfc:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cd00:	ldrb	r2, [r1], #1
   3cd04:	cmp	r2, #0
   3cd08:	bne	3ccf0 <__b64_pton@@Base+0x300>
   3cd0c:	cmp	r8, #0
   3cd10:	beq	3cc84 <__b64_pton@@Base+0x294>
   3cd14:	ldrb	r3, [r8, r6]
   3cd18:	cmp	r3, #0
   3cd1c:	beq	3cc84 <__b64_pton@@Base+0x294>
   3cd20:	mvn	r0, #0
   3cd24:	add	sp, sp, #12
   3cd28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cd2c:	ldrb	r2, [r4, #1]
   3cd30:	mov	r6, r9
   3cd34:	add	r1, r4, #2
   3cd38:	cmp	r2, #0
   3cd3c:	bne	3cd50 <__b64_pton@@Base+0x360>
   3cd40:	b	3cd20 <__b64_pton@@Base+0x330>
   3cd44:	ldrb	r2, [r1], #1
   3cd48:	cmp	r2, #0
   3cd4c:	beq	3cd20 <__b64_pton@@Base+0x330>
   3cd50:	lsl	r0, r2, #1
   3cd54:	ldrh	r0, [fp, r0]
   3cd58:	tst	r0, #8192	; 0x2000
   3cd5c:	bne	3cd44 <__b64_pton@@Base+0x354>
   3cd60:	cmp	r2, #61	; 0x3d
   3cd64:	beq	3cd00 <__b64_pton@@Base+0x310>
   3cd68:	b	3cd20 <__b64_pton@@Base+0x330>
   3cd6c:	add	r1, r5, #2
   3cd70:	ldrb	r2, [r5, #1]
   3cd74:	b	3cd04 <__b64_pton@@Base+0x314>
   3cd78:	muleq	r6, ip, r7
   3cd7c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3cd80:	sub	sp, sp, #4224	; 0x1080
   3cd84:	ldr	lr, [pc, #348]	; 3cee8 <__b64_pton@@Base+0x4f8>
   3cd88:	sub	sp, sp, #28
   3cd8c:	mov	r6, r0
   3cd90:	mov	r5, r1
   3cd94:	mov	r7, r2
   3cd98:	ldm	lr!, {r0, r1, r2, r3}
   3cd9c:	add	ip, sp, #4160	; 0x1040
   3cda0:	add	ip, ip, #52	; 0x34
   3cda4:	ldr	r8, [pc, #320]	; 3ceec <__b64_pton@@Base+0x4fc>
   3cda8:	stmia	ip!, {r0, r1, r2, r3}
   3cdac:	mov	r4, #64	; 0x40
   3cdb0:	ldm	lr, {r0, r1, r2, r3}
   3cdb4:	ldr	lr, [r8]
   3cdb8:	stm	ip, {r0, r1, r2, r3}
   3cdbc:	add	r3, sp, #4224	; 0x1080
   3cdc0:	add	r3, r3, #20
   3cdc4:	add	r0, sp, #44	; 0x2c
   3cdc8:	str	lr, [r3]
   3cdcc:	bl	3db4c <__b64_pton@@Base+0x115c>
   3cdd0:	mov	r3, r6
   3cdd4:	mov	r1, r5
   3cdd8:	add	r0, sp, #44	; 0x2c
   3cddc:	str	r4, [sp]
   3cde0:	mov	r2, r4
   3cde4:	bl	3dcb4 <__b64_pton@@Base+0x12c4>
   3cde8:	mov	r2, #64	; 0x40
   3cdec:	mov	r1, r5
   3cdf0:	add	r0, sp, #44	; 0x2c
   3cdf4:	bl	3dbb0 <__b64_pton@@Base+0x11c0>
   3cdf8:	mov	r2, #64	; 0x40
   3cdfc:	mov	r1, r6
   3ce00:	add	r0, sp, #44	; 0x2c
   3ce04:	bl	3dbb0 <__b64_pton@@Base+0x11c0>
   3ce08:	subs	r4, r4, #1
   3ce0c:	bne	3cde8 <__b64_pton@@Base+0x3f8>
   3ce10:	add	r6, sp, #12
   3ce14:	add	r9, sp, #44	; 0x2c
   3ce18:	mov	r5, r6
   3ce1c:	strh	r4, [sp, #10]
   3ce20:	add	r0, sp, #4160	; 0x1040
   3ce24:	add	r2, sp, #10
   3ce28:	mov	r1, #32
   3ce2c:	add	r0, r0, #52	; 0x34
   3ce30:	bl	3db68 <__b64_pton@@Base+0x1178>
   3ce34:	str	r0, [r5], #4
   3ce38:	cmp	r5, r9
   3ce3c:	bne	3ce20 <__b64_pton@@Base+0x430>
   3ce40:	mov	r4, #64	; 0x40
   3ce44:	mov	r2, #4
   3ce48:	add	r1, sp, #12
   3ce4c:	add	r0, sp, #44	; 0x2c
   3ce50:	bl	3def4 <__b64_pton@@Base+0x1504>
   3ce54:	subs	r4, r4, #1
   3ce58:	bne	3ce44 <__b64_pton@@Base+0x454>
   3ce5c:	mov	r2, r7
   3ce60:	add	lr, r7, #32
   3ce64:	ldr	r3, [r6], #4
   3ce68:	lsr	ip, r3, #24
   3ce6c:	lsr	r0, r3, #16
   3ce70:	lsr	r1, r3, #8
   3ce74:	strb	ip, [r2, #3]
   3ce78:	strb	r0, [r2, #2]
   3ce7c:	strb	r1, [r2, #1]
   3ce80:	strb	r3, [r2], #4
   3ce84:	cmp	r2, lr
   3ce88:	bne	3ce64 <__b64_pton@@Base+0x474>
   3ce8c:	mov	r2, #32
   3ce90:	add	r0, sp, #4160	; 0x1040
   3ce94:	mov	r1, r2
   3ce98:	add	r0, r0, #52	; 0x34
   3ce9c:	bl	1483c <__explicit_bzero_chk@plt>
   3cea0:	mov	r2, #32
   3cea4:	mov	r1, r2
   3cea8:	add	r0, sp, #12
   3ceac:	bl	1483c <__explicit_bzero_chk@plt>
   3ceb0:	ldr	r2, [pc, #56]	; 3cef0 <__b64_pton@@Base+0x500>
   3ceb4:	add	r0, sp, #44	; 0x2c
   3ceb8:	mov	r1, r2
   3cebc:	bl	1483c <__explicit_bzero_chk@plt>
   3cec0:	add	r3, sp, #4224	; 0x1080
   3cec4:	add	r3, r3, #20
   3cec8:	ldr	r2, [r3]
   3cecc:	ldr	r3, [r8]
   3ced0:	cmp	r2, r3
   3ced4:	bne	3cee4 <__b64_pton@@Base+0x4f4>
   3ced8:	add	sp, sp, #4224	; 0x1080
   3cedc:	add	sp, sp, #28
   3cee0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3cee4:	bl	14aac <__stack_chk_fail@plt>
   3cee8:	andeq	r2, r6, r0, ror #15
   3ceec:	andeq	r4, r7, r0, asr #19
   3cef0:	andeq	r1, r0, r8, asr #32
   3cef4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cef8:	sub	sp, sp, #236	; 0xec
   3cefc:	str	r0, [sp, #4]
   3cf00:	ldr	r0, [pc, #616]	; 3d170 <__b64_pton@@Base+0x780>
   3cf04:	ldr	r6, [sp, #280]	; 0x118
   3cf08:	str	r2, [sp, #16]
   3cf0c:	ldr	r0, [r0]
   3cf10:	cmp	r6, #0
   3cf14:	str	r0, [sp, #228]	; 0xe4
   3cf18:	ldr	sl, [sp, #272]	; 0x110
   3cf1c:	ldr	r5, [sp, #276]	; 0x114
   3cf20:	beq	3d164 <__b64_pton@@Base+0x774>
   3cf24:	sub	r8, r3, #1
   3cf28:	cmp	r1, #0
   3cf2c:	cmpne	r8, #1048576	; 0x100000
   3cf30:	mov	r9, r1
   3cf34:	mov	r7, r3
   3cf38:	movcs	r8, #1
   3cf3c:	movcc	r8, #0
   3cf40:	bcs	3d164 <__b64_pton@@Base+0x774>
   3cf44:	sub	r4, r5, #1
   3cf48:	cmp	r4, #1024	; 0x400
   3cf4c:	bcs	3d164 <__b64_pton@@Base+0x774>
   3cf50:	add	r3, r3, #4
   3cf54:	mov	r1, r3
   3cf58:	mov	r0, #1
   3cf5c:	str	r3, [sp, #12]
   3cf60:	bl	14314 <calloc@plt>
   3cf64:	subs	r2, r0, #0
   3cf68:	str	r2, [sp, #8]
   3cf6c:	beq	3d164 <__b64_pton@@Base+0x774>
   3cf70:	add	r3, r5, #31
   3cf74:	lsr	fp, r3, #5
   3cf78:	add	r0, r4, fp
   3cf7c:	mov	r1, fp
   3cf80:	bl	40e54 <mkdtemp@@Base+0x1aa4>
   3cf84:	mov	r2, r7
   3cf88:	ldr	r1, [sp, #16]
   3cf8c:	mov	r4, r0
   3cf90:	ldr	r0, [sp, #8]
   3cf94:	bl	14788 <memcpy@plt>
   3cf98:	mov	r2, r9
   3cf9c:	mov	r3, r8
   3cfa0:	ldr	r1, [sp, #4]
   3cfa4:	add	r0, sp, #100	; 0x64
   3cfa8:	bl	38d9c <error@@Base+0xb40c>
   3cfac:	ldr	r0, [sp, #8]
   3cfb0:	add	r3, r7, #3
   3cfb4:	add	r3, r0, r3
   3cfb8:	add	r1, r7, #1
   3cfbc:	add	r2, r7, #2
   3cfc0:	str	r3, [sp, #24]
   3cfc4:	mov	r9, #1
   3cfc8:	add	r3, r0, r7
   3cfcc:	add	r7, sp, #67	; 0x43
   3cfd0:	add	r1, r0, r1
   3cfd4:	add	r2, r0, r2
   3cfd8:	str	r1, [sp, #16]
   3cfdc:	str	r2, [sp, #20]
   3cfe0:	str	r3, [sp, #28]
   3cfe4:	str	r5, [sp, #4]
   3cfe8:	ldr	r0, [sp, #28]
   3cfec:	lsr	r2, r9, #24
   3cff0:	lsr	r3, r9, #16
   3cff4:	strb	r2, [r0]
   3cff8:	ldr	r0, [sp, #16]
   3cffc:	lsr	r1, r9, #8
   3d000:	ldr	r2, [sp, #12]
   3d004:	strb	r3, [r0]
   3d008:	ldr	r0, [sp, #20]
   3d00c:	mov	r3, #0
   3d010:	strb	r1, [r0]
   3d014:	ldr	r0, [sp, #24]
   3d018:	ldr	r1, [sp, #8]
   3d01c:	strb	r9, [r0]
   3d020:	add	r0, sp, #164	; 0xa4
   3d024:	bl	38d9c <error@@Base+0xb40c>
   3d028:	add	r2, sp, #68	; 0x44
   3d02c:	add	r1, sp, #164	; 0xa4
   3d030:	add	r0, sp, #100	; 0x64
   3d034:	bl	3cd7c <__b64_pton@@Base+0x38c>
   3d038:	add	lr, sp, #68	; 0x44
   3d03c:	add	ip, sp, #36	; 0x24
   3d040:	ldm	lr!, {r0, r1, r2, r3}
   3d044:	cmp	r6, #1
   3d048:	movhi	r8, #1
   3d04c:	stmia	ip!, {r0, r1, r2, r3}
   3d050:	ldm	lr, {r0, r1, r2, r3}
   3d054:	stm	ip, {r0, r1, r2, r3}
   3d058:	bls	3d0ac <__b64_pton@@Base+0x6bc>
   3d05c:	mov	r3, #0
   3d060:	mov	r2, #32
   3d064:	add	r1, sp, #68	; 0x44
   3d068:	add	r0, sp, #164	; 0xa4
   3d06c:	bl	38d9c <error@@Base+0xb40c>
   3d070:	add	r1, sp, #164	; 0xa4
   3d074:	add	r2, sp, #68	; 0x44
   3d078:	add	r0, sp, #100	; 0x64
   3d07c:	bl	3cd7c <__b64_pton@@Base+0x38c>
   3d080:	add	r3, sp, #35	; 0x23
   3d084:	mov	r1, r7
   3d088:	ldrb	r2, [r3, #1]!
   3d08c:	ldrb	r0, [r1, #1]!
   3d090:	cmp	r3, r7
   3d094:	eor	r2, r2, r0
   3d098:	strb	r2, [r3]
   3d09c:	bne	3d088 <__b64_pton@@Base+0x698>
   3d0a0:	add	r8, r8, #1
   3d0a4:	cmp	r6, r8
   3d0a8:	bne	3d05c <__b64_pton@@Base+0x66c>
   3d0ac:	ldr	r3, [sp, #4]
   3d0b0:	cmp	r4, r3
   3d0b4:	movcs	r4, r3
   3d0b8:	cmp	r4, #0
   3d0bc:	beq	3d15c <__b64_pton@@Base+0x76c>
   3d0c0:	sub	r3, r9, #1
   3d0c4:	cmp	r3, r5
   3d0c8:	addcc	r1, sp, #35	; 0x23
   3d0cc:	movcc	r2, #0
   3d0d0:	bcc	3d0e4 <__b64_pton@@Base+0x6f4>
   3d0d4:	b	3d15c <__b64_pton@@Base+0x76c>
   3d0d8:	add	r3, r3, fp
   3d0dc:	cmp	r5, r3
   3d0e0:	bls	3d14c <__b64_pton@@Base+0x75c>
   3d0e4:	ldrb	r0, [r1, #1]!
   3d0e8:	add	r2, r2, #1
   3d0ec:	cmp	r4, r2
   3d0f0:	strb	r0, [sl, r3]
   3d0f4:	bne	3d0d8 <__b64_pton@@Base+0x6e8>
   3d0f8:	ldr	r3, [sp, #4]
   3d0fc:	sub	r3, r3, r4
   3d100:	str	r3, [sp, #4]
   3d104:	ldr	r3, [sp, #4]
   3d108:	add	r9, r9, #1
   3d10c:	cmp	r3, #0
   3d110:	bne	3cfe8 <__b64_pton@@Base+0x5f8>
   3d114:	mov	r2, #32
   3d118:	add	r0, sp, #36	; 0x24
   3d11c:	mov	r1, r2
   3d120:	bl	1483c <__explicit_bzero_chk@plt>
   3d124:	ldr	r0, [sp, #8]
   3d128:	bl	14548 <free@plt>
   3d12c:	ldr	r0, [sp, #4]
   3d130:	ldr	r3, [pc, #56]	; 3d170 <__b64_pton@@Base+0x780>
   3d134:	ldr	r2, [sp, #228]	; 0xe4
   3d138:	ldr	r3, [r3]
   3d13c:	cmp	r2, r3
   3d140:	bne	3d16c <__b64_pton@@Base+0x77c>
   3d144:	add	sp, sp, #236	; 0xec
   3d148:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d14c:	ldr	r3, [sp, #4]
   3d150:	sub	r3, r3, r2
   3d154:	str	r3, [sp, #4]
   3d158:	b	3d104 <__b64_pton@@Base+0x714>
   3d15c:	add	r9, r9, #1
   3d160:	b	3cfe8 <__b64_pton@@Base+0x5f8>
   3d164:	mvn	r0, #0
   3d168:	b	3d130 <__b64_pton@@Base+0x740>
   3d16c:	bl	14aac <__stack_chk_fail@plt>
   3d170:	andeq	r4, r7, r0, asr #19
   3d174:	add	r3, r0, #4096	; 0x1000
   3d178:	push	{r4, r5, r6, r7, r8, r9, lr}
   3d17c:	ldr	r4, [r1]
   3d180:	ldr	ip, [r3]
   3d184:	ldr	r7, [r3, #4]
   3d188:	eor	r4, r4, ip
   3d18c:	lsr	r5, r4, #16
   3d190:	lsr	ip, r4, #8
   3d194:	uxtb	r5, r5
   3d198:	add	r5, r5, #256	; 0x100
   3d19c:	lsr	r8, r4, #24
   3d1a0:	uxtb	ip, ip
   3d1a4:	uxtb	r6, r4
   3d1a8:	add	ip, ip, #512	; 0x200
   3d1ac:	ldr	lr, [r0, r5, lsl #2]
   3d1b0:	ldr	r8, [r0, r8, lsl #2]
   3d1b4:	add	r5, r6, #768	; 0x300
   3d1b8:	ldr	r6, [r0, ip, lsl #2]
   3d1bc:	ldr	r5, [r0, r5, lsl #2]
   3d1c0:	ldr	ip, [r2]
   3d1c4:	add	lr, lr, r8
   3d1c8:	eor	lr, lr, r6
   3d1cc:	eor	r7, r7, ip
   3d1d0:	add	lr, lr, r5
   3d1d4:	eor	lr, lr, r7
   3d1d8:	ldr	r6, [r3, #8]
   3d1dc:	lsr	r7, lr, #16
   3d1e0:	lsr	r5, lr, #8
   3d1e4:	uxtb	r7, r7
   3d1e8:	uxtb	r5, r5
   3d1ec:	add	r7, r7, #256	; 0x100
   3d1f0:	add	r5, r5, #512	; 0x200
   3d1f4:	lsr	r8, lr, #24
   3d1f8:	ldr	ip, [r0, r7, lsl #2]
   3d1fc:	ldr	r7, [r0, r5, lsl #2]
   3d200:	uxtb	r5, lr
   3d204:	ldr	r8, [r0, r8, lsl #2]
   3d208:	add	r5, r5, #768	; 0x300
   3d20c:	add	ip, ip, r8
   3d210:	ldr	r5, [r0, r5, lsl #2]
   3d214:	eor	ip, ip, r7
   3d218:	eor	r4, r4, r6
   3d21c:	add	ip, ip, r5
   3d220:	eor	ip, ip, r4
   3d224:	ldr	r5, [r3, #12]
   3d228:	lsr	r6, ip, #16
   3d22c:	lsr	r4, ip, #8
   3d230:	uxtb	r6, r6
   3d234:	add	r6, r6, #256	; 0x100
   3d238:	lsr	r8, ip, #24
   3d23c:	uxtb	r4, r4
   3d240:	ldr	r7, [r0, r6, lsl #2]
   3d244:	add	r4, r4, #512	; 0x200
   3d248:	uxtb	r6, ip
   3d24c:	ldr	r9, [r0, r8, lsl #2]
   3d250:	add	r6, r6, #768	; 0x300
   3d254:	ldr	r8, [r0, r4, lsl #2]
   3d258:	add	r7, r7, r9
   3d25c:	ldr	r4, [r0, r6, lsl #2]
   3d260:	eor	r7, r7, r8
   3d264:	eor	lr, lr, r5
   3d268:	add	r7, r7, r4
   3d26c:	eor	r7, r7, lr
   3d270:	ldr	r4, [r3, #16]
   3d274:	lsr	r5, r7, #16
   3d278:	lsr	lr, r7, #8
   3d27c:	uxtb	r5, r5
   3d280:	uxtb	lr, lr
   3d284:	add	r5, r5, #256	; 0x100
   3d288:	add	lr, lr, #512	; 0x200
   3d28c:	lsr	r8, r7, #24
   3d290:	ldr	r6, [r0, r5, lsl #2]
   3d294:	ldr	r5, [r0, lr, lsl #2]
   3d298:	uxtb	lr, r7
   3d29c:	ldr	r8, [r0, r8, lsl #2]
   3d2a0:	add	lr, lr, #768	; 0x300
   3d2a4:	add	r6, r6, r8
   3d2a8:	ldr	lr, [r0, lr, lsl #2]
   3d2ac:	eor	r6, r6, r5
   3d2b0:	eor	ip, ip, r4
   3d2b4:	add	r6, r6, lr
   3d2b8:	eor	r6, r6, ip
   3d2bc:	ldr	lr, [r3, #20]
   3d2c0:	lsr	r4, r6, #16
   3d2c4:	lsr	ip, r6, #8
   3d2c8:	uxtb	r4, r4
   3d2cc:	add	r4, r4, #256	; 0x100
   3d2d0:	lsr	r8, r6, #24
   3d2d4:	uxtb	ip, ip
   3d2d8:	ldr	r5, [r0, r4, lsl #2]
   3d2dc:	add	ip, ip, #512	; 0x200
   3d2e0:	uxtb	r4, r6
   3d2e4:	ldr	r9, [r0, r8, lsl #2]
   3d2e8:	add	r4, r4, #768	; 0x300
   3d2ec:	ldr	r8, [r0, ip, lsl #2]
   3d2f0:	add	r5, r5, r9
   3d2f4:	ldr	ip, [r0, r4, lsl #2]
   3d2f8:	eor	r5, r5, r8
   3d2fc:	eor	r7, r7, lr
   3d300:	add	r5, r5, ip
   3d304:	eor	r5, r5, r7
   3d308:	ldr	ip, [r3, #24]
   3d30c:	lsr	r7, r5, #16
   3d310:	lsr	lr, r5, #8
   3d314:	uxtb	r7, r7
   3d318:	add	r7, r7, #256	; 0x100
   3d31c:	lsr	r9, r5, #24
   3d320:	uxtb	lr, lr
   3d324:	uxtb	r8, r5
   3d328:	add	lr, lr, #512	; 0x200
   3d32c:	ldr	r9, [r0, r9, lsl #2]
   3d330:	ldr	r4, [r0, r7, lsl #2]
   3d334:	add	r8, r8, #768	; 0x300
   3d338:	ldr	r7, [r0, lr, lsl #2]
   3d33c:	add	r4, r4, r9
   3d340:	ldr	lr, [r0, r8, lsl #2]
   3d344:	eor	r4, r4, r7
   3d348:	eor	r6, r6, ip
   3d34c:	add	r4, r4, lr
   3d350:	eor	r4, r4, r6
   3d354:	ldr	r7, [r3, #28]
   3d358:	lsr	r6, r4, #16
   3d35c:	lsr	ip, r4, #8
   3d360:	uxtb	r6, r6
   3d364:	add	r6, r6, #256	; 0x100
   3d368:	lsr	r8, r4, #24
   3d36c:	uxtb	ip, ip
   3d370:	ldr	lr, [r0, r6, lsl #2]
   3d374:	add	ip, ip, #512	; 0x200
   3d378:	uxtb	r6, r4
   3d37c:	ldr	r9, [r0, r8, lsl #2]
   3d380:	add	r6, r6, #768	; 0x300
   3d384:	ldr	r8, [r0, ip, lsl #2]
   3d388:	add	lr, lr, r9
   3d38c:	ldr	ip, [r0, r6, lsl #2]
   3d390:	eor	lr, lr, r8
   3d394:	eor	r5, r5, r7
   3d398:	add	lr, lr, ip
   3d39c:	eor	lr, lr, r5
   3d3a0:	ldr	r6, [r3, #32]
   3d3a4:	lsr	r7, lr, #16
   3d3a8:	lsr	r5, lr, #8
   3d3ac:	uxtb	r7, r7
   3d3b0:	uxtb	r5, r5
   3d3b4:	add	r7, r7, #256	; 0x100
   3d3b8:	add	r5, r5, #512	; 0x200
   3d3bc:	lsr	r8, lr, #24
   3d3c0:	ldr	ip, [r0, r7, lsl #2]
   3d3c4:	ldr	r7, [r0, r5, lsl #2]
   3d3c8:	uxtb	r5, lr
   3d3cc:	ldr	r8, [r0, r8, lsl #2]
   3d3d0:	add	r5, r5, #768	; 0x300
   3d3d4:	add	ip, ip, r8
   3d3d8:	ldr	r5, [r0, r5, lsl #2]
   3d3dc:	eor	ip, ip, r7
   3d3e0:	eor	r4, r4, r6
   3d3e4:	add	ip, ip, r5
   3d3e8:	eor	ip, ip, r4
   3d3ec:	ldr	r5, [r3, #36]	; 0x24
   3d3f0:	lsr	r6, ip, #16
   3d3f4:	lsr	r4, ip, #8
   3d3f8:	uxtb	r6, r6
   3d3fc:	add	r6, r6, #256	; 0x100
   3d400:	lsr	r8, ip, #24
   3d404:	uxtb	r4, r4
   3d408:	ldr	r7, [r0, r6, lsl #2]
   3d40c:	add	r4, r4, #512	; 0x200
   3d410:	uxtb	r6, ip
   3d414:	ldr	r9, [r0, r8, lsl #2]
   3d418:	add	r6, r6, #768	; 0x300
   3d41c:	ldr	r8, [r0, r4, lsl #2]
   3d420:	add	r7, r7, r9
   3d424:	ldr	r4, [r0, r6, lsl #2]
   3d428:	eor	r7, r7, r8
   3d42c:	eor	lr, lr, r5
   3d430:	add	r7, r7, r4
   3d434:	eor	r7, r7, lr
   3d438:	ldr	r4, [r3, #40]	; 0x28
   3d43c:	lsr	r5, r7, #16
   3d440:	lsr	lr, r7, #8
   3d444:	uxtb	r5, r5
   3d448:	uxtb	lr, lr
   3d44c:	add	r5, r5, #256	; 0x100
   3d450:	add	lr, lr, #512	; 0x200
   3d454:	lsr	r8, r7, #24
   3d458:	ldr	r6, [r0, r5, lsl #2]
   3d45c:	ldr	r5, [r0, lr, lsl #2]
   3d460:	uxtb	lr, r7
   3d464:	ldr	r8, [r0, r8, lsl #2]
   3d468:	add	lr, lr, #768	; 0x300
   3d46c:	add	r6, r6, r8
   3d470:	ldr	lr, [r0, lr, lsl #2]
   3d474:	eor	r6, r6, r5
   3d478:	eor	ip, ip, r4
   3d47c:	add	r6, r6, lr
   3d480:	eor	r6, r6, ip
   3d484:	ldr	lr, [r3, #44]	; 0x2c
   3d488:	lsr	r4, r6, #16
   3d48c:	lsr	ip, r6, #8
   3d490:	uxtb	r4, r4
   3d494:	add	r4, r4, #256	; 0x100
   3d498:	lsr	r8, r6, #24
   3d49c:	uxtb	ip, ip
   3d4a0:	ldr	r5, [r0, r4, lsl #2]
   3d4a4:	add	ip, ip, #512	; 0x200
   3d4a8:	uxtb	r4, r6
   3d4ac:	ldr	r9, [r0, r8, lsl #2]
   3d4b0:	add	r4, r4, #768	; 0x300
   3d4b4:	ldr	r8, [r0, ip, lsl #2]
   3d4b8:	add	r5, r5, r9
   3d4bc:	ldr	ip, [r0, r4, lsl #2]
   3d4c0:	eor	r5, r5, r8
   3d4c4:	eor	r7, r7, lr
   3d4c8:	add	r5, r5, ip
   3d4cc:	eor	r5, r5, r7
   3d4d0:	ldr	ip, [r3, #48]	; 0x30
   3d4d4:	lsr	r7, r5, #16
   3d4d8:	lsr	lr, r5, #8
   3d4dc:	uxtb	r7, r7
   3d4e0:	uxtb	lr, lr
   3d4e4:	add	r7, r7, #256	; 0x100
   3d4e8:	add	lr, lr, #512	; 0x200
   3d4ec:	lsr	r8, r5, #24
   3d4f0:	ldr	r4, [r0, r7, lsl #2]
   3d4f4:	ldr	r7, [r0, lr, lsl #2]
   3d4f8:	uxtb	lr, r5
   3d4fc:	ldr	r8, [r0, r8, lsl #2]
   3d500:	add	lr, lr, #768	; 0x300
   3d504:	add	r4, r4, r8
   3d508:	ldr	lr, [r0, lr, lsl #2]
   3d50c:	eor	r4, r4, r7
   3d510:	eor	r6, r6, ip
   3d514:	add	r4, r4, lr
   3d518:	eor	r4, r4, r6
   3d51c:	ldr	r7, [r3, #52]	; 0x34
   3d520:	lsr	r6, r4, #16
   3d524:	lsr	ip, r4, #8
   3d528:	uxtb	r6, r6
   3d52c:	add	r6, r6, #256	; 0x100
   3d530:	lsr	r8, r4, #24
   3d534:	uxtb	ip, ip
   3d538:	ldr	lr, [r0, r6, lsl #2]
   3d53c:	add	ip, ip, #512	; 0x200
   3d540:	uxtb	r6, r4
   3d544:	ldr	r9, [r0, r8, lsl #2]
   3d548:	add	r6, r6, #768	; 0x300
   3d54c:	ldr	r8, [r0, ip, lsl #2]
   3d550:	add	lr, lr, r9
   3d554:	ldr	ip, [r0, r6, lsl #2]
   3d558:	eor	lr, lr, r8
   3d55c:	eor	r5, r5, r7
   3d560:	add	lr, lr, ip
   3d564:	eor	lr, lr, r5
   3d568:	ldr	r7, [r3, #56]	; 0x38
   3d56c:	lsr	r6, lr, #16
   3d570:	lsr	r5, lr, #8
   3d574:	uxtb	r6, r6
   3d578:	uxtb	r5, r5
   3d57c:	add	r6, r6, #256	; 0x100
   3d580:	add	r5, r5, #512	; 0x200
   3d584:	lsr	r8, lr, #24
   3d588:	ldr	ip, [r0, r6, lsl #2]
   3d58c:	ldr	r6, [r0, r5, lsl #2]
   3d590:	uxtb	r5, lr
   3d594:	ldr	r8, [r0, r8, lsl #2]
   3d598:	add	r5, r5, #768	; 0x300
   3d59c:	add	ip, ip, r8
   3d5a0:	ldr	r5, [r0, r5, lsl #2]
   3d5a4:	eor	ip, ip, r6
   3d5a8:	eor	r4, r4, r7
   3d5ac:	add	ip, ip, r5
   3d5b0:	eor	ip, ip, r4
   3d5b4:	ldr	r6, [r3, #60]	; 0x3c
   3d5b8:	lsr	r4, ip, #16
   3d5bc:	lsr	r5, ip, #8
   3d5c0:	lsr	r7, ip, #24
   3d5c4:	uxtb	r4, r4
   3d5c8:	add	r4, r4, #256	; 0x100
   3d5cc:	uxtb	r5, r5
   3d5d0:	ldr	r9, [r0, r7, lsl #2]
   3d5d4:	add	r5, r5, #512	; 0x200
   3d5d8:	uxtb	r7, ip
   3d5dc:	ldr	r4, [r0, r4, lsl #2]
   3d5e0:	add	r7, r7, #768	; 0x300
   3d5e4:	ldr	r8, [r0, r5, lsl #2]
   3d5e8:	add	r4, r4, r9
   3d5ec:	ldr	r5, [r0, r7, lsl #2]
   3d5f0:	eor	r4, r4, r8
   3d5f4:	add	r4, r4, r5
   3d5f8:	eor	lr, lr, r6
   3d5fc:	eor	lr, lr, r4
   3d600:	ldr	r6, [r3, #64]	; 0x40
   3d604:	lsr	r4, lr, #16
   3d608:	lsr	r5, lr, #8
   3d60c:	lsr	r7, lr, #24
   3d610:	uxtb	r4, r4
   3d614:	add	r4, r4, #256	; 0x100
   3d618:	uxtb	r5, r5
   3d61c:	ldr	r8, [r0, r7, lsl #2]
   3d620:	add	r5, r5, #512	; 0x200
   3d624:	uxtb	r7, lr
   3d628:	ldr	r4, [r0, r4, lsl #2]
   3d62c:	add	r7, r7, #768	; 0x300
   3d630:	ldr	r5, [r0, r5, lsl #2]
   3d634:	add	r4, r4, r8
   3d638:	ldr	r0, [r0, r7, lsl #2]
   3d63c:	ldr	r3, [r3, #68]	; 0x44
   3d640:	eor	r4, r4, r5
   3d644:	eor	ip, ip, r6
   3d648:	add	r4, r4, r0
   3d64c:	eor	lr, lr, r3
   3d650:	eor	ip, ip, r4
   3d654:	str	lr, [r1]
   3d658:	str	ip, [r2]
   3d65c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3d660:	add	r3, r0, #4096	; 0x1000
   3d664:	push	{r4, r5, r6, r7, r8, r9, lr}
   3d668:	ldr	r4, [r1]
   3d66c:	ldr	ip, [r3, #68]	; 0x44
   3d670:	ldr	r7, [r3, #64]	; 0x40
   3d674:	eor	r4, r4, ip
   3d678:	lsr	r5, r4, #16
   3d67c:	lsr	ip, r4, #8
   3d680:	uxtb	r5, r5
   3d684:	add	r5, r5, #256	; 0x100
   3d688:	lsr	r8, r4, #24
   3d68c:	uxtb	ip, ip
   3d690:	uxtb	r6, r4
   3d694:	add	ip, ip, #512	; 0x200
   3d698:	ldr	lr, [r0, r5, lsl #2]
   3d69c:	ldr	r8, [r0, r8, lsl #2]
   3d6a0:	add	r5, r6, #768	; 0x300
   3d6a4:	ldr	r6, [r0, ip, lsl #2]
   3d6a8:	ldr	r5, [r0, r5, lsl #2]
   3d6ac:	ldr	ip, [r2]
   3d6b0:	add	lr, lr, r8
   3d6b4:	eor	lr, lr, r6
   3d6b8:	eor	r7, r7, ip
   3d6bc:	add	lr, lr, r5
   3d6c0:	eor	lr, lr, r7
   3d6c4:	ldr	r6, [r3, #60]	; 0x3c
   3d6c8:	lsr	r7, lr, #16
   3d6cc:	lsr	r5, lr, #8
   3d6d0:	uxtb	r7, r7
   3d6d4:	uxtb	r5, r5
   3d6d8:	add	r7, r7, #256	; 0x100
   3d6dc:	add	r5, r5, #512	; 0x200
   3d6e0:	lsr	r8, lr, #24
   3d6e4:	ldr	ip, [r0, r7, lsl #2]
   3d6e8:	ldr	r7, [r0, r5, lsl #2]
   3d6ec:	uxtb	r5, lr
   3d6f0:	ldr	r8, [r0, r8, lsl #2]
   3d6f4:	add	r5, r5, #768	; 0x300
   3d6f8:	add	ip, ip, r8
   3d6fc:	ldr	r5, [r0, r5, lsl #2]
   3d700:	eor	ip, ip, r7
   3d704:	eor	r4, r4, r6
   3d708:	add	ip, ip, r5
   3d70c:	eor	ip, ip, r4
   3d710:	ldr	r5, [r3, #56]	; 0x38
   3d714:	lsr	r6, ip, #16
   3d718:	lsr	r4, ip, #8
   3d71c:	uxtb	r6, r6
   3d720:	add	r6, r6, #256	; 0x100
   3d724:	lsr	r8, ip, #24
   3d728:	uxtb	r4, r4
   3d72c:	ldr	r7, [r0, r6, lsl #2]
   3d730:	add	r4, r4, #512	; 0x200
   3d734:	uxtb	r6, ip
   3d738:	ldr	r9, [r0, r8, lsl #2]
   3d73c:	add	r6, r6, #768	; 0x300
   3d740:	ldr	r8, [r0, r4, lsl #2]
   3d744:	add	r7, r7, r9
   3d748:	ldr	r4, [r0, r6, lsl #2]
   3d74c:	eor	r7, r7, r8
   3d750:	eor	lr, lr, r5
   3d754:	add	r7, r7, r4
   3d758:	eor	r7, r7, lr
   3d75c:	ldr	r4, [r3, #52]	; 0x34
   3d760:	lsr	r5, r7, #16
   3d764:	lsr	lr, r7, #8
   3d768:	uxtb	r5, r5
   3d76c:	uxtb	lr, lr
   3d770:	add	r5, r5, #256	; 0x100
   3d774:	add	lr, lr, #512	; 0x200
   3d778:	lsr	r8, r7, #24
   3d77c:	ldr	r6, [r0, r5, lsl #2]
   3d780:	ldr	r5, [r0, lr, lsl #2]
   3d784:	uxtb	lr, r7
   3d788:	ldr	r8, [r0, r8, lsl #2]
   3d78c:	add	lr, lr, #768	; 0x300
   3d790:	add	r6, r6, r8
   3d794:	ldr	lr, [r0, lr, lsl #2]
   3d798:	eor	r6, r6, r5
   3d79c:	eor	ip, ip, r4
   3d7a0:	add	r6, r6, lr
   3d7a4:	eor	r6, r6, ip
   3d7a8:	ldr	lr, [r3, #48]	; 0x30
   3d7ac:	lsr	r4, r6, #16
   3d7b0:	lsr	ip, r6, #8
   3d7b4:	uxtb	r4, r4
   3d7b8:	add	r4, r4, #256	; 0x100
   3d7bc:	lsr	r8, r6, #24
   3d7c0:	uxtb	ip, ip
   3d7c4:	ldr	r5, [r0, r4, lsl #2]
   3d7c8:	add	ip, ip, #512	; 0x200
   3d7cc:	uxtb	r4, r6
   3d7d0:	ldr	r9, [r0, r8, lsl #2]
   3d7d4:	add	r4, r4, #768	; 0x300
   3d7d8:	ldr	r8, [r0, ip, lsl #2]
   3d7dc:	add	r5, r5, r9
   3d7e0:	ldr	ip, [r0, r4, lsl #2]
   3d7e4:	eor	r5, r5, r8
   3d7e8:	eor	r7, r7, lr
   3d7ec:	add	r5, r5, ip
   3d7f0:	eor	r5, r5, r7
   3d7f4:	ldr	ip, [r3, #44]	; 0x2c
   3d7f8:	lsr	r7, r5, #16
   3d7fc:	lsr	lr, r5, #8
   3d800:	uxtb	r7, r7
   3d804:	add	r7, r7, #256	; 0x100
   3d808:	lsr	r9, r5, #24
   3d80c:	uxtb	lr, lr
   3d810:	uxtb	r8, r5
   3d814:	add	lr, lr, #512	; 0x200
   3d818:	ldr	r9, [r0, r9, lsl #2]
   3d81c:	ldr	r4, [r0, r7, lsl #2]
   3d820:	add	r8, r8, #768	; 0x300
   3d824:	ldr	r7, [r0, lr, lsl #2]
   3d828:	add	r4, r4, r9
   3d82c:	ldr	lr, [r0, r8, lsl #2]
   3d830:	eor	r4, r4, r7
   3d834:	eor	r6, r6, ip
   3d838:	add	r4, r4, lr
   3d83c:	eor	r4, r4, r6
   3d840:	ldr	r7, [r3, #40]	; 0x28
   3d844:	lsr	r6, r4, #16
   3d848:	lsr	ip, r4, #8
   3d84c:	uxtb	r6, r6
   3d850:	add	r6, r6, #256	; 0x100
   3d854:	lsr	r8, r4, #24
   3d858:	uxtb	ip, ip
   3d85c:	ldr	lr, [r0, r6, lsl #2]
   3d860:	add	ip, ip, #512	; 0x200
   3d864:	uxtb	r6, r4
   3d868:	ldr	r9, [r0, r8, lsl #2]
   3d86c:	add	r6, r6, #768	; 0x300
   3d870:	ldr	r8, [r0, ip, lsl #2]
   3d874:	add	lr, lr, r9
   3d878:	ldr	ip, [r0, r6, lsl #2]
   3d87c:	eor	lr, lr, r8
   3d880:	eor	r5, r5, r7
   3d884:	add	lr, lr, ip
   3d888:	eor	lr, lr, r5
   3d88c:	ldr	r6, [r3, #36]	; 0x24
   3d890:	lsr	r7, lr, #16
   3d894:	lsr	r5, lr, #8
   3d898:	uxtb	r7, r7
   3d89c:	uxtb	r5, r5
   3d8a0:	add	r7, r7, #256	; 0x100
   3d8a4:	add	r5, r5, #512	; 0x200
   3d8a8:	lsr	r8, lr, #24
   3d8ac:	ldr	ip, [r0, r7, lsl #2]
   3d8b0:	ldr	r7, [r0, r5, lsl #2]
   3d8b4:	uxtb	r5, lr
   3d8b8:	ldr	r8, [r0, r8, lsl #2]
   3d8bc:	add	r5, r5, #768	; 0x300
   3d8c0:	add	ip, ip, r8
   3d8c4:	ldr	r5, [r0, r5, lsl #2]
   3d8c8:	eor	ip, ip, r7
   3d8cc:	eor	r4, r4, r6
   3d8d0:	add	ip, ip, r5
   3d8d4:	eor	ip, ip, r4
   3d8d8:	ldr	r5, [r3, #32]
   3d8dc:	lsr	r6, ip, #16
   3d8e0:	lsr	r4, ip, #8
   3d8e4:	uxtb	r6, r6
   3d8e8:	add	r6, r6, #256	; 0x100
   3d8ec:	lsr	r8, ip, #24
   3d8f0:	uxtb	r4, r4
   3d8f4:	ldr	r7, [r0, r6, lsl #2]
   3d8f8:	add	r4, r4, #512	; 0x200
   3d8fc:	uxtb	r6, ip
   3d900:	ldr	r9, [r0, r8, lsl #2]
   3d904:	add	r6, r6, #768	; 0x300
   3d908:	ldr	r8, [r0, r4, lsl #2]
   3d90c:	add	r7, r7, r9
   3d910:	ldr	r4, [r0, r6, lsl #2]
   3d914:	eor	r7, r7, r8
   3d918:	eor	lr, lr, r5
   3d91c:	add	r7, r7, r4
   3d920:	eor	r7, r7, lr
   3d924:	ldr	r4, [r3, #28]
   3d928:	lsr	r5, r7, #16
   3d92c:	lsr	lr, r7, #8
   3d930:	uxtb	r5, r5
   3d934:	uxtb	lr, lr
   3d938:	add	r5, r5, #256	; 0x100
   3d93c:	add	lr, lr, #512	; 0x200
   3d940:	lsr	r8, r7, #24
   3d944:	ldr	r6, [r0, r5, lsl #2]
   3d948:	ldr	r5, [r0, lr, lsl #2]
   3d94c:	uxtb	lr, r7
   3d950:	ldr	r8, [r0, r8, lsl #2]
   3d954:	add	lr, lr, #768	; 0x300
   3d958:	add	r6, r6, r8
   3d95c:	ldr	lr, [r0, lr, lsl #2]
   3d960:	eor	r6, r6, r5
   3d964:	eor	ip, ip, r4
   3d968:	add	r6, r6, lr
   3d96c:	eor	r6, r6, ip
   3d970:	ldr	lr, [r3, #24]
   3d974:	lsr	r4, r6, #16
   3d978:	lsr	ip, r6, #8
   3d97c:	uxtb	r4, r4
   3d980:	add	r4, r4, #256	; 0x100
   3d984:	lsr	r8, r6, #24
   3d988:	uxtb	ip, ip
   3d98c:	ldr	r5, [r0, r4, lsl #2]
   3d990:	add	ip, ip, #512	; 0x200
   3d994:	uxtb	r4, r6
   3d998:	ldr	r9, [r0, r8, lsl #2]
   3d99c:	add	r4, r4, #768	; 0x300
   3d9a0:	ldr	r8, [r0, ip, lsl #2]
   3d9a4:	add	r5, r5, r9
   3d9a8:	ldr	ip, [r0, r4, lsl #2]
   3d9ac:	eor	r5, r5, r8
   3d9b0:	eor	r7, r7, lr
   3d9b4:	add	r5, r5, ip
   3d9b8:	eor	r5, r5, r7
   3d9bc:	ldr	ip, [r3, #20]
   3d9c0:	lsr	r7, r5, #16
   3d9c4:	lsr	lr, r5, #8
   3d9c8:	uxtb	r7, r7
   3d9cc:	uxtb	lr, lr
   3d9d0:	add	r7, r7, #256	; 0x100
   3d9d4:	add	lr, lr, #512	; 0x200
   3d9d8:	lsr	r8, r5, #24
   3d9dc:	ldr	r4, [r0, r7, lsl #2]
   3d9e0:	ldr	r7, [r0, lr, lsl #2]
   3d9e4:	uxtb	lr, r5
   3d9e8:	ldr	r8, [r0, r8, lsl #2]
   3d9ec:	add	lr, lr, #768	; 0x300
   3d9f0:	add	r4, r4, r8
   3d9f4:	ldr	lr, [r0, lr, lsl #2]
   3d9f8:	eor	r4, r4, r7
   3d9fc:	eor	r6, r6, ip
   3da00:	add	r4, r4, lr
   3da04:	eor	r4, r4, r6
   3da08:	ldr	r7, [r3, #16]
   3da0c:	lsr	r6, r4, #16
   3da10:	lsr	ip, r4, #8
   3da14:	uxtb	r6, r6
   3da18:	add	r6, r6, #256	; 0x100
   3da1c:	lsr	r8, r4, #24
   3da20:	uxtb	ip, ip
   3da24:	ldr	lr, [r0, r6, lsl #2]
   3da28:	add	ip, ip, #512	; 0x200
   3da2c:	uxtb	r6, r4
   3da30:	ldr	r9, [r0, r8, lsl #2]
   3da34:	add	r6, r6, #768	; 0x300
   3da38:	ldr	r8, [r0, ip, lsl #2]
   3da3c:	add	lr, lr, r9
   3da40:	ldr	ip, [r0, r6, lsl #2]
   3da44:	eor	lr, lr, r8
   3da48:	eor	r5, r5, r7
   3da4c:	add	lr, lr, ip
   3da50:	eor	lr, lr, r5
   3da54:	ldr	r7, [r3, #12]
   3da58:	lsr	r6, lr, #16
   3da5c:	lsr	r5, lr, #8
   3da60:	uxtb	r6, r6
   3da64:	uxtb	r5, r5
   3da68:	add	r6, r6, #256	; 0x100
   3da6c:	add	r5, r5, #512	; 0x200
   3da70:	lsr	r8, lr, #24
   3da74:	ldr	ip, [r0, r6, lsl #2]
   3da78:	ldr	r6, [r0, r5, lsl #2]
   3da7c:	uxtb	r5, lr
   3da80:	ldr	r8, [r0, r8, lsl #2]
   3da84:	add	r5, r5, #768	; 0x300
   3da88:	add	ip, ip, r8
   3da8c:	ldr	r5, [r0, r5, lsl #2]
   3da90:	eor	ip, ip, r6
   3da94:	eor	r4, r4, r7
   3da98:	add	ip, ip, r5
   3da9c:	eor	ip, ip, r4
   3daa0:	ldr	r6, [r3, #8]
   3daa4:	lsr	r4, ip, #16
   3daa8:	lsr	r5, ip, #8
   3daac:	lsr	r7, ip, #24
   3dab0:	uxtb	r4, r4
   3dab4:	add	r4, r4, #256	; 0x100
   3dab8:	uxtb	r5, r5
   3dabc:	ldr	r9, [r0, r7, lsl #2]
   3dac0:	add	r5, r5, #512	; 0x200
   3dac4:	uxtb	r7, ip
   3dac8:	ldr	r4, [r0, r4, lsl #2]
   3dacc:	add	r7, r7, #768	; 0x300
   3dad0:	ldr	r8, [r0, r5, lsl #2]
   3dad4:	add	r4, r4, r9
   3dad8:	ldr	r5, [r0, r7, lsl #2]
   3dadc:	eor	r4, r4, r8
   3dae0:	add	r4, r4, r5
   3dae4:	eor	lr, lr, r6
   3dae8:	eor	lr, lr, r4
   3daec:	ldr	r6, [r3, #4]
   3daf0:	lsr	r4, lr, #16
   3daf4:	lsr	r5, lr, #8
   3daf8:	lsr	r7, lr, #24
   3dafc:	uxtb	r4, r4
   3db00:	add	r4, r4, #256	; 0x100
   3db04:	uxtb	r5, r5
   3db08:	ldr	r8, [r0, r7, lsl #2]
   3db0c:	add	r5, r5, #512	; 0x200
   3db10:	uxtb	r7, lr
   3db14:	ldr	r4, [r0, r4, lsl #2]
   3db18:	add	r7, r7, #768	; 0x300
   3db1c:	ldr	r5, [r0, r5, lsl #2]
   3db20:	add	r4, r4, r8
   3db24:	ldr	r0, [r0, r7, lsl #2]
   3db28:	ldr	r3, [r3]
   3db2c:	eor	r4, r4, r5
   3db30:	eor	ip, ip, r6
   3db34:	add	r4, r4, r0
   3db38:	eor	lr, lr, r3
   3db3c:	eor	ip, ip, r4
   3db40:	str	lr, [r1]
   3db44:	str	ip, [r2]
   3db48:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3db4c:	push	{r4, lr}
   3db50:	ldr	r2, [pc, #8]	; 3db60 <__b64_pton@@Base+0x1170>
   3db54:	ldr	r1, [pc, #8]	; 3db64 <__b64_pton@@Base+0x1174>
   3db58:	bl	14788 <memcpy@plt>
   3db5c:	pop	{r4, pc}
   3db60:	andeq	r1, r0, r8, asr #32
   3db64:	andeq	r2, r6, r4, lsl #16
   3db68:	ldrh	ip, [r2]
   3db6c:	push	{r4, r5, lr}
   3db70:	mov	r3, #4
   3db74:	mov	r4, r0
   3db78:	mov	r0, #0
   3db7c:	cmp	r1, ip
   3db80:	mov	lr, r4
   3db84:	addhi	lr, r4, ip
   3db88:	add	r5, ip, #1
   3db8c:	ldrb	lr, [lr]
   3db90:	sub	r3, r3, #1
   3db94:	uxthhi	ip, r5
   3db98:	movls	ip, #1
   3db9c:	ands	r3, r3, #255	; 0xff
   3dba0:	orr	r0, lr, r0, lsl #8
   3dba4:	bne	3db7c <__b64_pton@@Base+0x118c>
   3dba8:	strh	ip, [r2]
   3dbac:	pop	{r4, r5, pc}
   3dbb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3dbb4:	add	r4, r0, #4080	; 0xff0
   3dbb8:	ldr	r7, [pc, #240]	; 3dcb0 <__b64_pton@@Base+0x12c0>
   3dbbc:	add	r5, r0, #4160	; 0x1040
   3dbc0:	sub	sp, sp, #16
   3dbc4:	mov	r6, r0
   3dbc8:	ldr	r3, [r7]
   3dbcc:	add	r8, r0, #4096	; 0x1000
   3dbd0:	add	r4, r4, #12
   3dbd4:	add	r9, r5, #4
   3dbd8:	mov	r0, #0
   3dbdc:	str	r3, [sp, #12]
   3dbe0:	mov	r3, #4
   3dbe4:	mov	ip, #0
   3dbe8:	cmp	r2, r0
   3dbec:	addhi	lr, r1, r0
   3dbf0:	movls	lr, r1
   3dbf4:	addhi	sl, r0, #1
   3dbf8:	ldrb	lr, [lr]
   3dbfc:	sub	r3, r3, #1
   3dc00:	uxthhi	r0, sl
   3dc04:	movls	r0, #1
   3dc08:	ands	r3, r3, #255	; 0xff
   3dc0c:	orr	ip, lr, ip, lsl #8
   3dc10:	bne	3dbe8 <__b64_pton@@Base+0x11f8>
   3dc14:	ldr	lr, [r4, #4]!
   3dc18:	eor	ip, ip, lr
   3dc1c:	cmp	r4, r9
   3dc20:	str	ip, [r4]
   3dc24:	bne	3dbe0 <__b64_pton@@Base+0x11f0>
   3dc28:	add	r5, r5, #8
   3dc2c:	str	r3, [sp, #4]
   3dc30:	str	r3, [sp, #8]
   3dc34:	add	r2, sp, #8
   3dc38:	add	r1, sp, #4
   3dc3c:	mov	r0, r6
   3dc40:	bl	3d174 <__b64_pton@@Base+0x784>
   3dc44:	ldrd	r2, [sp, #4]
   3dc48:	add	r8, r8, #8
   3dc4c:	strd	r2, [r8, #-8]
   3dc50:	cmp	r8, r5
   3dc54:	bne	3dc34 <__b64_pton@@Base+0x1244>
   3dc58:	add	r5, r6, #1024	; 0x400
   3dc5c:	add	r8, r6, #5120	; 0x1400
   3dc60:	sub	r4, r5, #1024	; 0x400
   3dc64:	add	r2, sp, #8
   3dc68:	add	r1, sp, #4
   3dc6c:	mov	r0, r6
   3dc70:	bl	3d174 <__b64_pton@@Base+0x784>
   3dc74:	ldrd	r2, [sp, #4]
   3dc78:	add	r4, r4, #8
   3dc7c:	strd	r2, [r4, #-8]
   3dc80:	cmp	r5, r4
   3dc84:	bne	3dc64 <__b64_pton@@Base+0x1274>
   3dc88:	add	r5, r5, #1024	; 0x400
   3dc8c:	cmp	r8, r5
   3dc90:	bne	3dc60 <__b64_pton@@Base+0x1270>
   3dc94:	ldr	r2, [sp, #12]
   3dc98:	ldr	r3, [r7]
   3dc9c:	cmp	r2, r3
   3dca0:	bne	3dcac <__b64_pton@@Base+0x12bc>
   3dca4:	add	sp, sp, #16
   3dca8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3dcac:	bl	14aac <__stack_chk_fail@plt>
   3dcb0:	andeq	r4, r7, r0, asr #19
   3dcb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dcb8:	sub	sp, sp, #28
   3dcbc:	ldr	r7, [pc, #508]	; 3dec0 <__b64_pton@@Base+0x14d0>
   3dcc0:	mov	r6, r0
   3dcc4:	ldrh	r8, [sp, #64]	; 0x40
   3dcc8:	add	lr, r0, #4080	; 0xff0
   3dccc:	add	r9, r6, #4160	; 0x1040
   3dcd0:	ldr	r0, [r7]
   3dcd4:	mov	r4, r1
   3dcd8:	add	lr, lr, #12
   3dcdc:	add	fp, r9, #4
   3dce0:	mov	r1, #0
   3dce4:	mov	r5, r2
   3dce8:	add	r2, r6, #4096	; 0x1000
   3dcec:	str	r0, [sp, #20]
   3dcf0:	str	r2, [sp, #4]
   3dcf4:	mov	r2, #4
   3dcf8:	mov	r0, #0
   3dcfc:	cmp	r8, r1
   3dd00:	addhi	ip, r3, r1
   3dd04:	movls	ip, r3
   3dd08:	addhi	sl, r1, #1
   3dd0c:	ldrb	ip, [ip]
   3dd10:	sub	r2, r2, #1
   3dd14:	uxthhi	r1, sl
   3dd18:	movls	r1, #1
   3dd1c:	ands	r2, r2, #255	; 0xff
   3dd20:	orr	r0, ip, r0, lsl #8
   3dd24:	bne	3dcfc <__b64_pton@@Base+0x130c>
   3dd28:	ldr	ip, [lr, #4]!
   3dd2c:	eor	r0, r0, ip
   3dd30:	cmp	lr, fp
   3dd34:	str	r0, [lr]
   3dd38:	bne	3dcf4 <__b64_pton@@Base+0x1304>
   3dd3c:	ldr	sl, [sp, #4]
   3dd40:	mov	r0, r2
   3dd44:	add	r9, r9, #8
   3dd48:	mov	r8, r2
   3dd4c:	mov	r3, #4
   3dd50:	mov	ip, #0
   3dd54:	cmp	r5, r8
   3dd58:	addhi	r1, r4, r8
   3dd5c:	movls	r1, r4
   3dd60:	addhi	lr, r8, #1
   3dd64:	ldrb	r1, [r1]
   3dd68:	sub	r3, r3, #1
   3dd6c:	uxthhi	r8, lr
   3dd70:	movls	r8, #1
   3dd74:	ands	r3, r3, #255	; 0xff
   3dd78:	orr	ip, r1, ip, lsl #8
   3dd7c:	bne	3dd54 <__b64_pton@@Base+0x1364>
   3dd80:	mov	r1, #4
   3dd84:	eor	r2, r2, ip
   3dd88:	str	r2, [sp, #12]
   3dd8c:	cmp	r5, r8
   3dd90:	addhi	r2, r4, r8
   3dd94:	addhi	ip, r8, #1
   3dd98:	movls	r2, r4
   3dd9c:	uxthhi	r8, ip
   3dda0:	ldrb	ip, [r2]
   3dda4:	sub	r2, r1, #1
   3dda8:	movls	r8, #1
   3ddac:	ands	r1, r2, #255	; 0xff
   3ddb0:	orr	r3, ip, r3, lsl #8
   3ddb4:	bne	3dd8c <__b64_pton@@Base+0x139c>
   3ddb8:	eor	r3, r3, r0
   3ddbc:	add	r2, sp, #16
   3ddc0:	mov	r0, r6
   3ddc4:	add	r1, sp, #12
   3ddc8:	str	r3, [sp, #16]
   3ddcc:	bl	3d174 <__b64_pton@@Base+0x784>
   3ddd0:	ldr	r2, [sp, #12]
   3ddd4:	ldr	r0, [sp, #16]
   3ddd8:	str	r2, [sl]
   3dddc:	str	r0, [sl, #4]
   3dde0:	add	sl, sl, #8
   3dde4:	cmp	r9, sl
   3dde8:	bne	3dd4c <__b64_pton@@Base+0x135c>
   3ddec:	add	r9, r6, #1024	; 0x400
   3ddf0:	add	sl, r6, #5120	; 0x1400
   3ddf4:	sub	fp, r9, #1024	; 0x400
   3ddf8:	mov	r3, #4
   3ddfc:	mov	ip, #0
   3de00:	cmp	r5, r8
   3de04:	addhi	r1, r4, r8
   3de08:	movls	r1, r4
   3de0c:	addhi	lr, r8, #1
   3de10:	ldrb	r1, [r1]
   3de14:	sub	r3, r3, #1
   3de18:	uxthhi	r8, lr
   3de1c:	movls	r8, #1
   3de20:	ands	r3, r3, #255	; 0xff
   3de24:	orr	ip, r1, ip, lsl #8
   3de28:	bne	3de00 <__b64_pton@@Base+0x1410>
   3de2c:	mov	r1, #4
   3de30:	eor	r2, r2, ip
   3de34:	str	r2, [sp, #12]
   3de38:	cmp	r5, r8
   3de3c:	addhi	r2, r4, r8
   3de40:	movls	r2, r4
   3de44:	addhi	ip, r8, #1
   3de48:	ldrb	r2, [r2]
   3de4c:	sub	r1, r1, #1
   3de50:	uxthhi	r8, ip
   3de54:	movls	r8, #1
   3de58:	ands	r1, r1, #255	; 0xff
   3de5c:	orr	r3, r2, r3, lsl #8
   3de60:	bne	3de38 <__b64_pton@@Base+0x1448>
   3de64:	eor	r3, r3, r0
   3de68:	add	r2, sp, #16
   3de6c:	mov	r0, r6
   3de70:	add	r1, sp, #12
   3de74:	str	r3, [sp, #16]
   3de78:	bl	3d174 <__b64_pton@@Base+0x784>
   3de7c:	ldr	r2, [sp, #12]
   3de80:	ldr	r0, [sp, #16]
   3de84:	str	r2, [fp]
   3de88:	str	r0, [fp, #4]
   3de8c:	add	fp, fp, #8
   3de90:	cmp	fp, r9
   3de94:	bne	3ddf8 <__b64_pton@@Base+0x1408>
   3de98:	add	r9, fp, #1024	; 0x400
   3de9c:	cmp	sl, r9
   3dea0:	bne	3ddf4 <__b64_pton@@Base+0x1404>
   3dea4:	ldr	r2, [sp, #20]
   3dea8:	ldr	r3, [r7]
   3deac:	cmp	r2, r3
   3deb0:	bne	3debc <__b64_pton@@Base+0x14cc>
   3deb4:	add	sp, sp, #28
   3deb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3debc:	bl	14aac <__stack_chk_fail@plt>
   3dec0:	andeq	r4, r7, r0, asr #19
   3dec4:	push	{r4, r5, r6, lr}
   3dec8:	mov	r4, r1
   3decc:	mov	r5, r2
   3ded0:	ldr	r1, [pc, #20]	; 3deec <__b64_pton@@Base+0x14fc>
   3ded4:	ldr	r2, [pc, #20]	; 3def0 <__b64_pton@@Base+0x1500>
   3ded8:	bl	14788 <memcpy@plt>
   3dedc:	mov	r2, r5
   3dee0:	mov	r1, r4
   3dee4:	pop	{r4, r5, r6, lr}
   3dee8:	b	3dbb0 <__b64_pton@@Base+0x11c0>
   3deec:	andeq	r2, r6, r4, lsl #16
   3def0:	andeq	r1, r0, r8, asr #32
   3def4:	cmp	r2, #0
   3def8:	bxeq	lr
   3defc:	push	{r4, r5, r6, lr}
   3df00:	sub	r5, r2, #1
   3df04:	mov	r6, r0
   3df08:	uxth	r5, r5
   3df0c:	add	r5, r5, #1
   3df10:	mov	r4, r1
   3df14:	add	r5, r1, r5, lsl #3
   3df18:	add	r2, r4, #4
   3df1c:	mov	r1, r4
   3df20:	mov	r0, r6
   3df24:	add	r4, r4, #8
   3df28:	bl	3d174 <__b64_pton@@Base+0x784>
   3df2c:	cmp	r4, r5
   3df30:	bne	3df18 <__b64_pton@@Base+0x1528>
   3df34:	pop	{r4, r5, r6, pc}
   3df38:	cmp	r2, #0
   3df3c:	bxeq	lr
   3df40:	push	{r4, r5, r6, lr}
   3df44:	sub	r5, r2, #1
   3df48:	mov	r6, r0
   3df4c:	uxth	r5, r5
   3df50:	add	r5, r5, #1
   3df54:	mov	r4, r1
   3df58:	add	r5, r1, r5, lsl #3
   3df5c:	add	r2, r4, #4
   3df60:	mov	r1, r4
   3df64:	mov	r0, r6
   3df68:	add	r4, r4, #8
   3df6c:	bl	3d660 <__b64_pton@@Base+0xc70>
   3df70:	cmp	r4, r5
   3df74:	bne	3df5c <__b64_pton@@Base+0x156c>
   3df78:	pop	{r4, r5, r6, pc}
   3df7c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3df80:	sub	sp, sp, #20
   3df84:	ldr	r7, [pc, #168]	; 3e034 <__b64_pton@@Base+0x1644>
   3df88:	subs	r6, r2, #0
   3df8c:	ldr	r3, [r7]
   3df90:	str	r3, [sp, #12]
   3df94:	beq	3e018 <__b64_pton@@Base+0x1628>
   3df98:	mov	r5, r0
   3df9c:	mov	r4, r1
   3dfa0:	mov	r8, #0
   3dfa4:	ldr	ip, [r4]
   3dfa8:	ldr	r3, [r4, #4]
   3dfac:	rev	ip, ip
   3dfb0:	rev	r3, r3
   3dfb4:	add	r2, sp, #8
   3dfb8:	add	r1, sp, #4
   3dfbc:	mov	r0, r5
   3dfc0:	str	ip, [sp, #4]
   3dfc4:	str	r3, [sp, #8]
   3dfc8:	bl	3d174 <__b64_pton@@Base+0x784>
   3dfcc:	ldrd	r2, [sp, #4]
   3dfd0:	add	r8, r8, #8
   3dfd4:	cmp	r6, r8
   3dfd8:	lsr	r9, r2, #24
   3dfdc:	lsr	lr, r2, #16
   3dfe0:	lsr	ip, r2, #8
   3dfe4:	strb	r2, [r4, #3]
   3dfe8:	lsr	r0, r3, #24
   3dfec:	lsr	r1, r3, #16
   3dff0:	lsr	r2, r3, #8
   3dff4:	strb	r9, [r4]
   3dff8:	strb	lr, [r4, #1]
   3dffc:	strb	ip, [r4, #2]
   3e000:	strb	r3, [r4, #7]
   3e004:	strb	r0, [r4, #4]
   3e008:	strb	r1, [r4, #5]
   3e00c:	strb	r2, [r4, #6]
   3e010:	add	r4, r4, #8
   3e014:	bhi	3dfa4 <__b64_pton@@Base+0x15b4>
   3e018:	ldr	r2, [sp, #12]
   3e01c:	ldr	r3, [r7]
   3e020:	cmp	r2, r3
   3e024:	bne	3e030 <__b64_pton@@Base+0x1640>
   3e028:	add	sp, sp, #20
   3e02c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e030:	bl	14aac <__stack_chk_fail@plt>
   3e034:	andeq	r4, r7, r0, asr #19
   3e038:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e03c:	sub	sp, sp, #20
   3e040:	ldr	r7, [pc, #168]	; 3e0f0 <__b64_pton@@Base+0x1700>
   3e044:	subs	r6, r2, #0
   3e048:	ldr	r3, [r7]
   3e04c:	str	r3, [sp, #12]
   3e050:	beq	3e0d4 <__b64_pton@@Base+0x16e4>
   3e054:	mov	r5, r0
   3e058:	mov	r4, r1
   3e05c:	mov	r8, #0
   3e060:	ldr	ip, [r4]
   3e064:	ldr	r3, [r4, #4]
   3e068:	rev	ip, ip
   3e06c:	rev	r3, r3
   3e070:	add	r2, sp, #8
   3e074:	add	r1, sp, #4
   3e078:	mov	r0, r5
   3e07c:	str	ip, [sp, #4]
   3e080:	str	r3, [sp, #8]
   3e084:	bl	3d660 <__b64_pton@@Base+0xc70>
   3e088:	ldrd	r2, [sp, #4]
   3e08c:	add	r8, r8, #8
   3e090:	cmp	r6, r8
   3e094:	lsr	r9, r2, #24
   3e098:	lsr	lr, r2, #16
   3e09c:	lsr	ip, r2, #8
   3e0a0:	strb	r2, [r4, #3]
   3e0a4:	lsr	r0, r3, #24
   3e0a8:	lsr	r1, r3, #16
   3e0ac:	lsr	r2, r3, #8
   3e0b0:	strb	r9, [r4]
   3e0b4:	strb	lr, [r4, #1]
   3e0b8:	strb	ip, [r4, #2]
   3e0bc:	strb	r3, [r4, #7]
   3e0c0:	strb	r0, [r4, #4]
   3e0c4:	strb	r1, [r4, #5]
   3e0c8:	strb	r2, [r4, #6]
   3e0cc:	add	r4, r4, #8
   3e0d0:	bhi	3e060 <__b64_pton@@Base+0x1670>
   3e0d4:	ldr	r2, [sp, #12]
   3e0d8:	ldr	r3, [r7]
   3e0dc:	cmp	r2, r3
   3e0e0:	bne	3e0ec <__b64_pton@@Base+0x16fc>
   3e0e4:	add	sp, sp, #20
   3e0e8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e0ec:	bl	14aac <__stack_chk_fail@plt>
   3e0f0:	andeq	r4, r7, r0, asr #19
   3e0f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e0f8:	subs	r7, r3, #0
   3e0fc:	ldr	r8, [pc, #216]	; 3e1dc <__b64_pton@@Base+0x17ec>
   3e100:	sub	sp, sp, #20
   3e104:	ldr	r3, [r8]
   3e108:	str	r3, [sp, #12]
   3e10c:	beq	3e1c0 <__b64_pton@@Base+0x17d0>
   3e110:	mov	r6, r0
   3e114:	ldrb	r0, [r1]
   3e118:	mvn	r5, #6
   3e11c:	sub	r5, r5, r2
   3e120:	add	r4, r2, #7
   3e124:	sub	r9, r4, #7
   3e128:	sub	r3, r4, #8
   3e12c:	b	3e134 <__b64_pton@@Base+0x1744>
   3e130:	ldrb	r0, [r1, #1]!
   3e134:	ldrb	r2, [r3, #1]!
   3e138:	eor	r2, r2, r0
   3e13c:	cmp	r3, r4
   3e140:	strb	r2, [r3]
   3e144:	bne	3e130 <__b64_pton@@Base+0x1740>
   3e148:	ldr	ip, [r9]
   3e14c:	ldr	r3, [r9, #4]
   3e150:	rev	ip, ip
   3e154:	rev	r3, r3
   3e158:	add	r2, sp, #8
   3e15c:	add	r1, sp, #4
   3e160:	mov	r0, r6
   3e164:	str	ip, [sp, #4]
   3e168:	str	r3, [sp, #8]
   3e16c:	bl	3d174 <__b64_pton@@Base+0x784>
   3e170:	ldr	r3, [sp, #4]
   3e174:	mov	r1, r9
   3e178:	strb	r3, [r4, #-4]
   3e17c:	lsr	r2, r3, #16
   3e180:	lsr	r0, r3, #24
   3e184:	lsr	r3, r3, #8
   3e188:	strb	r2, [r4, #-6]
   3e18c:	strb	r0, [r4, #-7]
   3e190:	strb	r3, [r4, #-5]
   3e194:	ldr	r3, [sp, #8]
   3e198:	lsr	lr, r3, #24
   3e19c:	lsr	ip, r3, #16
   3e1a0:	lsr	r2, r3, #8
   3e1a4:	strb	lr, [r4, #-3]
   3e1a8:	strb	ip, [r4, #-2]
   3e1ac:	strb	r2, [r4, #-1]
   3e1b0:	strb	r3, [r4], #8
   3e1b4:	add	r3, r5, r4
   3e1b8:	cmp	r3, r7
   3e1bc:	bcc	3e124 <__b64_pton@@Base+0x1734>
   3e1c0:	ldr	r2, [sp, #12]
   3e1c4:	ldr	r3, [r8]
   3e1c8:	cmp	r2, r3
   3e1cc:	bne	3e1d8 <__b64_pton@@Base+0x17e8>
   3e1d0:	add	sp, sp, #20
   3e1d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e1d8:	bl	14aac <__stack_chk_fail@plt>
   3e1dc:	andeq	r4, r7, r0, asr #19
   3e1e0:	ldr	ip, [pc, #436]	; 3e39c <__b64_pton@@Base+0x19ac>
   3e1e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e1e8:	sub	r5, r3, #8
   3e1ec:	sub	sp, sp, #28
   3e1f0:	ldr	ip, [ip]
   3e1f4:	cmp	r5, #7
   3e1f8:	sub	r3, r3, #16
   3e1fc:	add	r5, r2, r5
   3e200:	mov	r8, r0
   3e204:	mov	r6, r1
   3e208:	add	r2, r2, r3
   3e20c:	str	ip, [sp, #20]
   3e210:	addls	sl, sp, #16
   3e214:	addls	r9, sp, #12
   3e218:	bls	3e2ec <__b64_pton@@Base+0x18fc>
   3e21c:	lsr	r3, r3, #3
   3e220:	sub	r7, r2, #1
   3e224:	sub	r7, r7, r3, lsl #3
   3e228:	add	fp, r2, #7
   3e22c:	mov	r4, r5
   3e230:	add	sl, sp, #16
   3e234:	add	r9, sp, #12
   3e238:	str	r3, [sp, #4]
   3e23c:	ldr	r0, [r4]
   3e240:	ldr	r3, [r4, #4]
   3e244:	rev	r0, r0
   3e248:	rev	r3, r3
   3e24c:	mov	r2, sl
   3e250:	mov	r1, r9
   3e254:	str	r0, [sp, #12]
   3e258:	mov	r0, r8
   3e25c:	str	r3, [sp, #16]
   3e260:	bl	3d660 <__b64_pton@@Base+0xc70>
   3e264:	ldr	r0, [sp, #12]
   3e268:	ldr	r2, [sp, #16]
   3e26c:	strb	r0, [r4, #3]
   3e270:	lsr	r3, r0, #24
   3e274:	lsr	ip, r0, #16
   3e278:	lsr	r0, r0, #8
   3e27c:	strb	r0, [r4, #2]
   3e280:	lsr	r0, r2, #24
   3e284:	strb	r2, [r4, #7]
   3e288:	strb	r0, [r4, #4]
   3e28c:	lsr	r0, r2, #16
   3e290:	lsr	r2, r2, #8
   3e294:	strb	r0, [r4, #5]
   3e298:	sub	r1, fp, #8
   3e29c:	strb	r3, [r4]
   3e2a0:	strb	ip, [r4, #1]
   3e2a4:	mov	r0, r4
   3e2a8:	strb	r2, [r4, #6]
   3e2ac:	b	3e2b4 <__b64_pton@@Base+0x18c4>
   3e2b0:	ldrb	r3, [r0]
   3e2b4:	ldrb	r2, [r1, #1]!
   3e2b8:	eor	r3, r3, r2
   3e2bc:	cmp	r1, fp
   3e2c0:	strb	r3, [r0], #1
   3e2c4:	bne	3e2b0 <__b64_pton@@Base+0x18c0>
   3e2c8:	sub	fp, r1, #8
   3e2cc:	cmp	fp, r7
   3e2d0:	sub	r4, r4, #8
   3e2d4:	bne	3e23c <__b64_pton@@Base+0x184c>
   3e2d8:	ldr	r3, [sp, #4]
   3e2dc:	lsl	r3, r3, #3
   3e2e0:	eor	r3, r3, #7
   3e2e4:	mvn	r3, r3
   3e2e8:	add	r5, r5, r3
   3e2ec:	ldr	ip, [r5]
   3e2f0:	ldr	r3, [r5, #4]
   3e2f4:	rev	ip, ip
   3e2f8:	rev	r3, r3
   3e2fc:	mov	r2, sl
   3e300:	mov	r1, r9
   3e304:	mov	r0, r8
   3e308:	str	ip, [sp, #12]
   3e30c:	str	r3, [sp, #16]
   3e310:	bl	3d660 <__b64_pton@@Base+0xc70>
   3e314:	ldr	r1, [sp, #12]
   3e318:	ldr	r2, [sp, #16]
   3e31c:	strb	r1, [r5, #3]
   3e320:	lsr	ip, r1, #8
   3e324:	strb	ip, [r5, #2]
   3e328:	lsr	ip, r2, #24
   3e32c:	lsr	r3, r1, #24
   3e330:	lsr	lr, r1, #16
   3e334:	strb	r2, [r5, #7]
   3e338:	strb	ip, [r5, #4]
   3e33c:	lsr	ip, r2, #16
   3e340:	lsr	r2, r2, #8
   3e344:	sub	r1, r6, #1
   3e348:	mov	r0, r5
   3e34c:	strb	r3, [r5]
   3e350:	strb	lr, [r5, #1]
   3e354:	add	r6, r6, #7
   3e358:	strb	ip, [r5, #5]
   3e35c:	strb	r2, [r5, #6]
   3e360:	b	3e368 <__b64_pton@@Base+0x1978>
   3e364:	ldrb	r3, [r0]
   3e368:	ldrb	r2, [r1, #1]!
   3e36c:	eor	r3, r3, r2
   3e370:	cmp	r1, r6
   3e374:	strb	r3, [r0], #1
   3e378:	bne	3e364 <__b64_pton@@Base+0x1974>
   3e37c:	ldr	r3, [pc, #24]	; 3e39c <__b64_pton@@Base+0x19ac>
   3e380:	ldr	r2, [sp, #20]
   3e384:	ldr	r3, [r3]
   3e388:	cmp	r2, r3
   3e38c:	bne	3e398 <__b64_pton@@Base+0x19a8>
   3e390:	add	sp, sp, #28
   3e394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e398:	bl	14aac <__stack_chk_fail@plt>
   3e39c:	andeq	r4, r7, r0, asr #19
   3e3a0:	subs	r3, r0, #0
   3e3a4:	bxeq	lr
   3e3a8:	push	{r4, lr}
   3e3ac:	mvn	r2, #0
   3e3b0:	mov	r4, r3
   3e3b4:	bl	1483c <__explicit_bzero_chk@plt>
   3e3b8:	mov	r0, r4
   3e3bc:	pop	{r4, lr}
   3e3c0:	b	14548 <free@plt>
   3e3c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e3c8:	mov	r9, r1
   3e3cc:	sub	sp, sp, #20
   3e3d0:	mov	r1, r0
   3e3d4:	mov	r7, r0
   3e3d8:	mov	r0, r9
   3e3dc:	mov	r5, r2
   3e3e0:	mov	r6, r3
   3e3e4:	bl	41748 <mkdtemp@@Base+0x2398>
   3e3e8:	mov	r1, r9
   3e3ec:	mov	r4, r0
   3e3f0:	str	r0, [sp, #4]
   3e3f4:	mov	r0, r5
   3e3f8:	bl	41748 <mkdtemp@@Base+0x2398>
   3e3fc:	str	r0, [sp]
   3e400:	mov	r1, r0
   3e404:	mov	r8, r0
   3e408:	mov	r0, r4
   3e40c:	bl	41280 <mkdtemp@@Base+0x1ed0>
   3e410:	subs	r4, r1, #0
   3e414:	beq	3e4f4 <__b64_pton@@Base+0x1b04>
   3e418:	mov	r0, r8
   3e41c:	b	3e424 <__b64_pton@@Base+0x1a34>
   3e420:	mov	r4, r1
   3e424:	mov	r1, r4
   3e428:	bl	41280 <mkdtemp@@Base+0x1ed0>
   3e42c:	mov	r0, r4
   3e430:	cmp	r1, #0
   3e434:	bne	3e420 <__b64_pton@@Base+0x1a30>
   3e438:	mov	r1, r7
   3e43c:	mov	r0, r5
   3e440:	bl	41748 <mkdtemp@@Base+0x2398>
   3e444:	mov	r1, r4
   3e448:	bl	41060 <mkdtemp@@Base+0x1cb0>
   3e44c:	cmp	r4, #0
   3e450:	mov	r8, r0
   3e454:	ble	3e4ec <__b64_pton@@Base+0x1afc>
   3e458:	add	r7, r6, r9, lsl #2
   3e45c:	add	r3, r4, r9
   3e460:	str	r3, [sp, #12]
   3e464:	str	r9, [sp, #8]
   3e468:	cmp	r8, #0
   3e46c:	ldr	r4, [sp, #8]
   3e470:	ldrgt	fp, [r7]
   3e474:	movgt	r5, #0
   3e478:	bgt	3e4b4 <__b64_pton@@Base+0x1ac4>
   3e47c:	b	3e4d0 <__b64_pton@@Base+0x1ae0>
   3e480:	ldr	r1, [sp, #4]
   3e484:	bl	41748 <mkdtemp@@Base+0x2398>
   3e488:	mov	r4, r0
   3e48c:	ldr	sl, [r6, r4, lsl #2]
   3e490:	mov	r0, r5
   3e494:	str	fp, [r6, r4, lsl #2]
   3e498:	mov	r1, #1
   3e49c:	str	sl, [r7]
   3e4a0:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e4a4:	mov	fp, sl
   3e4a8:	cmp	r8, r0
   3e4ac:	mov	r5, r0
   3e4b0:	beq	3e4d0 <__b64_pton@@Base+0x1ae0>
   3e4b4:	cmp	r9, r4
   3e4b8:	ldr	r1, [sp]
   3e4bc:	mov	r0, r4
   3e4c0:	ble	3e480 <__b64_pton@@Base+0x1a90>
   3e4c4:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e4c8:	mov	r4, r0
   3e4cc:	b	3e48c <__b64_pton@@Base+0x1a9c>
   3e4d0:	ldr	r3, [sp, #8]
   3e4d4:	ldr	r2, [sp, #12]
   3e4d8:	add	r3, r3, #1
   3e4dc:	cmp	r2, r3
   3e4e0:	str	r3, [sp, #8]
   3e4e4:	add	r7, r7, #4
   3e4e8:	bne	3e468 <__b64_pton@@Base+0x1a78>
   3e4ec:	add	sp, sp, #20
   3e4f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e4f4:	ldr	r4, [sp]
   3e4f8:	b	3e438 <__b64_pton@@Base+0x1a48>
   3e4fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e500:	sub	sp, sp, #12
   3e504:	subs	sl, r2, #0
   3e508:	str	r0, [sp]
   3e50c:	beq	3e5b4 <__b64_pton@@Base+0x1bc4>
   3e510:	ldr	r4, [pc, #1012]	; 3e90c <__b64_pton@@Base+0x1f1c>
   3e514:	mov	r8, r1
   3e518:	ldr	r3, [r4]
   3e51c:	cmp	r3, #0
   3e520:	beq	3e5c4 <__b64_pton@@Base+0x1bd4>
   3e524:	ldr	r3, [r4, #4]
   3e528:	ldr	r6, [pc, #992]	; 3e910 <__b64_pton@@Base+0x1f20>
   3e52c:	cmn	r3, #1
   3e530:	beq	3e5d4 <__b64_pton@@Base+0x1be4>
   3e534:	ldr	r1, [r6]
   3e538:	cmp	r1, #0
   3e53c:	bne	3e5d4 <__b64_pton@@Base+0x1be4>
   3e540:	ldrb	r3, [sl]
   3e544:	cmp	r3, #45	; 0x2d
   3e548:	beq	3e5f8 <__b64_pton@@Base+0x1c08>
   3e54c:	cmp	r3, #43	; 0x2b
   3e550:	mov	fp, #0
   3e554:	beq	3e5fc <__b64_pton@@Base+0x1c0c>
   3e558:	ldr	r9, [pc, #948]	; 3e914 <__b64_pton@@Base+0x1f24>
   3e55c:	mov	r3, #0
   3e560:	cmp	r1, #0
   3e564:	str	r3, [r9]
   3e568:	beq	3e62c <__b64_pton@@Base+0x1c3c>
   3e56c:	mvn	r3, #0
   3e570:	str	r3, [r4, #8]
   3e574:	str	r3, [r4, #12]
   3e578:	ldr	r7, [r4]
   3e57c:	ldr	r2, [sp]
   3e580:	mov	r3, #0
   3e584:	cmp	r2, r7
   3e588:	str	r3, [r6]
   3e58c:	ble	3e708 <__b64_pton@@Base+0x1d18>
   3e590:	ldr	r6, [r8, r7, lsl #2]
   3e594:	str	r6, [r4, #16]
   3e598:	ldrb	r1, [r6]
   3e59c:	cmp	r1, #45	; 0x2d
   3e5a0:	beq	3e694 <__b64_pton@@Base+0x1ca4>
   3e5a4:	ldr	r3, [pc, #876]	; 3e918 <__b64_pton@@Base+0x1f28>
   3e5a8:	cmp	fp, #0
   3e5ac:	str	r3, [r4, #16]
   3e5b0:	bne	3e604 <__b64_pton@@Base+0x1c14>
   3e5b4:	mvn	r5, #0
   3e5b8:	mov	r0, r5
   3e5bc:	add	sp, sp, #12
   3e5c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e5c4:	ldr	r6, [pc, #836]	; 3e910 <__b64_pton@@Base+0x1f20>
   3e5c8:	mov	r3, #1
   3e5cc:	str	r3, [r4]
   3e5d0:	str	r3, [r6]
   3e5d4:	ldr	r0, [pc, #832]	; 3e91c <__b64_pton@@Base+0x1f2c>
   3e5d8:	bl	14284 <getenv@plt>
   3e5dc:	ldrb	r3, [sl]
   3e5e0:	ldr	r1, [r6]
   3e5e4:	adds	r0, r0, #0
   3e5e8:	movne	r0, #1
   3e5ec:	cmp	r3, #45	; 0x2d
   3e5f0:	str	r0, [r4, #4]
   3e5f4:	bne	3e54c <__b64_pton@@Base+0x1b5c>
   3e5f8:	mov	fp, #2
   3e5fc:	add	sl, sl, #1
   3e600:	b	3e558 <__b64_pton@@Base+0x1b68>
   3e604:	mov	r1, #1
   3e608:	mov	r0, r7
   3e60c:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e610:	mov	r5, #1
   3e614:	str	r0, [r4]
   3e618:	ldr	r3, [r8, r7, lsl #2]
   3e61c:	mov	r0, r5
   3e620:	str	r3, [r9]
   3e624:	add	sp, sp, #12
   3e628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e62c:	ldr	r1, [r4, #16]
   3e630:	ldrb	r5, [r1]
   3e634:	cmp	r5, #0
   3e638:	ldrbne	r3, [r1, #1]
   3e63c:	beq	3e578 <__b64_pton@@Base+0x1b88>
   3e640:	add	r6, r1, #1
   3e644:	cmp	r5, #58	; 0x3a
   3e648:	str	r6, [r4, #16]
   3e64c:	bne	3e774 <__b64_pton@@Base+0x1d84>
   3e650:	cmp	r3, #0
   3e654:	bne	3e668 <__b64_pton@@Base+0x1c78>
   3e658:	ldr	r0, [r4]
   3e65c:	mov	r1, #1
   3e660:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e664:	str	r0, [r4]
   3e668:	ldr	r3, [r4, #20]
   3e66c:	cmp	r3, #0
   3e670:	beq	3e680 <__b64_pton@@Base+0x1c90>
   3e674:	ldrb	r3, [sl]
   3e678:	cmp	r3, #58	; 0x3a
   3e67c:	bne	3e80c <__b64_pton@@Base+0x1e1c>
   3e680:	str	r5, [r4, #24]
   3e684:	mov	r5, #63	; 0x3f
   3e688:	mov	r0, r5
   3e68c:	add	sp, sp, #12
   3e690:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e694:	ldrb	r5, [r6, #1]
   3e698:	cmp	r5, #0
   3e69c:	bne	3e7c0 <__b64_pton@@Base+0x1dd0>
   3e6a0:	mov	r0, sl
   3e6a4:	bl	142b4 <strchr@plt>
   3e6a8:	cmp	r0, #0
   3e6ac:	beq	3e5a4 <__b64_pton@@Base+0x1bb4>
   3e6b0:	ldr	fp, [r4, #12]
   3e6b4:	cmn	fp, #1
   3e6b8:	beq	3e6c8 <__b64_pton@@Base+0x1cd8>
   3e6bc:	ldr	r3, [r4, #8]
   3e6c0:	cmn	r3, #1
   3e6c4:	beq	3e81c <__b64_pton@@Base+0x1e2c>
   3e6c8:	add	r6, r6, #1
   3e6cc:	str	r6, [r4, #16]
   3e6d0:	mov	r1, #45	; 0x2d
   3e6d4:	mov	r0, sl
   3e6d8:	bl	142b4 <strchr@plt>
   3e6dc:	subs	r7, r0, #0
   3e6e0:	beq	3e5b4 <__b64_pton@@Base+0x1bc4>
   3e6e4:	ldrb	r3, [r7, #1]
   3e6e8:	cmp	r3, #58	; 0x3a
   3e6ec:	movne	r5, #45	; 0x2d
   3e6f0:	bne	3e7ac <__b64_pton@@Base+0x1dbc>
   3e6f4:	mov	r1, #1
   3e6f8:	ldr	r0, [r4]
   3e6fc:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e700:	mov	r5, #45	; 0x2d
   3e704:	b	3e84c <__b64_pton@@Base+0x1e5c>
   3e708:	ldr	r5, [r4, #8]
   3e70c:	ldr	r3, [pc, #516]	; 3e918 <__b64_pton@@Base+0x1f28>
   3e710:	cmn	r5, #1
   3e714:	str	r3, [r4, #16]
   3e718:	ldr	r6, [r4, #12]
   3e71c:	bne	3e740 <__b64_pton@@Base+0x1d50>
   3e720:	cmn	r6, #1
   3e724:	strne	r6, [r4]
   3e728:	mvn	r5, #0
   3e72c:	mov	r0, r5
   3e730:	str	r5, [r4, #8]
   3e734:	str	r5, [r4, #12]
   3e738:	add	sp, sp, #12
   3e73c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e740:	mov	r1, r5
   3e744:	mov	r3, r8
   3e748:	mov	r2, r7
   3e74c:	mov	r0, r6
   3e750:	bl	3e3c4 <__b64_pton@@Base+0x19d4>
   3e754:	mov	r1, r6
   3e758:	mov	r0, r5
   3e75c:	bl	41748 <mkdtemp@@Base+0x2398>
   3e760:	mov	r1, r0
   3e764:	ldr	r0, [r4]
   3e768:	bl	41748 <mkdtemp@@Base+0x2398>
   3e76c:	str	r0, [r4]
   3e770:	b	3e728 <__b64_pton@@Base+0x1d38>
   3e774:	cmp	r5, #45	; 0x2d
   3e778:	beq	3e7fc <__b64_pton@@Base+0x1e0c>
   3e77c:	mov	r1, r5
   3e780:	mov	r0, sl
   3e784:	str	r3, [sp, #4]
   3e788:	bl	142b4 <strchr@plt>
   3e78c:	ldr	r3, [sp, #4]
   3e790:	subs	r7, r0, #0
   3e794:	beq	3e650 <__b64_pton@@Base+0x1c60>
   3e798:	ldrb	r1, [r7, #1]
   3e79c:	cmp	r1, #58	; 0x3a
   3e7a0:	beq	3e82c <__b64_pton@@Base+0x1e3c>
   3e7a4:	cmp	r3, #0
   3e7a8:	bne	3e5b8 <__b64_pton@@Base+0x1bc8>
   3e7ac:	ldr	r0, [r4]
   3e7b0:	mov	r1, #1
   3e7b4:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e7b8:	str	r0, [r4]
   3e7bc:	b	3e5b8 <__b64_pton@@Base+0x1bc8>
   3e7c0:	ldr	fp, [r4, #12]
   3e7c4:	cmn	fp, #1
   3e7c8:	beq	3e7d8 <__b64_pton@@Base+0x1de8>
   3e7cc:	ldr	r3, [r4, #8]
   3e7d0:	cmn	r3, #1
   3e7d4:	beq	3e81c <__b64_pton@@Base+0x1e2c>
   3e7d8:	add	r1, r6, #1
   3e7dc:	cmp	r5, #45	; 0x2d
   3e7e0:	str	r1, [r4, #16]
   3e7e4:	ldrb	r3, [r6, #2]
   3e7e8:	bne	3e640 <__b64_pton@@Base+0x1c50>
   3e7ec:	cmp	r3, #0
   3e7f0:	addne	r6, r6, #2
   3e7f4:	strne	r6, [r4, #16]
   3e7f8:	beq	3e8cc <__b64_pton@@Base+0x1edc>
   3e7fc:	cmp	r3, #0
   3e800:	movne	r5, #45	; 0x2d
   3e804:	bne	3e668 <__b64_pton@@Base+0x1c78>
   3e808:	b	3e6d0 <__b64_pton@@Base+0x1ce0>
   3e80c:	mov	r1, r5
   3e810:	ldr	r0, [pc, #264]	; 3e920 <__b64_pton@@Base+0x1f30>
   3e814:	bl	2da24 <error@@Base+0x94>
   3e818:	b	3e680 <__b64_pton@@Base+0x1c90>
   3e81c:	cmp	r5, #0
   3e820:	str	r7, [r4, #8]
   3e824:	beq	3e6c8 <__b64_pton@@Base+0x1cd8>
   3e828:	b	3e7d8 <__b64_pton@@Base+0x1de8>
   3e82c:	mov	r1, #1
   3e830:	ldr	r0, [r4]
   3e834:	str	r3, [sp, #4]
   3e838:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e83c:	ldr	r3, [sp, #4]
   3e840:	cmp	r3, #0
   3e844:	strne	r6, [r9]
   3e848:	bne	3e878 <__b64_pton@@Base+0x1e88>
   3e84c:	ldrb	r3, [r7, #2]
   3e850:	cmp	r3, #58	; 0x3a
   3e854:	beq	3e878 <__b64_pton@@Base+0x1e88>
   3e858:	ldr	r3, [sp]
   3e85c:	str	r0, [r4]
   3e860:	cmp	r3, r0
   3e864:	ble	3e888 <__b64_pton@@Base+0x1e98>
   3e868:	ldr	r3, [r8, r0, lsl #2]
   3e86c:	mov	r1, #1
   3e870:	str	r3, [r9]
   3e874:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e878:	ldr	r3, [pc, #152]	; 3e918 <__b64_pton@@Base+0x1f28>
   3e87c:	str	r0, [r4]
   3e880:	str	r3, [r4, #16]
   3e884:	b	3e5b8 <__b64_pton@@Base+0x1bc8>
   3e888:	ldr	r1, [r4, #20]
   3e88c:	ldr	r3, [pc, #132]	; 3e918 <__b64_pton@@Base+0x1f28>
   3e890:	cmp	r1, #0
   3e894:	str	r3, [r4, #16]
   3e898:	beq	3e8b4 <__b64_pton@@Base+0x1ec4>
   3e89c:	ldrb	r3, [sl]
   3e8a0:	cmp	r3, #58	; 0x3a
   3e8a4:	beq	3e8b4 <__b64_pton@@Base+0x1ec4>
   3e8a8:	mov	r1, r5
   3e8ac:	ldr	r0, [pc, #112]	; 3e924 <__b64_pton@@Base+0x1f34>
   3e8b0:	bl	2da24 <error@@Base+0x94>
   3e8b4:	str	r5, [r4, #24]
   3e8b8:	ldrb	r3, [sl]
   3e8bc:	cmp	r3, #58	; 0x3a
   3e8c0:	moveq	r5, #58	; 0x3a
   3e8c4:	movne	r5, #63	; 0x3f
   3e8c8:	b	3e5b8 <__b64_pton@@Base+0x1bc8>
   3e8cc:	mov	r0, r7
   3e8d0:	mov	r1, #1
   3e8d4:	bl	416ac <mkdtemp@@Base+0x22fc>
   3e8d8:	ldr	r5, [r4, #8]
   3e8dc:	ldr	r3, [pc, #52]	; 3e918 <__b64_pton@@Base+0x1f28>
   3e8e0:	cmn	r5, #1
   3e8e4:	str	r3, [r4, #16]
   3e8e8:	mov	r2, r0
   3e8ec:	str	r0, [r4]
   3e8f0:	beq	3e728 <__b64_pton@@Base+0x1d38>
   3e8f4:	mov	r1, r5
   3e8f8:	mov	r3, r8
   3e8fc:	mov	r0, fp
   3e900:	bl	3e3c4 <__b64_pton@@Base+0x19d4>
   3e904:	mov	r1, fp
   3e908:	b	3e758 <__b64_pton@@Base+0x1d68>
   3e90c:	andeq	r5, r7, r4, lsr r0
   3e910:	andeq	r6, r7, r0, lsr r4
   3e914:	andeq	r6, r7, ip, lsr #8
   3e918:	andeq	r6, r4, r4, lsl #11
   3e91c:	andeq	r3, r6, r8, lsl #17
   3e920:	andeq	r3, r6, ip, asr #16
   3e924:	andeq	r3, r6, r4, ror #16
   3e928:	push	{r4, lr}
   3e92c:	subs	r4, r0, #0
   3e930:	popeq	{r4, pc}
   3e934:	ldr	r0, [r4]
   3e938:	cmp	r0, #0
   3e93c:	beq	3e944 <__b64_pton@@Base+0x1f54>
   3e940:	bl	14548 <free@plt>
   3e944:	ldr	r0, [r4, #8]
   3e948:	bl	3e928 <__b64_pton@@Base+0x1f38>
   3e94c:	mov	r0, r4
   3e950:	pop	{r4, lr}
   3e954:	b	14548 <free@plt>
   3e958:	push	{r4, lr}
   3e95c:	subs	r4, r0, #0
   3e960:	popeq	{r4, pc}
   3e964:	ldr	r0, [r4]
   3e968:	cmp	r0, #0
   3e96c:	beq	3e974 <__b64_pton@@Base+0x1f84>
   3e970:	bl	14548 <free@plt>
   3e974:	ldr	r0, [r4, #12]
   3e978:	cmp	r0, #0
   3e97c:	beq	3e984 <__b64_pton@@Base+0x1f94>
   3e980:	bl	14548 <free@plt>
   3e984:	ldr	r0, [r4, #16]
   3e988:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3e98c:	mov	r0, r4
   3e990:	pop	{r4, lr}
   3e994:	b	14548 <free@plt>
   3e998:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e99c:	mov	r9, r0
   3e9a0:	ldr	r0, [pc, #424]	; 3eb50 <__b64_pton@@Base+0x2160>
   3e9a4:	sub	sp, sp, #1040	; 0x410
   3e9a8:	sub	sp, sp, #12
   3e9ac:	ldr	r0, [r0]
   3e9b0:	cmp	r3, #0
   3e9b4:	str	r0, [sp, #1044]	; 0x414
   3e9b8:	beq	3eb44 <__b64_pton@@Base+0x2154>
   3e9bc:	mov	r6, #0
   3e9c0:	add	r3, r3, #1
   3e9c4:	mov	sl, r1
   3e9c8:	mov	r4, r2
   3e9cc:	str	r3, [sp, #12]
   3e9d0:	mov	r7, r6
   3e9d4:	mov	r8, #1
   3e9d8:	b	3ead4 <__b64_pton@@Base+0x20e4>
   3e9dc:	cmp	r7, #0
   3e9e0:	ldr	r3, [pc, #364]	; 3eb54 <__b64_pton@@Base+0x2164>
   3e9e4:	moveq	r7, r5
   3e9e8:	cmp	r6, #0
   3e9ec:	strne	r5, [r6, #16]
   3e9f0:	add	r1, r9, sl
   3e9f4:	str	r3, [sp]
   3e9f8:	mov	r0, r9
   3e9fc:	add	r3, sp, #16
   3ea00:	ldr	r2, [r4]
   3ea04:	bl	14494 <__dn_expand@plt>
   3ea08:	subs	r6, r0, #0
   3ea0c:	blt	3eae8 <__b64_pton@@Base+0x20f8>
   3ea10:	add	r0, sp, #16
   3ea14:	bl	14a70 <strdup@plt>
   3ea18:	cmp	r0, #0
   3ea1c:	str	r0, [r5]
   3ea20:	beq	3eb18 <__b64_pton@@Base+0x2128>
   3ea24:	ldr	r0, [r4]
   3ea28:	add	r0, r0, r6
   3ea2c:	str	r0, [r4]
   3ea30:	bl	141f4 <_getshort@plt>
   3ea34:	ldr	r3, [r4]
   3ea38:	add	r3, r3, #2
   3ea3c:	str	r3, [r4]
   3ea40:	strh	r0, [r5, #4]
   3ea44:	mov	r0, r3
   3ea48:	bl	141f4 <_getshort@plt>
   3ea4c:	ldr	r3, [r4]
   3ea50:	add	r3, r3, #2
   3ea54:	str	r3, [r4]
   3ea58:	strh	r0, [r5, #6]
   3ea5c:	mov	r0, r3
   3ea60:	bl	1489c <_getlong@plt>
   3ea64:	ldr	r3, [r4]
   3ea68:	add	r3, r3, #4
   3ea6c:	str	r3, [r4]
   3ea70:	strh	r0, [r5, #8]
   3ea74:	mov	r0, r3
   3ea78:	bl	141f4 <_getshort@plt>
   3ea7c:	ldr	r6, [r4]
   3ea80:	add	r6, r6, #2
   3ea84:	str	r6, [r4]
   3ea88:	strh	r0, [r5, #10]
   3ea8c:	mov	fp, r0
   3ea90:	bl	14a7c <malloc@plt>
   3ea94:	cmp	r0, #0
   3ea98:	str	r0, [r5, #12]
   3ea9c:	beq	3eb2c <__b64_pton@@Base+0x213c>
   3eaa0:	mov	r1, r6
   3eaa4:	mov	r2, fp
   3eaa8:	add	r6, r6, fp
   3eaac:	bl	14788 <memcpy@plt>
   3eab0:	str	r6, [r4]
   3eab4:	mov	r0, r8
   3eab8:	mov	r1, #1
   3eabc:	bl	416ac <mkdtemp@@Base+0x22fc>
   3eac0:	ldr	r3, [sp, #12]
   3eac4:	mov	r6, r5
   3eac8:	cmp	r0, r3
   3eacc:	mov	r8, r0
   3ead0:	beq	3eaf4 <__b64_pton@@Base+0x2104>
   3ead4:	mov	r1, #20
   3ead8:	mov	r0, #1
   3eadc:	bl	14314 <calloc@plt>
   3eae0:	subs	r5, r0, #0
   3eae4:	bne	3e9dc <__b64_pton@@Base+0x1fec>
   3eae8:	mov	r0, r7
   3eaec:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3eaf0:	mov	r7, #0
   3eaf4:	ldr	r3, [pc, #84]	; 3eb50 <__b64_pton@@Base+0x2160>
   3eaf8:	ldr	r2, [sp, #1044]	; 0x414
   3eafc:	mov	r0, r7
   3eb00:	ldr	r3, [r3]
   3eb04:	cmp	r2, r3
   3eb08:	bne	3eb4c <__b64_pton@@Base+0x215c>
   3eb0c:	add	sp, sp, #1040	; 0x410
   3eb10:	add	sp, sp, #12
   3eb14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eb18:	mov	r6, r0
   3eb1c:	mov	r0, r7
   3eb20:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3eb24:	mov	r7, r6
   3eb28:	b	3eaf4 <__b64_pton@@Base+0x2104>
   3eb2c:	str	r0, [sp, #12]
   3eb30:	mov	r0, r7
   3eb34:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3eb38:	ldr	r2, [sp, #12]
   3eb3c:	mov	r7, r2
   3eb40:	b	3eaf4 <__b64_pton@@Base+0x2104>
   3eb44:	mov	r7, r3
   3eb48:	b	3eaf4 <__b64_pton@@Base+0x2104>
   3eb4c:	bl	14aac <__stack_chk_fail@plt>
   3eb50:	andeq	r4, r7, r0, asr #19
   3eb54:	andeq	r0, r0, r1, lsl #8
   3eb58:	push	{r4, lr}
   3eb5c:	mov	r4, r0
   3eb60:	ldr	r0, [r0, #12]
   3eb64:	bl	3e928 <__b64_pton@@Base+0x1f38>
   3eb68:	ldr	r0, [r4, #16]
   3eb6c:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3eb70:	ldr	r0, [r4, #20]
   3eb74:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3eb78:	ldr	r0, [r4, #24]
   3eb7c:	bl	3e958 <__b64_pton@@Base+0x1f68>
   3eb80:	mov	r0, r4
   3eb84:	pop	{r4, lr}
   3eb88:	b	14548 <free@plt>
   3eb8c:	push	{r4, r5, r6, lr}
   3eb90:	subs	r5, r0, #0
   3eb94:	popeq	{r4, r5, r6, pc}
   3eb98:	ldr	r3, [r5, #28]
   3eb9c:	cmp	r3, #0
   3eba0:	beq	3ebf8 <__b64_pton@@Base+0x2208>
   3eba4:	ldr	r2, [r5, #16]
   3eba8:	cmp	r2, #0
   3ebac:	beq	3ebf0 <__b64_pton@@Base+0x2200>
   3ebb0:	ldr	r0, [r3, #4]
   3ebb4:	cmp	r0, #0
   3ebb8:	beq	3ebf0 <__b64_pton@@Base+0x2200>
   3ebbc:	mov	r4, #0
   3ebc0:	b	3ebd4 <__b64_pton@@Base+0x21e4>
   3ebc4:	add	r2, r3, r4, lsl #3
   3ebc8:	ldr	r0, [r2, #4]
   3ebcc:	cmp	r0, #0
   3ebd0:	beq	3ebf0 <__b64_pton@@Base+0x2200>
   3ebd4:	add	r4, r4, #1
   3ebd8:	bl	14548 <free@plt>
   3ebdc:	ldr	r3, [r5, #16]
   3ebe0:	uxth	r4, r4
   3ebe4:	cmp	r4, r3
   3ebe8:	ldr	r3, [r5, #28]
   3ebec:	bcc	3ebc4 <__b64_pton@@Base+0x21d4>
   3ebf0:	mov	r0, r3
   3ebf4:	bl	14548 <free@plt>
   3ebf8:	ldr	r3, [r5, #32]
   3ebfc:	cmp	r3, #0
   3ec00:	beq	3ec58 <__b64_pton@@Base+0x2268>
   3ec04:	ldr	r2, [r5, #20]
   3ec08:	cmp	r2, #0
   3ec0c:	beq	3ec50 <__b64_pton@@Base+0x2260>
   3ec10:	ldr	r0, [r3, #4]
   3ec14:	cmp	r0, #0
   3ec18:	beq	3ec50 <__b64_pton@@Base+0x2260>
   3ec1c:	mov	r4, #0
   3ec20:	b	3ec34 <__b64_pton@@Base+0x2244>
   3ec24:	add	r2, r3, r4, lsl #3
   3ec28:	ldr	r0, [r2, #4]
   3ec2c:	cmp	r0, #0
   3ec30:	beq	3ec50 <__b64_pton@@Base+0x2260>
   3ec34:	add	r4, r4, #1
   3ec38:	bl	14548 <free@plt>
   3ec3c:	ldr	r3, [r5, #20]
   3ec40:	uxth	r4, r4
   3ec44:	cmp	r4, r3
   3ec48:	ldr	r3, [r5, #32]
   3ec4c:	bcc	3ec24 <__b64_pton@@Base+0x2234>
   3ec50:	mov	r0, r3
   3ec54:	bl	14548 <free@plt>
   3ec58:	ldr	r0, [r5, #24]
   3ec5c:	cmp	r0, #0
   3ec60:	beq	3ec68 <__b64_pton@@Base+0x2278>
   3ec64:	bl	14548 <free@plt>
   3ec68:	mov	r0, r5
   3ec6c:	pop	{r4, r5, r6, lr}
   3ec70:	b	14548 <free@plt>
   3ec74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ec78:	sub	sp, sp, #66560	; 0x10400
   3ec7c:	ldr	r9, [pc, #1456]	; 3f234 <__b64_pton@@Base+0x2844>
   3ec80:	sub	sp, sp, #52	; 0x34
   3ec84:	mov	r6, r3
   3ec88:	add	r3, sp, #66560	; 0x10400
   3ec8c:	mov	r5, r2
   3ec90:	add	r3, r3, #44	; 0x2c
   3ec94:	ldr	r2, [r9]
   3ec98:	cmp	r5, #65536	; 0x10000
   3ec9c:	cmpcc	r1, #65536	; 0x10000
   3eca0:	str	r2, [r3]
   3eca4:	add	r3, sp, #66560	; 0x10400
   3eca8:	add	r3, r3, #88	; 0x58
   3ecac:	ldr	r3, [r3]
   3ecb0:	str	r3, [sp, #24]
   3ecb4:	bcs	3ed44 <__b64_pton@@Base+0x2354>
   3ecb8:	cmp	r5, #255	; 0xff
   3ecbc:	cmpne	r1, #255	; 0xff
   3ecc0:	mov	r4, r1
   3ecc4:	beq	3ed44 <__b64_pton@@Base+0x2354>
   3ecc8:	mov	r7, r0
   3eccc:	bl	147dc <__res_state@plt>
   3ecd0:	ldr	r3, [r0, #8]
   3ecd4:	mov	r8, r0
   3ecd8:	tst	r3, #1
   3ecdc:	beq	3ef80 <__b64_pton@@Base+0x2590>
   3ece0:	tst	r6, #1
   3ece4:	ldrne	r3, [r8, #8]
   3ece8:	orrne	r3, r3, #9437184	; 0x900000
   3ecec:	strne	r3, [r8, #8]
   3ecf0:	ldr	ip, [pc, #1344]	; 3f238 <__b64_pton@@Base+0x2848>
   3ecf4:	add	r3, sp, #1072	; 0x430
   3ecf8:	sub	r6, r3, #4
   3ecfc:	mov	r3, r6
   3ed00:	mov	r2, r5
   3ed04:	mov	r1, r4
   3ed08:	mov	r0, r7
   3ed0c:	str	ip, [sp]
   3ed10:	bl	14470 <__res_query@plt>
   3ed14:	subs	r3, r0, #0
   3ed18:	str	r3, [sp, #12]
   3ed1c:	bge	3ed70 <__b64_pton@@Base+0x2380>
   3ed20:	bl	147a0 <__h_errno_location@plt>
   3ed24:	ldr	r3, [r0]
   3ed28:	cmp	r3, #1
   3ed2c:	moveq	r4, #4
   3ed30:	beq	3ed48 <__b64_pton@@Base+0x2358>
   3ed34:	cmp	r3, #4
   3ed38:	moveq	r4, #5
   3ed3c:	movne	r4, #2
   3ed40:	b	3ed48 <__b64_pton@@Base+0x2358>
   3ed44:	mov	r4, #3
   3ed48:	add	r3, sp, #66560	; 0x10400
   3ed4c:	add	r3, r3, #44	; 0x2c
   3ed50:	ldr	r2, [r3]
   3ed54:	ldr	r3, [r9]
   3ed58:	mov	r0, r4
   3ed5c:	cmp	r2, r3
   3ed60:	bne	3f230 <__b64_pton@@Base+0x2840>
   3ed64:	add	sp, sp, #66560	; 0x10400
   3ed68:	add	sp, sp, #52	; 0x34
   3ed6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ed70:	mov	r1, #28
   3ed74:	mov	r0, #1
   3ed78:	bl	14314 <calloc@plt>
   3ed7c:	subs	r5, r0, #0
   3ed80:	beq	3ef8c <__b64_pton@@Base+0x259c>
   3ed84:	ldm	r6, {r0, r1, r2}
   3ed88:	add	r3, sp, #1072	; 0x430
   3ed8c:	add	r3, r3, #8
   3ed90:	str	r3, [sp, #36]	; 0x24
   3ed94:	stm	r5, {r0, r1, r2}
   3ed98:	ldrh	r3, [r5, #4]
   3ed9c:	ldrh	r0, [r5, #6]
   3eda0:	ldrh	r1, [r5, #8]
   3eda4:	rev16	r3, r3
   3eda8:	ldrh	r2, [r5, #10]
   3edac:	strh	r3, [r5, #4]
   3edb0:	uxth	r3, r3
   3edb4:	rev16	r0, r0
   3edb8:	rev16	r1, r1
   3edbc:	rev16	r2, r2
   3edc0:	cmp	r3, #0
   3edc4:	str	r3, [sp, #16]
   3edc8:	strh	r0, [r5, #6]
   3edcc:	strh	r1, [r5, #8]
   3edd0:	strh	r2, [r5, #10]
   3edd4:	beq	3efb4 <__b64_pton@@Base+0x25c4>
   3edd8:	mov	sl, #0
   3eddc:	add	r3, sp, #40	; 0x28
   3ede0:	str	r5, [sp, #28]
   3ede4:	mov	r7, sl
   3ede8:	mov	r8, #1
   3edec:	mov	r5, r3
   3edf0:	mov	r1, #12
   3edf4:	mov	r0, #1
   3edf8:	bl	14314 <calloc@plt>
   3edfc:	subs	r4, r0, #0
   3ee00:	beq	3f1d0 <__b64_pton@@Base+0x27e0>
   3ee04:	cmp	r7, #0
   3ee08:	ldr	r3, [pc, #1068]	; 3f23c <__b64_pton@@Base+0x284c>
   3ee0c:	ldr	r1, [sp, #12]
   3ee10:	moveq	r7, r4
   3ee14:	cmp	sl, #0
   3ee18:	strne	r4, [sl, #8]
   3ee1c:	ldr	r2, [sp, #36]	; 0x24
   3ee20:	str	r3, [sp]
   3ee24:	add	r1, r6, r1
   3ee28:	mov	r3, r5
   3ee2c:	mov	r0, r6
   3ee30:	bl	14494 <__dn_expand@plt>
   3ee34:	add	r3, sp, #48	; 0x30
   3ee38:	str	r3, [sp, #20]
   3ee3c:	subs	fp, r0, #0
   3ee40:	blt	3f1f8 <__b64_pton@@Base+0x2808>
   3ee44:	mov	r0, r5
   3ee48:	bl	14a70 <strdup@plt>
   3ee4c:	cmp	r0, #0
   3ee50:	str	r0, [r4]
   3ee54:	beq	3ef94 <__b64_pton@@Base+0x25a4>
   3ee58:	ldr	r3, [sp, #36]	; 0x24
   3ee5c:	mov	sl, r4
   3ee60:	add	fp, r3, fp
   3ee64:	mov	r0, fp
   3ee68:	str	fp, [sp, #36]	; 0x24
   3ee6c:	bl	141f4 <_getshort@plt>
   3ee70:	ldr	r3, [sp, #36]	; 0x24
   3ee74:	add	r3, r3, #2
   3ee78:	str	r3, [sp, #36]	; 0x24
   3ee7c:	strh	r0, [r4, #4]
   3ee80:	mov	r0, r3
   3ee84:	bl	141f4 <_getshort@plt>
   3ee88:	ldr	r3, [sp, #36]	; 0x24
   3ee8c:	mov	r1, #1
   3ee90:	add	r3, r3, #2
   3ee94:	str	r3, [sp, #36]	; 0x24
   3ee98:	strh	r0, [r4, #6]
   3ee9c:	mov	r0, r8
   3eea0:	bl	416ac <mkdtemp@@Base+0x22fc>
   3eea4:	ldr	r3, [sp, #16]
   3eea8:	cmp	r3, r0
   3eeac:	mov	r8, r0
   3eeb0:	bge	3edf0 <__b64_pton@@Base+0x2400>
   3eeb4:	ldr	r5, [sp, #28]
   3eeb8:	str	r7, [r5, #12]
   3eebc:	ldr	r3, [sp, #20]
   3eec0:	ldr	r1, [sp, #12]
   3eec4:	sub	r3, r3, #12
   3eec8:	mov	r2, r3
   3eecc:	str	r3, [sp, #16]
   3eed0:	mov	r0, r6
   3eed4:	ldrh	r3, [r5, #6]
   3eed8:	bl	3e998 <__b64_pton@@Base+0x1fa8>
   3eedc:	ldrh	r2, [r5, #6]
   3eee0:	cmp	r2, #0
   3eee4:	clz	r3, r0
   3eee8:	lsr	r3, r3, #5
   3eeec:	moveq	r3, #0
   3eef0:	cmp	r3, #0
   3eef4:	str	r0, [r5, #16]
   3eef8:	bne	3efb4 <__b64_pton@@Base+0x25c4>
   3eefc:	ldrh	r3, [r5, #8]
   3ef00:	ldr	r2, [sp, #16]
   3ef04:	ldr	r1, [sp, #12]
   3ef08:	mov	r0, r6
   3ef0c:	bl	3e998 <__b64_pton@@Base+0x1fa8>
   3ef10:	ldrh	r2, [r5, #8]
   3ef14:	cmp	r2, #0
   3ef18:	clz	r3, r0
   3ef1c:	lsr	r3, r3, #5
   3ef20:	moveq	r3, #0
   3ef24:	cmp	r3, #0
   3ef28:	str	r0, [r5, #20]
   3ef2c:	bne	3efb4 <__b64_pton@@Base+0x25c4>
   3ef30:	ldr	r2, [sp, #16]
   3ef34:	ldrh	r3, [r5, #10]
   3ef38:	ldr	r1, [sp, #12]
   3ef3c:	mov	r0, r6
   3ef40:	bl	3e998 <__b64_pton@@Base+0x1fa8>
   3ef44:	ldrh	r2, [r5, #10]
   3ef48:	cmp	r2, #0
   3ef4c:	clz	r3, r0
   3ef50:	lsr	r3, r3, #5
   3ef54:	moveq	r3, #0
   3ef58:	cmp	r3, #0
   3ef5c:	str	r0, [r5, #24]
   3ef60:	bne	3efb4 <__b64_pton@@Base+0x25c4>
   3ef64:	ldrh	r4, [r5, #4]
   3ef68:	cmp	r4, #1
   3ef6c:	movne	r4, #2
   3ef70:	beq	3efc4 <__b64_pton@@Base+0x25d4>
   3ef74:	mov	r0, r5
   3ef78:	bl	3eb58 <__b64_pton@@Base+0x2168>
   3ef7c:	b	3ed48 <__b64_pton@@Base+0x2358>
   3ef80:	bl	14608 <__res_init@plt>
   3ef84:	cmn	r0, #1
   3ef88:	bne	3ece0 <__b64_pton@@Base+0x22f0>
   3ef8c:	mov	r4, #2
   3ef90:	b	3ed48 <__b64_pton@@Base+0x2358>
   3ef94:	ldr	r5, [sp, #28]
   3ef98:	mov	sl, r0
   3ef9c:	mov	r0, r7
   3efa0:	bl	3e928 <__b64_pton@@Base+0x1f38>
   3efa4:	ldrh	r3, [r5, #4]
   3efa8:	str	sl, [r5, #12]
   3efac:	cmp	r3, #0
   3efb0:	beq	3eebc <__b64_pton@@Base+0x24cc>
   3efb4:	mov	r0, r5
   3efb8:	bl	3eb58 <__b64_pton@@Base+0x2168>
   3efbc:	mov	r4, #2
   3efc0:	b	3ed48 <__b64_pton@@Base+0x2358>
   3efc4:	mov	r1, #36	; 0x24
   3efc8:	mov	r0, r4
   3efcc:	bl	14314 <calloc@plt>
   3efd0:	subs	r6, r0, #0
   3efd4:	beq	3ef74 <__b64_pton@@Base+0x2584>
   3efd8:	ldr	r3, [r5, #12]
   3efdc:	ldr	r4, [r5, #16]
   3efe0:	ldrb	r2, [r5, #3]
   3efe4:	ldrh	r8, [r3, #6]
   3efe8:	ldrh	r1, [r5, #6]
   3efec:	tst	r2, #32
   3eff0:	str	r8, [r6, #4]
   3eff4:	ldrh	r3, [r3, #4]
   3eff8:	str	r3, [r6, #8]
   3effc:	ldrh	r2, [r4, #8]
   3f000:	str	r1, [r6, #16]
   3f004:	str	r3, [sp, #12]
   3f008:	str	r2, [r6, #12]
   3f00c:	ldrne	r2, [r6]
   3f010:	orrne	r2, r2, #1
   3f014:	strne	r2, [r6]
   3f018:	ldr	r0, [r4]
   3f01c:	bl	14a70 <strdup@plt>
   3f020:	cmp	r0, #0
   3f024:	str	r0, [r6, #24]
   3f028:	beq	3f098 <__b64_pton@@Base+0x26a8>
   3f02c:	ldr	r3, [sp, #12]
   3f030:	mov	fp, #0
   3f034:	mov	r7, r4
   3f038:	mov	r0, fp
   3f03c:	mov	sl, r5
   3f040:	mov	fp, r8
   3f044:	mov	r5, r4
   3f048:	mov	r4, r3
   3f04c:	b	3f05c <__b64_pton@@Base+0x266c>
   3f050:	ldr	r7, [r7, #16]
   3f054:	cmp	r7, #0
   3f058:	beq	3f0a8 <__b64_pton@@Base+0x26b8>
   3f05c:	ldrh	r2, [r7, #6]
   3f060:	cmp	r2, r8
   3f064:	bne	3f050 <__b64_pton@@Base+0x2660>
   3f068:	ldrh	r2, [r7, #4]
   3f06c:	cmp	r2, r4
   3f070:	bne	3f050 <__b64_pton@@Base+0x2660>
   3f074:	mov	r1, #1
   3f078:	bl	416ac <mkdtemp@@Base+0x22fc>
   3f07c:	b	3f050 <__b64_pton@@Base+0x2660>
   3f080:	mov	r0, r7
   3f084:	mov	r1, #8
   3f088:	bl	14314 <calloc@plt>
   3f08c:	cmp	r0, #0
   3f090:	str	r0, [r6, #32]
   3f094:	bne	3f138 <__b64_pton@@Base+0x2748>
   3f098:	mov	r0, r6
   3f09c:	bl	3eb8c <__b64_pton@@Base+0x219c>
   3f0a0:	mov	r4, #1
   3f0a4:	b	3ef74 <__b64_pton@@Base+0x2584>
   3f0a8:	mov	r4, r5
   3f0ac:	mov	r3, r4
   3f0b0:	mov	r5, sl
   3f0b4:	str	r0, [r6, #16]
   3f0b8:	mov	sl, fp
   3f0bc:	mov	fp, r0
   3f0c0:	mov	r0, r7
   3f0c4:	mov	r7, r5
   3f0c8:	mov	r5, r4
   3f0cc:	mov	r4, r8
   3f0d0:	mov	r8, r3
   3f0d4:	b	3f0e4 <__b64_pton@@Base+0x26f4>
   3f0d8:	ldr	r8, [r8, #16]
   3f0dc:	cmp	r8, #0
   3f0e0:	beq	3f108 <__b64_pton@@Base+0x2718>
   3f0e4:	ldrh	r3, [r8, #6]
   3f0e8:	cmp	r3, r4
   3f0ec:	bne	3f0d8 <__b64_pton@@Base+0x26e8>
   3f0f0:	ldrh	r3, [r8, #4]
   3f0f4:	cmp	r3, #46	; 0x2e
   3f0f8:	bne	3f0d8 <__b64_pton@@Base+0x26e8>
   3f0fc:	mov	r1, #1
   3f100:	bl	416ac <mkdtemp@@Base+0x22fc>
   3f104:	b	3f0d8 <__b64_pton@@Base+0x26e8>
   3f108:	str	r0, [r6, #20]
   3f10c:	mov	r4, r5
   3f110:	mov	r1, #8
   3f114:	mov	r5, r7
   3f118:	mov	r7, r0
   3f11c:	mov	r0, fp
   3f120:	bl	14314 <calloc@plt>
   3f124:	cmp	r0, #0
   3f128:	str	r0, [r6, #28]
   3f12c:	beq	3f098 <__b64_pton@@Base+0x26a8>
   3f130:	cmp	r7, #0
   3f134:	bne	3f080 <__b64_pton@@Base+0x2690>
   3f138:	mov	r8, #0
   3f13c:	mov	r7, r8
   3f140:	b	3f154 <__b64_pton@@Base+0x2764>
   3f144:	ldr	r4, [r4, #16]
   3f148:	cmp	r4, #0
   3f14c:	beq	3f21c <__b64_pton@@Base+0x282c>
   3f150:	ldr	sl, [r6, #4]
   3f154:	ldrh	r3, [r4, #6]
   3f158:	cmp	r3, sl
   3f15c:	bne	3f144 <__b64_pton@@Base+0x2754>
   3f160:	ldrh	r3, [r4, #4]
   3f164:	ldr	r2, [r6, #8]
   3f168:	cmp	r3, r2
   3f16c:	beq	3f1b8 <__b64_pton@@Base+0x27c8>
   3f170:	cmp	r3, #46	; 0x2e
   3f174:	bne	3f144 <__b64_pton@@Base+0x2754>
   3f178:	ldr	sl, [r6, #32]
   3f17c:	add	sl, sl, r8, lsl #3
   3f180:	add	r8, r8, #1
   3f184:	cmp	sl, #0
   3f188:	beq	3f144 <__b64_pton@@Base+0x2754>
   3f18c:	ldrh	r3, [r4, #10]
   3f190:	str	r3, [sl]
   3f194:	ldrh	r0, [r4, #10]
   3f198:	bl	14a7c <malloc@plt>
   3f19c:	cmp	r0, #0
   3f1a0:	str	r0, [sl, #4]
   3f1a4:	beq	3f098 <__b64_pton@@Base+0x26a8>
   3f1a8:	ldrh	r2, [r4, #10]
   3f1ac:	ldr	r1, [r4, #12]
   3f1b0:	bl	14788 <memcpy@plt>
   3f1b4:	b	3f144 <__b64_pton@@Base+0x2754>
   3f1b8:	ldr	sl, [r6, #28]
   3f1bc:	cmp	r3, #46	; 0x2e
   3f1c0:	add	sl, sl, r7, lsl #3
   3f1c4:	add	r7, r7, #1
   3f1c8:	bne	3f184 <__b64_pton@@Base+0x2794>
   3f1cc:	b	3f178 <__b64_pton@@Base+0x2788>
   3f1d0:	ldr	r5, [sp, #28]
   3f1d4:	mov	r0, r7
   3f1d8:	bl	3e928 <__b64_pton@@Base+0x1f38>
   3f1dc:	ldrh	r3, [r5, #4]
   3f1e0:	str	r4, [r5, #12]
   3f1e4:	cmp	r3, #0
   3f1e8:	addeq	r3, sp, #48	; 0x30
   3f1ec:	streq	r3, [sp, #20]
   3f1f0:	bne	3efb4 <__b64_pton@@Base+0x25c4>
   3f1f4:	b	3eebc <__b64_pton@@Base+0x24cc>
   3f1f8:	ldr	r5, [sp, #28]
   3f1fc:	mov	r0, r7
   3f200:	bl	3e928 <__b64_pton@@Base+0x1f38>
   3f204:	ldrh	r3, [r5, #4]
   3f208:	mov	r2, #0
   3f20c:	str	r2, [r5, #12]
   3f210:	cmp	r3, r2
   3f214:	bne	3efb4 <__b64_pton@@Base+0x25c4>
   3f218:	b	3eebc <__b64_pton@@Base+0x24cc>
   3f21c:	mov	r0, r5
   3f220:	bl	3eb58 <__b64_pton@@Base+0x2168>
   3f224:	ldr	r3, [sp, #24]
   3f228:	str	r6, [r3]
   3f22c:	b	3ed48 <__b64_pton@@Base+0x2358>
   3f230:	bl	14aac <__stack_chk_fail@plt>
   3f234:	andeq	r4, r7, r0, asr #19
   3f238:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   3f23c:	andeq	r0, r0, r1, lsl #8
   3f240:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f244:	mov	r5, r1
   3f248:	mov	r9, r2
   3f24c:	mov	sl, r0
   3f250:	bl	14710 <strlen@plt>
   3f254:	cmp	r0, #0
   3f258:	lsrne	r3, r5, #31
   3f25c:	moveq	r3, #1
   3f260:	cmp	r3, #0
   3f264:	bne	3f380 <__b64_pton@@Base+0x2990>
   3f268:	cmp	r5, r0
   3f26c:	bcs	3f380 <__b64_pton@@Base+0x2990>
   3f270:	sub	r0, r0, r5
   3f274:	add	r5, sl, r0
   3f278:	cmp	sl, r5
   3f27c:	bcs	3f374 <__b64_pton@@Base+0x2984>
   3f280:	ldrb	r3, [r5, #-1]
   3f284:	cmp	r3, #88	; 0x58
   3f288:	bne	3f374 <__b64_pton@@Base+0x2984>
   3f28c:	ldr	r1, [pc, #256]	; 3f394 <__b64_pton@@Base+0x29a4>
   3f290:	sub	r3, r5, #1
   3f294:	mov	r7, #1
   3f298:	b	3f2ac <__b64_pton@@Base+0x28bc>
   3f29c:	ldrb	r2, [r3, #-1]
   3f2a0:	sub	r3, r3, #1
   3f2a4:	cmp	r2, #88	; 0x58
   3f2a8:	bne	3f2c4 <__b64_pton@@Base+0x28d4>
   3f2ac:	rsb	r2, r7, r7, lsl #5
   3f2b0:	cmp	r7, r1
   3f2b4:	lslls	r7, r2, #1
   3f2b8:	cmp	r3, sl
   3f2bc:	mov	r8, r3
   3f2c0:	bne	3f29c <__b64_pton@@Base+0x28ac>
   3f2c4:	lsl	r7, r7, #1
   3f2c8:	ldr	r6, [pc, #200]	; 3f398 <__b64_pton@@Base+0x29a8>
   3f2cc:	cmp	r5, r8
   3f2d0:	movne	r4, r8
   3f2d4:	beq	3f2f0 <__b64_pton@@Base+0x2900>
   3f2d8:	mov	r0, #62	; 0x3e
   3f2dc:	bl	3c528 <error@@Base+0xeb98>
   3f2e0:	ldrb	r3, [r6, r0]
   3f2e4:	strb	r3, [r4], #1
   3f2e8:	cmp	r5, r4
   3f2ec:	bne	3f2d8 <__b64_pton@@Base+0x28e8>
   3f2f0:	cmp	r9, #2
   3f2f4:	beq	3f344 <__b64_pton@@Base+0x2954>
   3f2f8:	mov	r2, #384	; 0x180
   3f2fc:	mov	r1, #194	; 0xc2
   3f300:	mov	r0, sl
   3f304:	bl	148b4 <open64@plt>
   3f308:	cmn	r0, #1
   3f30c:	mov	r3, r0
   3f310:	bne	3f33c <__b64_pton@@Base+0x294c>
   3f314:	bl	14f14 <__errno_location@plt>
   3f318:	ldr	r3, [r0]
   3f31c:	cmp	r3, #17
   3f320:	bne	3f368 <__b64_pton@@Base+0x2978>
   3f324:	subs	r7, r7, #1
   3f328:	bne	3f2cc <__b64_pton@@Base+0x28dc>
   3f32c:	bl	14f14 <__errno_location@plt>
   3f330:	mvn	r3, #0
   3f334:	mov	r2, #17
   3f338:	str	r2, [r0]
   3f33c:	mov	r0, r3
   3f340:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f344:	mov	r1, #448	; 0x1c0
   3f348:	mov	r0, sl
   3f34c:	bl	140d4 <mkdir@plt>
   3f350:	subs	r3, r0, #0
   3f354:	beq	3f33c <__b64_pton@@Base+0x294c>
   3f358:	bl	14f14 <__errno_location@plt>
   3f35c:	ldr	r3, [r0]
   3f360:	cmp	r3, #17
   3f364:	beq	3f324 <__b64_pton@@Base+0x2934>
   3f368:	mvn	r3, #0
   3f36c:	mov	r0, r3
   3f370:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f374:	mov	r8, r5
   3f378:	mov	r7, #2
   3f37c:	b	3f2c8 <__b64_pton@@Base+0x28d8>
   3f380:	bl	14f14 <__errno_location@plt>
   3f384:	mov	r2, #22
   3f388:	mvn	r3, #0
   3f38c:	str	r2, [r0]
   3f390:	b	3f33c <__b64_pton@@Base+0x294c>
   3f394:	andseq	r8, r0, #32, 8	; 0x20000000
   3f398:	muleq	r6, r8, r8

0003f39c <mkstemp64@@Base>:
   3f39c:	mov	r2, #1
   3f3a0:	mov	r1, #0
   3f3a4:	b	3f240 <__b64_pton@@Base+0x2850>

0003f3a8 <mkstemps64@@Base>:
   3f3a8:	mov	r2, #1
   3f3ac:	b	3f240 <__b64_pton@@Base+0x2850>

0003f3b0 <mkdtemp@@Base>:
   3f3b0:	push	{r4, lr}
   3f3b4:	mov	r2, #2
   3f3b8:	mov	r1, #0
   3f3bc:	mov	r4, r0
   3f3c0:	bl	3f240 <__b64_pton@@Base+0x2850>
   3f3c4:	cmp	r0, #0
   3f3c8:	moveq	r0, r4
   3f3cc:	movne	r0, #0
   3f3d0:	pop	{r4, pc}
   3f3d4:	ldr	r3, [pc, #8]	; 3f3e4 <mkdtemp@@Base+0x34>
   3f3d8:	mov	r2, #1
   3f3dc:	str	r2, [r3, r0, lsl #2]
   3f3e0:	bx	lr
   3f3e4:	andeq	r5, r7, r4, lsl fp
   3f3e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f3ec:	sub	sp, sp, #1600	; 0x640
   3f3f0:	sub	sp, sp, #4
   3f3f4:	mov	r4, r2
   3f3f8:	str	r2, [sp, #56]	; 0x38
   3f3fc:	ldr	r2, [pc, #1572]	; 3fa28 <mkdtemp@@Base+0x678>
   3f400:	str	r0, [sp, #64]	; 0x40
   3f404:	str	r1, [sp, #52]	; 0x34
   3f408:	ldr	r2, [r2]
   3f40c:	str	r3, [sp, #4]
   3f410:	str	r2, [sp, #1596]	; 0x63c
   3f414:	bl	14f14 <__errno_location@plt>
   3f418:	cmp	r4, #0
   3f41c:	str	r0, [sp, #44]	; 0x2c
   3f420:	beq	3fa10 <mkdtemp@@Base+0x660>
   3f424:	ldr	r3, [sp, #4]
   3f428:	ldr	r9, [pc, #1532]	; 3fa2c <mkdtemp@@Base+0x67c>
   3f42c:	and	r3, r3, #32
   3f430:	str	r3, [sp]
   3f434:	mov	r0, #0
   3f438:	mov	r4, r0
   3f43c:	str	r4, [r9, r0, lsl #2]
   3f440:	mov	r1, #1
   3f444:	bl	416ac <mkdtemp@@Base+0x22fc>
   3f448:	cmp	r0, #65	; 0x41
   3f44c:	bne	3f43c <mkdtemp@@Base+0x8c>
   3f450:	ldr	r3, [sp]
   3f454:	cmp	r3, #0
   3f458:	beq	3f770 <mkdtemp@@Base+0x3c0>
   3f45c:	ldr	r3, [sp, #4]
   3f460:	ands	r4, r3, #2
   3f464:	bne	3f9fc <mkdtemp@@Base+0x64c>
   3f468:	add	sl, sp, #136	; 0x88
   3f46c:	mov	r3, #2
   3f470:	str	r3, [sp, #40]	; 0x28
   3f474:	add	r7, sp, #76	; 0x4c
   3f478:	mov	r2, #60	; 0x3c
   3f47c:	mov	r1, #0
   3f480:	mov	r0, r7
   3f484:	bl	14368 <memset@plt>
   3f488:	mov	r5, #8
   3f48c:	mov	r2, #60	; 0x3c
   3f490:	mov	r1, #0
   3f494:	mov	r0, sl
   3f498:	add	r6, sp, #336	; 0x150
   3f49c:	str	r5, [sp, #88]	; 0x58
   3f4a0:	bl	14368 <memset@plt>
   3f4a4:	str	r5, [sp, #148]	; 0x94
   3f4a8:	add	r0, sp, #200	; 0xc8
   3f4ac:	add	r5, sp, #616	; 0x268
   3f4b0:	str	r6, [sp, #24]
   3f4b4:	str	r5, [sp, #16]
   3f4b8:	bl	1408c <sigemptyset@plt>
   3f4bc:	ldr	ip, [pc, #1388]	; 3fa30 <mkdtemp@@Base+0x680>
   3f4c0:	mov	r3, #0
   3f4c4:	mov	r2, r6
   3f4c8:	add	r1, sp, #196	; 0xc4
   3f4cc:	add	r6, sp, #476	; 0x1dc
   3f4d0:	mov	r0, #14
   3f4d4:	str	r3, [sp, #328]	; 0x148
   3f4d8:	str	ip, [sp, #196]	; 0xc4
   3f4dc:	str	r6, [sp, #20]
   3f4e0:	bl	14ab8 <sigaction@plt>
   3f4e4:	mov	r2, r5
   3f4e8:	add	r1, sp, #196	; 0xc4
   3f4ec:	mov	r0, #1
   3f4f0:	bl	14ab8 <sigaction@plt>
   3f4f4:	add	r5, sp, #1456	; 0x5b0
   3f4f8:	mov	r2, r6
   3f4fc:	add	r1, sp, #196	; 0xc4
   3f500:	mov	r0, #2
   3f504:	add	r6, sp, #756	; 0x2f4
   3f508:	str	r5, [sp, #28]
   3f50c:	bl	14ab8 <sigaction@plt>
   3f510:	mov	r2, r5
   3f514:	add	r1, sp, #196	; 0xc4
   3f518:	mov	r0, #13
   3f51c:	add	r5, sp, #896	; 0x380
   3f520:	str	r6, [sp, #12]
   3f524:	bl	14ab8 <sigaction@plt>
   3f528:	mov	r2, r6
   3f52c:	add	r1, sp, #196	; 0xc4
   3f530:	mov	r0, #3
   3f534:	add	r6, sp, #1024	; 0x400
   3f538:	str	r5, [sp, #8]
   3f53c:	add	r6, r6, #12
   3f540:	bl	14ab8 <sigaction@plt>
   3f544:	mov	r2, r5
   3f548:	add	r1, sp, #196	; 0xc4
   3f54c:	mov	r0, #15
   3f550:	add	r5, sp, #1168	; 0x490
   3f554:	add	r5, r5, #8
   3f558:	str	r6, [sp, #36]	; 0x24
   3f55c:	add	fp, sp, #1312	; 0x520
   3f560:	bl	14ab8 <sigaction@plt>
   3f564:	add	r1, sp, #196	; 0xc4
   3f568:	mov	r2, r6
   3f56c:	mov	r0, #20
   3f570:	str	r5, [sp, #32]
   3f574:	add	fp, fp, #4
   3f578:	bl	14ab8 <sigaction@plt>
   3f57c:	add	r1, sp, #196	; 0xc4
   3f580:	mov	r2, r5
   3f584:	mov	r0, #21
   3f588:	bl	14ab8 <sigaction@plt>
   3f58c:	add	r1, sp, #196	; 0xc4
   3f590:	mov	r2, fp
   3f594:	mov	r0, #22
   3f598:	bl	14ab8 <sigaction@plt>
   3f59c:	ldr	r3, [sp]
   3f5a0:	cmp	r3, #0
   3f5a4:	beq	3f920 <mkdtemp@@Base+0x570>
   3f5a8:	ldr	r3, [sp, #56]	; 0x38
   3f5ac:	ldr	r6, [sp, #52]	; 0x34
   3f5b0:	sub	r5, r3, #1
   3f5b4:	ldr	r3, [sp, #4]
   3f5b8:	add	r5, r6, r5
   3f5bc:	and	r2, r3, #16
   3f5c0:	and	r3, r3, #4
   3f5c4:	str	r2, [sp, #48]	; 0x30
   3f5c8:	str	r3, [sp, #60]	; 0x3c
   3f5cc:	b	3f5d8 <mkdtemp@@Base+0x228>
   3f5d0:	cmp	r6, r5
   3f5d4:	bcc	3f940 <mkdtemp@@Base+0x590>
   3f5d8:	mov	r2, #1
   3f5dc:	add	r1, sp, #75	; 0x4b
   3f5e0:	mov	r0, r4
   3f5e4:	bl	14560 <read@plt>
   3f5e8:	cmp	r0, #1
   3f5ec:	bne	3f600 <mkdtemp@@Base+0x250>
   3f5f0:	ldrb	r8, [sp, #75]	; 0x4b
   3f5f4:	cmp	r8, #10
   3f5f8:	cmpne	r8, #13
   3f5fc:	bne	3f5d0 <mkdtemp@@Base+0x220>
   3f600:	mov	r3, #0
   3f604:	strb	r3, [r6]
   3f608:	ldr	r2, [sp, #88]	; 0x58
   3f60c:	ldr	r3, [sp, #44]	; 0x2c
   3f610:	tst	r2, #8
   3f614:	mov	r8, r0
   3f618:	ldr	r6, [r3]
   3f61c:	beq	3f7a0 <mkdtemp@@Base+0x3f0>
   3f620:	mov	r0, r7
   3f624:	mov	r2, #60	; 0x3c
   3f628:	mov	r1, sl
   3f62c:	bl	14170 <memcmp@plt>
   3f630:	cmp	r0, #0
   3f634:	bne	3f9b4 <mkdtemp@@Base+0x604>
   3f638:	ldr	r1, [sp, #24]
   3f63c:	mov	r2, #0
   3f640:	mov	r0, #14
   3f644:	bl	14ab8 <sigaction@plt>
   3f648:	ldr	r1, [sp, #16]
   3f64c:	mov	r2, #0
   3f650:	mov	r0, #1
   3f654:	bl	14ab8 <sigaction@plt>
   3f658:	ldr	r1, [sp, #20]
   3f65c:	mov	r2, #0
   3f660:	mov	r0, #2
   3f664:	bl	14ab8 <sigaction@plt>
   3f668:	ldr	r1, [sp, #12]
   3f66c:	mov	r2, #0
   3f670:	mov	r0, #3
   3f674:	bl	14ab8 <sigaction@plt>
   3f678:	ldr	r1, [sp, #28]
   3f67c:	mov	r2, #0
   3f680:	mov	r0, #13
   3f684:	bl	14ab8 <sigaction@plt>
   3f688:	ldr	r1, [sp, #8]
   3f68c:	mov	r2, #0
   3f690:	mov	r0, #15
   3f694:	bl	14ab8 <sigaction@plt>
   3f698:	ldr	r1, [sp, #36]	; 0x24
   3f69c:	mov	r2, #0
   3f6a0:	mov	r0, #20
   3f6a4:	bl	14ab8 <sigaction@plt>
   3f6a8:	ldr	r1, [sp, #32]
   3f6ac:	mov	r2, #0
   3f6b0:	mov	r0, #21
   3f6b4:	bl	14ab8 <sigaction@plt>
   3f6b8:	mov	r1, fp
   3f6bc:	mov	r2, #0
   3f6c0:	mov	r0, #22
   3f6c4:	bl	14ab8 <sigaction@plt>
   3f6c8:	cmp	r4, #0
   3f6cc:	bne	3f7b4 <mkdtemp@@Base+0x404>
   3f6d0:	mov	r5, #0
   3f6d4:	mov	r4, r5
   3f6d8:	b	3f6f4 <mkdtemp@@Base+0x344>
   3f6dc:	mov	r0, r5
   3f6e0:	mov	r1, #1
   3f6e4:	bl	416ac <mkdtemp@@Base+0x22fc>
   3f6e8:	cmp	r0, #65	; 0x41
   3f6ec:	mov	r5, r0
   3f6f0:	beq	3f730 <mkdtemp@@Base+0x380>
   3f6f4:	ldr	r3, [r9, r5, lsl #2]
   3f6f8:	cmp	r3, #0
   3f6fc:	beq	3f6dc <mkdtemp@@Base+0x32c>
   3f700:	bl	14c2c <getpid@plt>
   3f704:	mov	r1, r5
   3f708:	bl	14ddc <kill@plt>
   3f70c:	sub	r3, r5, #20
   3f710:	cmp	r3, #2
   3f714:	bhi	3f6dc <mkdtemp@@Base+0x32c>
   3f718:	mov	r0, r5
   3f71c:	mov	r1, #1
   3f720:	bl	416ac <mkdtemp@@Base+0x22fc>
   3f724:	mov	r4, #1
   3f728:	mov	r5, r0
   3f72c:	b	3f6f4 <mkdtemp@@Base+0x344>
   3f730:	cmp	r4, #0
   3f734:	bne	3f434 <mkdtemp@@Base+0x84>
   3f738:	cmp	r6, #0
   3f73c:	ldr	r0, [sp, #52]	; 0x34
   3f740:	ldrne	r3, [sp, #44]	; 0x2c
   3f744:	strne	r6, [r3]
   3f748:	cmn	r8, #1
   3f74c:	moveq	r0, #0
   3f750:	ldr	r3, [pc, #720]	; 3fa28 <mkdtemp@@Base+0x678>
   3f754:	ldr	r2, [sp, #1596]	; 0x63c
   3f758:	ldr	r3, [r3]
   3f75c:	cmp	r2, r3
   3f760:	bne	3fa24 <mkdtemp@@Base+0x674>
   3f764:	add	sp, sp, #1600	; 0x640
   3f768:	add	sp, sp, #4
   3f76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f770:	mov	r1, #2
   3f774:	ldr	r0, [pc, #696]	; 3fa34 <mkdtemp@@Base+0x684>
   3f778:	bl	148b4 <open64@plt>
   3f77c:	cmn	r0, #1
   3f780:	mov	r4, r0
   3f784:	beq	3f45c <mkdtemp@@Base+0xac>
   3f788:	cmp	r0, #0
   3f78c:	bne	3f7c0 <mkdtemp@@Base+0x410>
   3f790:	ldr	r3, [sp]
   3f794:	add	sl, sp, #136	; 0x88
   3f798:	str	r3, [sp, #40]	; 0x28
   3f79c:	b	3f474 <mkdtemp@@Base+0xc4>
   3f7a0:	ldr	r0, [sp, #40]	; 0x28
   3f7a4:	mov	r2, #1
   3f7a8:	ldr	r1, [pc, #648]	; 3fa38 <mkdtemp@@Base+0x688>
   3f7ac:	bl	1456c <write@plt>
   3f7b0:	b	3f620 <mkdtemp@@Base+0x270>
   3f7b4:	mov	r0, r4
   3f7b8:	bl	14980 <close@plt>
   3f7bc:	b	3f6d0 <mkdtemp@@Base+0x320>
   3f7c0:	add	sl, sp, #136	; 0x88
   3f7c4:	mov	r1, sl
   3f7c8:	bl	14620 <tcgetattr@plt>
   3f7cc:	cmp	r0, #0
   3f7d0:	bne	3f9f4 <mkdtemp@@Base+0x644>
   3f7d4:	mov	lr, sl
   3f7d8:	add	r7, sp, #76	; 0x4c
   3f7dc:	ldm	lr!, {r0, r1, r2, r3}
   3f7e0:	mov	ip, r7
   3f7e4:	ldr	r5, [sp, #4]
   3f7e8:	add	r6, sp, #616	; 0x268
   3f7ec:	stmia	ip!, {r0, r1, r2, r3}
   3f7f0:	tst	r5, #1
   3f7f4:	ldm	lr!, {r0, r1, r2, r3}
   3f7f8:	add	r5, sp, #336	; 0x150
   3f7fc:	add	fp, sp, #1312	; 0x520
   3f800:	add	fp, fp, #4
   3f804:	stmia	ip!, {r0, r1, r2, r3}
   3f808:	ldm	lr!, {r0, r1, r2, r3}
   3f80c:	stmia	ip!, {r0, r1, r2, r3}
   3f810:	ldm	lr, {r0, r1, r2}
   3f814:	ldreq	r3, [sp, #88]	; 0x58
   3f818:	stm	ip, {r0, r1, r2}
   3f81c:	biceq	r3, r3, #72	; 0x48
   3f820:	mov	r2, r7
   3f824:	mov	r1, #2
   3f828:	mov	r0, r4
   3f82c:	streq	r3, [sp, #88]	; 0x58
   3f830:	bl	14c08 <tcsetattr@plt>
   3f834:	add	r0, sp, #200	; 0xc8
   3f838:	str	r5, [sp, #24]
   3f83c:	bl	1408c <sigemptyset@plt>
   3f840:	ldr	ip, [pc, #488]	; 3fa30 <mkdtemp@@Base+0x680>
   3f844:	mov	r3, #0
   3f848:	mov	r2, r5
   3f84c:	add	r1, sp, #196	; 0xc4
   3f850:	add	r5, sp, #476	; 0x1dc
   3f854:	mov	r0, #14
   3f858:	str	ip, [sp, #196]	; 0xc4
   3f85c:	str	r3, [sp, #328]	; 0x148
   3f860:	str	r6, [sp, #16]
   3f864:	str	r5, [sp, #20]
   3f868:	bl	14ab8 <sigaction@plt>
   3f86c:	mov	r2, r6
   3f870:	add	r1, sp, #196	; 0xc4
   3f874:	mov	r0, #1
   3f878:	bl	14ab8 <sigaction@plt>
   3f87c:	add	r6, sp, #1456	; 0x5b0
   3f880:	mov	r2, r5
   3f884:	add	r1, sp, #196	; 0xc4
   3f888:	mov	r0, #2
   3f88c:	add	r5, sp, #756	; 0x2f4
   3f890:	str	r6, [sp, #28]
   3f894:	bl	14ab8 <sigaction@plt>
   3f898:	mov	r2, r6
   3f89c:	add	r1, sp, #196	; 0xc4
   3f8a0:	mov	r0, #13
   3f8a4:	add	r6, sp, #896	; 0x380
   3f8a8:	str	r5, [sp, #12]
   3f8ac:	bl	14ab8 <sigaction@plt>
   3f8b0:	mov	r2, r5
   3f8b4:	add	r1, sp, #196	; 0xc4
   3f8b8:	mov	r0, #3
   3f8bc:	add	r5, sp, #1024	; 0x400
   3f8c0:	str	r6, [sp, #8]
   3f8c4:	add	r5, r5, #12
   3f8c8:	bl	14ab8 <sigaction@plt>
   3f8cc:	mov	r2, r6
   3f8d0:	add	r1, sp, #196	; 0xc4
   3f8d4:	mov	r0, #15
   3f8d8:	add	r6, sp, #1168	; 0x490
   3f8dc:	add	r6, r6, #8
   3f8e0:	str	r5, [sp, #36]	; 0x24
   3f8e4:	bl	14ab8 <sigaction@plt>
   3f8e8:	add	r1, sp, #196	; 0xc4
   3f8ec:	mov	r2, r5
   3f8f0:	mov	r0, #20
   3f8f4:	str	r6, [sp, #32]
   3f8f8:	bl	14ab8 <sigaction@plt>
   3f8fc:	add	r1, sp, #196	; 0xc4
   3f900:	mov	r2, r6
   3f904:	mov	r0, #21
   3f908:	bl	14ab8 <sigaction@plt>
   3f90c:	add	r1, sp, #196	; 0xc4
   3f910:	mov	r2, fp
   3f914:	mov	r0, #22
   3f918:	bl	14ab8 <sigaction@plt>
   3f91c:	str	r4, [sp, #40]	; 0x28
   3f920:	ldr	r5, [sp, #64]	; 0x40
   3f924:	mov	r0, r5
   3f928:	bl	14710 <strlen@plt>
   3f92c:	mov	r1, r5
   3f930:	mov	r2, r0
   3f934:	ldr	r0, [sp, #40]	; 0x28
   3f938:	bl	1456c <write@plt>
   3f93c:	b	3f5a8 <mkdtemp@@Base+0x1f8>
   3f940:	ldr	r3, [sp, #48]	; 0x30
   3f944:	cmp	r3, #0
   3f948:	andne	r8, r8, #127	; 0x7f
   3f94c:	strbne	r8, [sp, #75]	; 0x4b
   3f950:	bl	14a28 <__ctype_b_loc@plt>
   3f954:	sxth	r3, r8
   3f958:	str	r3, [sp, #68]	; 0x44
   3f95c:	lsl	r2, r3, #1
   3f960:	ldr	r1, [r0]
   3f964:	ldrh	r2, [r1, r2]
   3f968:	tst	r2, #1024	; 0x400
   3f96c:	beq	3f9ac <mkdtemp@@Base+0x5fc>
   3f970:	ldr	r3, [sp, #60]	; 0x3c
   3f974:	cmp	r3, #0
   3f978:	beq	3f990 <mkdtemp@@Base+0x5e0>
   3f97c:	bl	147c4 <__ctype_tolower_loc@plt>
   3f980:	ldr	r3, [sp, #68]	; 0x44
   3f984:	ldr	r2, [r0]
   3f988:	ldrb	r8, [r2, r3, lsl #2]
   3f98c:	strb	r8, [sp, #75]	; 0x4b
   3f990:	ldr	r3, [sp, #4]
   3f994:	tst	r3, #8
   3f998:	beq	3f9ac <mkdtemp@@Base+0x5fc>
   3f99c:	bl	140b0 <__ctype_toupper_loc@plt>
   3f9a0:	ldr	r3, [r0]
   3f9a4:	ldrb	r8, [r3, r8, lsl #2]
   3f9a8:	strb	r8, [sp, #75]	; 0x4b
   3f9ac:	strb	r8, [r6], #1
   3f9b0:	b	3f5d8 <mkdtemp@@Base+0x228>
   3f9b4:	ldr	r5, [r9, #88]	; 0x58
   3f9b8:	ldr	r7, [sp, #44]	; 0x2c
   3f9bc:	mov	r2, sl
   3f9c0:	mov	r1, #2
   3f9c4:	mov	r0, r4
   3f9c8:	bl	14c08 <tcsetattr@plt>
   3f9cc:	cmn	r0, #1
   3f9d0:	bne	3f9ec <mkdtemp@@Base+0x63c>
   3f9d4:	ldr	r3, [r7]
   3f9d8:	cmp	r3, #4
   3f9dc:	bne	3f9ec <mkdtemp@@Base+0x63c>
   3f9e0:	ldr	r3, [r9, #88]	; 0x58
   3f9e4:	cmp	r3, #0
   3f9e8:	beq	3f9bc <mkdtemp@@Base+0x60c>
   3f9ec:	str	r5, [r9, #88]	; 0x58
   3f9f0:	b	3f638 <mkdtemp@@Base+0x288>
   3f9f4:	str	r4, [sp, #40]	; 0x28
   3f9f8:	b	3f474 <mkdtemp@@Base+0xc4>
   3f9fc:	ldr	r2, [sp, #44]	; 0x2c
   3fa00:	mov	r3, #25
   3fa04:	mov	r0, #0
   3fa08:	str	r3, [r2]
   3fa0c:	b	3f750 <mkdtemp@@Base+0x3a0>
   3fa10:	ldr	r2, [sp, #44]	; 0x2c
   3fa14:	mov	r3, #22
   3fa18:	ldr	r0, [sp, #56]	; 0x38
   3fa1c:	str	r3, [r2]
   3fa20:	b	3f750 <mkdtemp@@Base+0x3a0>
   3fa24:	bl	14aac <__stack_chk_fail@plt>
   3fa28:	andeq	r4, r7, r0, asr #19
   3fa2c:	andeq	r5, r7, r4, lsl fp
   3fa30:	ldrdeq	pc, [r3], -r4
   3fa34:	muleq	r4, r4, r0
   3fa38:	andeq	r2, r4, r4, asr sl
   3fa3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fa40:	sub	sp, sp, #12416	; 0x3080
   3fa44:	ldr	r3, [pc, #1224]	; 3ff14 <mkdtemp@@Base+0xb64>
   3fa48:	sub	sp, sp, #12
   3fa4c:	add	r2, sp, #12416	; 0x3080
   3fa50:	ldr	r3, [r3]
   3fa54:	add	r2, r2, #4
   3fa58:	ldrb	r5, [r0]
   3fa5c:	str	r3, [r2]
   3fa60:	mov	r7, r0
   3fa64:	mov	r6, r1
   3fa68:	bl	14f14 <__errno_location@plt>
   3fa6c:	cmp	r5, #0
   3fa70:	moveq	r3, #2
   3fa74:	moveq	r2, r0
   3fa78:	str	r0, [sp, #4]
   3fa7c:	streq	r3, [r2]
   3fa80:	beq	3fc80 <mkdtemp@@Base+0x8d0>
   3fa84:	ldr	r3, [sp, #4]
   3fa88:	cmp	r6, #0
   3fa8c:	ldr	r3, [r3]
   3fa90:	str	r3, [sp, #20]
   3fa94:	movne	r3, #0
   3fa98:	strne	r3, [sp, #12]
   3fa9c:	beq	3feac <mkdtemp@@Base+0xafc>
   3faa0:	cmp	r5, #47	; 0x2f
   3faa4:	beq	3fe44 <mkdtemp@@Base+0xa94>
   3faa8:	mov	r1, #4096	; 0x1000
   3faac:	mov	r0, r6
   3fab0:	bl	14b3c <getcwd@plt>
   3fab4:	subs	r5, r0, #0
   3fab8:	beq	3fe88 <mkdtemp@@Base+0xad8>
   3fabc:	add	r3, sp, #136	; 0x88
   3fac0:	mov	r0, r6
   3fac4:	str	r3, [sp, #8]
   3fac8:	bl	14710 <strlen@plt>
   3facc:	add	r9, sp, #132	; 0x84
   3fad0:	mov	r1, r7
   3fad4:	mov	r2, #4096	; 0x1000
   3fad8:	mov	r4, r0
   3fadc:	mov	r0, r9
   3fae0:	bl	40148 <mkdtemp@@Base+0xd98>
   3fae4:	cmp	r4, #4096	; 0x1000
   3fae8:	movcc	r3, #0
   3faec:	movcs	r3, #1
   3faf0:	mov	r5, r0
   3faf4:	ldr	r2, [pc, #1052]	; 3ff18 <mkdtemp@@Base+0xb68>
   3faf8:	cmp	r5, r2
   3fafc:	orrhi	r3, r3, #1
   3fb00:	cmp	r3, #0
   3fb04:	bne	3fc64 <mkdtemp@@Base+0x8b4>
   3fb08:	cmp	r5, #0
   3fb0c:	strne	r3, [sp, #16]
   3fb10:	strne	r2, [sp]
   3fb14:	bne	3fc14 <mkdtemp@@Base+0x864>
   3fb18:	b	3fe18 <mkdtemp@@Base+0xa68>
   3fb1c:	mov	r1, r9
   3fb20:	bl	41748 <mkdtemp@@Base+0x2398>
   3fb24:	ldr	r3, [sp]
   3fb28:	cmp	r0, r3
   3fb2c:	mov	r7, r0
   3fb30:	bgt	3fc64 <mkdtemp@@Base+0x8b4>
   3fb34:	add	r8, sp, #4224	; 0x1080
   3fb38:	add	r8, r8, #8
   3fb3c:	sub	sl, r8, #4
   3fb40:	mov	r2, r7
   3fb44:	mov	r3, #4096	; 0x1000
   3fb48:	mov	r1, r9
   3fb4c:	sub	r5, r5, r7
   3fb50:	mov	r0, sl
   3fb54:	add	r7, r8, r7
   3fb58:	bl	145fc <__memcpy_chk@plt>
   3fb5c:	mov	ip, #0
   3fb60:	add	r2, r5, #1
   3fb64:	mov	r3, #4096	; 0x1000
   3fb68:	add	r1, fp, #1
   3fb6c:	mov	r0, r9
   3fb70:	strb	ip, [r7, #-4]
   3fb74:	bl	14e18 <__memmove_chk@plt>
   3fb78:	add	r3, r6, r4
   3fb7c:	ldrb	r3, [r3, #-1]
   3fb80:	cmp	r3, #47	; 0x2f
   3fb84:	beq	3fbac <mkdtemp@@Base+0x7fc>
   3fb88:	ldr	r2, [sp]
   3fb8c:	add	r3, r4, #1
   3fb90:	cmp	r3, r2
   3fb94:	bhi	3fc64 <mkdtemp@@Base+0x8b4>
   3fb98:	mov	r2, #47	; 0x2f
   3fb9c:	strb	r2, [r6, r4]
   3fba0:	mov	r4, r3
   3fba4:	mov	r2, #0
   3fba8:	strb	r2, [r6, r3]
   3fbac:	ldrb	r3, [r8, #-4]
   3fbb0:	cmp	r3, #0
   3fbb4:	beq	3fc0c <mkdtemp@@Base+0x85c>
   3fbb8:	ldr	r1, [pc, #860]	; 3ff1c <mkdtemp@@Base+0xb6c>
   3fbbc:	mov	r0, sl
   3fbc0:	bl	14ee4 <strcmp@plt>
   3fbc4:	cmp	r0, #0
   3fbc8:	beq	3fc0c <mkdtemp@@Base+0x85c>
   3fbcc:	ldr	r1, [pc, #844]	; 3ff20 <mkdtemp@@Base+0xb70>
   3fbd0:	mov	r0, sl
   3fbd4:	bl	14ee4 <strcmp@plt>
   3fbd8:	subs	r7, r0, #0
   3fbdc:	bne	3fcac <mkdtemp@@Base+0x8fc>
   3fbe0:	cmp	r4, #1
   3fbe4:	bls	3fc0c <mkdtemp@@Base+0x85c>
   3fbe8:	add	r4, r6, r4
   3fbec:	mov	r1, #47	; 0x2f
   3fbf0:	strb	r7, [r4, #-1]
   3fbf4:	mov	r0, r6
   3fbf8:	bl	143ec <strrchr@plt>
   3fbfc:	mov	r1, r6
   3fc00:	strb	r7, [r0, #1]!
   3fc04:	bl	41748 <mkdtemp@@Base+0x2398>
   3fc08:	mov	r4, r0
   3fc0c:	cmp	r5, #0
   3fc10:	beq	3fe18 <mkdtemp@@Base+0xa68>
   3fc14:	mov	r1, #47	; 0x2f
   3fc18:	mov	r0, r9
   3fc1c:	bl	142b4 <strchr@plt>
   3fc20:	subs	fp, r0, #0
   3fc24:	bne	3fb1c <mkdtemp@@Base+0x76c>
   3fc28:	ldr	r3, [sp]
   3fc2c:	cmp	r5, r3
   3fc30:	bgt	3fc64 <mkdtemp@@Base+0x8b4>
   3fc34:	add	r8, sp, #4224	; 0x1080
   3fc38:	add	r8, r8, #8
   3fc3c:	sub	sl, r8, #4
   3fc40:	mov	r3, #4096	; 0x1000
   3fc44:	mov	r2, r5
   3fc48:	mov	r0, sl
   3fc4c:	mov	r1, r9
   3fc50:	bl	145fc <__memcpy_chk@plt>
   3fc54:	add	r3, r8, r5
   3fc58:	mov	r5, fp
   3fc5c:	strb	fp, [r3, #-4]
   3fc60:	b	3fb78 <mkdtemp@@Base+0x7c8>
   3fc64:	ldr	r2, [sp, #4]
   3fc68:	mov	r3, #36	; 0x24
   3fc6c:	str	r3, [r2]
   3fc70:	ldr	r3, [sp, #12]
   3fc74:	cmp	r3, #0
   3fc78:	bne	3fea0 <mkdtemp@@Base+0xaf0>
   3fc7c:	mov	r5, #0
   3fc80:	add	r3, sp, #12416	; 0x3080
   3fc84:	add	r3, r3, #4
   3fc88:	ldr	r2, [r3]
   3fc8c:	ldr	r3, [pc, #640]	; 3ff14 <mkdtemp@@Base+0xb64>
   3fc90:	mov	r0, r5
   3fc94:	ldr	r3, [r3]
   3fc98:	cmp	r2, r3
   3fc9c:	bne	3ff10 <mkdtemp@@Base+0xb60>
   3fca0:	add	sp, sp, #12416	; 0x3080
   3fca4:	add	sp, sp, #12
   3fca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fcac:	mov	r1, sl
   3fcb0:	mov	r2, #4096	; 0x1000
   3fcb4:	mov	r0, r6
   3fcb8:	bl	40080 <mkdtemp@@Base+0xcd0>
   3fcbc:	ldr	r3, [sp]
   3fcc0:	cmp	r0, r3
   3fcc4:	mov	r4, r0
   3fcc8:	bhi	3fc64 <mkdtemp@@Base+0x8b4>
   3fccc:	add	r2, sp, #24
   3fcd0:	mov	r1, r6
   3fcd4:	mov	r0, #3
   3fcd8:	bl	14cf8 <__lxstat64@plt>
   3fcdc:	subs	r7, r0, #0
   3fce0:	bne	3fed8 <mkdtemp@@Base+0xb28>
   3fce4:	ldr	r3, [sp, #8]
   3fce8:	ldr	r3, [r3, #-96]	; 0xffffffa0
   3fcec:	and	r3, r3, #61440	; 0xf000
   3fcf0:	cmp	r3, #40960	; 0xa000
   3fcf4:	bne	3fc0c <mkdtemp@@Base+0x85c>
   3fcf8:	ldr	r3, [sp, #16]
   3fcfc:	cmp	r3, #32
   3fd00:	add	r5, r3, #1
   3fd04:	bhi	3ff00 <mkdtemp@@Base+0xb50>
   3fd08:	add	r1, sp, #8320	; 0x2080
   3fd0c:	add	r1, r1, #4
   3fd10:	ldr	r2, [sp]
   3fd14:	mov	r0, r6
   3fd18:	bl	14ca4 <readlink@plt>
   3fd1c:	subs	r8, r0, #0
   3fd20:	blt	3fc70 <mkdtemp@@Base+0x8c0>
   3fd24:	add	r3, sp, #8320	; 0x2080
   3fd28:	add	r3, r3, #8
   3fd2c:	add	r3, r3, r8
   3fd30:	strb	r7, [r3, #-4]
   3fd34:	add	r3, sp, #8320	; 0x2080
   3fd38:	add	r3, r3, #4
   3fd3c:	ldrb	r3, [r3]
   3fd40:	cmp	r3, #47	; 0x2f
   3fd44:	strbeq	r7, [r6, #1]
   3fd48:	moveq	r4, #1
   3fd4c:	beq	3fd80 <mkdtemp@@Base+0x9d0>
   3fd50:	cmp	r4, #1
   3fd54:	bls	3fd80 <mkdtemp@@Base+0x9d0>
   3fd58:	add	r4, r6, r4
   3fd5c:	mov	r7, #0
   3fd60:	strb	r7, [r4, #-1]
   3fd64:	mov	r1, #47	; 0x2f
   3fd68:	mov	r0, r6
   3fd6c:	bl	143ec <strrchr@plt>
   3fd70:	mov	r1, r6
   3fd74:	strb	r7, [r0, #1]!
   3fd78:	bl	41748 <mkdtemp@@Base+0x2398>
   3fd7c:	mov	r4, r0
   3fd80:	cmp	fp, #0
   3fd84:	beq	3fdf4 <mkdtemp@@Base+0xa44>
   3fd88:	add	r3, sp, #8320	; 0x2080
   3fd8c:	add	r3, r3, #8
   3fd90:	add	r7, r3, r8
   3fd94:	ldrb	r3, [r7, #-5]
   3fd98:	cmp	r3, #47	; 0x2f
   3fd9c:	beq	3fdd4 <mkdtemp@@Base+0xa24>
   3fda0:	mov	r0, r8
   3fda4:	mov	r1, #1
   3fda8:	bl	416ac <mkdtemp@@Base+0x22fc>
   3fdac:	ldr	r3, [sp]
   3fdb0:	cmp	r0, r3
   3fdb4:	bgt	3fc64 <mkdtemp@@Base+0x8b4>
   3fdb8:	add	r3, sp, #8320	; 0x2080
   3fdbc:	add	r3, r3, #8
   3fdc0:	add	r0, r3, r0
   3fdc4:	mov	r2, #47	; 0x2f
   3fdc8:	mov	r3, #0
   3fdcc:	strb	r2, [r7, #-4]
   3fdd0:	strb	r3, [r0, #-4]
   3fdd4:	add	r0, sp, #8320	; 0x2080
   3fdd8:	mov	r2, #4096	; 0x1000
   3fddc:	mov	r1, r9
   3fde0:	add	r0, r0, #4
   3fde4:	bl	40080 <mkdtemp@@Base+0xcd0>
   3fde8:	ldr	r3, [sp]
   3fdec:	cmp	r0, r3
   3fdf0:	bhi	3fc64 <mkdtemp@@Base+0x8b4>
   3fdf4:	add	r1, sp, #8320	; 0x2080
   3fdf8:	add	r1, r1, #4
   3fdfc:	mov	r2, #4096	; 0x1000
   3fe00:	mov	r0, r9
   3fe04:	str	r5, [sp, #16]
   3fe08:	bl	40148 <mkdtemp@@Base+0xd98>
   3fe0c:	mov	r5, r0
   3fe10:	cmp	r5, #0
   3fe14:	bne	3fc14 <mkdtemp@@Base+0x864>
   3fe18:	cmp	r4, #1
   3fe1c:	bls	3fe3c <mkdtemp@@Base+0xa8c>
   3fe20:	sub	r4, r4, #1
   3fe24:	ldrb	r3, [r6, r4]
   3fe28:	cmp	r3, #47	; 0x2f
   3fe2c:	moveq	r3, #0
   3fe30:	strbeq	r3, [r6, r4]
   3fe34:	moveq	r5, r6
   3fe38:	beq	3fc80 <mkdtemp@@Base+0x8d0>
   3fe3c:	mov	r5, r6
   3fe40:	b	3fc80 <mkdtemp@@Base+0x8d0>
   3fe44:	mov	r4, #0
   3fe48:	strb	r5, [r6]
   3fe4c:	strb	r4, [r6, #1]
   3fe50:	ldrb	r3, [r7, #1]
   3fe54:	cmp	r3, r4
   3fe58:	beq	3fe3c <mkdtemp@@Base+0xa8c>
   3fe5c:	add	r9, sp, #132	; 0x84
   3fe60:	add	r3, sp, #136	; 0x88
   3fe64:	add	r1, r7, #1
   3fe68:	mov	r0, r9
   3fe6c:	mov	r2, #4096	; 0x1000
   3fe70:	str	r3, [sp, #8]
   3fe74:	bl	40148 <mkdtemp@@Base+0xd98>
   3fe78:	mov	r3, r4
   3fe7c:	mov	r4, #1
   3fe80:	mov	r5, r0
   3fe84:	b	3faf4 <mkdtemp@@Base+0x744>
   3fe88:	ldr	r3, [sp, #12]
   3fe8c:	mov	r0, r6
   3fe90:	cmp	r3, #0
   3fe94:	beq	3fec8 <mkdtemp@@Base+0xb18>
   3fe98:	bl	14548 <free@plt>
   3fe9c:	b	3fc80 <mkdtemp@@Base+0x8d0>
   3fea0:	mov	r0, r6
   3fea4:	bl	14548 <free@plt>
   3fea8:	b	3fc7c <mkdtemp@@Base+0x8cc>
   3feac:	mov	r0, #4096	; 0x1000
   3feb0:	bl	14a7c <malloc@plt>
   3feb4:	subs	r6, r0, #0
   3feb8:	movne	r3, #1
   3febc:	strne	r3, [sp, #12]
   3fec0:	bne	3faa0 <mkdtemp@@Base+0x6f0>
   3fec4:	b	3fc7c <mkdtemp@@Base+0x8cc>
   3fec8:	mov	r2, #4096	; 0x1000
   3fecc:	ldr	r1, [pc, #72]	; 3ff1c <mkdtemp@@Base+0xb6c>
   3fed0:	bl	40148 <mkdtemp@@Base+0xd98>
   3fed4:	b	3fc80 <mkdtemp@@Base+0x8d0>
   3fed8:	ldr	r3, [sp, #4]
   3fedc:	ldr	r3, [r3]
   3fee0:	cmp	r3, #2
   3fee4:	cmpeq	fp, #0
   3fee8:	bne	3fc70 <mkdtemp@@Base+0x8c0>
   3feec:	ldr	r3, [sp, #4]
   3fef0:	ldr	r2, [sp, #20]
   3fef4:	mov	r5, r6
   3fef8:	str	r2, [r3]
   3fefc:	b	3fc80 <mkdtemp@@Base+0x8d0>
   3ff00:	ldr	r2, [sp, #4]
   3ff04:	mov	r3, #40	; 0x28
   3ff08:	str	r3, [r2]
   3ff0c:	b	3fc70 <mkdtemp@@Base+0x8c0>
   3ff10:	bl	14aac <__stack_chk_fail@plt>
   3ff14:	andeq	r4, r7, r0, asr #19
   3ff18:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3ff1c:	andeq	r7, r4, r0, ror #7
   3ff20:	ldrdeq	r3, [r6], -r8
   3ff24:	push	{r4, r5, r6, r7, r8, lr}
   3ff28:	subs	r6, r0, #0
   3ff2c:	beq	4006c <mkdtemp@@Base+0xcbc>
   3ff30:	ldr	ip, [pc, #324]	; 4007c <mkdtemp@@Base+0xccc>
   3ff34:	cmp	r3, ip
   3ff38:	movls	r0, #0
   3ff3c:	movhi	r0, #1
   3ff40:	cmp	r2, ip
   3ff44:	movls	ip, r0
   3ff48:	orrhi	ip, r0, #1
   3ff4c:	cmp	r2, #0
   3ff50:	moveq	ip, #0
   3ff54:	cmp	ip, #0
   3ff58:	bne	40020 <mkdtemp@@Base+0xc70>
   3ff5c:	cmp	r1, #65536	; 0x10000
   3ff60:	orrcs	r0, r0, #1
   3ff64:	cmp	r1, #0
   3ff68:	moveq	r0, #0
   3ff6c:	cmp	r0, #0
   3ff70:	mul	r5, r3, r2
   3ff74:	bne	40040 <mkdtemp@@Base+0xc90>
   3ff78:	mul	r4, r1, r3
   3ff7c:	cmp	r5, r4
   3ff80:	bhi	3fff0 <mkdtemp@@Base+0xc40>
   3ff84:	sub	r7, r4, r5
   3ff88:	cmp	r7, r4, lsr #1
   3ff8c:	bcc	3ffcc <mkdtemp@@Base+0xc1c>
   3ff90:	mov	r0, r5
   3ff94:	bl	14a7c <malloc@plt>
   3ff98:	subs	r7, r0, #0
   3ff9c:	beq	40060 <mkdtemp@@Base+0xcb0>
   3ffa0:	mov	r2, r5
   3ffa4:	mov	r1, r6
   3ffa8:	bl	14788 <memcpy@plt>
   3ffac:	mov	r0, r6
   3ffb0:	mov	r1, r4
   3ffb4:	mvn	r2, #0
   3ffb8:	bl	1483c <__explicit_bzero_chk@plt>
   3ffbc:	mov	r0, r6
   3ffc0:	bl	14548 <free@plt>
   3ffc4:	mov	r0, r7
   3ffc8:	pop	{r4, r5, r6, r7, r8, pc}
   3ffcc:	bl	14f74 <getpagesize@plt>
   3ffd0:	cmp	r0, r7
   3ffd4:	bls	3ff90 <mkdtemp@@Base+0xbe0>
   3ffd8:	mov	r2, r7
   3ffdc:	add	r0, r6, r5
   3ffe0:	mov	r1, #0
   3ffe4:	mov	r7, r6
   3ffe8:	bl	14368 <memset@plt>
   3ffec:	b	3ffc4 <mkdtemp@@Base+0xc14>
   3fff0:	mov	r0, r5
   3fff4:	bl	14a7c <malloc@plt>
   3fff8:	subs	r7, r0, #0
   3fffc:	beq	40060 <mkdtemp@@Base+0xcb0>
   40000:	mov	r2, r4
   40004:	mov	r1, r6
   40008:	bl	14788 <memcpy@plt>
   4000c:	sub	r2, r5, r4
   40010:	mov	r1, #0
   40014:	add	r0, r7, r4
   40018:	bl	14368 <memset@plt>
   4001c:	b	3ffac <mkdtemp@@Base+0xbfc>
   40020:	umull	lr, ip, r2, r3
   40024:	cmp	ip, #0
   40028:	beq	3ff5c <mkdtemp@@Base+0xbac>
   4002c:	bl	14f14 <__errno_location@plt>
   40030:	mov	r3, #12
   40034:	mov	r7, #0
   40038:	str	r3, [r0]
   4003c:	b	3ffc4 <mkdtemp@@Base+0xc14>
   40040:	umull	r0, r2, r1, r3
   40044:	cmp	r2, #0
   40048:	beq	3ff78 <mkdtemp@@Base+0xbc8>
   4004c:	bl	14f14 <__errno_location@plt>
   40050:	mov	r3, #22
   40054:	mov	r7, #0
   40058:	str	r3, [r0]
   4005c:	b	3ffc4 <mkdtemp@@Base+0xc14>
   40060:	mov	r7, #0
   40064:	mov	r0, r7
   40068:	pop	{r4, r5, r6, r7, r8, pc}
   4006c:	mov	r1, r3
   40070:	mov	r0, r2
   40074:	pop	{r4, r5, r6, r7, r8, lr}
   40078:	b	14314 <calloc@plt>
   4007c:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   40080:	push	{r4, r5, r6, r7, r8, lr}
   40084:	subs	r5, r2, #0
   40088:	mov	r7, r1
   4008c:	beq	40128 <mkdtemp@@Base+0xd78>
   40090:	ldrb	r6, [r0]
   40094:	cmp	r6, #0
   40098:	beq	40140 <mkdtemp@@Base+0xd90>
   4009c:	add	r3, r0, #1
   400a0:	add	r1, r0, r5
   400a4:	b	400b8 <mkdtemp@@Base+0xd08>
   400a8:	ldrb	r2, [r3]
   400ac:	add	r3, r3, #1
   400b0:	cmp	r2, #0
   400b4:	beq	400c4 <mkdtemp@@Base+0xd14>
   400b8:	cmp	r1, r3
   400bc:	mov	r4, r3
   400c0:	bne	400a8 <mkdtemp@@Base+0xcf8>
   400c4:	mov	r1, r0
   400c8:	mov	r0, r4
   400cc:	bl	41748 <mkdtemp@@Base+0x2398>
   400d0:	subs	r5, r5, r0
   400d4:	mov	r6, r0
   400d8:	beq	4012c <mkdtemp@@Base+0xd7c>
   400dc:	ldrb	r2, [r7]
   400e0:	cmp	r2, #0
   400e4:	movne	r0, r7
   400e8:	beq	40118 <mkdtemp@@Base+0xd68>
   400ec:	mov	r3, r4
   400f0:	cmp	r5, #1
   400f4:	strbne	r2, [r3], #1
   400f8:	ldrb	r2, [r0, #1]!
   400fc:	subne	r5, r5, #1
   40100:	movne	r4, r3
   40104:	cmp	r2, #0
   40108:	bne	400ec <mkdtemp@@Base+0xd3c>
   4010c:	mov	r1, r7
   40110:	bl	41748 <mkdtemp@@Base+0x2398>
   40114:	add	r6, r6, r0
   40118:	mov	r3, #0
   4011c:	strb	r3, [r4]
   40120:	mov	r0, r6
   40124:	pop	{r4, r5, r6, r7, r8, pc}
   40128:	mov	r6, r5
   4012c:	mov	r0, r7
   40130:	bl	14710 <strlen@plt>
   40134:	add	r6, r6, r0
   40138:	mov	r0, r6
   4013c:	pop	{r4, r5, r6, r7, r8, pc}
   40140:	mov	r4, r0
   40144:	b	400dc <mkdtemp@@Base+0xd2c>
   40148:	cmp	r2, #0
   4014c:	push	{r4, lr}
   40150:	beq	401b0 <mkdtemp@@Base+0xe00>
   40154:	sub	r2, r2, #1
   40158:	mov	r3, r0
   4015c:	add	lr, r0, r2
   40160:	mov	ip, r1
   40164:	b	4017c <mkdtemp@@Base+0xdcc>
   40168:	ldrb	r2, [r0, #-1]
   4016c:	mov	ip, r0
   40170:	cmp	r2, #0
   40174:	strb	r2, [r3], #1
   40178:	beq	401a0 <mkdtemp@@Base+0xdf0>
   4017c:	cmp	lr, r3
   40180:	add	r0, ip, #1
   40184:	bne	40168 <mkdtemp@@Base+0xdb8>
   40188:	mov	r0, ip
   4018c:	mov	r3, #0
   40190:	strb	r3, [lr]
   40194:	ldrb	r3, [r0], #1
   40198:	cmp	r3, #0
   4019c:	bne	401b4 <mkdtemp@@Base+0xe04>
   401a0:	bl	41748 <mkdtemp@@Base+0x2398>
   401a4:	mvn	r1, #0
   401a8:	bl	416ac <mkdtemp@@Base+0x22fc>
   401ac:	pop	{r4, pc}
   401b0:	mov	r0, r1
   401b4:	ldrb	r3, [r0], #1
   401b8:	cmp	r3, #0
   401bc:	bne	401b4 <mkdtemp@@Base+0xe04>
   401c0:	b	401a0 <mkdtemp@@Base+0xdf0>
   401c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   401c8:	mov	r8, r2
   401cc:	ldr	lr, [pc, #360]	; 4033c <mkdtemp@@Base+0xf8c>
   401d0:	mov	r9, r3
   401d4:	mov	r7, r0
   401d8:	ldm	lr!, {r0, r1, r2, r3}
   401dc:	sub	sp, sp, #40	; 0x28
   401e0:	add	ip, sp, #4
   401e4:	ldr	r5, [pc, #340]	; 40340 <mkdtemp@@Base+0xf90>
   401e8:	stmia	ip!, {r0, r1, r2, r3}
   401ec:	ldm	lr, {r0, r1, r2, r3}
   401f0:	ldr	lr, [r5]
   401f4:	stm	ip, {r0, r1, r2, r3}
   401f8:	str	lr, [sp, #36]	; 0x24
   401fc:	bl	14f14 <__errno_location@plt>
   40200:	mov	r3, #0
   40204:	ldr	r6, [sp, #80]	; 0x50
   40208:	ldr	sl, [r0]
   4020c:	mov	r4, r0
   40210:	ldrd	r0, [sp, #72]	; 0x48
   40214:	str	sl, [sp, #8]
   40218:	str	r3, [r4]
   4021c:	cmp	r0, r8
   40220:	sbcs	r2, r1, r9
   40224:	bge	4026c <mkdtemp@@Base+0xebc>
   40228:	mov	r3, #1
   4022c:	add	r2, sp, #40	; 0x28
   40230:	add	r3, r2, r3, lsl #3
   40234:	cmp	r6, #0
   40238:	ldr	r2, [r3, #-32]	; 0xffffffe0
   4023c:	beq	402d8 <mkdtemp@@Base+0xf28>
   40240:	ldr	r3, [r3, #-36]	; 0xffffffdc
   40244:	mov	r0, #0
   40248:	mov	r1, #0
   4024c:	str	r3, [r6]
   40250:	str	r2, [r4]
   40254:	ldr	r2, [sp, #36]	; 0x24
   40258:	ldr	r3, [r5]
   4025c:	cmp	r2, r3
   40260:	bne	40338 <mkdtemp@@Base+0xf88>
   40264:	add	sp, sp, #40	; 0x28
   40268:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4026c:	mov	r2, #10
   40270:	mov	r1, sp
   40274:	mov	r0, r7
   40278:	bl	14464 <strtoll@plt>
   4027c:	ldr	r3, [sp]
   40280:	cmp	r3, r7
   40284:	beq	40228 <mkdtemp@@Base+0xe78>
   40288:	ldrb	r3, [r3]
   4028c:	cmp	r3, #0
   40290:	bne	40228 <mkdtemp@@Base+0xe78>
   40294:	cmp	r1, #-2147483648	; 0x80000000
   40298:	cmpeq	r0, #0
   4029c:	beq	402f0 <mkdtemp@@Base+0xf40>
   402a0:	cmp	r0, r8
   402a4:	sbcs	r3, r1, r9
   402a8:	blt	402e8 <mkdtemp@@Base+0xf38>
   402ac:	mvn	r3, #-2147483648	; 0x80000000
   402b0:	mvn	r2, #0
   402b4:	cmp	r1, r3
   402b8:	cmpeq	r0, r2
   402bc:	beq	40320 <mkdtemp@@Base+0xf70>
   402c0:	ldrd	r2, [sp, #72]	; 0x48
   402c4:	cmp	r2, r0
   402c8:	sbcs	r3, r3, r1
   402cc:	bge	40308 <mkdtemp@@Base+0xf58>
   402d0:	mov	r3, #3
   402d4:	b	4022c <mkdtemp@@Base+0xe7c>
   402d8:	str	r2, [r4]
   402dc:	mov	r0, #0
   402e0:	mov	r1, #0
   402e4:	b	40254 <mkdtemp@@Base+0xea4>
   402e8:	mov	r3, #2
   402ec:	b	4022c <mkdtemp@@Base+0xe7c>
   402f0:	ldr	r3, [r4]
   402f4:	cmp	r3, #34	; 0x22
   402f8:	beq	402e8 <mkdtemp@@Base+0xf38>
   402fc:	cmp	r9, r1
   40300:	cmpeq	r8, r0
   40304:	bne	402e8 <mkdtemp@@Base+0xf38>
   40308:	cmp	r6, #0
   4030c:	beq	40330 <mkdtemp@@Base+0xf80>
   40310:	ldr	r3, [sp, #4]
   40314:	str	r3, [r6]
   40318:	str	sl, [r4]
   4031c:	b	40254 <mkdtemp@@Base+0xea4>
   40320:	ldr	r3, [r4]
   40324:	cmp	r3, #34	; 0x22
   40328:	bne	402c0 <mkdtemp@@Base+0xf10>
   4032c:	b	402d0 <mkdtemp@@Base+0xf20>
   40330:	str	sl, [r4]
   40334:	b	40254 <mkdtemp@@Base+0xea4>
   40338:	bl	14aac <__stack_chk_fail@plt>
   4033c:	ldrdeq	r3, [r6], -ip
   40340:	andeq	r4, r7, r0, asr #19
   40344:	cmp	r2, #0
   40348:	beq	4037c <mkdtemp@@Base+0xfcc>
   4034c:	push	{lr}		; (str lr, [sp, #-4]!)
   40350:	add	lr, r0, r2
   40354:	mov	r2, #0
   40358:	ldrb	r3, [r0], #1
   4035c:	ldrb	ip, [r1], #1
   40360:	cmp	r0, lr
   40364:	eor	r3, r3, ip
   40368:	orr	r2, r2, r3
   4036c:	bne	40358 <mkdtemp@@Base+0xfa8>
   40370:	adds	r0, r2, #0
   40374:	movne	r0, #1
   40378:	pop	{pc}		; (ldr pc, [sp], #4)
   4037c:	mov	r0, r2
   40380:	bx	lr
   40384:	cmp	r1, #92	; 0x5c
   40388:	push	{r4, r5, r6, r7, r8, lr}
   4038c:	mov	r4, r1
   40390:	mov	r6, r0
   40394:	mov	r5, r2
   40398:	mov	r7, r3
   4039c:	beq	40624 <mkdtemp@@Base+0x1274>
   403a0:	tst	r2, #1024	; 0x400
   403a4:	bne	40438 <mkdtemp@@Base+0x1088>
   403a8:	cmp	r1, #255	; 0xff
   403ac:	bls	405ac <mkdtemp@@Base+0x11fc>
   403b0:	lsr	r2, r5, #2
   403b4:	eor	r2, r2, #1
   403b8:	cmp	r4, #32
   403bc:	movne	r2, #0
   403c0:	andeq	r2, r2, #1
   403c4:	cmp	r2, #0
   403c8:	bne	405f8 <mkdtemp@@Base+0x1248>
   403cc:	lsr	r2, r5, #3
   403d0:	eor	r2, r2, #1
   403d4:	cmp	r4, #9
   403d8:	movne	r2, #0
   403dc:	andeq	r2, r2, #1
   403e0:	cmp	r2, #0
   403e4:	bne	405f8 <mkdtemp@@Base+0x1248>
   403e8:	lsr	r2, r5, #4
   403ec:	eor	r2, r2, #1
   403f0:	cmp	r4, #10
   403f4:	movne	r2, #0
   403f8:	andeq	r2, r2, #1
   403fc:	cmp	r2, #0
   40400:	bne	405f8 <mkdtemp@@Base+0x1248>
   40404:	tst	r5, #32
   40408:	beq	40438 <mkdtemp@@Base+0x1088>
   4040c:	sub	r3, r4, #7
   40410:	cmp	r4, #13
   40414:	cmpne	r3, #1
   40418:	bls	405e0 <mkdtemp@@Base+0x1230>
   4041c:	bl	14a28 <__ctype_b_loc@plt>
   40420:	uxtb	r3, r4
   40424:	lsl	r3, r3, #1
   40428:	ldr	r2, [r0]
   4042c:	ldrsh	r3, [r2, r3]
   40430:	cmp	r3, #0
   40434:	blt	405e0 <mkdtemp@@Base+0x1230>
   40438:	tst	r5, #2
   4043c:	bne	404d4 <mkdtemp@@Base+0x1124>
   40440:	and	r7, r4, #127	; 0x7f
   40444:	cmp	r7, #32
   40448:	beq	40564 <mkdtemp@@Base+0x11b4>
   4044c:	tst	r5, #1
   40450:	bne	40564 <mkdtemp@@Base+0x11b4>
   40454:	tst	r5, #256	; 0x100
   40458:	beq	40474 <mkdtemp@@Base+0x10c4>
   4045c:	cmp	r4, #63	; 0x3f
   40460:	cmpne	r4, #42	; 0x2a
   40464:	beq	40564 <mkdtemp@@Base+0x11b4>
   40468:	cmp	r4, #35	; 0x23
   4046c:	cmpne	r4, #91	; 0x5b
   40470:	beq	40564 <mkdtemp@@Base+0x11b4>
   40474:	tst	r5, #64	; 0x40
   40478:	moveq	r3, #92	; 0x5c
   4047c:	strbeq	r3, [r6], #1
   40480:	tst	r4, #128	; 0x80
   40484:	movne	r3, #77	; 0x4d
   40488:	strbne	r3, [r6], #1
   4048c:	uxtbeq	r5, r4
   40490:	moveq	r7, r4
   40494:	movne	r5, r7
   40498:	bl	14a28 <__ctype_b_loc@plt>
   4049c:	lsl	r5, r5, #1
   404a0:	uxtb	r2, r7
   404a4:	add	r3, r6, #2
   404a8:	ldr	r1, [r0]
   404ac:	ldrh	r1, [r1, r5]
   404b0:	tst	r1, #2
   404b4:	beq	40634 <mkdtemp@@Base+0x1284>
   404b8:	cmp	r7, #127	; 0x7f
   404bc:	mov	r1, #94	; 0x5e
   404c0:	moveq	r2, #63	; 0x3f
   404c4:	addne	r2, r2, #64	; 0x40
   404c8:	strb	r1, [r6]
   404cc:	strb	r2, [r6, #1]
   404d0:	b	4059c <mkdtemp@@Base+0x11ec>
   404d4:	cmp	r4, #32
   404d8:	ldrls	pc, [pc, r4, lsl #2]
   404dc:	b	40440 <mkdtemp@@Base+0x1090>
   404e0:	andeq	r0, r4, ip, asr r6
   404e4:	andeq	r0, r4, r0, asr #8
   404e8:	andeq	r0, r4, r0, asr #8
   404ec:	andeq	r0, r4, r0, asr #8
   404f0:	andeq	r0, r4, r0, asr #8
   404f4:	andeq	r0, r4, r0, asr #8
   404f8:	andeq	r0, r4, r0, asr #8
   404fc:	andeq	r0, r4, ip, lsl #13
   40500:	andeq	r0, r4, r4, lsr #13
   40504:			; <UNDEFINED> instruction: 0x000406bc
   40508:	ldrdeq	r0, [r4], -r4
   4050c:	andeq	r0, r4, ip, ror #13
   40510:	andeq	r0, r4, r4, lsl #14
   40514:	andeq	r0, r4, ip, lsl r7
   40518:	andeq	r0, r4, r0, asr #8
   4051c:	andeq	r0, r4, r0, asr #8
   40520:	andeq	r0, r4, r0, asr #8
   40524:	andeq	r0, r4, r0, asr #8
   40528:	andeq	r0, r4, r0, asr #8
   4052c:	andeq	r0, r4, r0, asr #8
   40530:	andeq	r0, r4, r0, asr #8
   40534:	andeq	r0, r4, r0, asr #8
   40538:	andeq	r0, r4, r0, asr #8
   4053c:	andeq	r0, r4, r0, asr #8
   40540:	andeq	r0, r4, r0, asr #8
   40544:	andeq	r0, r4, r0, asr #8
   40548:	andeq	r0, r4, r0, asr #8
   4054c:	andeq	r0, r4, r0, asr #8
   40550:	andeq	r0, r4, r0, asr #8
   40554:	andeq	r0, r4, r0, asr #8
   40558:	andeq	r0, r4, r0, asr #8
   4055c:	andeq	r0, r4, r0, asr #8
   40560:	andeq	r0, r4, r4, asr #12
   40564:	uxtb	r4, r4
   40568:	and	r2, r4, #7
   4056c:	lsr	r3, r4, #3
   40570:	and	r3, r3, #7
   40574:	add	r3, r3, #48	; 0x30
   40578:	lsr	r4, r4, #6
   4057c:	strb	r3, [r6, #2]
   40580:	add	r3, r6, #4
   40584:	add	r4, r4, #48	; 0x30
   40588:	add	r2, r2, #48	; 0x30
   4058c:	mov	r1, #92	; 0x5c
   40590:	strb	r4, [r6, #1]
   40594:	strb	r2, [r6, #3]
   40598:	strb	r1, [r6]
   4059c:	mov	r2, #0
   405a0:	strb	r2, [r3]
   405a4:	mov	r0, r3
   405a8:	pop	{r4, r5, r6, r7, r8, pc}
   405ac:	tst	r1, #128	; 0x80
   405b0:	bne	403b0 <mkdtemp@@Base+0x1000>
   405b4:	cmp	r4, #42	; 0x2a
   405b8:	cmpne	r4, #63	; 0x3f
   405bc:	bne	40624 <mkdtemp@@Base+0x1274>
   405c0:	tst	r5, #256	; 0x100
   405c4:	bne	403b0 <mkdtemp@@Base+0x1000>
   405c8:	bl	14a28 <__ctype_b_loc@plt>
   405cc:	lsl	r3, r4, #1
   405d0:	ldr	r2, [r0]
   405d4:	ldrsh	r3, [r2, r3]
   405d8:	cmp	r3, #0
   405dc:	bge	403b0 <mkdtemp@@Base+0x1000>
   405e0:	cmp	r4, #34	; 0x22
   405e4:	bne	40610 <mkdtemp@@Base+0x1260>
   405e8:	tst	r5, #512	; 0x200
   405ec:	beq	405f8 <mkdtemp@@Base+0x1248>
   405f0:	mov	r3, #92	; 0x5c
   405f4:	strb	r3, [r6], #1
   405f8:	mov	r3, r6
   405fc:	mov	r2, #0
   40600:	strb	r4, [r3], #1
   40604:	strb	r2, [r6, #1]
   40608:	mov	r0, r3
   4060c:	pop	{r4, r5, r6, r7, r8, pc}
   40610:	cmp	r4, #92	; 0x5c
   40614:	bne	405f8 <mkdtemp@@Base+0x1248>
   40618:	tst	r5, #64	; 0x40
   4061c:	bne	405f8 <mkdtemp@@Base+0x1248>
   40620:	b	405f0 <mkdtemp@@Base+0x1240>
   40624:	cmp	r4, #91	; 0x5b
   40628:	cmpne	r4, #35	; 0x23
   4062c:	bne	405c8 <mkdtemp@@Base+0x1218>
   40630:	b	405c0 <mkdtemp@@Base+0x1210>
   40634:	mov	r1, #45	; 0x2d
   40638:	strb	r2, [r6, #1]
   4063c:	strb	r1, [r6]
   40640:	b	4059c <mkdtemp@@Base+0x11ec>
   40644:	mov	r3, r6
   40648:	mov	r1, #92	; 0x5c
   4064c:	mov	r2, #115	; 0x73
   40650:	strb	r1, [r3], #2
   40654:	strb	r2, [r6, #1]
   40658:	b	4059c <mkdtemp@@Base+0x11ec>
   4065c:	sub	r7, r7, #48	; 0x30
   40660:	mov	r3, #48	; 0x30
   40664:	uxtb	r7, r7
   40668:	cmp	r7, #7
   4066c:	mov	r2, #92	; 0x5c
   40670:	strb	r3, [r6, #1]
   40674:	strbls	r3, [r6, #2]
   40678:	strbls	r3, [r6, #3]
   4067c:	strb	r2, [r6]
   40680:	addhi	r3, r6, #2
   40684:	addls	r3, r6, #4
   40688:	b	4059c <mkdtemp@@Base+0x11ec>
   4068c:	mov	r3, r6
   40690:	mov	r1, #92	; 0x5c
   40694:	mov	r2, #97	; 0x61
   40698:	strb	r1, [r3], #2
   4069c:	strb	r2, [r6, #1]
   406a0:	b	4059c <mkdtemp@@Base+0x11ec>
   406a4:	mov	r3, r6
   406a8:	mov	r1, #92	; 0x5c
   406ac:	mov	r2, #98	; 0x62
   406b0:	strb	r1, [r3], #2
   406b4:	strb	r2, [r6, #1]
   406b8:	b	4059c <mkdtemp@@Base+0x11ec>
   406bc:	mov	r3, r6
   406c0:	mov	r1, #92	; 0x5c
   406c4:	mov	r2, #116	; 0x74
   406c8:	strb	r1, [r3], #2
   406cc:	strb	r2, [r6, #1]
   406d0:	b	4059c <mkdtemp@@Base+0x11ec>
   406d4:	mov	r3, r6
   406d8:	mov	r1, #92	; 0x5c
   406dc:	mov	r2, #110	; 0x6e
   406e0:	strb	r1, [r3], #2
   406e4:	strb	r2, [r6, #1]
   406e8:	b	4059c <mkdtemp@@Base+0x11ec>
   406ec:	mov	r3, r6
   406f0:	mov	r1, #92	; 0x5c
   406f4:	mov	r2, #118	; 0x76
   406f8:	strb	r1, [r3], #2
   406fc:	strb	r2, [r6, #1]
   40700:	b	4059c <mkdtemp@@Base+0x11ec>
   40704:	mov	r3, r6
   40708:	mov	r1, #92	; 0x5c
   4070c:	mov	r2, #102	; 0x66
   40710:	strb	r1, [r3], #2
   40714:	strb	r2, [r6, #1]
   40718:	b	4059c <mkdtemp@@Base+0x11ec>
   4071c:	mov	r3, r6
   40720:	mov	r1, #92	; 0x5c
   40724:	mov	r2, #114	; 0x72
   40728:	strb	r1, [r3], #2
   4072c:	strb	r2, [r6, #1]
   40730:	b	4059c <mkdtemp@@Base+0x11ec>
   40734:	push	{r4, r5, r6, r7, r8, lr}
   40738:	mov	r4, r1
   4073c:	ldrb	r1, [r1]
   40740:	mov	r7, r0
   40744:	cmp	r1, #0
   40748:	beq	40788 <mkdtemp@@Base+0x13d8>
   4074c:	mov	r6, r2
   40750:	mov	r5, r0
   40754:	ldrb	r3, [r4, #1]!
   40758:	mov	r0, r5
   4075c:	mov	r2, r6
   40760:	bl	40384 <mkdtemp@@Base+0xfd4>
   40764:	ldrb	r1, [r4]
   40768:	cmp	r1, #0
   4076c:	mov	r5, r0
   40770:	bne	40754 <mkdtemp@@Base+0x13a4>
   40774:	mov	r1, r7
   40778:	bl	41748 <mkdtemp@@Base+0x2398>
   4077c:	mov	r3, #0
   40780:	strb	r3, [r5]
   40784:	pop	{r4, r5, r6, r7, r8, pc}
   40788:	mov	r5, r0
   4078c:	mov	r0, r1
   40790:	b	4077c <mkdtemp@@Base+0x13cc>
   40794:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40798:	lsr	fp, r3, #2
   4079c:	mov	r7, r3
   407a0:	ldr	r3, [pc, #604]	; 40a04 <mkdtemp@@Base+0x1654>
   407a4:	sub	sp, sp, #36	; 0x24
   407a8:	sub	sl, r2, #1
   407ac:	ldr	r3, [r3]
   407b0:	eor	fp, fp, #1
   407b4:	mov	r6, r1
   407b8:	add	sl, r0, sl
   407bc:	mov	r4, r0
   407c0:	mov	r5, #0
   407c4:	str	r2, [sp, #12]
   407c8:	and	r2, fp, #1
   407cc:	str	r0, [sp, #8]
   407d0:	str	r2, [sp, #4]
   407d4:	str	r3, [sp, #28]
   407d8:	ldrb	r9, [r6]
   407dc:	mov	r8, r6
   407e0:	add	r6, r6, #1
   407e4:	cmp	r9, #0
   407e8:	cmpne	r4, sl
   407ec:	bcs	40960 <mkdtemp@@Base+0x15b0>
   407f0:	cmp	r9, #92	; 0x5c
   407f4:	beq	408e4 <mkdtemp@@Base+0x1534>
   407f8:	tst	r7, #1024	; 0x400
   407fc:	bne	40888 <mkdtemp@@Base+0x14d8>
   40800:	tst	r9, #128	; 0x80
   40804:	beq	408d0 <mkdtemp@@Base+0x1520>
   40808:	ldr	r3, [sp, #4]
   4080c:	cmp	r9, #32
   40810:	movne	r3, #0
   40814:	andeq	r3, r3, #1
   40818:	cmp	r3, #0
   4081c:	bne	40924 <mkdtemp@@Base+0x1574>
   40820:	lsr	r3, r7, #3
   40824:	eor	r3, r3, #1
   40828:	cmp	r9, #9
   4082c:	movne	r3, #0
   40830:	andeq	r3, r3, #1
   40834:	cmp	r3, #0
   40838:	bne	40924 <mkdtemp@@Base+0x1574>
   4083c:	lsr	r3, r7, #4
   40840:	eor	r3, r3, #1
   40844:	cmp	r9, #10
   40848:	movne	r3, #0
   4084c:	andeq	r3, r3, #1
   40850:	cmp	r3, #0
   40854:	bne	40924 <mkdtemp@@Base+0x1574>
   40858:	tst	r7, #32
   4085c:	beq	40888 <mkdtemp@@Base+0x14d8>
   40860:	sub	r3, r9, #7
   40864:	cmp	r9, #13
   40868:	cmpne	r3, #1
   4086c:	bls	408fc <mkdtemp@@Base+0x154c>
   40870:	bl	14a28 <__ctype_b_loc@plt>
   40874:	lsl	r3, r9, #1
   40878:	ldr	r2, [r0]
   4087c:	ldrsh	r3, [r2, r3]
   40880:	cmp	r3, #0
   40884:	blt	408fc <mkdtemp@@Base+0x154c>
   40888:	add	fp, sp, #20
   4088c:	mov	r1, r9
   40890:	ldrb	r3, [r6]
   40894:	mov	r2, r7
   40898:	mov	r0, fp
   4089c:	bl	40384 <mkdtemp@@Base+0xfd4>
   408a0:	mov	r1, fp
   408a4:	bl	41748 <mkdtemp@@Base+0x2398>
   408a8:	add	r9, r4, r0
   408ac:	cmp	r9, sl
   408b0:	mov	r5, r0
   408b4:	bhi	409a0 <mkdtemp@@Base+0x15f0>
   408b8:	mov	r0, r4
   408bc:	mov	r1, fp
   408c0:	mov	r2, r5
   408c4:	bl	14788 <memcpy@plt>
   408c8:	mov	r4, r9
   408cc:	b	407d8 <mkdtemp@@Base+0x1428>
   408d0:	cmp	r9, #42	; 0x2a
   408d4:	cmpne	r9, #63	; 0x3f
   408d8:	bne	4094c <mkdtemp@@Base+0x159c>
   408dc:	tst	r7, #256	; 0x100
   408e0:	bne	40808 <mkdtemp@@Base+0x1458>
   408e4:	bl	14a28 <__ctype_b_loc@plt>
   408e8:	lsl	r3, r9, #1
   408ec:	ldr	r2, [r0]
   408f0:	ldrsh	r3, [r2, r3]
   408f4:	cmp	r3, #0
   408f8:	bge	40808 <mkdtemp@@Base+0x1458>
   408fc:	cmp	r9, #34	; 0x22
   40900:	bne	40930 <mkdtemp@@Base+0x1580>
   40904:	tst	r7, #512	; 0x200
   40908:	beq	40924 <mkdtemp@@Base+0x1574>
   4090c:	add	r3, r4, #1
   40910:	cmp	r3, sl
   40914:	bcs	4095c <mkdtemp@@Base+0x15ac>
   40918:	mov	r2, #92	; 0x5c
   4091c:	strb	r2, [r4]
   40920:	mov	r4, r3
   40924:	mov	r5, #1
   40928:	strb	r9, [r4], #1
   4092c:	b	407d8 <mkdtemp@@Base+0x1428>
   40930:	cmp	r9, #92	; 0x5c
   40934:	bne	40924 <mkdtemp@@Base+0x1574>
   40938:	tst	r7, #64	; 0x40
   4093c:	beq	4090c <mkdtemp@@Base+0x155c>
   40940:	mov	r5, #1
   40944:	strb	r9, [r4], #1
   40948:	b	407d8 <mkdtemp@@Base+0x1428>
   4094c:	cmp	r9, #91	; 0x5b
   40950:	cmpne	r9, #35	; 0x23
   40954:	beq	408dc <mkdtemp@@Base+0x152c>
   40958:	b	408e4 <mkdtemp@@Base+0x1534>
   4095c:	mov	r5, #2
   40960:	ldr	r3, [sp, #12]
   40964:	add	fp, r4, r5
   40968:	cmp	r3, #0
   4096c:	bne	409ec <mkdtemp@@Base+0x163c>
   40970:	cmp	sl, fp
   40974:	bcc	409b0 <mkdtemp@@Base+0x1600>
   40978:	ldr	r1, [sp, #8]
   4097c:	mov	r0, r4
   40980:	bl	41748 <mkdtemp@@Base+0x2398>
   40984:	ldr	r3, [pc, #120]	; 40a04 <mkdtemp@@Base+0x1654>
   40988:	ldr	r2, [sp, #28]
   4098c:	ldr	r3, [r3]
   40990:	cmp	r2, r3
   40994:	bne	40a00 <mkdtemp@@Base+0x1650>
   40998:	add	sp, sp, #36	; 0x24
   4099c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   409a0:	ldr	r3, [sp, #12]
   409a4:	mov	fp, r9
   409a8:	cmp	r3, #0
   409ac:	bne	409ec <mkdtemp@@Base+0x163c>
   409b0:	ldrb	r1, [r8]
   409b4:	cmp	r1, #0
   409b8:	beq	40978 <mkdtemp@@Base+0x15c8>
   409bc:	add	r5, sp, #20
   409c0:	ldrb	r3, [r8, #1]!
   409c4:	mov	r2, r7
   409c8:	mov	r0, r5
   409cc:	bl	40384 <mkdtemp@@Base+0xfd4>
   409d0:	mov	r1, r5
   409d4:	bl	41748 <mkdtemp@@Base+0x2398>
   409d8:	ldrb	r1, [r8]
   409dc:	cmp	r1, #0
   409e0:	add	r4, r4, r0
   409e4:	bne	409c0 <mkdtemp@@Base+0x1610>
   409e8:	b	40978 <mkdtemp@@Base+0x15c8>
   409ec:	mov	r2, #0
   409f0:	cmp	sl, fp
   409f4:	strb	r2, [r4]
   409f8:	bcs	40978 <mkdtemp@@Base+0x15c8>
   409fc:	b	409b0 <mkdtemp@@Base+0x1600>
   40a00:	bl	14aac <__stack_chk_fail@plt>
   40a04:	andeq	r4, r7, r0, asr #19
   40a08:	push	{r4, r5, r6, r7, r8, lr}
   40a0c:	mov	r7, r0
   40a10:	mov	r0, r1
   40a14:	mov	r4, r1
   40a18:	mov	r6, r2
   40a1c:	bl	14710 <strlen@plt>
   40a20:	mov	r1, #4
   40a24:	add	r2, r0, #1
   40a28:	mov	r0, #0
   40a2c:	bl	142fc <reallocarray@plt>
   40a30:	subs	r5, r0, #0
   40a34:	beq	40a84 <mkdtemp@@Base+0x16d4>
   40a38:	mov	r2, r6
   40a3c:	mov	r1, r4
   40a40:	bl	40734 <mkdtemp@@Base+0x1384>
   40a44:	mov	r4, r0
   40a48:	bl	14f14 <__errno_location@plt>
   40a4c:	mov	r1, #1
   40a50:	mov	r6, r0
   40a54:	mov	r0, r4
   40a58:	bl	416ac <mkdtemp@@Base+0x22fc>
   40a5c:	ldr	r8, [r6]
   40a60:	mov	r1, r0
   40a64:	mov	r0, r5
   40a68:	bl	14e24 <realloc@plt>
   40a6c:	cmp	r0, #0
   40a70:	streq	r5, [r7]
   40a74:	strne	r0, [r7]
   40a78:	streq	r8, [r6]
   40a7c:	mov	r0, r4
   40a80:	pop	{r4, r5, r6, r7, r8, pc}
   40a84:	mvn	r4, #0
   40a88:	b	40a7c <mkdtemp@@Base+0x16cc>
   40a8c:	cmp	r2, #1
   40a90:	push	{r4, r5, r6, r7, r8, lr}
   40a94:	mov	r6, r0
   40a98:	mov	r4, r1
   40a9c:	mov	r7, r3
   40aa0:	bls	40ae8 <mkdtemp@@Base+0x1738>
   40aa4:	sub	r2, r2, #1
   40aa8:	add	r5, r1, r2
   40aac:	ldrb	r1, [r4]
   40ab0:	ldrb	r3, [r4, #1]!
   40ab4:	mov	r2, r7
   40ab8:	bl	40384 <mkdtemp@@Base+0xfd4>
   40abc:	cmp	r4, r5
   40ac0:	bne	40aac <mkdtemp@@Base+0x16fc>
   40ac4:	mov	r2, r7
   40ac8:	ldrb	r1, [r5]
   40acc:	mov	r3, #0
   40ad0:	bl	40384 <mkdtemp@@Base+0xfd4>
   40ad4:	mov	r1, r6
   40ad8:	mov	r4, r0
   40adc:	mov	r6, r4
   40ae0:	bl	41748 <mkdtemp@@Base+0x2398>
   40ae4:	b	40af4 <mkdtemp@@Base+0x1744>
   40ae8:	cmp	r2, #0
   40aec:	moveq	r0, r2
   40af0:	bne	40b00 <mkdtemp@@Base+0x1750>
   40af4:	mov	r3, #0
   40af8:	strb	r3, [r6]
   40afc:	pop	{r4, r5, r6, r7, r8, pc}
   40b00:	mov	r5, r1
   40b04:	mov	r0, r6
   40b08:	b	40ac4 <mkdtemp@@Base+0x1714>
   40b0c:	push	{r4, r5, r6, r7, r8, lr}
   40b10:	sub	sp, sp, #48	; 0x30
   40b14:	ldr	r8, [pc, #408]	; 40cb4 <mkdtemp@@Base+0x1904>
   40b18:	subs	r6, r2, #0
   40b1c:	mov	r5, r0
   40b20:	ldr	r3, [r8]
   40b24:	mov	r7, r1
   40b28:	str	r3, [sp, #44]	; 0x2c
   40b2c:	movne	r3, #0
   40b30:	strne	r3, [r6]
   40b34:	mov	r1, #2
   40b38:	ldr	r0, [pc, #376]	; 40cb8 <mkdtemp@@Base+0x1908>
   40b3c:	bl	148b4 <open64@plt>
   40b40:	cmn	r0, #1
   40b44:	mov	r4, r0
   40b48:	beq	40c90 <mkdtemp@@Base+0x18e0>
   40b4c:	mov	r2, #32
   40b50:	mov	r1, #0
   40b54:	add	r0, sp, #12
   40b58:	bl	14368 <memset@plt>
   40b5c:	ldr	r0, [pc, #344]	; 40cbc <mkdtemp@@Base+0x190c>
   40b60:	ldr	r1, [pc, #344]	; 40cc0 <mkdtemp@@Base+0x1910>
   40b64:	cmp	r7, #2
   40b68:	ldr	r3, [pc, #340]	; 40cc4 <mkdtemp@@Base+0x1914>
   40b6c:	ldr	r2, [pc, #340]	; 40cc8 <mkdtemp@@Base+0x1918>
   40b70:	moveq	r3, r0
   40b74:	moveq	r2, r1
   40b78:	cmn	r5, #-2147483647	; 0x80000001
   40b7c:	strh	r3, [sp, #28]
   40b80:	beq	40c0c <mkdtemp@@Base+0x185c>
   40b84:	cmn	r5, #-2147483646	; 0x80000002
   40b88:	beq	40c6c <mkdtemp@@Base+0x18bc>
   40b8c:	mov	r3, #16
   40b90:	mov	r1, r3
   40b94:	stm	sp, {r2, r5}
   40b98:	add	r0, sp, #12
   40b9c:	mov	r2, #1
   40ba0:	bl	14914 <__snprintf_chk@plt>
   40ba4:	add	r2, sp, #12
   40ba8:	ldr	r1, [pc, #284]	; 40ccc <mkdtemp@@Base+0x191c>
   40bac:	mov	r0, r4
   40bb0:	bl	146b0 <ioctl@plt>
   40bb4:	cmn	r0, #1
   40bb8:	beq	40c3c <mkdtemp@@Base+0x188c>
   40bbc:	str	r4, [sp]
   40bc0:	mov	r3, r7
   40bc4:	add	r2, sp, #12
   40bc8:	ldr	r1, [pc, #256]	; 40cd0 <mkdtemp@@Base+0x1920>
   40bcc:	ldr	r0, [pc, #256]	; 40cd4 <mkdtemp@@Base+0x1924>
   40bd0:	bl	2dad4 <error@@Base+0x144>
   40bd4:	cmp	r6, #0
   40bd8:	beq	40bf0 <mkdtemp@@Base+0x1840>
   40bdc:	add	r0, sp, #12
   40be0:	bl	14a70 <strdup@plt>
   40be4:	cmp	r0, #0
   40be8:	str	r0, [r6]
   40bec:	beq	40c5c <mkdtemp@@Base+0x18ac>
   40bf0:	ldr	r2, [sp, #44]	; 0x2c
   40bf4:	ldr	r3, [r8]
   40bf8:	mov	r0, r4
   40bfc:	cmp	r2, r3
   40c00:	bne	40cb0 <mkdtemp@@Base+0x1900>
   40c04:	add	sp, sp, #48	; 0x30
   40c08:	pop	{r4, r5, r6, r7, r8, pc}
   40c0c:	add	r2, sp, #12
   40c10:	ldr	r1, [pc, #180]	; 40ccc <mkdtemp@@Base+0x191c>
   40c14:	mov	r0, r4
   40c18:	bl	146b0 <ioctl@plt>
   40c1c:	cmn	r0, #1
   40c20:	beq	40c3c <mkdtemp@@Base+0x188c>
   40c24:	mov	r2, r7
   40c28:	mov	r3, r4
   40c2c:	ldr	r1, [pc, #156]	; 40cd0 <mkdtemp@@Base+0x1920>
   40c30:	ldr	r0, [pc, #160]	; 40cd8 <mkdtemp@@Base+0x1928>
   40c34:	bl	2dad4 <error@@Base+0x144>
   40c38:	b	40bd4 <mkdtemp@@Base+0x1824>
   40c3c:	bl	14f14 <__errno_location@plt>
   40c40:	ldr	r0, [r0]
   40c44:	bl	140a4 <strerror@plt>
   40c48:	mov	r2, r7
   40c4c:	ldr	r1, [pc, #124]	; 40cd0 <mkdtemp@@Base+0x1920>
   40c50:	mov	r3, r0
   40c54:	ldr	r0, [pc, #128]	; 40cdc <mkdtemp@@Base+0x192c>
   40c58:	bl	2dad4 <error@@Base+0x144>
   40c5c:	mov	r0, r4
   40c60:	bl	14980 <close@plt>
   40c64:	mvn	r4, #0
   40c68:	b	40bf0 <mkdtemp@@Base+0x1840>
   40c6c:	bl	14f14 <__errno_location@plt>
   40c70:	ldr	r0, [r0]
   40c74:	bl	140a4 <strerror@plt>
   40c78:	mov	r2, r5
   40c7c:	ldr	r1, [pc, #76]	; 40cd0 <mkdtemp@@Base+0x1920>
   40c80:	mov	r3, r0
   40c84:	ldr	r0, [pc, #84]	; 40ce0 <mkdtemp@@Base+0x1930>
   40c88:	bl	2dad4 <error@@Base+0x144>
   40c8c:	b	40c5c <mkdtemp@@Base+0x18ac>
   40c90:	bl	14f14 <__errno_location@plt>
   40c94:	ldr	r0, [r0]
   40c98:	bl	140a4 <strerror@plt>
   40c9c:	ldr	r1, [pc, #44]	; 40cd0 <mkdtemp@@Base+0x1920>
   40ca0:	mov	r2, r0
   40ca4:	ldr	r0, [pc, #56]	; 40ce4 <mkdtemp@@Base+0x1934>
   40ca8:	bl	2dad4 <error@@Base+0x144>
   40cac:	b	40bf0 <mkdtemp@@Base+0x1840>
   40cb0:	bl	14aac <__stack_chk_fail@plt>
   40cb4:	andeq	r4, r7, r0, asr #19
   40cb8:	andeq	r3, r6, r8, asr r9
   40cbc:	andeq	r1, r0, r2
   40cc0:	andeq	r3, r6, r0, asr r9
   40cc4:	andeq	r1, r0, r1
   40cc8:	andeq	r3, r6, r8, asr #18
   40ccc:	andmi	r5, r4, sl, asr #9
   40cd0:	andeq	r3, r6, r0, lsl r9
   40cd4:	andeq	r3, r6, r4, lsl #20
   40cd8:	andeq	r3, r6, r8, ror #19
   40cdc:			; <UNDEFINED> instruction: 0x000639b8
   40ce0:	muleq	r6, r8, r9
   40ce4:	andeq	r3, r6, r8, ror #18
   40ce8:	push	{r4, r5, r6, r7, lr}
   40cec:	sub	sp, sp, #16384	; 0x4000
   40cf0:	ldr	r5, [pc, #232]	; 40de0 <mkdtemp@@Base+0x1a30>
   40cf4:	sub	sp, sp, #28
   40cf8:	mov	lr, r2
   40cfc:	add	r2, sp, #16384	; 0x4000
   40d00:	subs	r4, r3, #0
   40d04:	add	r2, r2, #20
   40d08:	ldr	r3, [r5]
   40d0c:	str	r3, [r2]
   40d10:	blt	40dc0 <mkdtemp@@Base+0x1a10>
   40d14:	ldr	r3, [pc, #200]	; 40de4 <mkdtemp@@Base+0x1a34>
   40d18:	sub	r2, r4, #21
   40d1c:	cmp	r2, r3
   40d20:	bhi	40dc0 <mkdtemp@@Base+0x1a10>
   40d24:	ldr	r0, [lr]
   40d28:	ldr	r2, [lr, #8]
   40d2c:	ldr	r3, [lr, #12]
   40d30:	mov	r6, r1
   40d34:	ldr	r1, [lr, #4]
   40d38:	mov	ip, sp
   40d3c:	stmia	ip!, {r0, r1, r2, r3}
   40d40:	mov	r1, lr
   40d44:	ldr	r0, [lr, #16]
   40d48:	ldr	r3, [pc, #152]	; 40de8 <mkdtemp@@Base+0x1a38>
   40d4c:	str	r0, [ip]
   40d50:	ldrb	ip, [sp]
   40d54:	mov	r2, r4
   40d58:	add	r0, sp, #24
   40d5c:	and	ip, ip, #240	; 0xf0
   40d60:	cmp	ip, #96	; 0x60
   40d64:	moveq	r7, #24
   40d68:	movne	r7, #2
   40d6c:	bl	145fc <__memcpy_chk@plt>
   40d70:	mov	r3, #0
   40d74:	add	r1, sp, #20
   40d78:	add	r2, r4, #4
   40d7c:	ldr	r0, [r6, #68]	; 0x44
   40d80:	strb	r7, [sp, #23]
   40d84:	strh	r3, [sp, #20]
   40d88:	strb	r3, [sp, #22]
   40d8c:	bl	2456c <fputs@plt+0xf5e0>
   40d90:	subs	r1, r0, #0
   40d94:	bne	40dcc <mkdtemp@@Base+0x1a1c>
   40d98:	add	r3, sp, #16384	; 0x4000
   40d9c:	add	r3, r3, #20
   40da0:	ldr	r2, [r3]
   40da4:	ldr	r3, [r5]
   40da8:	mov	r0, r1
   40dac:	cmp	r2, r3
   40db0:	bne	40dc8 <mkdtemp@@Base+0x1a18>
   40db4:	add	sp, sp, #16384	; 0x4000
   40db8:	add	sp, sp, #28
   40dbc:	pop	{r4, r5, r6, r7, pc}
   40dc0:	mvn	r1, #0
   40dc4:	b	40d98 <mkdtemp@@Base+0x19e8>
   40dc8:	bl	14aac <__stack_chk_fail@plt>
   40dcc:	bl	1b52c <fputs@plt+0x65a0>
   40dd0:	ldr	r1, [pc, #20]	; 40dec <mkdtemp@@Base+0x1a3c>
   40dd4:	mov	r2, r0
   40dd8:	ldr	r0, [pc, #16]	; 40df0 <mkdtemp@@Base+0x1a40>
   40ddc:	bl	2bb40 <fputs@plt+0x16bb4>
   40de0:	andeq	r4, r7, r0, asr #19
   40de4:	andeq	r3, r0, r7, ror #31
   40de8:	strdeq	r3, [r0], -ip
   40dec:	andeq	r3, r6, r0, lsr #18
   40df0:	andeq	r1, r4, r4, lsl #24
   40df4:	push	{r4, r5, r6, lr}
   40df8:	mov	r5, r2
   40dfc:	ldr	r0, [r1, #72]	; 0x48
   40e00:	mov	r2, r3
   40e04:	mov	r1, r5
   40e08:	mov	r4, r3
   40e0c:	bl	23f44 <fputs@plt+0xefb8>
   40e10:	subs	r2, r0, #0
   40e14:	bne	40e38 <mkdtemp@@Base+0x1a88>
   40e18:	ldr	r1, [r4]
   40e1c:	cmp	r1, #3
   40e20:	subhi	r1, r1, #4
   40e24:	strhi	r1, [r4]
   40e28:	ldrhi	r0, [r5]
   40e2c:	addhi	r0, r0, #4
   40e30:	movls	r0, r2
   40e34:	pop	{r4, r5, r6, pc}
   40e38:	bl	1b52c <fputs@plt+0x65a0>
   40e3c:	ldr	r1, [pc, #8]	; 40e4c <mkdtemp@@Base+0x1a9c>
   40e40:	mov	r2, r0
   40e44:	ldr	r0, [pc, #4]	; 40e50 <mkdtemp@@Base+0x1aa0>
   40e48:	bl	2bb40 <fputs@plt+0x16bb4>
   40e4c:	andeq	r3, r6, r4, lsr r9
   40e50:	andeq	r1, r4, r4, lsl #24
   40e54:	subs	r2, r1, #1
   40e58:	bxeq	lr
   40e5c:	bcc	41034 <mkdtemp@@Base+0x1c84>
   40e60:	cmp	r0, r1
   40e64:	bls	41018 <mkdtemp@@Base+0x1c68>
   40e68:	tst	r1, r2
   40e6c:	beq	41024 <mkdtemp@@Base+0x1c74>
   40e70:	clz	r3, r0
   40e74:	clz	r2, r1
   40e78:	sub	r3, r2, r3
   40e7c:	rsbs	r3, r3, #31
   40e80:	addne	r3, r3, r3, lsl #1
   40e84:	mov	r2, #0
   40e88:	addne	pc, pc, r3, lsl #2
   40e8c:	nop			; (mov r0, r0)
   40e90:	cmp	r0, r1, lsl #31
   40e94:	adc	r2, r2, r2
   40e98:	subcs	r0, r0, r1, lsl #31
   40e9c:	cmp	r0, r1, lsl #30
   40ea0:	adc	r2, r2, r2
   40ea4:	subcs	r0, r0, r1, lsl #30
   40ea8:	cmp	r0, r1, lsl #29
   40eac:	adc	r2, r2, r2
   40eb0:	subcs	r0, r0, r1, lsl #29
   40eb4:	cmp	r0, r1, lsl #28
   40eb8:	adc	r2, r2, r2
   40ebc:	subcs	r0, r0, r1, lsl #28
   40ec0:	cmp	r0, r1, lsl #27
   40ec4:	adc	r2, r2, r2
   40ec8:	subcs	r0, r0, r1, lsl #27
   40ecc:	cmp	r0, r1, lsl #26
   40ed0:	adc	r2, r2, r2
   40ed4:	subcs	r0, r0, r1, lsl #26
   40ed8:	cmp	r0, r1, lsl #25
   40edc:	adc	r2, r2, r2
   40ee0:	subcs	r0, r0, r1, lsl #25
   40ee4:	cmp	r0, r1, lsl #24
   40ee8:	adc	r2, r2, r2
   40eec:	subcs	r0, r0, r1, lsl #24
   40ef0:	cmp	r0, r1, lsl #23
   40ef4:	adc	r2, r2, r2
   40ef8:	subcs	r0, r0, r1, lsl #23
   40efc:	cmp	r0, r1, lsl #22
   40f00:	adc	r2, r2, r2
   40f04:	subcs	r0, r0, r1, lsl #22
   40f08:	cmp	r0, r1, lsl #21
   40f0c:	adc	r2, r2, r2
   40f10:	subcs	r0, r0, r1, lsl #21
   40f14:	cmp	r0, r1, lsl #20
   40f18:	adc	r2, r2, r2
   40f1c:	subcs	r0, r0, r1, lsl #20
   40f20:	cmp	r0, r1, lsl #19
   40f24:	adc	r2, r2, r2
   40f28:	subcs	r0, r0, r1, lsl #19
   40f2c:	cmp	r0, r1, lsl #18
   40f30:	adc	r2, r2, r2
   40f34:	subcs	r0, r0, r1, lsl #18
   40f38:	cmp	r0, r1, lsl #17
   40f3c:	adc	r2, r2, r2
   40f40:	subcs	r0, r0, r1, lsl #17
   40f44:	cmp	r0, r1, lsl #16
   40f48:	adc	r2, r2, r2
   40f4c:	subcs	r0, r0, r1, lsl #16
   40f50:	cmp	r0, r1, lsl #15
   40f54:	adc	r2, r2, r2
   40f58:	subcs	r0, r0, r1, lsl #15
   40f5c:	cmp	r0, r1, lsl #14
   40f60:	adc	r2, r2, r2
   40f64:	subcs	r0, r0, r1, lsl #14
   40f68:	cmp	r0, r1, lsl #13
   40f6c:	adc	r2, r2, r2
   40f70:	subcs	r0, r0, r1, lsl #13
   40f74:	cmp	r0, r1, lsl #12
   40f78:	adc	r2, r2, r2
   40f7c:	subcs	r0, r0, r1, lsl #12
   40f80:	cmp	r0, r1, lsl #11
   40f84:	adc	r2, r2, r2
   40f88:	subcs	r0, r0, r1, lsl #11
   40f8c:	cmp	r0, r1, lsl #10
   40f90:	adc	r2, r2, r2
   40f94:	subcs	r0, r0, r1, lsl #10
   40f98:	cmp	r0, r1, lsl #9
   40f9c:	adc	r2, r2, r2
   40fa0:	subcs	r0, r0, r1, lsl #9
   40fa4:	cmp	r0, r1, lsl #8
   40fa8:	adc	r2, r2, r2
   40fac:	subcs	r0, r0, r1, lsl #8
   40fb0:	cmp	r0, r1, lsl #7
   40fb4:	adc	r2, r2, r2
   40fb8:	subcs	r0, r0, r1, lsl #7
   40fbc:	cmp	r0, r1, lsl #6
   40fc0:	adc	r2, r2, r2
   40fc4:	subcs	r0, r0, r1, lsl #6
   40fc8:	cmp	r0, r1, lsl #5
   40fcc:	adc	r2, r2, r2
   40fd0:	subcs	r0, r0, r1, lsl #5
   40fd4:	cmp	r0, r1, lsl #4
   40fd8:	adc	r2, r2, r2
   40fdc:	subcs	r0, r0, r1, lsl #4
   40fe0:	cmp	r0, r1, lsl #3
   40fe4:	adc	r2, r2, r2
   40fe8:	subcs	r0, r0, r1, lsl #3
   40fec:	cmp	r0, r1, lsl #2
   40ff0:	adc	r2, r2, r2
   40ff4:	subcs	r0, r0, r1, lsl #2
   40ff8:	cmp	r0, r1, lsl #1
   40ffc:	adc	r2, r2, r2
   41000:	subcs	r0, r0, r1, lsl #1
   41004:	cmp	r0, r1
   41008:	adc	r2, r2, r2
   4100c:	subcs	r0, r0, r1
   41010:	mov	r0, r2
   41014:	bx	lr
   41018:	moveq	r0, #1
   4101c:	movne	r0, #0
   41020:	bx	lr
   41024:	clz	r2, r1
   41028:	rsb	r2, r2, #31
   4102c:	lsr	r0, r0, r2
   41030:	bx	lr
   41034:	cmp	r0, #0
   41038:	mvnne	r0, #0
   4103c:	b	4169c <mkdtemp@@Base+0x22ec>
   41040:	cmp	r1, #0
   41044:	beq	41034 <mkdtemp@@Base+0x1c84>
   41048:	push	{r0, r1, lr}
   4104c:	bl	40e54 <mkdtemp@@Base+0x1aa4>
   41050:	pop	{r1, r2, lr}
   41054:	mul	r3, r2, r0
   41058:	sub	r1, r1, r3
   4105c:	bx	lr
   41060:	cmp	r1, #0
   41064:	beq	41270 <mkdtemp@@Base+0x1ec0>
   41068:	eor	ip, r0, r1
   4106c:	rsbmi	r1, r1, #0
   41070:	subs	r2, r1, #1
   41074:	beq	4123c <mkdtemp@@Base+0x1e8c>
   41078:	movs	r3, r0
   4107c:	rsbmi	r3, r0, #0
   41080:	cmp	r3, r1
   41084:	bls	41248 <mkdtemp@@Base+0x1e98>
   41088:	tst	r1, r2
   4108c:	beq	41258 <mkdtemp@@Base+0x1ea8>
   41090:	clz	r2, r3
   41094:	clz	r0, r1
   41098:	sub	r2, r0, r2
   4109c:	rsbs	r2, r2, #31
   410a0:	addne	r2, r2, r2, lsl #1
   410a4:	mov	r0, #0
   410a8:	addne	pc, pc, r2, lsl #2
   410ac:	nop			; (mov r0, r0)
   410b0:	cmp	r3, r1, lsl #31
   410b4:	adc	r0, r0, r0
   410b8:	subcs	r3, r3, r1, lsl #31
   410bc:	cmp	r3, r1, lsl #30
   410c0:	adc	r0, r0, r0
   410c4:	subcs	r3, r3, r1, lsl #30
   410c8:	cmp	r3, r1, lsl #29
   410cc:	adc	r0, r0, r0
   410d0:	subcs	r3, r3, r1, lsl #29
   410d4:	cmp	r3, r1, lsl #28
   410d8:	adc	r0, r0, r0
   410dc:	subcs	r3, r3, r1, lsl #28
   410e0:	cmp	r3, r1, lsl #27
   410e4:	adc	r0, r0, r0
   410e8:	subcs	r3, r3, r1, lsl #27
   410ec:	cmp	r3, r1, lsl #26
   410f0:	adc	r0, r0, r0
   410f4:	subcs	r3, r3, r1, lsl #26
   410f8:	cmp	r3, r1, lsl #25
   410fc:	adc	r0, r0, r0
   41100:	subcs	r3, r3, r1, lsl #25
   41104:	cmp	r3, r1, lsl #24
   41108:	adc	r0, r0, r0
   4110c:	subcs	r3, r3, r1, lsl #24
   41110:	cmp	r3, r1, lsl #23
   41114:	adc	r0, r0, r0
   41118:	subcs	r3, r3, r1, lsl #23
   4111c:	cmp	r3, r1, lsl #22
   41120:	adc	r0, r0, r0
   41124:	subcs	r3, r3, r1, lsl #22
   41128:	cmp	r3, r1, lsl #21
   4112c:	adc	r0, r0, r0
   41130:	subcs	r3, r3, r1, lsl #21
   41134:	cmp	r3, r1, lsl #20
   41138:	adc	r0, r0, r0
   4113c:	subcs	r3, r3, r1, lsl #20
   41140:	cmp	r3, r1, lsl #19
   41144:	adc	r0, r0, r0
   41148:	subcs	r3, r3, r1, lsl #19
   4114c:	cmp	r3, r1, lsl #18
   41150:	adc	r0, r0, r0
   41154:	subcs	r3, r3, r1, lsl #18
   41158:	cmp	r3, r1, lsl #17
   4115c:	adc	r0, r0, r0
   41160:	subcs	r3, r3, r1, lsl #17
   41164:	cmp	r3, r1, lsl #16
   41168:	adc	r0, r0, r0
   4116c:	subcs	r3, r3, r1, lsl #16
   41170:	cmp	r3, r1, lsl #15
   41174:	adc	r0, r0, r0
   41178:	subcs	r3, r3, r1, lsl #15
   4117c:	cmp	r3, r1, lsl #14
   41180:	adc	r0, r0, r0
   41184:	subcs	r3, r3, r1, lsl #14
   41188:	cmp	r3, r1, lsl #13
   4118c:	adc	r0, r0, r0
   41190:	subcs	r3, r3, r1, lsl #13
   41194:	cmp	r3, r1, lsl #12
   41198:	adc	r0, r0, r0
   4119c:	subcs	r3, r3, r1, lsl #12
   411a0:	cmp	r3, r1, lsl #11
   411a4:	adc	r0, r0, r0
   411a8:	subcs	r3, r3, r1, lsl #11
   411ac:	cmp	r3, r1, lsl #10
   411b0:	adc	r0, r0, r0
   411b4:	subcs	r3, r3, r1, lsl #10
   411b8:	cmp	r3, r1, lsl #9
   411bc:	adc	r0, r0, r0
   411c0:	subcs	r3, r3, r1, lsl #9
   411c4:	cmp	r3, r1, lsl #8
   411c8:	adc	r0, r0, r0
   411cc:	subcs	r3, r3, r1, lsl #8
   411d0:	cmp	r3, r1, lsl #7
   411d4:	adc	r0, r0, r0
   411d8:	subcs	r3, r3, r1, lsl #7
   411dc:	cmp	r3, r1, lsl #6
   411e0:	adc	r0, r0, r0
   411e4:	subcs	r3, r3, r1, lsl #6
   411e8:	cmp	r3, r1, lsl #5
   411ec:	adc	r0, r0, r0
   411f0:	subcs	r3, r3, r1, lsl #5
   411f4:	cmp	r3, r1, lsl #4
   411f8:	adc	r0, r0, r0
   411fc:	subcs	r3, r3, r1, lsl #4
   41200:	cmp	r3, r1, lsl #3
   41204:	adc	r0, r0, r0
   41208:	subcs	r3, r3, r1, lsl #3
   4120c:	cmp	r3, r1, lsl #2
   41210:	adc	r0, r0, r0
   41214:	subcs	r3, r3, r1, lsl #2
   41218:	cmp	r3, r1, lsl #1
   4121c:	adc	r0, r0, r0
   41220:	subcs	r3, r3, r1, lsl #1
   41224:	cmp	r3, r1
   41228:	adc	r0, r0, r0
   4122c:	subcs	r3, r3, r1
   41230:	cmp	ip, #0
   41234:	rsbmi	r0, r0, #0
   41238:	bx	lr
   4123c:	teq	ip, r0
   41240:	rsbmi	r0, r0, #0
   41244:	bx	lr
   41248:	movcc	r0, #0
   4124c:	asreq	r0, ip, #31
   41250:	orreq	r0, r0, #1
   41254:	bx	lr
   41258:	clz	r2, r1
   4125c:	rsb	r2, r2, #31
   41260:	cmp	ip, #0
   41264:	lsr	r0, r3, r2
   41268:	rsbmi	r0, r0, #0
   4126c:	bx	lr
   41270:	cmp	r0, #0
   41274:	mvngt	r0, #-2147483648	; 0x80000000
   41278:	movlt	r0, #-2147483648	; 0x80000000
   4127c:	b	4169c <mkdtemp@@Base+0x22ec>
   41280:	cmp	r1, #0
   41284:	beq	41270 <mkdtemp@@Base+0x1ec0>
   41288:	push	{r0, r1, lr}
   4128c:	bl	41068 <mkdtemp@@Base+0x1cb8>
   41290:	pop	{r1, r2, lr}
   41294:	mul	r3, r2, r0
   41298:	sub	r1, r1, r3
   4129c:	bx	lr
   412a0:	eor	r1, r1, #-2147483648	; 0x80000000
   412a4:	b	412ac <mkdtemp@@Base+0x1efc>
   412a8:	eor	r3, r3, #-2147483648	; 0x80000000
   412ac:	push	{r4, r5, lr}
   412b0:	lsl	r4, r1, #1
   412b4:	lsl	r5, r3, #1
   412b8:	teq	r4, r5
   412bc:	teqeq	r0, r2
   412c0:	orrsne	ip, r4, r0
   412c4:	orrsne	ip, r5, r2
   412c8:	mvnsne	ip, r4, asr #21
   412cc:	mvnsne	ip, r5, asr #21
   412d0:	beq	414bc <mkdtemp@@Base+0x210c>
   412d4:	lsr	r4, r4, #21
   412d8:	rsbs	r5, r4, r5, lsr #21
   412dc:	rsblt	r5, r5, #0
   412e0:	ble	41300 <mkdtemp@@Base+0x1f50>
   412e4:	add	r4, r4, r5
   412e8:	eor	r2, r0, r2
   412ec:	eor	r3, r1, r3
   412f0:	eor	r0, r2, r0
   412f4:	eor	r1, r3, r1
   412f8:	eor	r2, r0, r2
   412fc:	eor	r3, r1, r3
   41300:	cmp	r5, #54	; 0x36
   41304:	pophi	{r4, r5, pc}
   41308:	tst	r1, #-2147483648	; 0x80000000
   4130c:	lsl	r1, r1, #12
   41310:	mov	ip, #1048576	; 0x100000
   41314:	orr	r1, ip, r1, lsr #12
   41318:	beq	41324 <mkdtemp@@Base+0x1f74>
   4131c:	rsbs	r0, r0, #0
   41320:	rsc	r1, r1, #0
   41324:	tst	r3, #-2147483648	; 0x80000000
   41328:	lsl	r3, r3, #12
   4132c:	orr	r3, ip, r3, lsr #12
   41330:	beq	4133c <mkdtemp@@Base+0x1f8c>
   41334:	rsbs	r2, r2, #0
   41338:	rsc	r3, r3, #0
   4133c:	teq	r4, r5
   41340:	beq	414a4 <mkdtemp@@Base+0x20f4>
   41344:	sub	r4, r4, #1
   41348:	rsbs	lr, r5, #32
   4134c:	blt	41368 <mkdtemp@@Base+0x1fb8>
   41350:	lsl	ip, r2, lr
   41354:	adds	r0, r0, r2, lsr r5
   41358:	adc	r1, r1, #0
   4135c:	adds	r0, r0, r3, lsl lr
   41360:	adcs	r1, r1, r3, asr r5
   41364:	b	41384 <mkdtemp@@Base+0x1fd4>
   41368:	sub	r5, r5, #32
   4136c:	add	lr, lr, #32
   41370:	cmp	r2, #1
   41374:	lsl	ip, r3, lr
   41378:	orrcs	ip, ip, #2
   4137c:	adds	r0, r0, r3, asr r5
   41380:	adcs	r1, r1, r3, asr #31
   41384:	and	r5, r1, #-2147483648	; 0x80000000
   41388:	bpl	41398 <mkdtemp@@Base+0x1fe8>
   4138c:	rsbs	ip, ip, #0
   41390:	rscs	r0, r0, #0
   41394:	rsc	r1, r1, #0
   41398:	cmp	r1, #1048576	; 0x100000
   4139c:	bcc	413dc <mkdtemp@@Base+0x202c>
   413a0:	cmp	r1, #2097152	; 0x200000
   413a4:	bcc	413c4 <mkdtemp@@Base+0x2014>
   413a8:	lsrs	r1, r1, #1
   413ac:	rrxs	r0, r0
   413b0:	rrx	ip, ip
   413b4:	add	r4, r4, #1
   413b8:	lsl	r2, r4, #21
   413bc:	cmn	r2, #4194304	; 0x400000
   413c0:	bcs	4151c <mkdtemp@@Base+0x216c>
   413c4:	cmp	ip, #-2147483648	; 0x80000000
   413c8:	lsrseq	ip, r0, #1
   413cc:	adcs	r0, r0, #0
   413d0:	adc	r1, r1, r4, lsl #20
   413d4:	orr	r1, r1, r5
   413d8:	pop	{r4, r5, pc}
   413dc:	lsls	ip, ip, #1
   413e0:	adcs	r0, r0, r0
   413e4:	adc	r1, r1, r1
   413e8:	tst	r1, #1048576	; 0x100000
   413ec:	sub	r4, r4, #1
   413f0:	bne	413c4 <mkdtemp@@Base+0x2014>
   413f4:	teq	r1, #0
   413f8:	moveq	r1, r0
   413fc:	moveq	r0, #0
   41400:	clz	r3, r1
   41404:	addeq	r3, r3, #32
   41408:	sub	r3, r3, #11
   4140c:	subs	r2, r3, #32
   41410:	bge	41434 <mkdtemp@@Base+0x2084>
   41414:	adds	r2, r2, #12
   41418:	ble	41430 <mkdtemp@@Base+0x2080>
   4141c:	add	ip, r2, #20
   41420:	rsb	r2, r2, #12
   41424:	lsl	r0, r1, ip
   41428:	lsr	r1, r1, r2
   4142c:	b	41444 <mkdtemp@@Base+0x2094>
   41430:	add	r2, r2, #20
   41434:	rsble	ip, r2, #32
   41438:	lsl	r1, r1, r2
   4143c:	orrle	r1, r1, r0, lsr ip
   41440:	lslle	r0, r0, r2
   41444:	subs	r4, r4, r3
   41448:	addge	r1, r1, r4, lsl #20
   4144c:	orrge	r1, r1, r5
   41450:	popge	{r4, r5, pc}
   41454:	mvn	r4, r4
   41458:	subs	r4, r4, #31
   4145c:	bge	41498 <mkdtemp@@Base+0x20e8>
   41460:	adds	r4, r4, #12
   41464:	bgt	41480 <mkdtemp@@Base+0x20d0>
   41468:	add	r4, r4, #20
   4146c:	rsb	r2, r4, #32
   41470:	lsr	r0, r0, r4
   41474:	orr	r0, r0, r1, lsl r2
   41478:	orr	r1, r5, r1, lsr r4
   4147c:	pop	{r4, r5, pc}
   41480:	rsb	r4, r4, #12
   41484:	rsb	r2, r4, #32
   41488:	lsr	r0, r0, r2
   4148c:	orr	r0, r0, r1, lsl r4
   41490:	mov	r1, r5
   41494:	pop	{r4, r5, pc}
   41498:	lsr	r0, r1, r4
   4149c:	mov	r1, r5
   414a0:	pop	{r4, r5, pc}
   414a4:	teq	r4, #0
   414a8:	eor	r3, r3, #1048576	; 0x100000
   414ac:	eoreq	r1, r1, #1048576	; 0x100000
   414b0:	addeq	r4, r4, #1
   414b4:	subne	r5, r5, #1
   414b8:	b	41344 <mkdtemp@@Base+0x1f94>
   414bc:	mvns	ip, r4, asr #21
   414c0:	mvnsne	ip, r5, asr #21
   414c4:	beq	4152c <mkdtemp@@Base+0x217c>
   414c8:	teq	r4, r5
   414cc:	teqeq	r0, r2
   414d0:	beq	414e4 <mkdtemp@@Base+0x2134>
   414d4:	orrs	ip, r4, r0
   414d8:	moveq	r1, r3
   414dc:	moveq	r0, r2
   414e0:	pop	{r4, r5, pc}
   414e4:	teq	r1, r3
   414e8:	movne	r1, #0
   414ec:	movne	r0, #0
   414f0:	popne	{r4, r5, pc}
   414f4:	lsrs	ip, r4, #21
   414f8:	bne	4150c <mkdtemp@@Base+0x215c>
   414fc:	lsls	r0, r0, #1
   41500:	adcs	r1, r1, r1
   41504:	orrcs	r1, r1, #-2147483648	; 0x80000000
   41508:	pop	{r4, r5, pc}
   4150c:	adds	r4, r4, #4194304	; 0x400000
   41510:	addcc	r1, r1, #1048576	; 0x100000
   41514:	popcc	{r4, r5, pc}
   41518:	and	r5, r1, #-2147483648	; 0x80000000
   4151c:	orr	r1, r5, #2130706432	; 0x7f000000
   41520:	orr	r1, r1, #15728640	; 0xf00000
   41524:	mov	r0, #0
   41528:	pop	{r4, r5, pc}
   4152c:	mvns	ip, r4, asr #21
   41530:	movne	r1, r3
   41534:	movne	r0, r2
   41538:	mvnseq	ip, r5, asr #21
   4153c:	movne	r3, r1
   41540:	movne	r2, r0
   41544:	orrs	r4, r0, r1, lsl #12
   41548:	orrseq	r5, r2, r3, lsl #12
   4154c:	teqeq	r1, r3
   41550:	orrne	r1, r1, #524288	; 0x80000
   41554:	pop	{r4, r5, pc}
   41558:	teq	r0, #0
   4155c:	moveq	r1, #0
   41560:	bxeq	lr
   41564:	push	{r4, r5, lr}
   41568:	mov	r4, #1024	; 0x400
   4156c:	add	r4, r4, #50	; 0x32
   41570:	mov	r5, #0
   41574:	mov	r1, #0
   41578:	b	413f4 <mkdtemp@@Base+0x2044>
   4157c:	teq	r0, #0
   41580:	moveq	r1, #0
   41584:	bxeq	lr
   41588:	push	{r4, r5, lr}
   4158c:	mov	r4, #1024	; 0x400
   41590:	add	r4, r4, #50	; 0x32
   41594:	ands	r5, r0, #-2147483648	; 0x80000000
   41598:	rsbmi	r0, r0, #0
   4159c:	mov	r1, #0
   415a0:	b	413f4 <mkdtemp@@Base+0x2044>
   415a4:	lsls	r2, r0, #1
   415a8:	asr	r1, r2, #3
   415ac:	rrx	r1, r1
   415b0:	lsl	r0, r2, #28
   415b4:	andsne	r3, r2, #-16777216	; 0xff000000
   415b8:	teqne	r3, #-16777216	; 0xff000000
   415bc:	eorne	r1, r1, #939524096	; 0x38000000
   415c0:	bxne	lr
   415c4:	bics	r2, r2, #-16777216	; 0xff000000
   415c8:	bxeq	lr
   415cc:	teq	r3, #-16777216	; 0xff000000
   415d0:	orreq	r1, r1, #524288	; 0x80000
   415d4:	bxeq	lr
   415d8:	push	{r4, r5, lr}
   415dc:	mov	r4, #896	; 0x380
   415e0:	and	r5, r1, #-2147483648	; 0x80000000
   415e4:	bic	r1, r1, #-2147483648	; 0x80000000
   415e8:	b	413f4 <mkdtemp@@Base+0x2044>
   415ec:	orrs	r2, r0, r1
   415f0:	bxeq	lr
   415f4:	push	{r4, r5, lr}
   415f8:	mov	r5, #0
   415fc:	b	4161c <mkdtemp@@Base+0x226c>
   41600:	orrs	r2, r0, r1
   41604:	bxeq	lr
   41608:	push	{r4, r5, lr}
   4160c:	ands	r5, r1, #-2147483648	; 0x80000000
   41610:	bpl	4161c <mkdtemp@@Base+0x226c>
   41614:	rsbs	r0, r0, #0
   41618:	rsc	r1, r1, #0
   4161c:	mov	r4, #1024	; 0x400
   41620:	add	r4, r4, #50	; 0x32
   41624:	lsrs	ip, r1, #22
   41628:	beq	41398 <mkdtemp@@Base+0x1fe8>
   4162c:	mov	r2, #3
   41630:	lsrs	ip, ip, #3
   41634:	addne	r2, r2, #3
   41638:	lsrs	ip, ip, #3
   4163c:	addne	r2, r2, #3
   41640:	add	r2, r2, ip, lsr #3
   41644:	rsb	r3, r2, #32
   41648:	lsl	ip, r0, r3
   4164c:	lsr	r0, r0, r2
   41650:	orr	r0, r0, r1, lsl r3
   41654:	lsr	r1, r1, r2
   41658:	add	r4, r4, r2
   4165c:	b	41398 <mkdtemp@@Base+0x1fe8>
   41660:	cmp	r3, #0
   41664:	cmpeq	r2, #0
   41668:	bne	41680 <mkdtemp@@Base+0x22d0>
   4166c:	cmp	r1, #0
   41670:	cmpeq	r0, #0
   41674:	mvnne	r1, #0
   41678:	mvnne	r0, #0
   4167c:	b	4169c <mkdtemp@@Base+0x22ec>
   41680:	sub	sp, sp, #8
   41684:	push	{sp, lr}
   41688:	bl	41850 <mkdtemp@@Base+0x24a0>
   4168c:	ldr	lr, [sp, #4]
   41690:	add	sp, sp, #8
   41694:	pop	{r2, r3}
   41698:	bx	lr
   4169c:	push	{r1, lr}
   416a0:	mov	r0, #8
   416a4:	bl	148cc <raise@plt>
   416a8:	pop	{r1, pc}
   416ac:	cmp	r1, #0
   416b0:	add	r1, r0, r1
   416b4:	blt	416d4 <mkdtemp@@Base+0x2324>
   416b8:	cmp	r0, r1
   416bc:	movle	r0, #0
   416c0:	movgt	r0, #1
   416c4:	cmp	r0, #0
   416c8:	bne	416e8 <mkdtemp@@Base+0x2338>
   416cc:	mov	r0, r1
   416d0:	bx	lr
   416d4:	cmp	r0, r1
   416d8:	movge	r0, #0
   416dc:	movlt	r0, #1
   416e0:	cmp	r0, #0
   416e4:	beq	416cc <mkdtemp@@Base+0x231c>
   416e8:	push	{r4, lr}
   416ec:	bl	140f8 <abort@plt>
   416f0:	push	{r4, r5, r6, lr}
   416f4:	adds	r4, r0, r2
   416f8:	adc	r5, r1, r3
   416fc:	cmp	r2, #0
   41700:	sbcs	r3, r3, #0
   41704:	blt	4172c <mkdtemp@@Base+0x237c>
   41708:	cmp	r4, r0
   4170c:	sbcs	r3, r5, r1
   41710:	movlt	r3, #1
   41714:	movge	r3, #0
   41718:	cmp	r3, #0
   4171c:	bne	41744 <mkdtemp@@Base+0x2394>
   41720:	mov	r0, r4
   41724:	mov	r1, r5
   41728:	pop	{r4, r5, r6, pc}
   4172c:	cmp	r0, r4
   41730:	sbcs	r3, r1, r5
   41734:	movlt	r3, #1
   41738:	movge	r3, #0
   4173c:	cmp	r3, #0
   41740:	beq	41720 <mkdtemp@@Base+0x2370>
   41744:	bl	140f8 <abort@plt>
   41748:	cmp	r1, #0
   4174c:	sub	r1, r0, r1
   41750:	blt	41770 <mkdtemp@@Base+0x23c0>
   41754:	cmp	r0, r1
   41758:	movge	r0, #0
   4175c:	movlt	r0, #1
   41760:	cmp	r0, #0
   41764:	bne	41784 <mkdtemp@@Base+0x23d4>
   41768:	mov	r0, r1
   4176c:	bx	lr
   41770:	cmp	r0, r1
   41774:	movle	r0, #0
   41778:	movgt	r0, #1
   4177c:	cmp	r0, #0
   41780:	beq	41768 <mkdtemp@@Base+0x23b8>
   41784:	push	{r4, lr}
   41788:	bl	140f8 <abort@plt>
   4178c:	smull	r0, r1, r0, r1
   41790:	cmp	r1, r0, asr #31
   41794:	bxeq	lr
   41798:	push	{r4, lr}
   4179c:	bl	140f8 <abort@plt>
   417a0:	cmp	r0, #0
   417a4:	rsb	r0, r0, #0
   417a8:	lsrlt	r3, r0, #31
   417ac:	blt	417bc <mkdtemp@@Base+0x240c>
   417b0:	cmp	r0, #0
   417b4:	movle	r3, #0
   417b8:	movgt	r3, #1
   417bc:	cmp	r3, #0
   417c0:	bxeq	lr
   417c4:	push	{r4, lr}
   417c8:	bl	140f8 <abort@plt>
   417cc:	rsbs	r2, r0, #0
   417d0:	rsc	r3, r1, #0
   417d4:	cmp	r0, #0
   417d8:	sbcs	r1, r1, #0
   417dc:	lsrlt	r1, r3, #31
   417e0:	blt	417f4 <mkdtemp@@Base+0x2444>
   417e4:	cmp	r2, #1
   417e8:	sbcs	r1, r3, #0
   417ec:	movge	r1, #1
   417f0:	movlt	r1, #0
   417f4:	cmp	r1, #0
   417f8:	bne	41808 <mkdtemp@@Base+0x2458>
   417fc:	mov	r0, r2
   41800:	mov	r1, r3
   41804:	bx	lr
   41808:	push	{r4, lr}
   4180c:	bl	140f8 <abort@plt>
   41810:	vmov	d6, r0, r1
   41814:	vldr	d7, [pc, #36]	; 41840 <mkdtemp@@Base+0x2490>
   41818:	vldr	d5, [pc, #40]	; 41848 <mkdtemp@@Base+0x2498>
   4181c:	vmul.f64	d7, d6, d7
   41820:	vcvt.u32.f64	s14, d7
   41824:	vcvt.f64.u32	d4, s14
   41828:	vmov	r1, s14
   4182c:	vmls.f64	d6, d4, d5
   41830:	vcvt.u32.f64	s15, d6
   41834:	vmov	r0, s15
   41838:	bx	lr
   4183c:	nop			; (mov r0, r0)
   41840:	andeq	r0, r0, r0
   41844:	ldclcc	0, cr0, [r0]
   41848:	andeq	r0, r0, r0
   4184c:	mvnsmi	r0, r0
   41850:	cmp	r1, r3
   41854:	cmpeq	r0, r2
   41858:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4185c:	mov	r4, r0
   41860:	movcc	r0, #0
   41864:	mov	r5, r1
   41868:	ldr	lr, [sp, #36]	; 0x24
   4186c:	movcc	r1, r0
   41870:	bcc	4196c <mkdtemp@@Base+0x25bc>
   41874:	cmp	r3, #0
   41878:	clzeq	ip, r2
   4187c:	clzne	ip, r3
   41880:	addeq	ip, ip, #32
   41884:	cmp	r5, #0
   41888:	clzeq	r1, r4
   4188c:	addeq	r1, r1, #32
   41890:	clzne	r1, r5
   41894:	sub	ip, ip, r1
   41898:	sub	sl, ip, #32
   4189c:	lsl	r9, r3, ip
   418a0:	rsb	fp, ip, #32
   418a4:	orr	r9, r9, r2, lsl sl
   418a8:	orr	r9, r9, r2, lsr fp
   418ac:	lsl	r8, r2, ip
   418b0:	cmp	r5, r9
   418b4:	cmpeq	r4, r8
   418b8:	movcc	r0, #0
   418bc:	movcc	r1, r0
   418c0:	bcc	418dc <mkdtemp@@Base+0x252c>
   418c4:	mov	r0, #1
   418c8:	subs	r4, r4, r8
   418cc:	lsl	r1, r0, sl
   418d0:	orr	r1, r1, r0, lsr fp
   418d4:	lsl	r0, r0, ip
   418d8:	sbc	r5, r5, r9
   418dc:	cmp	ip, #0
   418e0:	beq	4196c <mkdtemp@@Base+0x25bc>
   418e4:	lsr	r6, r8, #1
   418e8:	orr	r6, r6, r9, lsl #31
   418ec:	lsr	r7, r9, #1
   418f0:	mov	r2, ip
   418f4:	b	41918 <mkdtemp@@Base+0x2568>
   418f8:	subs	r3, r4, r6
   418fc:	sbc	r8, r5, r7
   41900:	adds	r3, r3, r3
   41904:	adc	r8, r8, r8
   41908:	adds	r4, r3, #1
   4190c:	adc	r5, r8, #0
   41910:	subs	r2, r2, #1
   41914:	beq	41934 <mkdtemp@@Base+0x2584>
   41918:	cmp	r5, r7
   4191c:	cmpeq	r4, r6
   41920:	bcs	418f8 <mkdtemp@@Base+0x2548>
   41924:	adds	r4, r4, r4
   41928:	adc	r5, r5, r5
   4192c:	subs	r2, r2, #1
   41930:	bne	41918 <mkdtemp@@Base+0x2568>
   41934:	lsr	r3, r4, ip
   41938:	orr	r3, r3, r5, lsl fp
   4193c:	lsr	r2, r5, ip
   41940:	orr	r3, r3, r5, lsr sl
   41944:	adds	r0, r0, r4
   41948:	mov	r4, r3
   4194c:	lsl	r3, r2, ip
   41950:	orr	r3, r3, r4, lsl sl
   41954:	lsl	ip, r4, ip
   41958:	orr	r3, r3, r4, lsr fp
   4195c:	adc	r1, r1, r5
   41960:	subs	r0, r0, ip
   41964:	mov	r5, r2
   41968:	sbc	r1, r1, r3
   4196c:	cmp	lr, #0
   41970:	strdne	r4, [lr]
   41974:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41978:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4197c:	mov	r7, r0
   41980:	ldr	r6, [pc, #72]	; 419d0 <mkdtemp@@Base+0x2620>
   41984:	ldr	r5, [pc, #72]	; 419d4 <mkdtemp@@Base+0x2624>
   41988:	add	r6, pc, r6
   4198c:	add	r5, pc, r5
   41990:	sub	r6, r6, r5
   41994:	mov	r8, r1
   41998:	mov	r9, r2
   4199c:	bl	14048 <BN_div@plt-0x20>
   419a0:	asrs	r6, r6, #2
   419a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   419a8:	mov	r4, #0
   419ac:	add	r4, r4, #1
   419b0:	ldr	r3, [r5], #4
   419b4:	mov	r2, r9
   419b8:	mov	r1, r8
   419bc:	mov	r0, r7
   419c0:	blx	r3
   419c4:	cmp	r6, r4
   419c8:	bne	419ac <mkdtemp@@Base+0x25fc>
   419cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   419d0:	andeq	r3, r3, ip, lsr #32
   419d4:	andeq	r3, r3, r4, lsr #32
   419d8:	bx	lr

Disassembly of section .fini:

000419dc <.fini>:
   419dc:	push	{r3, lr}
   419e0:	pop	{r3, pc}
