hdls:
  - top_level.v
  - +/makestuff/comm-fpga/ss/vhdl # TODO: port comm_fpga_ss to Verilog
