[2025-09-16 20:09:36] START suite=cs trace=classification_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3909659 heartbeat IPC: 2.558 cumulative IPC: 2.558 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6042165 heartbeat IPC: 4.689 cumulative IPC: 3.31 (Simulation time: 00 hr 01 min 07 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6042165 cumulative IPC: 3.31 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6042165 cumulative IPC: 3.31 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 16049420 heartbeat IPC: 0.9993 cumulative IPC: 0.9993 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 26546092 heartbeat IPC: 0.9527 cumulative IPC: 0.9754 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 37948699 heartbeat IPC: 0.877 cumulative IPC: 0.9402 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 50700870 heartbeat IPC: 0.7842 cumulative IPC: 0.8957 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 64195308 heartbeat IPC: 0.741 cumulative IPC: 0.8598 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 78050252 heartbeat IPC: 0.7218 cumulative IPC: 0.8332 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 91985598 heartbeat IPC: 0.7176 cumulative IPC: 0.8145 (Simulation time: 00 hr 09 min 01 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 106457093 heartbeat IPC: 0.691 cumulative IPC: 0.7967 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 121275415 heartbeat IPC: 0.6748 cumulative IPC: 0.781 (Simulation time: 00 hr 11 min 29 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 129877601 cumulative IPC: 0.77 (Simulation time: 00 hr 12 min 43 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 129877601 cumulative IPC: 0.77 (Simulation time: 00 hr 12 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.77 instructions: 100000001 cycles: 129877601
CPU 0 Branch Prediction Accuracy: 99.92% MPKI: 0.00207 Average ROB Occupancy at Mispredict: 1.379e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0.0009
BRANCH_CONDITIONAL: 5e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 906724
LQ_STALL: 0
SQ_STALL: 128283


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 93.59579
REPLAY_LOAD: 74.8581
NON_REPLAY_LOAD: 54.682457

== Total ==
ADDR_TRANS: 199827
REPLAY_LOAD: 357148
NON_REPLAY_LOAD: 349749

== Counts ==
ADDR_TRANS: 2135
REPLAY_LOAD: 4771
NON_REPLAY_LOAD: 6396

cpu0->cpu0_STLB TOTAL        ACCESS:     715258 HIT:     522143 MISS:     193115 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     715258 HIT:     522143 MISS:     193115 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 164.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1340595 HIT:     419181 MISS:     921414 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     743524 HIT:     183549 MISS:     559975 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      79243 HIT:      56842 MISS:      22401 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      89568 HIT:      89404 MISS:        164 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     428260 HIT:      89386 MISS:     338874 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6181048 HIT:    6176879 MISS:       4169 MSHR_MERGE:       1469
cpu0->cpu0_L1I LOAD         ACCESS:    6181048 HIT:    6176879 MISS:       4169 MSHR_MERGE:       1469
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 145.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11029381 HIT:    9275193 MISS:    1754188 MSHR_MERGE:     505861
cpu0->cpu0_L1D LOAD         ACCESS:    9098106 HIT:    8012399 MISS:    1085707 MSHR_MERGE:     344883
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1480997 HIT:    1241637 MISS:     239360 MSHR_MERGE:     160117
cpu0->cpu0_L1D TRANSLATION  ACCESS:     450278 HIT:      21157 MISS:     429121 MSHR_MERGE:        861
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4938882 HIT:    4937910 MISS:        972 MSHR_MERGE:        601
cpu0->cpu0_ITLB LOAD         ACCESS:    4938882 HIT:    4937910 MISS:        972 MSHR_MERGE:        601
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 335.2 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10542944 HIT:    9560731 MISS:     982213 MSHR_MERGE:     267326
cpu0->cpu0_DTLB LOAD         ACCESS:   10542944 HIT:    9560731 MISS:     982213 MSHR_MERGE:     267326
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 48.45 cycles
cpu0->LLC TOTAL        ACCESS:     944617 HIT:     241850 MISS:     702767 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     559975 HIT:     119456 MISS:     440519 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      22401 HIT:         70 MISS:      22331 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      23367 HIT:      23240 MISS:        127 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     338874 HIT:      99084 MISS:     239790 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.94 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12033
  ROW_BUFFER_MISS:     690607
  AVG DBUS CONGESTED CYCLE: 7.571
Channel 0 WQ ROW_BUFFER_HIT:       5413
  ROW_BUFFER_MISS:      17844
  FULL:          0
Channel 0 REFRESHES ISSUED:      10823

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       482101        49402        44905        83177
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          624         6743         6907        33241
  STLB miss resolved @ L2C                0         2301        24319        17102       104692
  STLB miss resolved @ LLC                0         2222        19131        19143       100251
  STLB miss resolved @ MEM                0          869        15140        63096       225914

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                220            6            4            5          181
---------------------------------------------------------------
  STLB miss resolved @ L1D               17            2            0            2          118
  STLB miss resolved @ L2C                0            0            0           10           19
  STLB miss resolved @ LLC               10            2            0            0           15
  STLB miss resolved @ MEM              115           15           12           38          621
[2025-09-16 20:22:19] END   suite=cs trace=classification_phase4_core2 (rc=0)
