

================================================================
== Vitis HLS Report for 'mmWBramWriter'
================================================================
* Date:           Tue Mar 29 16:34:29 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        IWR_BRAM_writer
* Solution:       mmWaveBramWriter (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_loop   |       32|       32|         2|          1|          1|    32|       yes|
        |- write_loop  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    617|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    146|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     193|    803|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_U  |buffer  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |        |        4|  0|   0|    0|    32|  128|     1|         4096|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln29_fu_159_p2       |         +|   0|  0|   13|           6|           1|
    |add_ln50_fu_216_p2       |         +|   0|  0|   39|          32|           1|
    |and_ln31_fu_188_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln29_fu_165_p2      |      icmp|   0|  0|   10|           6|           7|
    |icmp_ln31_fu_182_p2      |      icmp|   0|  0|   20|          32|           6|
    |icmp_ln48_fu_222_p2      |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln870_fu_176_p2     |      icmp|   0|  0|   50|         128|           1|
    |lshr_ln50_fu_257_p2      |      lshr|   0|  0|  423|         128|         128|
    |n_points_3_fu_202_p3     |    select|   0|  0|   32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  617|         372|         215|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_phi_mux_i_2_phi_fu_127_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_phi_fu_152_p4    |   9|          2|   32|         64|
    |buffer_address0               |  14|          3|    5|         15|
    |buffer_out_address0           |  14|          3|    8|         24|
    |buffer_out_d0                 |  14|          3|   32|         96|
    |i_2_reg_123                   |   9|          2|    6|         12|
    |i_reg_148                     |   9|          2|   32|         64|
    |n_points_reg_135              |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 146|         31|  156|        363|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln29_reg_272         |   6|   0|    6|          0|
    |add_ln50_reg_301         |  32|   0|   32|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |empty_10_reg_296         |  30|   0|   32|          2|
    |i_2_cast_reg_281         |   6|   0|   64|         58|
    |i_2_reg_123              |   6|   0|    6|          0|
    |i_reg_148                |  32|   0|   32|          0|
    |icmp_ln29_reg_277        |   1|   0|    1|          0|
    |icmp_ln48_reg_307        |   1|   0|    1|          0|
    |n_points_reg_135         |  32|   0|   32|          0|
    |trunc_ln50_reg_316       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 157|   0|  217|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|        control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mmWBramWriter|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mmWBramWriter|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mmWBramWriter|  return value|
|buffer_in_address0     |  out|    5|   ap_memory|      buffer_in|         array|
|buffer_in_ce0          |  out|    1|   ap_memory|      buffer_in|         array|
|buffer_in_q0           |   in|  128|   ap_memory|      buffer_in|         array|
|buffer_out_address0    |  out|    8|   ap_memory|     buffer_out|         array|
|buffer_out_ce0         |  out|    1|   ap_memory|     buffer_out|         array|
|buffer_out_we0         |  out|    1|   ap_memory|     buffer_out|         array|
|buffer_out_d0          |  out|   32|   ap_memory|     buffer_out|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

