DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_hsio_globals"
)
]
instances [
(Instance
name "Udut"
duLibraryName "abc130_driver"
duName "abc130_driver_pcb_top"
elements [
]
mwi 0
uid 365,0
)
(Instance
name "Utst1"
duLibraryName "abc_emu"
duName "abc130_top_tester"
elements [
]
mwi 0
uid 4434,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 4557,0
)
(Instance
name "U_1"
duLibraryName "moduleware"
duName "mux"
elements [
]
mwi 1
uid 4610,0
)
(Instance
name "Uro13deser"
duLibraryName "readout130"
duName "ro13_deser"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "0"
)
]
mwi 0
uid 4900,0
)
(Instance
name "Updec"
duLibraryName "readout130"
duName "packet_decode"
elements [
(GiElement
name "PKT_TYPE"
type "integer"
value "0"
e "-- unused"
)
]
mwi 0
uid 5066,0
)
(Instance
name "Utst"
duLibraryName "abc130_driver"
duName "abc130_driver_pcb_top_tester"
elements [
]
mwi 0
uid 6195,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top_tb/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top_tb/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top_tb"
)
(vvPair
variable "date"
value "03/22/14"
)
(vvPair
variable "day"
value "Sat"
)
(vvPair
variable "day_long"
value "Saturday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "abc130_driver_pcb_top_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "03/22/14"
)
(vvPair
variable "graphical_source_group"
value "warren"
)
(vvPair
variable "graphical_source_time"
value "21:44:06"
)
(vvPair
variable "group"
value "warren"
)
(vvPair
variable "host"
value "mbb"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "abc130_driver"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../abc13/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "$HDS_PROJECT/../abc130_driver/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../abc130_driver/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "abc130_driver_pcb_top_tb"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top_tb/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../abc130_driver/hds/abc130_driver_pcb_top_tb/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "21:44:14"
)
(vvPair
variable "unit"
value "abc130_driver_pcb_top_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 2028,0
optionalChildren [
*1 (SaComponent
uid 365,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,123625,29000,124375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
)
xt "30000,123500,35900,124500"
st "HSIO_BCO_P"
blo "30000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_BCO_P"
t "std_logic"
prec "-- HSIO EOS P1
-----------------------------------"
eolc "-- 0 Seq 0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,124625,29000,125375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
)
xt "30000,124500,35900,125500"
st "HSIO_BCO_N"
blo "30000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*4 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,127625,29000,128375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
)
xt "30000,127500,37500,128500"
st "HSIO_L0_CMD_N"
blo "30000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_L0_CMD_N"
t "std_logic"
eolc "-- 1 Seq 1"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*5 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,126625,29000,127375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
)
xt "30000,126500,37500,127500"
st "HSIO_L0_CMD_P"
blo "30000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*6 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,130625,29000,131375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
)
xt "30000,130500,34700,131500"
st "HSIO_R3_N"
blo "30000,131300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_R3_N"
t "std_logic"
eolc "-- 2 Seq 2"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*7 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,129625,29000,130375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
)
xt "30000,129500,34700,130500"
st "HSIO_R3_P"
blo "30000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*8 (CptPort
uid 33,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,132625,29000,133375"
)
tg (CPTG
uid 35,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 36,0
va (VaSet
)
xt "30000,132500,35800,133500"
st "HSIO_SP0_P"
blo "30000,133300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_SP0_P"
t "std_logic"
eolc "-- 3 Seq 3"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*9 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Triangle
uid 38,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,133625,29000,134375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "30000,133500,35800,134500"
st "HSIO_SP0_N"
blo "30000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_SP0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*10 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,136625,29000,137375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
)
xt "30000,136500,37400,137500"
st "HSIO_DXOUT0_P"
blo "30000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT0_P"
t "std_logic"
eolc "-- 4 Seq 4"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*11 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,137625,29000,138375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
)
xt "30000,137500,37400,138500"
st "HSIO_DXOUT0_N"
blo "30000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*12 (CptPort
uid 49,0
ps "OnEdgeStrategy"
shape (Triangle
uid 50,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,138625,29000,139375"
)
tg (CPTG
uid 51,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 52,0
va (VaSet
)
xt "30000,138500,36600,139500"
st "HSIO_DXIN0_P"
blo "30000,139300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN0_P"
t "std_logic"
eolc "-- Sink 0"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*13 (CptPort
uid 53,0
ps "OnEdgeStrategy"
shape (Triangle
uid 54,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,139625,29000,140375"
)
tg (CPTG
uid 55,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "30000,139500,36600,140500"
st "HSIO_DXIN0_N"
blo "30000,140300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*14 (CptPort
uid 57,0
ps "OnEdgeStrategy"
shape (Triangle
uid 58,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,141625,29000,142375"
)
tg (CPTG
uid 59,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 60,0
va (VaSet
)
xt "30000,141500,37400,142500"
st "HSIO_DXOUT1_P"
blo "30000,142300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT1_P"
t "std_logic"
eolc "-- 5 Seq 5"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*15 (CptPort
uid 61,0
ps "OnEdgeStrategy"
shape (Triangle
uid 62,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,142625,29000,143375"
)
tg (CPTG
uid 63,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64,0
va (VaSet
)
xt "30000,142500,37400,143500"
st "HSIO_DXOUT1_N"
blo "30000,143300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*16 (CptPort
uid 65,0
ps "OnEdgeStrategy"
shape (Triangle
uid 66,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,143625,29000,144375"
)
tg (CPTG
uid 67,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "30000,143500,36600,144500"
st "HSIO_DXIN1_P"
blo "30000,144300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN1_P"
t "std_logic"
eolc "-- Sink 1"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*17 (CptPort
uid 69,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,144625,29000,145375"
)
tg (CPTG
uid 71,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72,0
va (VaSet
)
xt "30000,144500,36600,145500"
st "HSIO_DXIN1_N"
blo "30000,145300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*18 (CptPort
uid 73,0
ps "OnEdgeStrategy"
shape (Triangle
uid 74,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,146625,29000,147375"
)
tg (CPTG
uid 75,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 76,0
va (VaSet
)
xt "30000,146500,37400,147500"
st "HSIO_DXOUT2_P"
blo "30000,147300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT2_P"
t "std_logic"
eolc "-- 6 Seq 6"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*19 (CptPort
uid 77,0
ps "OnEdgeStrategy"
shape (Triangle
uid 78,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,147625,29000,148375"
)
tg (CPTG
uid 79,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "30000,147500,37400,148500"
st "HSIO_DXOUT2_N"
blo "30000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT2_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*20 (CptPort
uid 81,0
ps "OnEdgeStrategy"
shape (Triangle
uid 82,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,148625,29000,149375"
)
tg (CPTG
uid 83,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 84,0
va (VaSet
)
xt "30000,148500,36600,149500"
st "HSIO_DXIN2_P"
blo "30000,149300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN2_P"
t "std_logic"
eolc "-- Sink 2"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*21 (CptPort
uid 85,0
ps "OnEdgeStrategy"
shape (Triangle
uid 86,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,149625,29000,150375"
)
tg (CPTG
uid 87,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 88,0
va (VaSet
)
xt "30000,149500,36600,150500"
st "HSIO_DXIN2_N"
blo "30000,150300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN2_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*22 (CptPort
uid 89,0
ps "OnEdgeStrategy"
shape (Triangle
uid 90,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,151625,29000,152375"
)
tg (CPTG
uid 91,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 92,0
va (VaSet
)
xt "30000,151500,37400,152500"
st "HSIO_DXOUT3_P"
blo "30000,152300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT3_P"
t "std_logic"
eolc "-- 7 Seq 7"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*23 (CptPort
uid 93,0
ps "OnEdgeStrategy"
shape (Triangle
uid 94,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,152625,29000,153375"
)
tg (CPTG
uid 95,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "30000,152500,37400,153500"
st "HSIO_DXOUT3_N"
blo "30000,153300"
)
)
thePort (LogicalPort
decl (Decl
n "HSIO_DXOUT3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*24 (CptPort
uid 97,0
ps "OnEdgeStrategy"
shape (Triangle
uid 98,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,153625,29000,154375"
)
tg (CPTG
uid 99,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 100,0
va (VaSet
)
xt "30000,153500,36600,154500"
st "HSIO_DXIN3_P"
blo "30000,154300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN3_P"
t "std_logic"
eolc "-- Sink 3"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*25 (CptPort
uid 101,0
ps "OnEdgeStrategy"
shape (Triangle
uid 102,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,154625,29000,155375"
)
tg (CPTG
uid 103,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 104,0
va (VaSet
)
xt "30000,154500,36600,155500"
st "HSIO_DXIN3_N"
blo "30000,155300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HSIO_DXIN3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*26 (CptPort
uid 105,0
ps "OnEdgeStrategy"
shape (Triangle
uid 106,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,158625,29000,159375"
)
tg (CPTG
uid 107,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "30000,158500,32900,159500"
st "RSTB_I"
blo "30000,159300"
)
)
thePort (LogicalPort
decl (Decl
n "RSTB_I"
t "std_logic"
eolc "-- 8 Reg"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*27 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,159625,29000,160375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "30000,159500,37800,160500"
st "SHUNT_CTL_SW_I"
blo "30000,160300"
)
)
thePort (LogicalPort
decl (Decl
n "SHUNT_CTL_SW_I"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*28 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3945,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,161625,29000,162375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
)
xt "30000,161500,34800,162500"
st "REG_ENA_I"
blo "30000,162300"
)
)
thePort (LogicalPort
decl (Decl
n "REG_ENA_I"
t "std_logic"
eolc "-- 10 Reg *"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*29 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,160625,29000,161375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "30000,160500,34800,161500"
st "REG_END_I"
blo "30000,161300"
)
)
thePort (LogicalPort
decl (Decl
n "REG_END_I"
t "std_logic"
eolc "-- 11 Reg *"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*30 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,162625,29000,163375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "30000,162500,33000,163500"
st "TERM_I"
blo "30000,163300"
)
)
thePort (LogicalPort
decl (Decl
n "TERM_I"
t "std_logic"
eolc "-- 12 Reg"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*31 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,164625,29000,165375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
)
xt "30000,164500,33600,165500"
st "ADDR0_I"
blo "30000,165300"
)
)
thePort (LogicalPort
decl (Decl
n "ADDR0_I"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*32 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,165625,29000,166375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "30000,165500,33600,166500"
st "ADDR1_I"
blo "30000,166300"
)
)
thePort (LogicalPort
decl (Decl
n "ADDR1_I"
t "std_logic"
eolc "-- 14 Reg"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*33 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,166625,29000,167375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "30000,166500,33600,167500"
st "ADDR2_I"
blo "30000,167300"
)
)
thePort (LogicalPort
decl (Decl
n "ADDR2_I"
t "std_logic"
eolc "-- 15 Reg"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*34 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,167625,29000,168375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
)
xt "30000,167500,33600,168500"
st "ADDR3_I"
blo "30000,168300"
)
)
thePort (LogicalPort
decl (Decl
n "ADDR3_I"
t "std_logic"
eolc "-- 16 Reg"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*35 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,168625,29000,169375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
)
xt "30000,168500,33600,169500"
st "ADDR4_I"
blo "30000,169300"
)
)
thePort (LogicalPort
decl (Decl
n "ADDR4_I"
t "std_logic"
eolc "-- 17 Reg"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*36 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,170625,29000,171375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
)
xt "30000,170500,34800,171500"
st "SCAN_EN_I"
blo "30000,171300"
)
)
thePort (LogicalPort
decl (Decl
n "SCAN_EN_I"
t "std_logic"
eolc "-- 18 Reg *"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*37 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,172625,29000,173375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "30000,172500,33800,173500"
st "SDI_BC_I"
blo "30000,173300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI_BC_I"
t "std_logic"
eolc "-- 19 TWOWIRE *"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
)
*38 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,173625,29000,174375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "30000,173500,34600,174500"
st "SDO_BC_O"
blo "30000,174300"
)
)
thePort (LogicalPort
decl (Decl
n "SDO_BC_O"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
)
*39 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,174625,29000,175375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "30000,174500,34300,175500"
st "SDI_CLK_I"
blo "30000,175300"
)
)
thePort (LogicalPort
decl (Decl
n "SDI_CLK_I"
t "std_logic"
eolc "-- 21 TWOWIRE *"
preAdd 0
posAdd 0
o 38
suid 38,0
)
)
)
*40 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3947,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,175625,29000,176375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "30000,175500,35100,176500"
st "SDO_CLK_O"
blo "30000,176300"
)
)
thePort (LogicalPort
decl (Decl
n "SDO_CLK_O"
t "std_logic"
eolc "-- TWOWIRE *"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
)
*41 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,163625,29000,164375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "30000,163500,32900,164500"
st "SW1_O"
blo "30000,164300"
)
)
thePort (LogicalPort
decl (Decl
n "SW1_O"
t "std_logic"
eolc "-- Status"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
)
*42 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5261,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,176625,29000,177375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "30000,176500,33700,177500"
st "ABCUP_I"
blo "30000,177300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ABCUP_I"
t "std_logic"
prec "-- HSIO EOS P2
-----------------------------------"
eolc "-- 22 Reg"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
)
*43 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5262,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,178625,29000,179375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "30000,178500,33500,179500"
st "SPARE1"
blo "30000,179300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SPARE1"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
)
*44 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,179625,29000,180375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "30000,179500,33500,180500"
st "SPARE2"
blo "30000,180300"
)
)
thePort (LogicalPort
decl (Decl
n "SPARE2"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 43
suid 43,0
)
)
)
*45 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,180625,29000,181375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
)
xt "30000,180500,33500,181500"
st "SPARE3"
blo "30000,181300"
)
)
thePort (LogicalPort
decl (Decl
n "SPARE3"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 44
suid 44,0
)
)
)
*46 (CptPort
uid 185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,181625,29000,182375"
)
tg (CPTG
uid 187,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 188,0
va (VaSet
)
xt "30000,181500,33500,182500"
st "SPARE4"
blo "30000,182300"
)
)
thePort (LogicalPort
decl (Decl
n "SPARE4"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 45
suid 45,0
)
)
)
*47 (CptPort
uid 189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,182625,29000,183375"
)
tg (CPTG
uid 191,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "30000,182500,33500,183500"
st "SPARE5"
blo "30000,183300"
)
)
thePort (LogicalPort
decl (Decl
n "SPARE5"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 46
suid 46,0
)
)
)
*48 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Diamond
uid 3016,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,185625,29000,186375"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 196,0
va (VaSet
)
xt "30000,185500,33500,186500"
st "I2C_CLK"
blo "30000,186300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "I2C_CLK"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 47
suid 47,0
)
)
)
*49 (CptPort
uid 197,0
ps "OnEdgeStrategy"
shape (Diamond
uid 3017,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28250,186625,29000,187375"
)
tg (CPTG
uid 199,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 200,0
va (VaSet
)
xt "30000,186500,34000,187500"
st "I2C_DATA"
blo "30000,187300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "I2C_DATA"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 48
suid 48,0
)
)
)
*50 (CptPort
uid 201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,186625,54750,187375"
)
tg (CPTG
uid 203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 204,0
va (VaSet
)
xt "45900,186500,53000,187500"
st "SHUNT_CTL_SW"
ju 2
blo "53000,187300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SHUNT_CTL_SW"
t "std_logic"
prec "-- HYBRID P3
-----------------------------------"
eolc "-- becomes SHUNTCTL"
preAdd 0
posAdd 0
o 49
suid 49,0
)
)
)
*51 (CptPort
uid 205,0
ps "OnEdgeStrategy"
shape (Diamond
uid 206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,136625,54750,137375"
)
tg (CPTG
uid 207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 208,0
va (VaSet
)
xt "49600,136500,53000,137500"
st "BDP8_P"
ju 2
blo "53000,137300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP8_P"
t "std_logic"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 50
suid 50,0
)
)
)
*52 (CptPort
uid 209,0
ps "OnEdgeStrategy"
shape (Diamond
uid 210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,137625,54750,138375"
)
tg (CPTG
uid 211,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 212,0
va (VaSet
)
xt "49600,137500,53000,138500"
st "BDP8_N"
ju 2
blo "53000,138300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP8_N"
t "std_logic"
eolc "-- XOFF_R0_N"
preAdd 0
posAdd 0
o 51
suid 51,0
)
)
)
*53 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Diamond
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,139625,54750,140375"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 216,0
va (VaSet
)
xt "49600,139500,53000,140500"
st "BDP9_P"
ju 2
blo "53000,140300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP9_P"
t "std_logic"
eolc "-- DATA_R0_P___FCCLK_N"
preAdd 0
posAdd 0
o 52
suid 52,0
)
)
)
*54 (CptPort
uid 217,0
ps "OnEdgeStrategy"
shape (Diamond
uid 218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,140625,54750,141375"
)
tg (CPTG
uid 219,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 220,0
va (VaSet
)
xt "49600,140500,53000,141500"
st "BDP9_N"
ju 2
blo "53000,141300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP9_N"
t "std_logic"
eolc "-- DATA_R0_N___FCCLK_P"
preAdd 0
posAdd 0
o 53
suid 53,0
)
)
)
*55 (CptPort
uid 221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,123625,54750,124375"
)
tg (CPTG
uid 223,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 224,0
va (VaSet
)
xt "50100,123500,53000,124500"
st "BCO_P"
ju 2
blo "53000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BCO_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*56 (CptPort
uid 225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 226,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,124625,54750,125375"
)
tg (CPTG
uid 227,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 228,0
va (VaSet
)
xt "50100,124500,53000,125500"
st "BCO_N"
ju 2
blo "53000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 55
suid 55,0
)
)
)
*57 (CptPort
uid 229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 230,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,126625,54750,127375"
)
tg (CPTG
uid 231,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 232,0
va (VaSet
)
xt "50100,126500,53000,127500"
st "DRC_P"
ju 2
blo "53000,127300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRC_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 56
suid 56,0
)
)
)
*58 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,127625,54750,128375"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 236,0
va (VaSet
)
xt "50100,127500,53000,128500"
st "DRC_N"
ju 2
blo "53000,128300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DRC_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 57
suid 57,0
)
)
)
*59 (CptPort
uid 237,0
ps "OnEdgeStrategy"
shape (Triangle
uid 238,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,129625,54750,130375"
)
tg (CPTG
uid 239,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 240,0
va (VaSet
)
xt "48500,129500,53000,130500"
st "L0_CMD_P"
ju 2
blo "53000,130300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 58
suid 58,0
)
)
)
*60 (CptPort
uid 241,0
ps "OnEdgeStrategy"
shape (Triangle
uid 242,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,130625,54750,131375"
)
tg (CPTG
uid 243,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 244,0
va (VaSet
)
xt "48500,130500,53000,131500"
st "L0_CMD_N"
ju 2
blo "53000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "L0_CMD_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 59
suid 59,0
)
)
)
*61 (CptPort
uid 245,0
ps "OnEdgeStrategy"
shape (Triangle
uid 246,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,132625,54750,133375"
)
tg (CPTG
uid 247,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "50800,132500,53000,133500"
st "R3_P"
ju 2
blo "53000,133300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 60
suid 60,0
)
)
)
*62 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,133625,54750,134375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "50800,133500,53000,134500"
st "R3_N"
ju 2
blo "53000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "R3_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 61
suid 61,0
)
)
)
*63 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,161625,54750,162375"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 256,0
va (VaSet
)
xt "48400,161500,53000,162500"
st "REG_EN_A"
ju 2
blo "53000,162300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "REG_EN_A"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 62
suid 62,0
)
)
)
*64 (CptPort
uid 257,0
ps "OnEdgeStrategy"
shape (Triangle
uid 258,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,162625,54750,163375"
)
tg (CPTG
uid 259,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "48400,162500,53000,163500"
st "REG_EN_D"
ju 2
blo "53000,163300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "REG_EN_D"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 63
suid 63,0
)
)
)
*65 (CptPort
uid 261,0
ps "OnEdgeStrategy"
shape (Diamond
uid 262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,142625,54750,143375"
)
tg (CPTG
uid 263,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 264,0
va (VaSet
)
xt "49100,142500,53000,143500"
st "BDP10_P"
ju 2
blo "53000,143300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP10_P"
t "std_logic"
eolc "-- DATA_1_P___DATA_L_N"
preAdd 0
posAdd 0
o 64
suid 64,0
)
)
)
*66 (CptPort
uid 265,0
ps "OnEdgeStrategy"
shape (Diamond
uid 266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,143625,54750,144375"
)
tg (CPTG
uid 267,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 268,0
va (VaSet
)
xt "49100,143500,53000,144500"
st "BDP10_N"
ju 2
blo "53000,144300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP10_N"
t "std_logic"
eolc "-- DATA_1_N___DATA_L_P"
preAdd 0
posAdd 0
o 65
suid 65,0
)
)
)
*67 (CptPort
uid 269,0
ps "OnEdgeStrategy"
shape (Diamond
uid 270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,145625,54750,146375"
)
tg (CPTG
uid 271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 272,0
va (VaSet
)
xt "49100,145500,53000,146500"
st "BDP11_P"
ju 2
blo "53000,146300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP11_P"
t "std_logic"
eolc "-- XOFF_1_P___XOFF_L_P"
preAdd 0
posAdd 0
o 66
suid 66,0
)
)
)
*68 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Diamond
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,146625,54750,147375"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 276,0
va (VaSet
)
xt "49100,146500,53000,147500"
st "BDP11_N"
ju 2
blo "53000,147300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP11_N"
t "std_logic"
eolc "-- XOFF_1_N___XOFF_L_N"
preAdd 0
posAdd 0
o 67
suid 67,0
)
)
)
*69 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Diamond
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,148625,54750,149375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
)
xt "49100,148500,53000,149500"
st "BDP12_P"
ju 2
blo "53000,149300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP12_P"
t "std_logic"
eolc "-- XOFF_R2_P___XOFF_R_P"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
)
*70 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Diamond
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,149625,54750,150375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
)
xt "49100,149500,53000,150500"
st "BDP12_N"
ju 2
blo "53000,150300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP12_N"
t "std_logic"
eolc "-- XOFF_R2_N___XOFF_R_N"
preAdd 0
posAdd 0
o 69
suid 69,0
)
)
)
*71 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Diamond
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,151625,54750,152375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
)
xt "49100,151500,53000,152500"
st "BDP13_P"
ju 2
blo "53000,152300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP13_P"
t "std_logic"
eolc "-- DATA_R2_P___DATA_R_N"
preAdd 0
posAdd 0
o 70
suid 70,0
)
)
)
*72 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Diamond
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,152625,54750,153375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
)
xt "49100,152500,53000,153500"
st "BDP13_N"
ju 2
blo "53000,153300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP13_N"
t "std_logic"
eolc "-- DATA_R2_N___DATA_R_P"
preAdd 0
posAdd 0
o 71
suid 71,0
)
)
)
*73 (CptPort
uid 293,0
ps "OnEdgeStrategy"
shape (Diamond
uid 294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,154625,54750,155375"
)
tg (CPTG
uid 295,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "49100,154500,53000,155500"
st "BDP14_P"
ju 2
blo "53000,155300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP14_P"
t "std_logic"
eolc "-- DATA3_P___FC1_P"
preAdd 0
posAdd 0
o 72
suid 72,0
)
)
)
*74 (CptPort
uid 297,0
ps "OnEdgeStrategy"
shape (Diamond
uid 298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,155625,54750,156375"
)
tg (CPTG
uid 299,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 300,0
va (VaSet
)
xt "49100,155500,53000,156500"
st "BDP14_N"
ju 2
blo "53000,156300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP14_N"
t "std_logic"
eolc "-- DATA3_N___FC1_N"
preAdd 0
posAdd 0
o 73
suid 73,0
)
)
)
*75 (CptPort
uid 301,0
ps "OnEdgeStrategy"
shape (Diamond
uid 302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,157625,54750,158375"
)
tg (CPTG
uid 303,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 304,0
va (VaSet
)
xt "49100,157500,53000,158500"
st "BDP15_P"
ju 2
blo "53000,158300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP15_P"
t "std_logic"
eolc "-- XOFF_R3_P___FC2_P"
preAdd 0
posAdd 0
o 74
suid 74,0
)
)
)
*76 (CptPort
uid 305,0
ps "OnEdgeStrategy"
shape (Diamond
uid 306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,158625,54750,159375"
)
tg (CPTG
uid 307,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 308,0
va (VaSet
)
xt "49100,158500,53000,159500"
st "BDP15_N"
ju 2
blo "53000,159300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "BDP15_N"
t "std_logic"
eolc "-- XOFF_R3_N___FC2_N"
preAdd 0
posAdd 0
o 75
suid 75,0
)
)
)
*77 (CptPort
uid 309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,168625,54750,169375"
)
tg (CPTG
uid 311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 312,0
va (VaSet
)
xt "50700,168500,53000,169500"
st "TERM"
ju 2
blo "53000,169300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TERM"
t "std_logic"
prec "-- ASIC P4
------------------------------------"
preAdd 0
posAdd 0
o 89
suid 76,0
)
)
)
*78 (CptPort
uid 313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,170625,54750,171375"
)
tg (CPTG
uid 315,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "50100,170500,53000,171500"
st "ADDR0"
ju 2
blo "53000,171300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADDR0"
t "std_logic"
preAdd 0
posAdd 0
o 77
suid 77,0
)
)
)
*79 (CptPort
uid 317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,171625,54750,172375"
)
tg (CPTG
uid 319,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 320,0
va (VaSet
)
xt "50100,171500,53000,172500"
st "ADDR1"
ju 2
blo "53000,172300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADDR1"
t "std_logic"
preAdd 0
posAdd 0
o 78
suid 78,0
)
)
)
*80 (CptPort
uid 321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,172625,54750,173375"
)
tg (CPTG
uid 323,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 324,0
va (VaSet
)
xt "50100,172500,53000,173500"
st "ADDR2"
ju 2
blo "53000,173300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADDR2"
t "std_logic"
preAdd 0
posAdd 0
o 79
suid 79,0
)
)
)
*81 (CptPort
uid 325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,173625,54750,174375"
)
tg (CPTG
uid 327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 328,0
va (VaSet
)
xt "50100,173500,53000,174500"
st "ADDR3"
ju 2
blo "53000,174300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADDR3"
t "std_logic"
preAdd 0
posAdd 0
o 80
suid 80,0
)
)
)
*82 (CptPort
uid 329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,174625,54750,175375"
)
tg (CPTG
uid 331,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 332,0
va (VaSet
)
xt "50100,174500,53000,175500"
st "ADDR4"
ju 2
blo "53000,175300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ADDR4"
t "std_logic"
preAdd 0
posAdd 0
o 81
suid 81,0
)
)
)
*83 (CptPort
uid 333,0
ps "OnEdgeStrategy"
shape (Triangle
uid 334,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,165625,54750,166375"
)
tg (CPTG
uid 335,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 336,0
va (VaSet
)
xt "50800,165500,53000,166500"
st "RSTB"
ju 2
blo "53000,166300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RSTB"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 82,0
)
)
)
*84 (CptPort
uid 337,0
ps "OnEdgeStrategy"
shape (Triangle
uid 338,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,176625,54750,177375"
)
tg (CPTG
uid 339,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 340,0
va (VaSet
)
xt "50000,176500,53000,177500"
st "ABCUP"
ju 2
blo "53000,177300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ABCUP"
t "std_logic"
preAdd 0
posAdd 0
o 76
suid 83,0
)
)
)
*85 (CptPort
uid 341,0
ps "OnEdgeStrategy"
shape (Triangle
uid 342,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,179625,54750,180375"
)
tg (CPTG
uid 343,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "49500,179500,53000,180500"
st "SDO_BC"
ju 2
blo "53000,180300"
)
)
thePort (LogicalPort
decl (Decl
n "SDO_BC"
t "std_logic"
eolc "--SCN_O_BC"
preAdd 0
posAdd 0
o 86
suid 84,0
)
)
)
*86 (CptPort
uid 345,0
ps "OnEdgeStrategy"
shape (Triangle
uid 346,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,178625,54750,179375"
)
tg (CPTG
uid 347,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 348,0
va (VaSet
)
xt "49900,178500,53000,179500"
st "SDI_BC"
ju 2
blo "53000,179300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDI_BC"
t "std_logic"
eolc "--SCN_I_BC"
preAdd 0
posAdd 0
o 84
suid 85,0
)
)
)
*87 (CptPort
uid 349,0
ps "OnEdgeStrategy"
shape (Triangle
uid 350,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,182625,54750,183375"
)
tg (CPTG
uid 351,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "49000,182500,53000,183500"
st "SDO_CLK"
ju 2
blo "53000,183300"
)
)
thePort (LogicalPort
decl (Decl
n "SDO_CLK"
t "std_logic"
eolc "--SCN_O_CK"
preAdd 0
posAdd 0
o 87
suid 86,0
)
)
)
*88 (CptPort
uid 353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,181625,54750,182375"
)
tg (CPTG
uid 355,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "49400,181500,53000,182500"
st "SDI_CLK"
ju 2
blo "53000,182300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SDI_CLK"
t "std_logic"
eolc "--SCN_I_CK"
preAdd 0
posAdd 0
o 85
suid 87,0
)
)
)
*89 (CptPort
uid 357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,188625,54750,189375"
)
tg (CPTG
uid 359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "46100,188500,53000,189500"
st "SCAN_ENABLE"
ju 2
blo "53000,189300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SCAN_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 83
suid 88,0
)
)
)
*90 (CptPort
uid 361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 362,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,184625,54750,185375"
)
tg (CPTG
uid 363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 364,0
va (VaSet
)
xt "49400,184500,53000,185500"
st "SWITCH1"
ju 2
blo "53000,185300"
)
)
thePort (LogicalPort
decl (Decl
n "SWITCH1"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 89,0
)
)
)
]
shape (Rectangle
uid 366,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "29000,123000,54000,193000"
)
oxt "29000,2000,39000,103000"
ttg (MlTextGroup
uid 367,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
uid 368,0
va (VaSet
font "helvetica,8,1"
)
xt "37350,156000,43550,157000"
st "abc130_driver"
blo "37350,156800"
tm "BdLibraryNameMgr"
)
*92 (Text
uid 369,0
va (VaSet
font "helvetica,8,1"
)
xt "37350,157000,47250,158000"
st "abc130_driver_pcb_top"
blo "37350,157800"
tm "CptNameMgr"
)
*93 (Text
uid 370,0
va (VaSet
font "helvetica,8,1"
)
xt "37350,158000,39250,159000"
st "Udut"
blo "37350,158800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 371,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 372,0
text (MLText
uid 373,0
va (VaSet
)
xt "28600,121000,28600,121000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*94 (Net
uid 422,0
decl (Decl
n "HSIO_DXIN3_P"
t "std_logic"
eolc "-- Sink 3"
preAdd 0
posAdd 0
o 42
suid 7,0
)
declText (MLText
uid 423,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,56000,43200,57200"
st "signal HSIO_DXIN3_P   : std_logic -- Sink 3"
)
)
*95 (Net
uid 430,0
decl (Decl
n "HSIO_DXIN3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 41
suid 8,0
)
declText (MLText
uid 431,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,54800,40800,56000"
st "signal HSIO_DXIN3_N   : std_logic -- -"
)
)
*96 (Net
uid 478,0
decl (Decl
n "SHUNT_CTL_SW"
t "std_logic"
prec "-- HYBRID P3
-----------------------------------"
eolc "-- becomes SHUNTCTL"
preAdd 0
posAdd 0
o 79
suid 14,0
)
declText (MLText
uid 479,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,100400,50700,104000"
st "-- HYBRID P3
-----------------------------------
signal SHUNT_CTL_SW   : std_logic -- becomes SHUNTCTL"
)
)
*97 (Net
uid 518,0
decl (Decl
n "BCO_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 14
suid 19,0
)
declText (MLText
uid 519,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,20000,38000,21200"
st "signal BCO_P          : std_logic --"
)
)
*98 (Net
uid 526,0
decl (Decl
n "BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 13
suid 20,0
)
declText (MLText
uid 527,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,18800,38100,20000"
st "signal BCO_N          : std_logic --"
)
)
*99 (Net
uid 534,0
decl (Decl
n "DRC_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 32
suid 21,0
)
declText (MLText
uid 535,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,41600,38000,42800"
st "signal DRC_P          : std_logic --"
)
)
*100 (Net
uid 542,0
decl (Decl
n "DRC_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 31
suid 22,0
)
declText (MLText
uid 543,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,40400,38100,41600"
st "signal DRC_N          : std_logic --"
)
)
*101 (Net
uid 550,0
decl (Decl
n "L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 60
suid 23,0
)
declText (MLText
uid 551,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,77600,39100,78800"
st "signal L0_CMD_P       : std_logic --"
)
)
*102 (Net
uid 558,0
decl (Decl
n "L0_CMD_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 59
suid 24,0
)
declText (MLText
uid 559,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,76400,39200,77600"
st "signal L0_CMD_N       : std_logic --"
)
)
*103 (Net
uid 566,0
decl (Decl
n "R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 62
suid 25,0
)
declText (MLText
uid 567,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,80000,37300,81200"
st "signal R3_P           : std_logic --"
)
)
*104 (Net
uid 574,0
decl (Decl
n "R3_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 61
suid 26,0
)
declText (MLText
uid 575,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,78800,37400,80000"
st "signal R3_N           : std_logic --"
)
)
*105 (Net
uid 582,0
decl (Decl
n "REG_EN_A"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 65
suid 27,0
)
declText (MLText
uid 583,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,83600,39100,84800"
st "signal REG_EN_A       : std_logic --"
)
)
*106 (Net
uid 590,0
decl (Decl
n "REG_EN_D"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 66
suid 28,0
)
declText (MLText
uid 591,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,84800,39200,86000"
st "signal REG_EN_D       : std_logic --"
)
)
*107 (Net
uid 694,0
decl (Decl
n "TERM"
t "std_logic"
prec "-- ASIC P4
------------------------------------"
preAdd 0
posAdd 0
o 88
suid 41,0
)
declText (MLText
uid 695,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,113600,37000,117200"
st "-- ASIC P4
------------------------------------
signal TERM           : std_logic"
)
)
*108 (Net
uid 702,0
decl (Decl
n "ADDR0"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 42,0
)
declText (MLText
uid 703,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,6800,36900,8000"
st "signal ADDR0          : std_logic"
)
)
*109 (Net
uid 710,0
decl (Decl
n "ADDR1"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 43,0
)
declText (MLText
uid 711,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,9200,36900,10400"
st "signal ADDR1          : std_logic"
)
)
*110 (Net
uid 718,0
decl (Decl
n "ADDR2"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 44,0
)
declText (MLText
uid 719,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,11600,36900,12800"
st "signal ADDR2          : std_logic"
)
)
*111 (Net
uid 726,0
decl (Decl
n "ADDR3"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 45,0
)
declText (MLText
uid 727,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,14000,36900,15200"
st "signal ADDR3          : std_logic"
)
)
*112 (Net
uid 734,0
decl (Decl
n "ADDR4"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 46,0
)
declText (MLText
uid 735,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,16400,36900,17600"
st "signal ADDR4          : std_logic"
)
)
*113 (Net
uid 742,0
decl (Decl
n "RSTB"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 47,0
)
declText (MLText
uid 743,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,86000,36200,87200"
st "signal RSTB           : std_logic"
)
)
*114 (Net
uid 750,0
decl (Decl
n "ABCUP"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 48,0
)
declText (MLText
uid 751,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,2000,37000,3200"
st "signal ABCUP          : std_logic"
)
)
*115 (Net
uid 758,0
decl (Decl
n "SDI_BC"
t "std_logic"
eolc "--SCN_I_BC"
preAdd 0
posAdd 0
o 71
suid 49,0
)
declText (MLText
uid 759,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,90800,43300,92000"
st "signal SDI_BC         : std_logic --SCN_I_BC"
)
)
*116 (Net
uid 766,0
decl (Decl
n "SDI_CLK"
t "std_logic"
eolc "--SCN_I_CK"
preAdd 0
posAdd 0
o 73
suid 50,0
)
declText (MLText
uid 767,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,93200,43600,94400"
st "signal SDI_CLK        : std_logic --SCN_I_CK"
)
)
*117 (Net
uid 774,0
decl (Decl
n "SCAN_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 51,0
)
declText (MLText
uid 775,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,88400,39300,89600"
st "signal SCAN_ENABLE    : std_logic"
)
)
*118 (Net
uid 782,0
decl (Decl
n "HSIO_BCO_P"
t "std_logic"
prec "-- HSIO EOS P1
-----------------------------------"
eolc "-- 0 Seq 0"
preAdd 0
posAdd 0
o 34
suid 52,0
)
declText (MLText
uid 783,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,44000,43600,47600"
st "-- HSIO EOS P1
-----------------------------------
signal HSIO_BCO_P     : std_logic -- 0 Seq 0"
)
)
*119 (Net
uid 790,0
decl (Decl
n "HSIO_BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 33
suid 53,0
)
declText (MLText
uid 791,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,42800,39800,44000"
st "signal HSIO_BCO_N     : std_logic --"
)
)
*120 (Net
uid 798,0
decl (Decl
n "HSIO_L0_CMD_N"
t "std_logic"
eolc "-- 1 Seq 1"
preAdd 0
posAdd 0
o 51
suid 54,0
)
declText (MLText
uid 799,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,66800,44800,68000"
st "signal HSIO_L0_CMD_N  : std_logic -- 1 Seq 1"
)
)
*121 (Net
uid 806,0
decl (Decl
n "HSIO_L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 52
suid 55,0
)
declText (MLText
uid 807,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,68000,40800,69200"
st "signal HSIO_L0_CMD_P  : std_logic --"
)
)
*122 (Net
uid 814,0
decl (Decl
n "HSIO_R3_N"
t "std_logic"
eolc "-- 2 Seq 2"
preAdd 0
posAdd 0
o 53
suid 56,0
)
declText (MLText
uid 815,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,69200,43000,70400"
st "signal HSIO_R3_N      : std_logic -- 2 Seq 2"
)
)
*123 (Net
uid 822,0
decl (Decl
n "HSIO_R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 54
suid 57,0
)
declText (MLText
uid 823,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,70400,39000,71600"
st "signal HSIO_R3_P      : std_logic --"
)
)
*124 (Net
uid 830,0
decl (Decl
n "HSIO_SP0_P"
t "std_logic"
eolc "-- 3 Seq 3"
preAdd 0
posAdd 0
o 56
suid 58,0
)
declText (MLText
uid 831,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,72800,43300,74000"
st "signal HSIO_SP0_P     : std_logic -- 3 Seq 3"
)
)
*125 (Net
uid 838,0
decl (Decl
n "HSIO_SP0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 55
suid 59,0
)
declText (MLText
uid 839,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,71600,40200,72800"
st "signal HSIO_SP0_N     : std_logic -- -"
)
)
*126 (Net
uid 846,0
decl (Decl
n "HSIO_DXOUT0_P"
t "std_logic"
eolc "-- 4 Seq 4"
preAdd 0
posAdd 0
o 44
suid 60,0
)
declText (MLText
uid 847,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,58400,44600,59600"
st "signal HSIO_DXOUT0_P  : std_logic -- 4 Seq 4"
)
)
*127 (Net
uid 854,0
decl (Decl
n "HSIO_DXOUT0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 43
suid 61,0
)
declText (MLText
uid 855,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,57200,41500,58400"
st "signal HSIO_DXOUT0_N  : std_logic -- -"
)
)
*128 (Net
uid 862,0
decl (Decl
n "HSIO_DXOUT1_P"
t "std_logic"
eolc "-- 5 Seq 5"
preAdd 0
posAdd 0
o 46
suid 62,0
)
declText (MLText
uid 863,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,60800,44600,62000"
st "signal HSIO_DXOUT1_P  : std_logic -- 5 Seq 5"
)
)
*129 (Net
uid 870,0
decl (Decl
n "HSIO_DXOUT1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 45
suid 63,0
)
declText (MLText
uid 871,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,59600,41500,60800"
st "signal HSIO_DXOUT1_N  : std_logic -- -"
)
)
*130 (Net
uid 878,0
decl (Decl
n "HSIO_DXOUT2_P"
t "std_logic"
eolc "-- 6 Seq 6"
preAdd 0
posAdd 0
o 48
suid 64,0
)
declText (MLText
uid 879,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,63200,44600,64400"
st "signal HSIO_DXOUT2_P  : std_logic -- 6 Seq 6"
)
)
*131 (Net
uid 886,0
decl (Decl
n "HSIO_DXOUT2_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 47
suid 65,0
)
declText (MLText
uid 887,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,62000,40800,63200"
st "signal HSIO_DXOUT2_N  : std_logic --"
)
)
*132 (Net
uid 894,0
decl (Decl
n "HSIO_DXOUT3_P"
t "std_logic"
eolc "-- 7 Seq 7"
preAdd 0
posAdd 0
o 50
suid 66,0
)
declText (MLText
uid 895,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,65600,44600,66800"
st "signal HSIO_DXOUT3_P  : std_logic -- 7 Seq 7"
)
)
*133 (Net
uid 902,0
decl (Decl
n "HSIO_DXOUT3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 49
suid 67,0
)
declText (MLText
uid 903,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,64400,41500,65600"
st "signal HSIO_DXOUT3_N  : std_logic -- -"
)
)
*134 (Net
uid 910,0
decl (Decl
n "RSTB_I"
t "std_logic"
eolc "-- 8 Reg"
preAdd 0
posAdd 0
o 68
suid 68,0
)
declText (MLText
uid 911,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,87200,40600,88400"
st "signal RSTB_I         : std_logic -- 8 Reg"
)
)
*135 (Net
uid 918,0
decl (Decl
n "REG_END_I"
t "std_logic"
eolc "-- 11 Reg *"
preAdd 0
posAdd 0
o 64
suid 69,0
)
declText (MLText
uid 919,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,82400,43500,83600"
st "signal REG_END_I      : std_logic -- 11 Reg *"
)
)
*136 (Net
uid 926,0
decl (Decl
n "TERM_I"
t "std_logic"
eolc "-- 12 Reg"
preAdd 0
posAdd 0
o 89
suid 70,0
)
declText (MLText
uid 927,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,117200,41400,118400"
st "signal TERM_I         : std_logic -- 12 Reg"
)
)
*137 (Net
uid 934,0
decl (Decl
n "ADDR0_I"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 4
suid 71,0
)
declText (MLText
uid 935,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,8000,41900,9200"
st "signal ADDR0_I        : std_logic -- 13 Reg"
)
)
*138 (Net
uid 942,0
decl (Decl
n "ADDR1_I"
t "std_logic"
eolc "-- 14 Reg"
preAdd 0
posAdd 0
o 6
suid 72,0
)
declText (MLText
uid 943,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,10400,41900,11600"
st "signal ADDR1_I        : std_logic -- 14 Reg"
)
)
*139 (Net
uid 950,0
decl (Decl
n "ADDR2_I"
t "std_logic"
eolc "-- 15 Reg"
preAdd 0
posAdd 0
o 8
suid 73,0
)
declText (MLText
uid 951,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,12800,41900,14000"
st "signal ADDR2_I        : std_logic -- 15 Reg"
)
)
*140 (Net
uid 958,0
decl (Decl
n "ADDR3_I"
t "std_logic"
eolc "-- 16 Reg"
preAdd 0
posAdd 0
o 10
suid 74,0
)
declText (MLText
uid 959,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,15200,41900,16400"
st "signal ADDR3_I        : std_logic -- 16 Reg"
)
)
*141 (Net
uid 966,0
decl (Decl
n "ADDR4_I"
t "std_logic"
eolc "-- 17 Reg"
preAdd 0
posAdd 0
o 12
suid 75,0
)
declText (MLText
uid 967,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,17600,41900,18800"
st "signal ADDR4_I        : std_logic -- 17 Reg"
)
)
*142 (Net
uid 974,0
decl (Decl
n "SCAN_EN_I"
t "std_logic"
eolc "-- 18 Reg *"
preAdd 0
posAdd 0
o 70
suid 76,0
)
declText (MLText
uid 975,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,89600,43500,90800"
st "signal SCAN_EN_I      : std_logic -- 18 Reg *"
)
)
*143 (Net
uid 982,0
decl (Decl
n "SDI_BC_I"
t "std_logic"
eolc "-- 19 TWOWIRE *"
preAdd 0
posAdd 0
o 72
suid 77,0
)
declText (MLText
uid 983,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,92000,45600,93200"
st "signal SDI_BC_I       : std_logic -- 19 TWOWIRE *"
)
)
*144 (Net
uid 990,0
decl (Decl
n "SDI_CLK_I"
t "std_logic"
eolc "-- 21 TWOWIRE *"
preAdd 0
posAdd 0
o 74
suid 78,0
)
declText (MLText
uid 991,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,94400,45900,95600"
st "signal SDI_CLK_I      : std_logic -- 21 TWOWIRE *"
)
)
*145 (Net
uid 998,0
decl (Decl
n "ABCUP_I"
t "std_logic"
prec "-- HSIO EOS P2
-----------------------------------"
eolc "-- 22 Reg"
preAdd 0
posAdd 0
o 2
suid 79,0
)
declText (MLText
uid 999,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,3200,42000,6800"
st "-- HSIO EOS P2
-----------------------------------
signal ABCUP_I        : std_logic -- 22 Reg"
)
)
*146 (Net
uid 1006,0
decl (Decl
n "SPARE1"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 81
suid 80,0
)
declText (MLText
uid 1007,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,105200,43000,106400"
st "signal SPARE1         : std_logic -- Unknown"
)
)
*147 (Net
uid 1014,0
decl (Decl
n "SPARE2"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 82
suid 81,0
)
declText (MLText
uid 1015,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,106400,43000,107600"
st "signal SPARE2         : std_logic -- Unknown"
)
)
*148 (Net
uid 1022,0
decl (Decl
n "SPARE3"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 83
suid 82,0
)
declText (MLText
uid 1023,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,107600,43000,108800"
st "signal SPARE3         : std_logic -- Unknown"
)
)
*149 (Net
uid 1030,0
decl (Decl
n "SPARE4"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 84
suid 83,0
)
declText (MLText
uid 1031,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,108800,43000,110000"
st "signal SPARE4         : std_logic -- Unknown"
)
)
*150 (Net
uid 1038,0
decl (Decl
n "SPARE5"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 85
suid 84,0
)
declText (MLText
uid 1039,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,110000,43000,111200"
st "signal SPARE5         : std_logic -- Unknown"
)
)
*151 (Net
uid 1046,0
decl (Decl
n "I2C_CLK"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 57
suid 85,0
)
declText (MLText
uid 1047,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,74000,43300,75200"
st "signal I2C_CLK        : std_logic -- TWOWIRE"
)
)
*152 (Net
uid 1054,0
decl (Decl
n "I2C_DATA"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 58
suid 86,0
)
declText (MLText
uid 1055,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,75200,43600,76400"
st "signal I2C_DATA       : std_logic -- TWOWIRE"
)
)
*153 (Grouping
uid 1807,0
optionalChildren [
*154 (CommentText
uid 1809,0
shape (Rectangle
uid 1810,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,204000,51000,205000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1811,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,204000,44500,205000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*155 (CommentText
uid 1812,0
shape (Rectangle
uid 1813,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,200000,55000,201000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1814,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,200000,54100,201000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*156 (CommentText
uid 1815,0
shape (Rectangle
uid 1816,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,202000,51000,203000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1817,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,202000,44100,203000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*157 (CommentText
uid 1818,0
shape (Rectangle
uid 1819,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,202000,34000,203000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1820,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,202000,31900,203000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*158 (CommentText
uid 1821,0
shape (Rectangle
uid 1822,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "51000,201000,71000,205000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1823,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "51200,201200,60300,202200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*159 (CommentText
uid 1824,0
shape (Rectangle
uid 1825,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,200000,71000,201000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1826,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,200000,56800,201000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*160 (CommentText
uid 1827,0
shape (Rectangle
uid 1828,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,200000,51000,202000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1829,0
va (VaSet
fg "32768,0,0"
)
xt "37050,200500,43950,201500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*161 (CommentText
uid 1830,0
shape (Rectangle
uid 1831,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,203000,34000,204000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1832,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,203000,32200,204000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*162 (CommentText
uid 1833,0
shape (Rectangle
uid 1834,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "30000,204000,34000,205000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1835,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "30200,204000,32900,205000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*163 (CommentText
uid 1836,0
shape (Rectangle
uid 1837,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "34000,203000,51000,204000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1838,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "34200,203000,51100,204000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1808,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "30000,200000,71000,205000"
)
oxt "14000,66000,55000,71000"
)
*164 (Net
uid 3324,0
decl (Decl
n "bdp_p"
t "std_logic_vector"
b "(15 downto 8)"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 28
suid 90,0
)
declText (MLText
uid 3325,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*165 (Net
uid 3390,0
decl (Decl
n "bdp_n"
t "std_logic_vector"
b "(15 downto 8)"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 28
suid 91,0
)
declText (MLText
uid 3391,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*166 (Net
uid 3857,0
decl (Decl
n "HSIO_DXIN0_P"
t "std_logic"
eolc "-- Sink 0"
preAdd 0
posAdd 0
o 74
suid 94,0
)
declText (MLText
uid 3858,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,48800,43200,50000"
st "signal HSIO_DXIN0_P   : std_logic -- Sink 0"
)
)
*167 (Net
uid 3859,0
decl (Decl
n "HSIO_DXIN0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 75
suid 95,0
)
declText (MLText
uid 3860,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,47600,40800,48800"
st "signal HSIO_DXIN0_N   : std_logic -- -"
)
)
*168 (Net
uid 3877,0
decl (Decl
n "HSIO_DXIN1_P"
t "std_logic"
eolc "-- Sink 1"
preAdd 0
posAdd 0
o 74
suid 96,0
)
declText (MLText
uid 3878,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,51200,43200,52400"
st "signal HSIO_DXIN1_P   : std_logic -- Sink 1"
)
)
*169 (Net
uid 3879,0
decl (Decl
n "HSIO_DXIN1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 75
suid 97,0
)
declText (MLText
uid 3880,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,50000,40800,51200"
st "signal HSIO_DXIN1_N   : std_logic -- -"
)
)
*170 (Net
uid 3897,0
decl (Decl
n "HSIO_DXIN2_P"
t "std_logic"
eolc "-- Sink 2"
preAdd 0
posAdd 0
o 74
suid 98,0
)
declText (MLText
uid 3898,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,53600,43200,54800"
st "signal HSIO_DXIN2_P   : std_logic -- Sink 2"
)
)
*171 (Net
uid 3899,0
decl (Decl
n "HSIO_DXIN2_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 75
suid 99,0
)
declText (MLText
uid 3900,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "22000,52400,40800,53600"
st "signal HSIO_DXIN2_N   : std_logic -- -"
)
)
*172 (Net
uid 4289,0
decl (Decl
n "SHUNT_CTL_SW_I"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 72
suid 100,0
)
declText (MLText
uid 4290,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*173 (Net
uid 4297,0
decl (Decl
n "REG_ENA_I"
t "std_logic"
eolc "-- 10 Reg *"
preAdd 0
posAdd 0
o 73
suid 101,0
)
declText (MLText
uid 4298,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*174 (SaComponent
uid 4434,0
optionalChildren [
*175 (CptPort
uid 4443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,132625,-60250,133375"
)
tg (CPTG
uid 4445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4446,0
va (VaSet
)
xt "-65000,132500,-62000,133500"
st "abc_BC"
ju 2
blo "-62000,133300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_BC"
t "std_logic"
o 9
)
)
)
*176 (CptPort
uid 4447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,133625,-60250,134375"
)
tg (CPTG
uid 4449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4450,0
va (VaSet
)
xt "-65500,133500,-62000,134500"
st "abc_CLK"
ju 2
blo "-62000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_CLK"
t "std_logic"
o 10
)
)
)
*177 (CptPort
uid 4451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,155625,-60250,156375"
)
tg (CPTG
uid 4453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4454,0
va (VaSet
)
xt "-65900,155500,-62000,156500"
st "abc_DATL"
ju 2
blo "-62000,156300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_DATL"
t "std_logic"
o 14
)
)
)
*178 (CptPort
uid 4455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,160625,-60250,161375"
)
tg (CPTG
uid 4457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4458,0
va (VaSet
)
xt "-65200,160500,-62000,161500"
st "abc_DIN"
ju 2
blo "-62000,161300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_DIN"
t "std_logic_vector"
b "(255 downto 0)"
o 11
)
)
)
*179 (CptPort
uid 4459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,140625,-60250,141375"
)
tg (CPTG
uid 4461,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4462,0
va (VaSet
)
xt "-67600,140500,-62000,141500"
st "abc_FastCLK"
ju 2
blo "-62000,141300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_FastCLK"
t "std_logic"
o 12
)
)
)
*180 (CptPort
uid 4463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,157625,-60250,158375"
)
tg (CPTG
uid 4465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4466,0
va (VaSet
)
xt "-67400,157500,-62000,158500"
st "abc_padTerm"
ju 2
blo "-62000,158300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padTerm"
t "std_logic"
o 20
)
)
)
*181 (CptPort
uid 4467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4468,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,127625,-60250,128375"
)
tg (CPTG
uid 4469,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4470,0
va (VaSet
)
xt "-69500,127500,-62000,128500"
st "abc_powerUpRstb"
ju 2
blo "-62000,128300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_powerUpRstb"
t "std_logic"
o 6
)
)
)
*182 (CptPort
uid 4471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,129625,-60250,130375"
)
tg (CPTG
uid 4473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4474,0
va (VaSet
)
xt "-65400,129500,-62000,130500"
st "abc_RST"
ju 2
blo "-62000,130300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_RST"
t "std_logic"
o 7
)
)
)
*183 (CptPort
uid 4475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,145625,-60250,146375"
)
tg (CPTG
uid 4477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4478,0
va (VaSet
)
xt "-64500,145500,-62000,146500"
st "com_o"
ju 2
blo "-62000,146300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "com_o"
t "std_logic"
o 2
)
)
)
*184 (CptPort
uid 4479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,147625,-60250,148375"
)
tg (CPTG
uid 4481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4482,0
va (VaSet
)
xt "-63700,147500,-62000,148500"
st "l0_o"
ju 2
blo "-62000,148300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l0_o"
t "std_logic"
o 3
)
)
)
*185 (CptPort
uid 4483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,150625,-60250,151375"
)
tg (CPTG
uid 4485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4486,0
va (VaSet
)
xt "-63700,150500,-62000,151500"
st "l1_o"
ju 2
blo "-62000,151300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "l1_o"
t "std_logic"
o 4
)
)
)
*186 (CptPort
uid 4487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,152625,-60250,153375"
)
tg (CPTG
uid 4489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4490,0
va (VaSet
)
xt "-64200,152500,-62000,153500"
st "r3s_o"
ju 2
blo "-62000,153300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "r3s_o"
t "std_logic"
o 5
)
)
)
*187 (CptPort
uid 4491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,164625,-60250,165375"
)
tg (CPTG
uid 4493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4494,0
va (VaSet
)
xt "-67000,164500,-62000,165500"
st "abc_padID1"
ju 2
blo "-62000,165300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID1"
t "std_logic_vector"
b "(4 downto 0)"
o 15
)
)
)
*188 (CptPort
uid 4495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,165625,-60250,166375"
)
tg (CPTG
uid 4497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4498,0
va (VaSet
)
xt "-67000,165500,-62000,166500"
st "abc_padID2"
ju 2
blo "-62000,166300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID2"
t "std_logic_vector"
b "(4 downto 0)"
o 16
)
)
)
*189 (CptPort
uid 4499,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4500,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,166625,-60250,167375"
)
tg (CPTG
uid 4501,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4502,0
va (VaSet
)
xt "-67000,166500,-62000,167500"
st "abc_padID3"
ju 2
blo "-62000,167300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID3"
t "std_logic_vector"
b "(4 downto 0)"
o 17
)
)
)
*190 (CptPort
uid 4503,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4504,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,167625,-60250,168375"
)
tg (CPTG
uid 4505,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4506,0
va (VaSet
)
xt "-67000,167500,-62000,168500"
st "abc_padID4"
ju 2
blo "-62000,168300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID4"
t "std_logic_vector"
b "(4 downto 0)"
o 18
)
)
)
*191 (CptPort
uid 4507,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4508,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,168625,-60250,169375"
)
tg (CPTG
uid 4509,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4510,0
va (VaSet
)
xt "-67000,168500,-62000,169500"
st "abc_padID5"
ju 2
blo "-62000,169300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_padID5"
t "std_logic_vector"
b "(4 downto 0)"
o 19
)
)
)
*192 (CptPort
uid 4511,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4512,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,141625,-60250,142375"
)
tg (CPTG
uid 4513,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4514,0
va (VaSet
)
xt "-69800,141500,-62000,142500"
st "abc_FastCLK_div2"
ju 2
blo "-62000,142300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_FastCLK_div2"
t "std_logic"
o 13
)
)
)
*193 (CptPort
uid 4515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4516,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,128625,-60250,129375"
)
tg (CPTG
uid 4517,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4518,0
va (VaSet
)
xt "-66000,128500,-62000,129500"
st "abc_RSTB"
ju 2
blo "-62000,129300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "abc_RSTB"
t "std_logic"
o 8
)
)
)
*194 (CptPort
uid 4909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-61000,124625,-60250,125375"
)
tg (CPTG
uid 4911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4912,0
va (VaSet
)
xt "-65000,124500,-62000,125500"
st "clk80_o"
ju 2
blo "-62000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "clk80_o"
t "std_logic"
o 1
suid 66,0
)
)
)
]
shape (Rectangle
uid 4435,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-72000,124000,-61000,172000"
)
oxt "15000,6000,34000,26000"
ttg (MlTextGroup
uid 4436,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*195 (Text
uid 4437,0
va (VaSet
font "helvetica,8,1"
)
xt "-71550,124000,-67950,125000"
st "abc_emu"
blo "-71550,124800"
tm "BdLibraryNameMgr"
)
*196 (Text
uid 4438,0
va (VaSet
font "helvetica,8,1"
)
xt "-71550,125000,-63450,126000"
st "abc130_top_tester"
blo "-71550,125800"
tm "CptNameMgr"
)
*197 (Text
uid 4439,0
va (VaSet
font "helvetica,8,1"
)
xt "-71550,126000,-69350,127000"
st "Utst1"
blo "-71550,126800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4440,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4441,0
text (MLText
uid 4442,0
va (VaSet
font "clean,8,0"
)
xt "-83000,143000,-83000,143000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*198 (MWC
uid 4557,0
optionalChildren [
*199 (CptPort
uid 4519,0
optionalChildren [
*200 (Line
uid 4523,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-54000,151000,-52999,151000"
pts [
"-54000,151000"
"-52999,151000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4520,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-54750,150625,-54000,151375"
)
tg (CPTG
uid 4521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4522,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-56721,150551,-54721,151451"
st "din0"
blo "-56721,151251"
)
s (Text
uid 4566,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-56721,151451,-56721,151451"
blo "-56721,151451"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din0"
t "std_logic"
o 76
suid 1,0
)
)
)
*201 (CptPort
uid 4524,0
optionalChildren [
*202 (Line
uid 4528,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-50999,152000,-50000,152000"
pts [
"-50000,152000"
"-50999,152000"
]
)
*203 (Property
uid 4529,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4525,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-50000,151625,-49250,152375"
)
tg (CPTG
uid 4526,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4527,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-49449,151527,-47449,152427"
st "dout"
ju 2
blo "-47449,152227"
)
s (Text
uid 4567,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-47449,152427,-47449,152427"
ju 2
blo "-47449,152427"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
o 81
suid 2,0
)
)
)
*204 (CptPort
uid 4530,0
optionalChildren [
*205 (Line
uid 4534,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-54000,153000,-52999,153000"
pts [
"-54000,153000"
"-52999,153000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4531,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-54750,152625,-54000,153375"
)
tg (CPTG
uid 4532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4533,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-56721,152503,-54721,153403"
st "din1"
blo "-56721,153203"
)
s (Text
uid 4568,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-56721,153403,-56721,153403"
blo "-56721,153403"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din1"
t "std_logic"
o 77
suid 3,0
)
)
)
*206 (CptPort
uid 4535,0
optionalChildren [
*207 (Line
uid 4539,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-52000,149000,-52000,150667"
pts [
"-52000,149000"
"-52000,150667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4536,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-52375,148250,-51625,149000"
)
tg (CPTG
uid 4537,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4538,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-52473,146433,-51573,147933"
st "sel"
ju 2
blo "-51773,146433"
)
s (Text
uid 4569,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-51573,146433,-51573,146433"
ju 2
blo "-51573,146433"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 78
suid 4,0
)
)
)
*208 (CommentGraphic
uid 4540,0
shape (CustomPolygon
pts [
"-53000,150000"
"-51000,151334"
"-51000,152666"
"-53000,154000"
"-53000,150000"
]
uid 4541,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-53000,150000,-51000,154000"
)
oxt "7000,7000,9000,11000"
)
*209 (CommentGraphic
uid 4542,0
optionalChildren [
*210 (Property
uid 4544,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-53000,154000"
"-53000,154000"
]
uid 4543,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-53000,154000,-53000,154000"
)
oxt "7000,11000,7000,11000"
)
*211 (CommentGraphic
uid 4545,0
optionalChildren [
*212 (Property
uid 4547,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-53000,150000"
"-53000,150000"
]
uid 4546,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-53000,150000,-53000,150000"
)
oxt "7000,7000,7000,7000"
)
*213 (CommentText
uid 4548,0
shape (Rectangle
uid 4549,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-53000,150494,-51000,152000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 4550,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-52800,150694,-51800,151594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*214 (CommentText
uid 4551,0
shape (Rectangle
uid 4552,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-52998,152444,-51000,154000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 4553,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-52798,152644,-51798,153544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*215 (CommentText
uid 4554,0
shape (Rectangle
uid 4555,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-52889,151483,-50889,152483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 4556,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-52689,151683,-51189,152583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 4558,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-54000,149000,-50000,155000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 4559,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*216 (Text
uid 4560,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-51650,154200,-46150,155100"
st "moduleware"
blo "-51650,154900"
)
*217 (Text
uid 4561,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-51650,155100,-50150,156000"
st "mux"
blo "-51650,155800"
)
*218 (Text
uid 4562,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-51650,155100,-50150,156000"
st "U_0"
blo "-51650,155800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4563,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4564,0
text (MLText
uid 4565,0
va (VaSet
font "courier,8,0"
)
xt "-57000,131300,-57000,131300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*219 (Net
uid 4602,0
lang 11
decl (Decl
n "l1"
t "std_logic"
o 76
suid 106,0
)
declText (MLText
uid 4603,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*220 (Net
uid 4604,0
lang 11
decl (Decl
n "r3s"
t "std_logic"
o 77
suid 107,0
)
declText (MLText
uid 4605,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*221 (Net
uid 4606,0
lang 11
decl (Decl
n "l0"
t "std_logic"
o 75
suid 108,0
)
declText (MLText
uid 4607,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*222 (Net
uid 4608,0
lang 11
decl (Decl
n "com"
t "std_logic"
o 74
suid 109,0
)
declText (MLText
uid 4609,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*223 (MWC
uid 4610,0
optionalChildren [
*224 (CptPort
uid 4619,0
optionalChildren [
*225 (Line
uid 4624,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-56000,146000,-54999,146000"
pts [
"-56000,146000"
"-54999,146000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4620,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-56750,145625,-56000,146375"
)
tg (CPTG
uid 4621,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4622,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-58721,145551,-56721,146451"
st "din0"
blo "-58721,146251"
)
s (Text
uid 4623,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58721,146451,-58721,146451"
blo "-58721,146451"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din0"
t "std_logic"
o 74
)
)
)
*226 (CptPort
uid 4625,0
optionalChildren [
*227 (Line
uid 4630,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-52999,147000,-52000,147000"
pts [
"-52000,147000"
"-52999,147000"
]
)
*228 (Property
uid 4631,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4626,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-52000,146625,-51250,147375"
)
tg (CPTG
uid 4627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4628,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-51449,146527,-49449,147427"
st "dout"
ju 2
blo "-49449,147227"
)
s (Text
uid 4629,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-49449,147427,-49449,147427"
ju 2
blo "-49449,147427"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "dout"
t "std_logic"
o 79
)
)
)
*229 (CptPort
uid 4632,0
optionalChildren [
*230 (Line
uid 4637,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-56000,148000,-54999,148000"
pts [
"-56000,148000"
"-54999,148000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4633,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-56750,147625,-56000,148375"
)
tg (CPTG
uid 4634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4635,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-58721,147503,-56721,148403"
st "din1"
blo "-58721,148203"
)
s (Text
uid 4636,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-58721,148403,-58721,148403"
blo "-58721,148403"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "din1"
t "std_logic"
o 75
)
)
)
*231 (CptPort
uid 4638,0
optionalChildren [
*232 (Line
uid 4643,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-54000,144000,-54000,145667"
pts [
"-54000,144000"
"-54000,145667"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4639,0
ro 180
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-54375,143250,-53625,144000"
)
tg (CPTG
uid 4640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4641,0
sl 0
ro 270
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-54473,141433,-53573,142933"
st "sel"
ju 2
blo "-53773,141433"
)
s (Text
uid 4642,0
sl 0
ro 270
va (VaSet
font "courier,8,0"
)
xt "-53573,141433,-53573,141433"
ju 2
blo "-53573,141433"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sel"
t "std_logic"
o 78
)
)
)
*233 (CommentGraphic
uid 4644,0
shape (CustomPolygon
pts [
"-55000,145000"
"-53000,146334"
"-53000,147666"
"-55000,149000"
"-55000,145000"
]
uid 4645,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "-55000,145000,-53000,149000"
)
oxt "7000,7000,9000,11000"
)
*234 (CommentGraphic
uid 4646,0
optionalChildren [
*235 (Property
uid 4648,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-55000,149000"
"-55000,149000"
]
uid 4647,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-55000,149000,-55000,149000"
)
oxt "7000,11000,7000,11000"
)
*236 (CommentGraphic
uid 4649,0
optionalChildren [
*237 (Property
uid 4651,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"-55000,145000"
"-55000,145000"
]
uid 4650,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "-55000,145000,-55000,145000"
)
oxt "7000,7000,7000,7000"
)
*238 (CommentText
uid 4652,0
shape (Rectangle
uid 4653,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-55000,145494,-53000,147000"
)
oxt "7000,7494,9000,9000"
text (MLText
uid 4654,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-54800,145694,-53800,146594"
st "
Lo
"
tm "CommentText"
wrapOption 3
visibleHeight 1506
visibleWidth 2000
)
)
*239 (CommentText
uid 4655,0
shape (Rectangle
uid 4656,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-54998,147444,-53000,149000"
)
oxt "7002,9444,9000,11000"
text (MLText
uid 4657,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-54798,147644,-53798,148544"
st "
Hi
"
tm "CommentText"
wrapOption 3
visibleHeight 1556
visibleWidth 1998
)
)
*240 (CommentText
uid 4658,0
shape (Rectangle
uid 4659,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-54889,146483,-52889,147483"
)
oxt "7111,8483,9111,9483"
text (MLText
uid 4660,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-54689,146683,-53189,147583"
st "
mux
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 2000
)
)
]
shape (Rectangle
uid 4611,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "-56000,144000,-52000,150000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,12000"
ttg (MlTextGroup
uid 4612,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
uid 4613,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-53650,149200,-48150,150100"
st "moduleware"
blo "-53650,149900"
)
*242 (Text
uid 4614,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-53650,150100,-52150,151000"
st "mux"
blo "-53650,150800"
)
*243 (Text
uid 4615,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-53650,150100,-52150,151000"
st "U_1"
blo "-53650,150800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4616,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4617,0
text (MLText
uid 4618,0
va (VaSet
font "courier,8,0"
)
xt "-59000,126300,-59000,126300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*244 (Net
uid 4725,0
lang 11
decl (Decl
n "l1r3"
t "std_logic"
o 81
suid 113,0
)
declText (MLText
uid 4726,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*245 (Net
uid 4741,0
lang 11
decl (Decl
n "coml0"
t "std_logic"
o 79
suid 115,0
)
declText (MLText
uid 4742,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*246 (Net
uid 4743,0
lang 11
decl (Decl
n "bco"
t "std_logic"
o 78
suid 116,0
)
declText (MLText
uid 4744,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*247 (Net
uid 4745,0
lang 11
decl (Decl
n "drc"
t "std_logic"
o 80
suid 117,0
)
declText (MLText
uid 4746,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*248 (Net
uid 4759,0
lang 11
decl (Decl
n "rst"
t "std_logic"
o 82
suid 118,0
)
declText (MLText
uid 4760,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*249 (Net
uid 4838,0
decl (Decl
n "abc_padID1"
t "std_logic_vector"
b "(4 downto 0)"
o 83
suid 119,0
)
declText (MLText
uid 4839,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*250 (SaComponent
uid 4900,0
optionalChildren [
*251 (CptPort
uid 4848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,134625,83000,135375"
)
tg (CPTG
uid 4850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4851,0
va (VaSet
)
xt "84000,134500,85000,135500"
st "clk"
blo "84000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 12
suid 1,0
)
)
)
*252 (CptPort
uid 4852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,135625,83000,136375"
)
tg (CPTG
uid 4854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4855,0
va (VaSet
)
xt "84000,135500,85000,136500"
st "rst"
blo "84000,136300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 13
suid 2,0
)
)
)
*253 (CptPort
uid 4856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,137625,83000,138375"
)
tg (CPTG
uid 4858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4859,0
va (VaSet
)
xt "84000,137500,84900,138500"
st "en"
blo "84000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "en"
t "std_logic"
preAdd 0
o 11
suid 37,0
)
)
)
*254 (CptPort
uid 4860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,138625,101750,139375"
)
tg (CPTG
uid 4862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4863,0
va (VaSet
)
xt "90800,138500,100000,139500"
st "dropped_pkts_o : (7:0)"
ju 2
blo "100000,139300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dropped_pkts_o"
t "std_logic_vector"
b "(7 downto 0)"
prec "--"
preAdd 0
o 5
suid 43,0
)
)
)
*255 (CptPort
uid 4864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,140625,101750,141375"
)
tg (CPTG
uid 4866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4867,0
va (VaSet
)
xt "93200,140500,100000,141500"
st "packet_o : (63:0)"
ju 2
blo "100000,141300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "packet_o"
t "std_logic_vector"
b "(63 downto 0)"
prec "-- Pkt Out"
eolc "--t_packet;"
preAdd 0
posAdd 0
o 2
suid 65,0
)
)
)
*256 (CptPort
uid 4868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4869,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,141625,101750,142375"
)
tg (CPTG
uid 4870,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4871,0
va (VaSet
)
xt "95100,141500,100000,142500"
st "pkt_rdack_i"
ju 2
blo "100000,142300"
)
)
thePort (LogicalPort
decl (Decl
n "pkt_rdack_i"
t "std_logic"
posAdd 0
o 4
suid 66,0
)
)
)
*257 (CptPort
uid 4872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4873,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "101000,142625,101750,143375"
)
tg (CPTG
uid 4874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4875,0
va (VaSet
)
xt "95000,142500,100000,143500"
st "pkt_valid_o"
ju 2
blo "100000,143300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_valid_o"
t "std_logic"
preAdd 0
o 3
suid 67,0
)
)
)
*258 (CptPort
uid 4876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,140625,83000,141375"
)
tg (CPTG
uid 4878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4879,0
va (VaSet
)
xt "84000,140500,85800,141500"
st "ser_i"
blo "84000,141300"
)
)
thePort (LogicalPort
decl (Decl
n "ser_i"
t "slv2"
prec "-- In"
preAdd 0
posAdd 0
o 1
suid 68,0
)
)
)
*259 (CptPort
uid 4880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,141625,83000,142375"
)
tg (CPTG
uid 4882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4883,0
va (VaSet
)
xt "84000,141500,91900,142500"
st "capture_len_i : (9:0)"
blo "84000,142300"
)
)
thePort (LogicalPort
decl (Decl
n "capture_len_i"
t "std_logic_vector"
b "(9 downto 0)"
posAdd 0
o 8
suid 69,0
)
)
)
*260 (CptPort
uid 4884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,143625,83000,144375"
)
tg (CPTG
uid 4886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4887,0
va (VaSet
)
xt "84000,143500,90400,144500"
st "capture_mode_i"
blo "84000,144300"
)
)
thePort (LogicalPort
decl (Decl
n "capture_mode_i"
t "std_logic"
o 6
suid 70,0
)
)
)
*261 (CptPort
uid 4888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,144625,83000,145375"
)
tg (CPTG
uid 4890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4891,0
va (VaSet
)
xt "84000,144500,90100,145500"
st "capture_start_i"
blo "84000,145300"
)
)
thePort (LogicalPort
decl (Decl
n "capture_start_i"
t "std_logic"
o 7
suid 71,0
)
)
)
*262 (CptPort
uid 4892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,146625,83000,147375"
)
tg (CPTG
uid 4894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4895,0
va (VaSet
)
xt "84000,146500,87700,147500"
st "mode80_i"
blo "84000,147300"
)
)
thePort (LogicalPort
decl (Decl
n "mode80_i"
t "std_logic"
prec "-- infra"
preAdd 0
posAdd 0
o 9
suid 72,0
)
)
)
*263 (CptPort
uid 4896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82250,147625,83000,148375"
)
tg (CPTG
uid 4898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4899,0
va (VaSet
)
xt "84000,147500,89000,148500"
st "mode_abc_i"
blo "84000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "mode_abc_i"
t "std_logic"
o 10
suid 73,0
)
)
)
]
shape (Rectangle
uid 4901,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "83000,134000,101000,150000"
)
oxt "24000,-23000,46000,8000"
ttg (MlTextGroup
uid 4902,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*264 (Text
uid 4903,0
va (VaSet
font "helvetica,8,1"
)
xt "90350,134000,95450,135000"
st "readout130"
blo "90350,134800"
tm "BdLibraryNameMgr"
)
*265 (Text
uid 4904,0
va (VaSet
font "helvetica,8,1"
)
xt "90350,135000,95450,136000"
st "ro13_deser"
blo "90350,135800"
tm "CptNameMgr"
)
*266 (Text
uid 4905,0
va (VaSet
font "helvetica,8,1"
)
xt "90350,136000,95550,137000"
st "Uro13deser"
blo "90350,136800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4906,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4907,0
text (MLText
uid 4908,0
va (VaSet
)
xt "88000,133000,97800,134000"
st "LINK_ID = 0    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "0"
)
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*267 (Net
uid 4921,0
decl (Decl
n "clk"
t "std_logic"
o 84
suid 121,0
)
declText (MLText
uid 4922,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*268 (Net
uid 4943,0
decl (Decl
n "HI"
t "std_logic"
preAdd 0
o 85
suid 123,0
)
declText (MLText
uid 4944,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*269 (HdlText
uid 4945,0
optionalChildren [
*270 (EmbeddedText
uid 4950,0
commentText (CommentText
uid 4951,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4952,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,203000,21000,205000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4953,0
va (VaSet
font "clean,8,0"
)
xt "15200,203200,20700,204800"
st "
HI <= '1';
LO <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 4946,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "14000,202000,21000,205000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4947,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*271 (Text
uid 4948,0
va (VaSet
font "charter,8,0"
)
xt "14300,202000,15700,203000"
st "eb2"
blo "14300,202800"
tm "HdlTextNameMgr"
)
*272 (Text
uid 4949,0
va (VaSet
font "charter,8,0"
)
xt "14300,203000,14800,204000"
st "2"
blo "14300,203800"
tm "HdlTextNumberMgr"
)
]
)
)
*273 (Net
uid 4970,0
decl (Decl
n "LO"
t "std_logic"
o 86
suid 124,0
)
declText (MLText
uid 4971,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*274 (SaComponent
uid 5066,0
optionalChildren [
*275 (CptPort
uid 5030,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5031,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,140625,113000,141375"
)
tg (CPTG
uid 5032,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5033,0
va (VaSet
)
xt "114000,140500,117100,141500"
st "packet_i"
blo "114000,141300"
)
)
thePort (LogicalPort
decl (Decl
n "packet_i"
t "slv64"
o 1
)
)
)
*276 (CptPort
uid 5034,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5035,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,142625,113000,143375"
)
tg (CPTG
uid 5036,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5037,0
va (VaSet
)
xt "114000,142500,118700,143500"
st "pkt_valid_i"
blo "114000,143300"
)
)
thePort (LogicalPort
decl (Decl
n "pkt_valid_i"
t "std_logic"
o 2
)
)
)
*277 (CptPort
uid 5038,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5039,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,140625,128750,141375"
)
tg (CPTG
uid 5040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5041,0
va (VaSet
)
xt "122900,140500,127000,141500"
st "pkt_a13_o"
ju 2
blo "127000,141300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_a13_o"
t "t_pkt_a13"
o 4
)
)
)
*278 (CptPort
uid 5042,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5043,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,141625,128750,142375"
)
tg (CPTG
uid 5044,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5045,0
va (VaSet
)
xt "120200,141500,127000,142500"
st "datawd_l11bc_o"
ju 2
blo "127000,142300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_l11bc_o"
t "t_datawd_l11bc"
o 5
)
)
)
*279 (CptPort
uid 5046,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5047,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,142625,128750,143375"
)
tg (CPTG
uid 5048,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5049,0
va (VaSet
)
xt "120200,142500,127000,143500"
st "datawd_l13bc_o"
ju 2
blo "127000,143300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_l13bc_o"
t "t_datawd_l13bc"
o 6
)
)
)
*280 (CptPort
uid 5050,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5051,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,143625,128750,144375"
)
tg (CPTG
uid 5052,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5053,0
va (VaSet
)
xt "121500,143500,127000,144500"
st "datawd_r3_o"
ju 2
blo "127000,144300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_r3_o"
t "t_datawd_r3"
o 7
)
)
)
*281 (CptPort
uid 5054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5055,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,144625,128750,145375"
)
tg (CPTG
uid 5056,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5057,0
va (VaSet
)
xt "120100,144500,127000,145500"
st "datawd_reg32_o"
ju 2
blo "127000,145300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "datawd_reg32_o"
t "slv32"
o 8
)
)
)
*282 (CptPort
uid 5058,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5059,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,136625,113000,137375"
)
tg (CPTG
uid 5060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5061,0
va (VaSet
)
xt "114000,136500,115000,137500"
st "clk"
blo "114000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 9
)
)
)
*283 (CptPort
uid 5062,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5063,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,137625,113000,138375"
)
tg (CPTG
uid 5064,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5065,0
va (VaSet
)
xt "114000,137500,115000,138500"
st "rst"
blo "114000,138300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 10
)
)
)
*284 (CptPort
uid 5200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5201,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,141625,113000,142375"
)
tg (CPTG
uid 5202,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5203,0
va (VaSet
)
xt "114000,141500,119200,142500"
st "pkt_rdack_o"
blo "114000,142300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pkt_rdack_o"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 5067,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "113000,136000,128000,147000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5068,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 5069,0
va (VaSet
font "helvetica,8,1"
)
xt "118200,136000,123300,137000"
st "readout130"
blo "118200,136800"
tm "BdLibraryNameMgr"
)
*286 (Text
uid 5070,0
va (VaSet
font "helvetica,8,1"
)
xt "118200,137000,124800,138000"
st "packet_decode"
blo "118200,137800"
tm "CptNameMgr"
)
*287 (Text
uid 5071,0
va (VaSet
font "helvetica,8,1"
)
xt "118200,138000,120700,139000"
st "Updec"
blo "118200,138800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5072,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5073,0
text (MLText
uid 5074,0
va (VaSet
font "clean,8,0"
)
xt "113000,135200,132500,136000"
st "PKT_TYPE = 0    ( integer ) -- unused "
)
header ""
)
elements [
(GiElement
name "PKT_TYPE"
type "integer"
value "0"
e "-- unused"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*288 (Net
uid 5075,0
decl (Decl
n "packet"
t "std_logic_vector"
b "(63 downto 0)"
prec "-- Pkt Out"
eolc "--t_packet;"
preAdd 0
posAdd 0
o 87
suid 131,0
)
declText (MLText
uid 5076,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*289 (Net
uid 5077,0
decl (Decl
n "pkt_valid"
t "std_logic"
preAdd 0
o 88
suid 132,0
)
declText (MLText
uid 5078,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*290 (Net
uid 5119,0
decl (Decl
n "pkt_a13"
t "t_pkt_a13"
o 89
suid 138,0
)
declText (MLText
uid 5120,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*291 (Net
uid 5121,0
decl (Decl
n "datawd_l11bc"
t "t_datawd_l11bc"
o 90
suid 139,0
)
declText (MLText
uid 5122,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*292 (Net
uid 5123,0
decl (Decl
n "datawd_l13bc"
t "t_datawd_l13bc"
o 91
suid 140,0
)
declText (MLText
uid 5124,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*293 (Net
uid 5125,0
decl (Decl
n "datawd_r3"
t "t_datawd_r3"
o 92
suid 141,0
)
declText (MLText
uid 5126,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*294 (Net
uid 5127,0
decl (Decl
n "datawd_reg32"
t "slv32"
o 93
suid 142,0
)
declText (MLText
uid 5128,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*295 (Net
uid 5163,0
decl (Decl
n "capture_len"
t "std_logic_vector"
b "(9 downto 0)"
posAdd 0
o 94
suid 144,0
)
declText (MLText
uid 5164,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*296 (HdlText
uid 5165,0
optionalChildren [
*297 (EmbeddedText
uid 5170,0
commentText (CommentText
uid 5171,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5172,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "99000,126000,117000,131000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5173,0
va (VaSet
font "clean,8,0"
)
xt "99200,126200,115700,128600"
st "
-- eb1 1
capture_len <= \"0010000000\";
tmu_data_slv2 <= '0' & tmu_data;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 5166,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,116000,99000,126000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5167,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
uid 5168,0
va (VaSet
)
xt "94300,120000,95700,121000"
st "eb1"
blo "94300,120800"
tm "HdlTextNameMgr"
)
*299 (Text
uid 5169,0
va (VaSet
)
xt "94300,121000,94800,122000"
st "1"
blo "94300,121800"
tm "HdlTextNumberMgr"
)
]
)
)
*300 (Net
uid 5190,0
decl (Decl
n "tmu_data"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 81
suid 145,0
)
declText (MLText
uid 5191,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*301 (Net
uid 5212,0
decl (Decl
n "pkt_rdack"
t "std_logic"
o 96
suid 147,0
)
declText (MLText
uid 5213,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*302 (Net
uid 5226,0
decl (Decl
n "tmu_data_slv2"
t "std_logic_vector"
b "(1 downto 0)"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 81
suid 148,0
)
declText (MLText
uid 5227,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*303 (Net
uid 5620,0
decl (Decl
n "rst_ext"
t "std_logic"
eolc "-- Status"
preAdd 0
posAdd 0
o 86
suid 150,0
)
declText (MLText
uid 5621,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*304 (Net
uid 5624,0
decl (Decl
n "tmu_coml0_swap"
t "std_logic"
eolc "--SCN_O_CK"
preAdd 0
posAdd 0
o 77
suid 151,0
)
declText (MLText
uid 5625,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*305 (Net
uid 5628,0
decl (Decl
n "SDO_BC_O"
t "std_logic"
eolc "--SCN_O_BC"
preAdd 0
posAdd 0
o 75
suid 152,0
)
declText (MLText
uid 5629,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
)
*306 (HdlText
uid 5821,0
optionalChildren [
*307 (EmbeddedText
uid 5826,0
commentText (CommentText
uid 5827,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5828,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "44000,108000,62000,114000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5829,0
va (VaSet
font "clean,8,0"
)
xt "44200,108200,57200,110600"
st "
-- eb3 3
bdp_p <= (others => 'Z');
bdp_n <= (others => 'Z');
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 5822,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "43000,107000,51000,112000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5823,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*308 (Text
uid 5824,0
va (VaSet
)
xt "43300,107000,44700,108000"
st "eb3"
blo "43300,107800"
tm "HdlTextNameMgr"
)
*309 (Text
uid 5825,0
va (VaSet
)
xt "43300,108000,43800,109000"
st "3"
blo "43300,108800"
tm "HdlTextNumberMgr"
)
]
)
)
*310 (SaComponent
uid 6195,0
optionalChildren [
*311 (CptPort
uid 6011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,176625,-16250,177375"
)
tg (CPTG
uid 6013,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6014,0
va (VaSet
)
xt "-21700,176500,-18000,177500"
st "ABCUP_I"
ju 2
blo "-18000,177300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ABCUP_I"
t "std_logic"
o 9
suid 1,0
)
)
)
*312 (CptPort
uid 6015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,164625,-16250,165375"
)
tg (CPTG
uid 6017,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6018,0
va (VaSet
)
xt "-21600,164500,-18000,165500"
st "ADDR0_I"
ju 2
blo "-18000,165300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADDR0_I"
t "std_logic"
o 10
suid 2,0
)
)
)
*313 (CptPort
uid 6019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6020,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,165625,-16250,166375"
)
tg (CPTG
uid 6021,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6022,0
va (VaSet
)
xt "-21600,165500,-18000,166500"
st "ADDR1_I"
ju 2
blo "-18000,166300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADDR1_I"
t "std_logic"
o 11
suid 3,0
)
)
)
*314 (CptPort
uid 6023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,166625,-16250,167375"
)
tg (CPTG
uid 6025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6026,0
va (VaSet
)
xt "-21600,166500,-18000,167500"
st "ADDR2_I"
ju 2
blo "-18000,167300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADDR2_I"
t "std_logic"
o 12
suid 4,0
)
)
)
*315 (CptPort
uid 6027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,167625,-16250,168375"
)
tg (CPTG
uid 6029,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6030,0
va (VaSet
)
xt "-21600,167500,-18000,168500"
st "ADDR3_I"
ju 2
blo "-18000,168300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADDR3_I"
t "std_logic"
o 13
suid 5,0
)
)
)
*316 (CptPort
uid 6031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,168625,-16250,169375"
)
tg (CPTG
uid 6033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6034,0
va (VaSet
)
xt "-21600,168500,-18000,169500"
st "ADDR4_I"
ju 2
blo "-18000,169300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "ADDR4_I"
t "std_logic"
o 14
suid 6,0
)
)
)
*317 (CptPort
uid 6035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39750,164625,-39000,165375"
)
tg (CPTG
uid 6037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6038,0
va (VaSet
)
xt "-38000,164500,-35600,165500"
st "addr_i"
blo "-38000,165300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "addr_i"
t "std_logic_vector"
b "(4 downto 0)"
posAdd 0
o 6
suid 7,0
)
)
)
*318 (CptPort
uid 6039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39750,132625,-39000,133375"
)
tg (CPTG
uid 6041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6042,0
va (VaSet
)
xt "-38000,132500,-35900,133500"
st "bco_i"
blo "-38000,133300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "bco_i"
t "std_logic"
o 2
suid 8,0
)
)
)
*319 (CptPort
uid 6043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39750,146625,-39000,147375"
)
tg (CPTG
uid 6045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6046,0
va (VaSet
)
xt "-38000,146500,-35100,147500"
st "coml0_i"
blo "-38000,147300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "coml0_i"
t "std_logic"
o 4
suid 9,0
)
)
)
*320 (CptPort
uid 6047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39750,133625,-39000,134375"
)
tg (CPTG
uid 6049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6050,0
va (VaSet
)
xt "-38000,133500,-36100,134500"
st "drc_i"
blo "-38000,134300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "drc_i"
t "std_logic"
o 3
suid 10,0
)
)
)
*321 (CptPort
uid 6051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,124625,-16250,125375"
)
tg (CPTG
uid 6053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6054,0
va (VaSet
)
xt "-23900,124500,-18000,125500"
st "HSIO_BCO_N"
ju 2
blo "-18000,125300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_BCO_N"
t "std_logic"
o 15
suid 11,0
)
)
)
*322 (CptPort
uid 6055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,123625,-16250,124375"
)
tg (CPTG
uid 6057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6058,0
va (VaSet
)
xt "-23900,123500,-18000,124500"
st "HSIO_BCO_P"
ju 2
blo "-18000,124300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_BCO_P"
t "std_logic"
o 16
suid 12,0
)
)
)
*323 (CptPort
uid 6059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,137625,-16250,138375"
)
tg (CPTG
uid 6061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6062,0
va (VaSet
)
xt "-25400,137500,-18000,138500"
st "HSIO_DXOUT0_N"
ju 2
blo "-18000,138300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT0_N"
t "std_logic"
o 17
suid 13,0
)
)
)
*324 (CptPort
uid 6063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,136625,-16250,137375"
)
tg (CPTG
uid 6065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6066,0
va (VaSet
)
xt "-25400,136500,-18000,137500"
st "HSIO_DXOUT0_P"
ju 2
blo "-18000,137300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT0_P"
t "std_logic"
o 18
suid 14,0
)
)
)
*325 (CptPort
uid 6067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6068,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,142625,-16250,143375"
)
tg (CPTG
uid 6069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6070,0
va (VaSet
)
xt "-25400,142500,-18000,143500"
st "HSIO_DXOUT1_N"
ju 2
blo "-18000,143300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT1_N"
t "std_logic"
o 19
suid 15,0
)
)
)
*326 (CptPort
uid 6071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,141625,-16250,142375"
)
tg (CPTG
uid 6073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6074,0
va (VaSet
)
xt "-25400,141500,-18000,142500"
st "HSIO_DXOUT1_P"
ju 2
blo "-18000,142300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT1_P"
t "std_logic"
o 20
suid 16,0
)
)
)
*327 (CptPort
uid 6075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,147625,-16250,148375"
)
tg (CPTG
uid 6077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6078,0
va (VaSet
)
xt "-25400,147500,-18000,148500"
st "HSIO_DXOUT2_N"
ju 2
blo "-18000,148300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT2_N"
t "std_logic"
o 21
suid 17,0
)
)
)
*328 (CptPort
uid 6079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6080,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,146625,-16250,147375"
)
tg (CPTG
uid 6081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6082,0
va (VaSet
)
xt "-25400,146500,-18000,147500"
st "HSIO_DXOUT2_P"
ju 2
blo "-18000,147300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT2_P"
t "std_logic"
o 22
suid 18,0
)
)
)
*329 (CptPort
uid 6083,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6084,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,152625,-16250,153375"
)
tg (CPTG
uid 6085,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6086,0
va (VaSet
)
xt "-25400,152500,-18000,153500"
st "HSIO_DXOUT3_N"
ju 2
blo "-18000,153300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT3_N"
t "std_logic"
o 23
suid 19,0
)
)
)
*330 (CptPort
uid 6087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6088,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,151625,-16250,152375"
)
tg (CPTG
uid 6089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6090,0
va (VaSet
)
xt "-25400,151500,-18000,152500"
st "HSIO_DXOUT3_P"
ju 2
blo "-18000,152300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_DXOUT3_P"
t "std_logic"
o 24
suid 20,0
)
)
)
*331 (CptPort
uid 6091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6092,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,127625,-16250,128375"
)
tg (CPTG
uid 6093,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6094,0
va (VaSet
)
xt "-25500,127500,-18000,128500"
st "HSIO_L0_CMD_N"
ju 2
blo "-18000,128300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_L0_CMD_N"
t "std_logic"
o 25
suid 21,0
)
)
)
*332 (CptPort
uid 6095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6096,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,126625,-16250,127375"
)
tg (CPTG
uid 6097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6098,0
va (VaSet
)
xt "-25500,126500,-18000,127500"
st "HSIO_L0_CMD_P"
ju 2
blo "-18000,127300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_L0_CMD_P"
t "std_logic"
o 26
suid 22,0
)
)
)
*333 (CptPort
uid 6099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6100,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,130625,-16250,131375"
)
tg (CPTG
uid 6101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6102,0
va (VaSet
)
xt "-22700,130500,-18000,131500"
st "HSIO_R3_N"
ju 2
blo "-18000,131300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_R3_N"
t "std_logic"
o 27
suid 23,0
)
)
)
*334 (CptPort
uid 6103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6104,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,129625,-16250,130375"
)
tg (CPTG
uid 6105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6106,0
va (VaSet
)
xt "-22700,129500,-18000,130500"
st "HSIO_R3_P"
ju 2
blo "-18000,130300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_R3_P"
t "std_logic"
eolc "--"
posAdd 0
o 28
suid 24,0
)
)
)
*335 (CptPort
uid 6107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6108,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,133625,-16250,134375"
)
tg (CPTG
uid 6109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6110,0
va (VaSet
)
xt "-23800,133500,-18000,134500"
st "HSIO_SP0_N"
ju 2
blo "-18000,134300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_SP0_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 29
suid 25,0
)
)
)
*336 (CptPort
uid 6111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,132625,-16250,133375"
)
tg (CPTG
uid 6113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6114,0
va (VaSet
)
xt "-23800,132500,-18000,133500"
st "HSIO_SP0_P"
ju 2
blo "-18000,133300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "HSIO_SP0_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 30
suid 26,0
)
)
)
*337 (CptPort
uid 6115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,185625,-16250,186375"
)
tg (CPTG
uid 6117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6118,0
va (VaSet
)
xt "-21500,185500,-18000,186500"
st "I2C_CLK"
ju 2
blo "-18000,186300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "I2C_CLK"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 31
suid 27,0
)
)
)
*338 (CptPort
uid 6119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,186625,-16250,187375"
)
tg (CPTG
uid 6121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6122,0
va (VaSet
)
xt "-22000,186500,-18000,187500"
st "I2C_DATA"
ju 2
blo "-18000,187300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "I2C_DATA"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 32
suid 28,0
)
)
)
*339 (CptPort
uid 6123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39750,151625,-39000,152375"
)
tg (CPTG
uid 6125,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6126,0
va (VaSet
)
xt "-38000,151500,-35800,152500"
st "l1r3_i"
blo "-38000,152300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "l1r3_i"
t "std_logic"
o 5
suid 29,0
)
)
)
*340 (CptPort
uid 6127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,161625,-16250,162375"
)
tg (CPTG
uid 6129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6130,0
va (VaSet
)
xt "-22800,161500,-18000,162500"
st "REG_ENA_I"
ju 2
blo "-18000,162300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "REG_ENA_I"
t "std_logic"
o 8
suid 30,0
)
)
)
*341 (CptPort
uid 6131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,160625,-16250,161375"
)
tg (CPTG
uid 6133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6134,0
va (VaSet
)
xt "-22800,160500,-18000,161500"
st "REG_END_I"
ju 2
blo "-18000,161300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "REG_END_I"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 33
suid 31,0
)
)
)
*342 (CptPort
uid 6135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-39750,129625,-39000,130375"
)
tg (CPTG
uid 6137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 6138,0
va (VaSet
)
xt "-38000,129500,-36300,130500"
st "rst_i"
blo "-38000,130300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rst_i"
t "std_logic"
o 1
suid 32,0
)
)
)
*343 (CptPort
uid 6139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,158625,-16250,159375"
)
tg (CPTG
uid 6141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6142,0
va (VaSet
)
xt "-20900,158500,-18000,159500"
st "RSTB_I"
ju 2
blo "-18000,159300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "RSTB_I"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 34
suid 33,0
)
)
)
*344 (CptPort
uid 6143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,170625,-16250,171375"
)
tg (CPTG
uid 6145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6146,0
va (VaSet
)
xt "-22800,170500,-18000,171500"
st "SCAN_EN_I"
ju 2
blo "-18000,171300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SCAN_EN_I"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 35
suid 34,0
)
)
)
*345 (CptPort
uid 6147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,172625,-16250,173375"
)
tg (CPTG
uid 6149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6150,0
va (VaSet
)
xt "-21800,172500,-18000,173500"
st "SDI_BC_I"
ju 2
blo "-18000,173300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SDI_BC_I"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 36
suid 35,0
)
)
)
*346 (CptPort
uid 6151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,174625,-16250,175375"
)
tg (CPTG
uid 6153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6154,0
va (VaSet
)
xt "-22300,174500,-18000,175500"
st "SDI_CLK_I"
ju 2
blo "-18000,175300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SDI_CLK_I"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 37
suid 36,0
)
)
)
*347 (CptPort
uid 6155,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6156,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,173625,-16250,174375"
)
tg (CPTG
uid 6157,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6158,0
va (VaSet
)
xt "-22600,173500,-18000,174500"
st "SDO_BC_O"
ju 2
blo "-18000,174300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SDO_BC_O"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 38
suid 37,0
)
)
)
*348 (CptPort
uid 6159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6160,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,175625,-16250,176375"
)
tg (CPTG
uid 6161,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6162,0
va (VaSet
)
xt "-23100,175500,-18000,176500"
st "SDO_CLK_O"
ju 2
blo "-18000,176300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SDO_CLK_O"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 39
suid 38,0
)
)
)
*349 (CptPort
uid 6163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6164,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,159625,-16250,160375"
)
tg (CPTG
uid 6165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6166,0
va (VaSet
)
xt "-25800,159500,-18000,160500"
st "SHUNT_CTL_SW_I"
ju 2
blo "-18000,160300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SHUNT_CTL_SW_I"
t "std_logic"
prec "--bdp_pio : inout std_logic_vector(15 downto 8);
--bdp_nio : inout std_logic_vector(15 downto 8);"
preAdd 0
o 7
suid 39,0
)
)
)
*350 (CptPort
uid 6167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6168,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,178625,-16250,179375"
)
tg (CPTG
uid 6169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6170,0
va (VaSet
)
xt "-21500,178500,-18000,179500"
st "SPARE1"
ju 2
blo "-18000,179300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SPARE1"
t "std_logic"
preAdd 0
o 41
suid 40,0
)
)
)
*351 (CptPort
uid 6171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6172,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,179625,-16250,180375"
)
tg (CPTG
uid 6173,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6174,0
va (VaSet
)
xt "-21500,179500,-18000,180500"
st "SPARE2"
ju 2
blo "-18000,180300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SPARE2"
t "std_logic"
o 42
suid 41,0
)
)
)
*352 (CptPort
uid 6175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,180625,-16250,181375"
)
tg (CPTG
uid 6177,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6178,0
va (VaSet
)
xt "-21500,180500,-18000,181500"
st "SPARE3"
ju 2
blo "-18000,181300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SPARE3"
t "std_logic"
o 43
suid 42,0
)
)
)
*353 (CptPort
uid 6179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,181625,-16250,182375"
)
tg (CPTG
uid 6181,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6182,0
va (VaSet
)
xt "-21500,181500,-18000,182500"
st "SPARE4"
ju 2
blo "-18000,182300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SPARE4"
t "std_logic"
o 44
suid 43,0
)
)
)
*354 (CptPort
uid 6183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,182625,-16250,183375"
)
tg (CPTG
uid 6185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6186,0
va (VaSet
)
xt "-21500,182500,-18000,183500"
st "SPARE5"
ju 2
blo "-18000,183300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SPARE5"
t "std_logic"
o 45
suid 44,0
)
)
)
*355 (CptPort
uid 6187,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6188,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,163625,-16250,164375"
)
tg (CPTG
uid 6189,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6190,0
va (VaSet
)
xt "-20900,163500,-18000,164500"
st "SW1_O"
ju 2
blo "-18000,164300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "SW1_O"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 40
suid 45,0
)
)
)
*356 (CptPort
uid 6191,0
ps "OnEdgeStrategy"
shape (Triangle
uid 6192,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-17000,162625,-16250,163375"
)
tg (CPTG
uid 6193,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 6194,0
va (VaSet
)
xt "-21000,162500,-18000,163500"
st "TERM_I"
ju 2
blo "-18000,163300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "TERM_I"
t "std_logic"
o 46
suid 46,0
)
)
)
]
shape (Rectangle
uid 6196,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "-39000,123000,-17000,195000"
)
oxt "15000,-25000,37000,47000"
ttg (MlTextGroup
uid 6197,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*357 (Text
uid 6198,0
va (VaSet
font "helvetica,8,1"
)
xt "-32900,154500,-26700,155500"
st "abc130_driver"
blo "-32900,155300"
tm "BdLibraryNameMgr"
)
*358 (Text
uid 6199,0
va (VaSet
font "helvetica,8,1"
)
xt "-32900,155500,-20100,156500"
st "abc130_driver_pcb_top_tester"
blo "-32900,156300"
tm "CptNameMgr"
)
*359 (Text
uid 6200,0
va (VaSet
font "helvetica,8,1"
)
xt "-32900,156500,-31200,157500"
st "Utst"
blo "-32900,157300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6201,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6202,0
text (MLText
uid 6203,0
va (VaSet
)
xt "-57000,169500,-57000,169500"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*360 (Wire
uid 424,0
shape (OrthoPolyLine
uid 425,0
va (VaSet
vasetType 3
)
xt "20000,154000,28250,154000"
pts [
"20000,154000"
"28250,154000"
]
)
end &24
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 429,0
va (VaSet
)
xt "21000,153000,27600,154000"
st "HSIO_DXIN3_P"
blo "21000,153800"
tm "WireNameMgr"
)
)
on &94
)
*361 (Wire
uid 432,0
shape (OrthoPolyLine
uid 433,0
va (VaSet
vasetType 3
)
xt "20000,155000,28250,155000"
pts [
"20000,155000"
"28250,155000"
]
)
end &25
es 0
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 437,0
va (VaSet
)
xt "21000,154000,27600,155000"
st "HSIO_DXIN3_N"
blo "21000,154800"
tm "WireNameMgr"
)
)
on &95
)
*362 (Wire
uid 480,0
shape (OrthoPolyLine
uid 481,0
va (VaSet
vasetType 3
)
xt "54750,187000,64000,187000"
pts [
"54750,187000"
"64000,187000"
]
)
start &50
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 484,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 485,0
va (VaSet
)
xt "56000,186000,63100,187000"
st "SHUNT_CTL_SW"
blo "56000,186800"
tm "WireNameMgr"
)
)
on &96
)
*363 (Wire
uid 488,0
shape (OrthoPolyLine
uid 489,0
va (VaSet
vasetType 3
)
xt "54750,137000,64000,137000"
pts [
"54750,137000"
"64000,137000"
]
)
start &51
sat 32
eat 16
sl "(8)"
st 0
sf 1
tg (WTG
uid 492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 493,0
va (VaSet
)
xt "56000,136000,63000,137000"
st "bdp_p(8) : (15:8)"
blo "56000,136800"
tm "WireNameMgr"
)
)
on &164
)
*364 (Wire
uid 520,0
shape (OrthoPolyLine
uid 521,0
va (VaSet
vasetType 3
)
xt "54750,124000,64000,124000"
pts [
"54750,124000"
"64000,124000"
]
)
start &55
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 525,0
va (VaSet
)
xt "56000,123000,58900,124000"
st "BCO_P"
blo "56000,123800"
tm "WireNameMgr"
)
)
on &97
)
*365 (Wire
uid 528,0
shape (OrthoPolyLine
uid 529,0
va (VaSet
vasetType 3
)
xt "54750,125000,64000,125000"
pts [
"54750,125000"
"64000,125000"
]
)
start &56
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 533,0
va (VaSet
)
xt "56000,124000,58900,125000"
st "BCO_N"
blo "56000,124800"
tm "WireNameMgr"
)
)
on &98
)
*366 (Wire
uid 536,0
shape (OrthoPolyLine
uid 537,0
va (VaSet
vasetType 3
)
xt "54750,127000,64000,127000"
pts [
"54750,127000"
"64000,127000"
]
)
start &57
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 541,0
va (VaSet
)
xt "56000,126000,58900,127000"
st "DRC_P"
blo "56000,126800"
tm "WireNameMgr"
)
)
on &99
)
*367 (Wire
uid 544,0
shape (OrthoPolyLine
uid 545,0
va (VaSet
vasetType 3
)
xt "54750,128000,64000,128000"
pts [
"54750,128000"
"64000,128000"
]
)
start &58
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 549,0
va (VaSet
)
xt "56000,127000,58900,128000"
st "DRC_N"
blo "56000,127800"
tm "WireNameMgr"
)
)
on &100
)
*368 (Wire
uid 552,0
shape (OrthoPolyLine
uid 553,0
va (VaSet
vasetType 3
)
xt "54750,130000,64000,130000"
pts [
"54750,130000"
"64000,130000"
]
)
start &59
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 557,0
va (VaSet
)
xt "56000,129000,60500,130000"
st "L0_CMD_P"
blo "56000,129800"
tm "WireNameMgr"
)
)
on &101
)
*369 (Wire
uid 560,0
shape (OrthoPolyLine
uid 561,0
va (VaSet
vasetType 3
)
xt "54750,131000,64000,131000"
pts [
"54750,131000"
"64000,131000"
]
)
start &60
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 565,0
va (VaSet
)
xt "56000,130000,60500,131000"
st "L0_CMD_N"
blo "56000,130800"
tm "WireNameMgr"
)
)
on &102
)
*370 (Wire
uid 568,0
shape (OrthoPolyLine
uid 569,0
va (VaSet
vasetType 3
)
xt "54750,133000,64000,133000"
pts [
"54750,133000"
"64000,133000"
]
)
start &61
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 572,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 573,0
va (VaSet
)
xt "56000,132000,58200,133000"
st "R3_P"
blo "56000,132800"
tm "WireNameMgr"
)
)
on &103
)
*371 (Wire
uid 576,0
shape (OrthoPolyLine
uid 577,0
va (VaSet
vasetType 3
)
xt "54750,134000,64000,134000"
pts [
"54750,134000"
"64000,134000"
]
)
start &62
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 581,0
va (VaSet
)
xt "56000,133000,58200,134000"
st "R3_N"
blo "56000,133800"
tm "WireNameMgr"
)
)
on &104
)
*372 (Wire
uid 584,0
shape (OrthoPolyLine
uid 585,0
va (VaSet
vasetType 3
)
xt "54750,162000,64000,162000"
pts [
"54750,162000"
"64000,162000"
]
)
start &63
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 588,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "56000,161000,60600,162000"
st "REG_EN_A"
blo "56000,161800"
tm "WireNameMgr"
)
)
on &105
)
*373 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
)
xt "54750,163000,64000,163000"
pts [
"54750,163000"
"64000,163000"
]
)
start &64
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
)
xt "56000,162000,60600,163000"
st "REG_EN_D"
blo "56000,162800"
tm "WireNameMgr"
)
)
on &106
)
*374 (Wire
uid 696,0
shape (OrthoPolyLine
uid 697,0
va (VaSet
vasetType 3
)
xt "54750,169000,64000,169000"
pts [
"54750,169000"
"64000,169000"
]
)
start &77
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "56000,168000,58300,169000"
st "TERM"
blo "56000,168800"
tm "WireNameMgr"
)
)
on &107
)
*375 (Wire
uid 704,0
shape (OrthoPolyLine
uid 705,0
va (VaSet
vasetType 3
)
xt "54750,171000,64000,171000"
pts [
"54750,171000"
"64000,171000"
]
)
start &78
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "56000,170000,58900,171000"
st "ADDR0"
blo "56000,170800"
tm "WireNameMgr"
)
)
on &108
)
*376 (Wire
uid 712,0
shape (OrthoPolyLine
uid 713,0
va (VaSet
vasetType 3
)
xt "54750,172000,64000,172000"
pts [
"54750,172000"
"64000,172000"
]
)
start &79
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "56000,171000,58900,172000"
st "ADDR1"
blo "56000,171800"
tm "WireNameMgr"
)
)
on &109
)
*377 (Wire
uid 720,0
shape (OrthoPolyLine
uid 721,0
va (VaSet
vasetType 3
)
xt "54750,173000,64000,173000"
pts [
"54750,173000"
"64000,173000"
]
)
start &80
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "56000,172000,58900,173000"
st "ADDR2"
blo "56000,172800"
tm "WireNameMgr"
)
)
on &110
)
*378 (Wire
uid 728,0
shape (OrthoPolyLine
uid 729,0
va (VaSet
vasetType 3
)
xt "54750,174000,64000,174000"
pts [
"54750,174000"
"64000,174000"
]
)
start &81
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 733,0
va (VaSet
)
xt "56000,173000,58900,174000"
st "ADDR3"
blo "56000,173800"
tm "WireNameMgr"
)
)
on &111
)
*379 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
)
xt "54750,175000,64000,175000"
pts [
"54750,175000"
"64000,175000"
]
)
start &82
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 741,0
va (VaSet
)
xt "56000,174000,58900,175000"
st "ADDR4"
blo "56000,174800"
tm "WireNameMgr"
)
)
on &112
)
*380 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
)
xt "54750,166000,64000,166000"
pts [
"54750,166000"
"64000,166000"
]
)
start &83
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 749,0
va (VaSet
)
xt "56000,165000,58200,166000"
st "RSTB"
blo "56000,165800"
tm "WireNameMgr"
)
)
on &113
)
*381 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
)
xt "54750,177000,64000,177000"
pts [
"54750,177000"
"64000,177000"
]
)
start &84
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 757,0
va (VaSet
)
xt "56000,176000,59000,177000"
st "ABCUP"
blo "56000,176800"
tm "WireNameMgr"
)
)
on &114
)
*382 (Wire
uid 760,0
shape (OrthoPolyLine
uid 761,0
va (VaSet
vasetType 3
)
xt "54750,179000,70000,180000"
pts [
"54750,179000"
"70000,179000"
"70000,180000"
"54750,180000"
]
)
start &86
end &85
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 765,0
va (VaSet
)
xt "56000,178000,59100,179000"
st "SDI_BC"
blo "56000,178800"
tm "WireNameMgr"
)
)
on &115
)
*383 (Wire
uid 768,0
shape (OrthoPolyLine
uid 769,0
va (VaSet
vasetType 3
)
xt "54750,182000,70000,183000"
pts [
"54750,182000"
"70000,182000"
"70000,183000"
"54750,183000"
]
)
start &88
end &87
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 773,0
va (VaSet
)
xt "56000,181000,59600,182000"
st "SDI_CLK"
blo "56000,181800"
tm "WireNameMgr"
)
)
on &116
)
*384 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
)
xt "54750,189000,64000,189000"
pts [
"54750,189000"
"64000,189000"
]
)
start &89
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 781,0
va (VaSet
)
xt "56000,188000,62900,189000"
st "SCAN_ENABLE"
blo "56000,188800"
tm "WireNameMgr"
)
)
on &117
)
*385 (Wire
uid 784,0
shape (OrthoPolyLine
uid 785,0
va (VaSet
vasetType 3
)
xt "-16250,124000,28250,130000"
pts [
"-16250,124000"
"6000,124000"
"28250,130000"
]
)
start &322
end &7
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
va (VaSet
)
xt "-15000,123000,-9100,124000"
st "HSIO_BCO_P"
blo "-15000,123800"
tm "WireNameMgr"
)
)
on &118
)
*386 (Wire
uid 792,0
shape (OrthoPolyLine
uid 793,0
va (VaSet
vasetType 3
)
xt "-16250,125000,28250,131000"
pts [
"-16250,125000"
"6000,125000"
"28250,131000"
]
)
start &321
end &6
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 797,0
va (VaSet
)
xt "-15000,124000,-9100,125000"
st "HSIO_BCO_N"
blo "-15000,124800"
tm "WireNameMgr"
)
)
on &119
)
*387 (Wire
uid 800,0
shape (OrthoPolyLine
uid 801,0
va (VaSet
vasetType 3
)
xt "-16250,128000,28250,128000"
pts [
"-16250,128000"
"6000,128000"
"28250,128000"
]
)
start &331
end &4
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 805,0
va (VaSet
)
xt "-15000,127000,-7500,128000"
st "HSIO_L0_CMD_N"
blo "-15000,127800"
tm "WireNameMgr"
)
)
on &120
)
*388 (Wire
uid 808,0
shape (OrthoPolyLine
uid 809,0
va (VaSet
vasetType 3
)
xt "-16250,127000,28250,127000"
pts [
"-16250,127000"
"6000,127000"
"28250,127000"
]
)
start &332
end &5
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 812,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 813,0
va (VaSet
)
xt "-15000,126000,-7500,127000"
st "HSIO_L0_CMD_P"
blo "-15000,126800"
tm "WireNameMgr"
)
)
on &121
)
*389 (Wire
uid 816,0
shape (OrthoPolyLine
uid 817,0
va (VaSet
vasetType 3
)
xt "-16250,125000,28250,131000"
pts [
"-16250,131000"
"6000,131000"
"28250,125000"
]
)
start &333
end &3
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 821,0
va (VaSet
)
xt "-15000,130000,-10300,131000"
st "HSIO_R3_N"
blo "-15000,130800"
tm "WireNameMgr"
)
)
on &122
)
*390 (Wire
uid 824,0
shape (OrthoPolyLine
uid 825,0
va (VaSet
vasetType 3
)
xt "-16250,124000,28250,130000"
pts [
"-16250,130000"
"6000,130000"
"28250,124000"
]
)
start &334
end &2
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 829,0
va (VaSet
)
xt "-15000,129000,-10300,130000"
st "HSIO_R3_P"
blo "-15000,129800"
tm "WireNameMgr"
)
)
on &123
)
*391 (Wire
uid 832,0
shape (OrthoPolyLine
uid 833,0
va (VaSet
vasetType 3
)
xt "-16250,133000,28250,133000"
pts [
"-16250,133000"
"6000,133000"
"28250,133000"
]
)
start &336
end &8
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 837,0
va (VaSet
)
xt "-15000,132000,-9200,133000"
st "HSIO_SP0_P"
blo "-15000,132800"
tm "WireNameMgr"
)
)
on &124
)
*392 (Wire
uid 840,0
shape (OrthoPolyLine
uid 841,0
va (VaSet
vasetType 3
)
xt "-16250,134000,28250,134000"
pts [
"-16250,134000"
"6000,134000"
"28250,134000"
]
)
start &335
end &9
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
)
xt "-15000,133000,-9200,134000"
st "HSIO_SP0_N"
blo "-15000,133800"
tm "WireNameMgr"
)
)
on &125
)
*393 (Wire
uid 848,0
shape (OrthoPolyLine
uid 849,0
va (VaSet
vasetType 3
)
xt "-16250,137000,28250,137000"
pts [
"-16250,137000"
"6000,137000"
"28250,137000"
]
)
start &324
end &10
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 853,0
va (VaSet
)
xt "-15000,136000,-7600,137000"
st "HSIO_DXOUT0_P"
blo "-15000,136800"
tm "WireNameMgr"
)
)
on &126
)
*394 (Wire
uid 856,0
shape (OrthoPolyLine
uid 857,0
va (VaSet
vasetType 3
)
xt "-16250,138000,28250,138000"
pts [
"-16250,138000"
"6000,138000"
"28250,138000"
]
)
start &323
end &11
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 861,0
va (VaSet
)
xt "-15000,137000,-7600,138000"
st "HSIO_DXOUT0_N"
blo "-15000,137800"
tm "WireNameMgr"
)
)
on &127
)
*395 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
)
xt "-16250,142000,28250,142000"
pts [
"-16250,142000"
"6000,142000"
"28250,142000"
]
)
start &326
end &14
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
va (VaSet
)
xt "-15000,141000,-7600,142000"
st "HSIO_DXOUT1_P"
blo "-15000,141800"
tm "WireNameMgr"
)
)
on &128
)
*396 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
)
xt "-16250,143000,28250,143000"
pts [
"-16250,143000"
"6000,143000"
"28250,143000"
]
)
start &325
end &15
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
)
xt "-15000,142000,-7600,143000"
st "HSIO_DXOUT1_N"
blo "-15000,142800"
tm "WireNameMgr"
)
)
on &129
)
*397 (Wire
uid 880,0
shape (OrthoPolyLine
uid 881,0
va (VaSet
vasetType 3
)
xt "-16250,147000,28250,147000"
pts [
"-16250,147000"
"6000,147000"
"28250,147000"
]
)
start &328
end &18
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
)
xt "-15000,146000,-7600,147000"
st "HSIO_DXOUT2_P"
blo "-15000,146800"
tm "WireNameMgr"
)
)
on &130
)
*398 (Wire
uid 888,0
shape (OrthoPolyLine
uid 889,0
va (VaSet
vasetType 3
)
xt "-16250,148000,28250,148000"
pts [
"-16250,148000"
"6000,148000"
"28250,148000"
]
)
start &327
end &19
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 893,0
va (VaSet
)
xt "-15000,147000,-7600,148000"
st "HSIO_DXOUT2_N"
blo "-15000,147800"
tm "WireNameMgr"
)
)
on &131
)
*399 (Wire
uid 896,0
shape (OrthoPolyLine
uid 897,0
va (VaSet
vasetType 3
)
xt "-16250,152000,28250,152000"
pts [
"-16250,152000"
"6000,152000"
"28250,152000"
]
)
start &330
end &22
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 901,0
va (VaSet
)
xt "-15000,151000,-7600,152000"
st "HSIO_DXOUT3_P"
blo "-15000,151800"
tm "WireNameMgr"
)
)
on &132
)
*400 (Wire
uid 904,0
shape (OrthoPolyLine
uid 905,0
va (VaSet
vasetType 3
)
xt "-16250,153000,28250,153000"
pts [
"-16250,153000"
"6000,153000"
"28250,153000"
]
)
start &329
end &23
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "-15000,152000,-7600,153000"
st "HSIO_DXOUT3_N"
blo "-15000,152800"
tm "WireNameMgr"
)
)
on &133
)
*401 (Wire
uid 912,0
shape (OrthoPolyLine
uid 913,0
va (VaSet
vasetType 3
)
xt "-16250,159000,28250,159000"
pts [
"-16250,159000"
"6000,159000"
"28250,159000"
]
)
start &343
end &26
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 917,0
va (VaSet
)
xt "-15000,158000,-12100,159000"
st "RSTB_I"
blo "-15000,158800"
tm "WireNameMgr"
)
)
on &134
)
*402 (Wire
uid 920,0
shape (OrthoPolyLine
uid 921,0
va (VaSet
vasetType 3
)
xt "-16250,161000,28250,161000"
pts [
"-16250,161000"
"6000,161000"
"28250,161000"
]
)
start &341
end &29
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 925,0
va (VaSet
)
xt "-15000,160000,-10200,161000"
st "REG_END_I"
blo "-15000,160800"
tm "WireNameMgr"
)
)
on &135
)
*403 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
va (VaSet
vasetType 3
)
xt "-16250,163000,28250,163000"
pts [
"-16250,163000"
"6000,163000"
"28250,163000"
]
)
start &356
end &30
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
)
xt "-15000,162000,-12000,163000"
st "TERM_I"
blo "-15000,162800"
tm "WireNameMgr"
)
)
on &136
)
*404 (Wire
uid 936,0
shape (OrthoPolyLine
uid 937,0
va (VaSet
vasetType 3
)
xt "-16250,165000,28250,165000"
pts [
"-16250,165000"
"6000,165000"
"28250,165000"
]
)
start &312
end &31
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 941,0
va (VaSet
)
xt "-15000,164000,-11400,165000"
st "ADDR0_I"
blo "-15000,164800"
tm "WireNameMgr"
)
)
on &137
)
*405 (Wire
uid 944,0
shape (OrthoPolyLine
uid 945,0
va (VaSet
vasetType 3
)
xt "-16250,166000,28250,166000"
pts [
"-16250,166000"
"6000,166000"
"28250,166000"
]
)
start &313
end &32
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 949,0
va (VaSet
)
xt "-15000,165000,-11400,166000"
st "ADDR1_I"
blo "-15000,165800"
tm "WireNameMgr"
)
)
on &138
)
*406 (Wire
uid 952,0
shape (OrthoPolyLine
uid 953,0
va (VaSet
vasetType 3
)
xt "-16250,167000,28250,167000"
pts [
"-16250,167000"
"6000,167000"
"28250,167000"
]
)
start &314
end &33
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 957,0
va (VaSet
)
xt "-15000,166000,-11400,167000"
st "ADDR2_I"
blo "-15000,166800"
tm "WireNameMgr"
)
)
on &139
)
*407 (Wire
uid 960,0
shape (OrthoPolyLine
uid 961,0
va (VaSet
vasetType 3
)
xt "-16250,168000,28250,168000"
pts [
"-16250,168000"
"6000,168000"
"28250,168000"
]
)
start &315
end &34
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 965,0
va (VaSet
)
xt "-15000,167000,-11400,168000"
st "ADDR3_I"
blo "-15000,167800"
tm "WireNameMgr"
)
)
on &140
)
*408 (Wire
uid 968,0
shape (OrthoPolyLine
uid 969,0
va (VaSet
vasetType 3
)
xt "-16250,169000,28250,169000"
pts [
"-16250,169000"
"6000,169000"
"28250,169000"
]
)
start &316
end &35
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 973,0
va (VaSet
)
xt "-15000,168000,-11400,169000"
st "ADDR4_I"
blo "-15000,168800"
tm "WireNameMgr"
)
)
on &141
)
*409 (Wire
uid 976,0
shape (OrthoPolyLine
uid 977,0
va (VaSet
vasetType 3
)
xt "-16250,171000,28250,171000"
pts [
"-16250,171000"
"6000,171000"
"28250,171000"
]
)
start &344
end &36
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 981,0
va (VaSet
)
xt "-15000,170000,-10200,171000"
st "SCAN_EN_I"
blo "-15000,170800"
tm "WireNameMgr"
)
)
on &142
)
*410 (Wire
uid 984,0
shape (OrthoPolyLine
uid 985,0
va (VaSet
vasetType 3
)
xt "-16250,173000,28250,173000"
pts [
"-16250,173000"
"6000,173000"
"28250,173000"
]
)
start &345
end &37
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 989,0
va (VaSet
)
xt "-15000,172000,-11200,173000"
st "SDI_BC_I"
blo "-15000,172800"
tm "WireNameMgr"
)
)
on &143
)
*411 (Wire
uid 992,0
shape (OrthoPolyLine
uid 993,0
va (VaSet
vasetType 3
)
xt "-16250,175000,28250,175000"
pts [
"-16250,175000"
"6000,175000"
"28250,175000"
]
)
start &346
end &39
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 997,0
va (VaSet
)
xt "-15000,174000,-10700,175000"
st "SDI_CLK_I"
blo "-15000,174800"
tm "WireNameMgr"
)
)
on &144
)
*412 (Wire
uid 1000,0
shape (OrthoPolyLine
uid 1001,0
va (VaSet
vasetType 3
)
xt "2000,177000,10000,177000"
pts [
"2000,177000"
"10000,177000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 1004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1005,0
va (VaSet
)
xt "3000,176000,6700,177000"
st "ABCUP_I"
blo "3000,176800"
tm "WireNameMgr"
)
)
on &145
)
*413 (Wire
uid 1008,0
shape (OrthoPolyLine
uid 1009,0
va (VaSet
vasetType 3
)
xt "2000,179000,10000,179000"
pts [
"2000,179000"
"10000,179000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 1012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1013,0
va (VaSet
)
xt "3000,178000,6500,179000"
st "SPARE1"
blo "3000,178800"
tm "WireNameMgr"
)
)
on &146
)
*414 (Wire
uid 1016,0
shape (OrthoPolyLine
uid 1017,0
va (VaSet
vasetType 3
)
xt "-16250,180000,28250,180000"
pts [
"-16250,180000"
"6000,180000"
"28250,180000"
]
)
start &351
end &44
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1021,0
va (VaSet
)
xt "-15000,179000,-11500,180000"
st "SPARE2"
blo "-15000,179800"
tm "WireNameMgr"
)
)
on &147
)
*415 (Wire
uid 1024,0
shape (OrthoPolyLine
uid 1025,0
va (VaSet
vasetType 3
)
xt "-16250,181000,28250,181000"
pts [
"-16250,181000"
"6000,181000"
"28250,181000"
]
)
start &352
end &45
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1029,0
va (VaSet
)
xt "-15000,180000,-11500,181000"
st "SPARE3"
blo "-15000,180800"
tm "WireNameMgr"
)
)
on &148
)
*416 (Wire
uid 1032,0
shape (OrthoPolyLine
uid 1033,0
va (VaSet
vasetType 3
)
xt "-16250,182000,28250,182000"
pts [
"-16250,182000"
"6000,182000"
"28250,182000"
]
)
start &353
end &46
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1037,0
va (VaSet
)
xt "-15000,181000,-11500,182000"
st "SPARE4"
blo "-15000,181800"
tm "WireNameMgr"
)
)
on &149
)
*417 (Wire
uid 1040,0
shape (OrthoPolyLine
uid 1041,0
va (VaSet
vasetType 3
)
xt "-16250,183000,28250,183000"
pts [
"-16250,183000"
"6000,183000"
"28250,183000"
]
)
start &354
end &47
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1045,0
va (VaSet
)
xt "-15000,182000,-11500,183000"
st "SPARE5"
blo "-15000,182800"
tm "WireNameMgr"
)
)
on &150
)
*418 (Wire
uid 1048,0
shape (OrthoPolyLine
uid 1049,0
va (VaSet
vasetType 3
)
xt "-16250,186000,28250,186000"
pts [
"-16250,186000"
"6000,186000"
"28250,186000"
]
)
start &337
end &48
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1053,0
va (VaSet
)
xt "-15000,185000,-11500,186000"
st "I2C_CLK"
blo "-15000,185800"
tm "WireNameMgr"
)
)
on &151
)
*419 (Wire
uid 1056,0
shape (OrthoPolyLine
uid 1057,0
va (VaSet
vasetType 3
)
xt "-16250,187000,28250,187000"
pts [
"-16250,187000"
"6000,187000"
"28250,187000"
]
)
start &338
end &49
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1061,0
va (VaSet
)
xt "-15000,186000,-11000,187000"
st "I2C_DATA"
blo "-15000,186800"
tm "WireNameMgr"
)
)
on &152
)
*420 (Wire
uid 1064,0
shape (OrthoPolyLine
uid 1065,0
va (VaSet
vasetType 3
)
xt "-16250,174000,28250,174000"
pts [
"-16250,174000"
"6000,174000"
"28250,174000"
]
)
start &347
end &38
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1069,0
va (VaSet
)
xt "-15000,173000,-10400,174000"
st "SDO_BC_O"
blo "-15000,173800"
tm "WireNameMgr"
)
)
on &305
)
*421 (Wire
uid 1072,0
shape (OrthoPolyLine
uid 1073,0
va (VaSet
vasetType 3
)
xt "-16250,176000,28250,176000"
pts [
"-16250,176000"
"6000,176000"
"28250,176000"
]
)
start &348
end &40
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1077,0
va (VaSet
)
xt "16000,175000,22900,176000"
st "tmu_coml0_swap"
blo "16000,175800"
tm "WireNameMgr"
)
)
on &304
)
*422 (Wire
uid 3326,0
shape (OrthoPolyLine
uid 3327,0
va (VaSet
vasetType 3
)
xt "54750,140000,64000,140000"
pts [
"54750,140000"
"64000,140000"
]
)
start &53
sat 32
eat 16
sl "(9)"
st 0
sf 1
tg (WTG
uid 3332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3333,0
va (VaSet
)
xt "56000,139000,63000,140000"
st "bdp_p(9) : (15:8)"
blo "56000,139800"
tm "WireNameMgr"
)
)
on &164
)
*423 (Wire
uid 3334,0
shape (OrthoPolyLine
uid 3335,0
va (VaSet
vasetType 3
)
xt "54750,143000,64000,143000"
pts [
"54750,143000"
"64000,143000"
]
)
start &65
sat 32
eat 16
sl "(10)"
st 0
sf 1
tg (WTG
uid 3340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3341,0
va (VaSet
)
xt "56000,142000,63500,143000"
st "bdp_p(10) : (15:8)"
blo "56000,142800"
tm "WireNameMgr"
)
)
on &164
)
*424 (Wire
uid 3342,0
shape (OrthoPolyLine
uid 3343,0
va (VaSet
vasetType 3
)
xt "54750,146000,64000,146000"
pts [
"54750,146000"
"64000,146000"
]
)
start &67
sat 32
eat 16
sl "(11)"
st 0
sf 1
tg (WTG
uid 3348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3349,0
va (VaSet
)
xt "56000,145000,63500,146000"
st "bdp_p(11) : (15:8)"
blo "56000,145800"
tm "WireNameMgr"
)
)
on &164
)
*425 (Wire
uid 3350,0
shape (OrthoPolyLine
uid 3351,0
va (VaSet
vasetType 3
)
xt "54750,149000,64000,149000"
pts [
"54750,149000"
"64000,149000"
]
)
start &69
sat 32
eat 16
sl "(12)"
st 0
sf 1
tg (WTG
uid 3356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3357,0
va (VaSet
)
xt "56000,148000,63500,149000"
st "bdp_p(12) : (15:8)"
blo "56000,148800"
tm "WireNameMgr"
)
)
on &164
)
*426 (Wire
uid 3358,0
shape (OrthoPolyLine
uid 3359,0
va (VaSet
vasetType 3
)
xt "54750,152000,64000,152000"
pts [
"54750,152000"
"64000,152000"
]
)
start &71
sat 32
eat 16
sl "(13)"
st 0
sf 1
tg (WTG
uid 3364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3365,0
va (VaSet
)
xt "56000,151000,63500,152000"
st "bdp_p(13) : (15:8)"
blo "56000,151800"
tm "WireNameMgr"
)
)
on &164
)
*427 (Wire
uid 3366,0
shape (OrthoPolyLine
uid 3367,0
va (VaSet
vasetType 3
)
xt "54750,155000,64000,155000"
pts [
"54750,155000"
"64000,155000"
]
)
start &73
sat 32
eat 16
sl "(14)"
st 0
sf 1
tg (WTG
uid 3372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3373,0
va (VaSet
)
xt "56000,154000,63500,155000"
st "bdp_p(14) : (15:8)"
blo "56000,154800"
tm "WireNameMgr"
)
)
on &164
)
*428 (Wire
uid 3374,0
shape (OrthoPolyLine
uid 3375,0
va (VaSet
vasetType 3
)
xt "54750,158000,64000,158000"
pts [
"54750,158000"
"64000,158000"
]
)
start &75
sat 32
eat 16
sl "(15)"
st 0
sf 1
tg (WTG
uid 3380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3381,0
va (VaSet
)
xt "56000,157000,63500,158000"
st "bdp_p(15) : (15:8)"
blo "56000,157800"
tm "WireNameMgr"
)
)
on &164
)
*429 (Wire
uid 3382,0
shape (OrthoPolyLine
uid 3383,0
va (VaSet
vasetType 3
)
xt "54750,138000,64000,138000"
pts [
"54750,138000"
"64000,138000"
]
)
start &52
sat 32
eat 16
sl "(8)"
st 0
sf 1
tg (WTG
uid 3388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3389,0
va (VaSet
)
xt "56000,137000,63000,138000"
st "bdp_n(8) : (15:8)"
blo "56000,137800"
tm "WireNameMgr"
)
)
on &165
)
*430 (Wire
uid 3392,0
shape (OrthoPolyLine
uid 3393,0
va (VaSet
vasetType 3
)
xt "54750,141000,64000,141000"
pts [
"54750,141000"
"64000,141000"
]
)
start &54
sat 32
eat 16
sl "(9)"
st 0
sf 1
tg (WTG
uid 3398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3399,0
va (VaSet
)
xt "56000,140000,63000,141000"
st "bdp_n(9) : (15:8)"
blo "56000,140800"
tm "WireNameMgr"
)
)
on &165
)
*431 (Wire
uid 3400,0
shape (OrthoPolyLine
uid 3401,0
va (VaSet
vasetType 3
)
xt "54750,144000,64000,144000"
pts [
"54750,144000"
"64000,144000"
]
)
start &66
sat 32
eat 16
sl "(10)"
st 0
sf 1
tg (WTG
uid 3406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3407,0
va (VaSet
)
xt "56000,143000,63500,144000"
st "bdp_n(10) : (15:8)"
blo "56000,143800"
tm "WireNameMgr"
)
)
on &165
)
*432 (Wire
uid 3408,0
shape (OrthoPolyLine
uid 3409,0
va (VaSet
vasetType 3
)
xt "54750,147000,64000,147000"
pts [
"54750,147000"
"64000,147000"
]
)
start &68
sat 32
eat 16
sl "(11)"
st 0
sf 1
tg (WTG
uid 3414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3415,0
va (VaSet
)
xt "56000,146000,63500,147000"
st "bdp_n(11) : (15:8)"
blo "56000,146800"
tm "WireNameMgr"
)
)
on &165
)
*433 (Wire
uid 3416,0
shape (OrthoPolyLine
uid 3417,0
va (VaSet
vasetType 3
)
xt "54750,150000,64000,150000"
pts [
"54750,150000"
"64000,150000"
]
)
start &70
sat 32
eat 16
sl "(12)"
st 0
sf 1
tg (WTG
uid 3422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3423,0
va (VaSet
)
xt "56000,149000,63500,150000"
st "bdp_n(12) : (15:8)"
blo "56000,149800"
tm "WireNameMgr"
)
)
on &165
)
*434 (Wire
uid 3424,0
shape (OrthoPolyLine
uid 3425,0
va (VaSet
vasetType 3
)
xt "54750,153000,64000,153000"
pts [
"54750,153000"
"64000,153000"
]
)
start &72
ss 0
sat 32
eat 16
sl "(13)"
st 0
sf 1
tg (WTG
uid 3430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3431,0
va (VaSet
)
xt "56000,152000,63500,153000"
st "bdp_n(13) : (15:8)"
blo "56000,152800"
tm "WireNameMgr"
)
)
on &165
)
*435 (Wire
uid 3432,0
shape (OrthoPolyLine
uid 3433,0
va (VaSet
vasetType 3
)
xt "54750,156000,64000,156000"
pts [
"54750,156000"
"64000,156000"
]
)
start &74
sat 32
eat 16
sl "(14)"
st 0
sf 1
tg (WTG
uid 3438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3439,0
va (VaSet
)
xt "56000,155000,63500,156000"
st "bdp_n(14) : (15:8)"
blo "56000,155800"
tm "WireNameMgr"
)
)
on &165
)
*436 (Wire
uid 3440,0
shape (OrthoPolyLine
uid 3441,0
va (VaSet
vasetType 3
)
xt "54750,159000,64000,159000"
pts [
"54750,159000"
"64000,159000"
]
)
start &76
ss 0
sat 32
eat 16
sl "(15)"
st 0
sf 1
tg (WTG
uid 3446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3447,0
va (VaSet
)
xt "56000,158000,63500,159000"
st "bdp_n(15) : (15:8)"
blo "56000,158800"
tm "WireNameMgr"
)
)
on &165
)
*437 (Wire
uid 3462,0
shape (OrthoPolyLine
uid 3463,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-45250,138000,-41000,138000"
pts [
"-45250,138000"
"-41000,138000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3467,0
va (VaSet
)
xt "-44000,137000,-41500,138000"
st "bdp_n"
blo "-44000,137800"
tm "WireNameMgr"
)
)
on &165
)
*438 (Wire
uid 3470,0
shape (OrthoPolyLine
uid 3471,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-45250,137000,-41000,137000"
pts [
"-45250,137000"
"-41000,137000"
]
)
sat 16
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3475,0
va (VaSet
)
xt "-44000,136000,-41500,137000"
st "bdp_p"
blo "-44000,136800"
tm "WireNameMgr"
)
)
on &164
)
*439 (Wire
uid 3841,0
shape (OrthoPolyLine
uid 3842,0
va (VaSet
vasetType 3
)
xt "19750,139000,28250,139000"
pts [
"19750,139000"
"28250,139000"
]
)
end &12
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3848,0
va (VaSet
)
xt "21000,138000,27600,139000"
st "HSIO_DXIN0_P"
blo "21000,138800"
tm "WireNameMgr"
)
)
on &166
)
*440 (Wire
uid 3849,0
shape (OrthoPolyLine
uid 3850,0
va (VaSet
vasetType 3
)
xt "19750,140000,28250,140000"
pts [
"19750,140000"
"28250,140000"
]
)
end &13
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3855,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3856,0
va (VaSet
)
xt "21000,139000,27600,140000"
st "HSIO_DXIN0_N"
blo "21000,139800"
tm "WireNameMgr"
)
)
on &167
)
*441 (Wire
uid 3861,0
shape (OrthoPolyLine
uid 3862,0
va (VaSet
vasetType 3
)
xt "19750,144000,28250,144000"
pts [
"19750,144000"
"28250,144000"
]
)
end &16
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3868,0
va (VaSet
)
xt "21000,143000,27600,144000"
st "HSIO_DXIN1_P"
blo "21000,143800"
tm "WireNameMgr"
)
)
on &168
)
*442 (Wire
uid 3869,0
shape (OrthoPolyLine
uid 3870,0
va (VaSet
vasetType 3
)
xt "19750,145000,28250,145000"
pts [
"19750,145000"
"28250,145000"
]
)
end &17
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3876,0
va (VaSet
)
xt "21000,144000,27600,145000"
st "HSIO_DXIN1_N"
blo "21000,144800"
tm "WireNameMgr"
)
)
on &169
)
*443 (Wire
uid 3881,0
shape (OrthoPolyLine
uid 3882,0
va (VaSet
vasetType 3
)
xt "19750,149000,28250,149000"
pts [
"19750,149000"
"28250,149000"
]
)
end &20
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3887,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3888,0
va (VaSet
)
xt "21000,148000,27600,149000"
st "HSIO_DXIN2_P"
blo "21000,148800"
tm "WireNameMgr"
)
)
on &170
)
*444 (Wire
uid 3889,0
shape (OrthoPolyLine
uid 3890,0
va (VaSet
vasetType 3
)
xt "19750,150000,28250,150000"
pts [
"19750,150000"
"28250,150000"
]
)
end &21
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 3895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3896,0
va (VaSet
)
xt "21000,149000,27600,150000"
st "HSIO_DXIN2_N"
blo "21000,149800"
tm "WireNameMgr"
)
)
on &171
)
*445 (Wire
uid 4291,0
shape (OrthoPolyLine
uid 4292,0
va (VaSet
vasetType 3
)
xt "-16250,160000,28250,160000"
pts [
"-16250,160000"
"6000,160000"
"28250,160000"
]
)
start &349
end &27
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4296,0
va (VaSet
)
xt "-15000,159000,-7200,160000"
st "SHUNT_CTL_SW_I"
blo "-15000,159800"
tm "WireNameMgr"
)
)
on &172
)
*446 (Wire
uid 4299,0
shape (OrthoPolyLine
uid 4300,0
va (VaSet
vasetType 3
)
xt "-16250,162000,28250,162000"
pts [
"-16250,162000"
"6000,162000"
"28250,162000"
]
)
start &340
end &28
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 4303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4304,0
va (VaSet
)
xt "-15000,161000,-10200,162000"
st "REG_ENA_I"
blo "-15000,161800"
tm "WireNameMgr"
)
)
on &173
)
*447 (Wire
uid 4572,0
shape (OrthoPolyLine
uid 4573,0
va (VaSet
vasetType 3
)
xt "-60250,146000,-56000,146000"
pts [
"-60250,146000"
"-56000,146000"
]
)
start &183
end &224
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4576,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4577,0
va (VaSet
)
xt "-59000,145000,-57500,146000"
st "com"
blo "-59000,145800"
tm "WireNameMgr"
)
)
on &222
)
*448 (Wire
uid 4580,0
shape (OrthoPolyLine
uid 4581,0
va (VaSet
vasetType 3
)
xt "-60250,148000,-56000,148000"
pts [
"-60250,148000"
"-56000,148000"
]
)
start &184
end &229
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4584,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4585,0
va (VaSet
)
xt "-59000,147000,-58300,148000"
st "l0"
blo "-59000,147800"
tm "WireNameMgr"
)
)
on &221
)
*449 (Wire
uid 4588,0
shape (OrthoPolyLine
uid 4589,0
va (VaSet
vasetType 3
)
xt "-60250,151000,-54000,151000"
pts [
"-60250,151000"
"-54000,151000"
]
)
start &185
end &199
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4592,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4593,0
va (VaSet
)
xt "-59000,150000,-58300,151000"
st "l1"
blo "-59000,150800"
tm "WireNameMgr"
)
)
on &219
)
*450 (Wire
uid 4596,0
shape (OrthoPolyLine
uid 4597,0
va (VaSet
vasetType 3
)
xt "-60250,153000,-54000,153000"
pts [
"-60250,153000"
"-54000,153000"
]
)
start &186
end &204
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4600,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4601,0
va (VaSet
)
xt "-59000,152000,-57800,153000"
st "r3s"
blo "-59000,152800"
tm "WireNameMgr"
)
)
on &220
)
*451 (Wire
uid 4703,0
optionalChildren [
*452 (BdJunction
uid 4751,0
ps "OnConnectorStrategy"
shape (Circle
uid 4752,0
va (VaSet
vasetType 1
)
xt "-54399,132600,-53599,133400"
radius 400
)
)
*453 (BdJunction
uid 4812,0
ps "OnConnectorStrategy"
shape (Circle
uid 4813,0
va (VaSet
vasetType 1
)
xt "-52399,132600,-51599,133400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4704,0
va (VaSet
vasetType 3
)
xt "-60250,133000,-39750,133000"
pts [
"-60250,133000"
"-39750,133000"
]
)
start &175
end &318
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4708,0
va (VaSet
)
xt "-59000,132000,-57600,133000"
st "bco"
blo "-59000,132800"
tm "WireNameMgr"
)
)
on &246
)
*454 (Wire
uid 4711,0
shape (OrthoPolyLine
uid 4712,0
va (VaSet
vasetType 3
)
xt "-52000,147000,-39750,147000"
pts [
"-52000,147000"
"-39750,147000"
]
)
start &226
end &319
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4716,0
va (VaSet
)
xt "-49000,146000,-46800,147000"
st "coml0"
blo "-49000,146800"
tm "WireNameMgr"
)
)
on &245
)
*455 (Wire
uid 4719,0
shape (OrthoPolyLine
uid 4720,0
va (VaSet
vasetType 3
)
xt "-60250,134000,-39750,134000"
pts [
"-60250,134000"
"-39750,134000"
]
)
start &176
end &320
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4724,0
va (VaSet
)
xt "-59000,133000,-57800,134000"
st "drc"
blo "-59000,133800"
tm "WireNameMgr"
)
)
on &247
)
*456 (Wire
uid 4727,0
shape (OrthoPolyLine
uid 4728,0
va (VaSet
vasetType 3
)
xt "-50000,152000,-39750,152000"
pts [
"-50000,152000"
"-39750,152000"
]
)
start &201
end &339
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4732,0
va (VaSet
)
xt "-49000,151000,-47500,152000"
st "l1r3"
blo "-49000,151800"
tm "WireNameMgr"
)
)
on &244
)
*457 (Wire
uid 4735,0
shape (OrthoPolyLine
uid 4736,0
va (VaSet
vasetType 3
)
xt "-60250,130000,-39750,130000"
pts [
"-60250,130000"
"-39750,130000"
]
)
start &182
end &342
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4740,0
va (VaSet
)
xt "-59000,129000,-58000,130000"
st "rst"
blo "-59000,129800"
tm "WireNameMgr"
)
)
on &248
)
*458 (Wire
uid 4747,0
shape (OrthoPolyLine
uid 4748,0
va (VaSet
vasetType 3
)
xt "-54000,133000,-53999,144000"
pts [
"-53999,133000"
"-53999,139000"
"-54000,139000"
"-54000,144000"
]
)
start &452
end &231
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4750,0
ro 270
va (VaSet
isHidden 1
)
xt "-55000,142000,-54000,143400"
st "bco"
blo "-54200,143400"
tm "WireNameMgr"
)
)
on &246
)
*459 (Wire
uid 4808,0
shape (OrthoPolyLine
uid 4809,0
va (VaSet
vasetType 3
)
xt "-52000,133000,-51999,149000"
pts [
"-51999,133000"
"-51999,141000"
"-52000,141000"
"-52000,149000"
]
)
start &453
end &206
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4810,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4811,0
ro 270
va (VaSet
isHidden 1
)
xt "-53000,147000,-52000,148400"
st "bco"
blo "-52200,148400"
tm "WireNameMgr"
)
)
on &246
)
*460 (Wire
uid 4840,0
shape (OrthoPolyLine
uid 4841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-60250,165000,-39750,165000"
pts [
"-60250,165000"
"-39750,165000"
]
)
start &187
end &317
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4845,0
va (VaSet
)
xt "-46000,164000,-41000,165000"
st "abc_padID1"
blo "-46000,164800"
tm "WireNameMgr"
)
)
on &249
)
*461 (Wire
uid 4915,0
shape (OrthoPolyLine
uid 4916,0
va (VaSet
vasetType 3
)
xt "-60250,125000,-55000,125000"
pts [
"-60250,125000"
"-55000,125000"
]
)
start &194
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4920,0
va (VaSet
)
xt "-59000,124000,-58000,125000"
st "clk"
blo "-59000,124800"
tm "WireNameMgr"
)
)
on &267
)
*462 (Wire
uid 4923,0
shape (OrthoPolyLine
uid 4924,0
va (VaSet
vasetType 3
)
xt "79000,135000,82250,135000"
pts [
"79000,135000"
"82250,135000"
]
)
end &251
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4928,0
va (VaSet
)
xt "80000,134000,81000,135000"
st "clk"
blo "80000,134800"
tm "WireNameMgr"
)
)
on &267
)
*463 (Wire
uid 4929,0
shape (OrthoPolyLine
uid 4930,0
va (VaSet
vasetType 3
)
xt "79000,136000,82250,136000"
pts [
"79000,136000"
"82250,136000"
]
)
end &252
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4934,0
va (VaSet
)
xt "80000,135000,81000,136000"
st "rst"
blo "80000,135800"
tm "WireNameMgr"
)
)
on &248
)
*464 (Wire
uid 4937,0
shape (OrthoPolyLine
uid 4938,0
va (VaSet
vasetType 3
)
xt "79000,138000,82250,138000"
pts [
"79000,138000"
"82250,138000"
]
)
end &253
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4942,0
va (VaSet
)
xt "80000,137000,80800,138000"
st "HI"
blo "80000,137800"
tm "WireNameMgr"
)
)
on &268
)
*465 (Wire
uid 4954,0
shape (OrthoPolyLine
uid 4955,0
va (VaSet
vasetType 3
)
xt "21000,203000,25000,203000"
pts [
"21000,203000"
"25000,203000"
]
)
start &269
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4961,0
va (VaSet
)
xt "23000,202000,23800,203000"
st "HI"
blo "23000,202800"
tm "WireNameMgr"
)
)
on &268
)
*466 (Wire
uid 4962,0
shape (OrthoPolyLine
uid 4963,0
va (VaSet
vasetType 3
)
xt "21000,204000,25000,204000"
pts [
"21000,204000"
"25000,204000"
]
)
start &269
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4968,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4969,0
va (VaSet
)
xt "23000,203000,24100,204000"
st "LO"
blo "23000,203800"
tm "WireNameMgr"
)
)
on &273
)
*467 (Wire
uid 4974,0
shape (OrthoPolyLine
uid 4975,0
va (VaSet
vasetType 3
)
xt "74000,144000,82250,144000"
pts [
"74000,144000"
"82250,144000"
]
)
end &260
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4979,0
va (VaSet
)
xt "75000,143000,76100,144000"
st "LO"
blo "75000,143800"
tm "WireNameMgr"
)
)
on &273
)
*468 (Wire
uid 4982,0
shape (OrthoPolyLine
uid 4983,0
va (VaSet
vasetType 3
)
xt "74000,145000,82250,145000"
pts [
"74000,145000"
"82250,145000"
]
)
end &261
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4987,0
va (VaSet
)
xt "75000,144000,76100,145000"
st "LO"
blo "75000,144800"
tm "WireNameMgr"
)
)
on &273
)
*469 (Wire
uid 4990,0
shape (OrthoPolyLine
uid 4991,0
va (VaSet
vasetType 3
)
xt "75000,147000,82250,147000"
pts [
"75000,147000"
"82250,147000"
]
)
end &262
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 4994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4995,0
va (VaSet
)
xt "76000,146000,76800,147000"
st "HI"
blo "76000,146800"
tm "WireNameMgr"
)
)
on &268
)
*470 (Wire
uid 4998,0
shape (OrthoPolyLine
uid 4999,0
va (VaSet
vasetType 3
)
xt "75000,148000,82250,148000"
pts [
"75000,148000"
"82250,148000"
]
)
end &263
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5002,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5003,0
va (VaSet
)
xt "76000,147000,76800,148000"
st "HI"
blo "76000,147800"
tm "WireNameMgr"
)
)
on &268
)
*471 (Wire
uid 5006,0
shape (OrthoPolyLine
uid 5007,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "101750,141000,112250,141000"
pts [
"101750,141000"
"112250,141000"
]
)
start &255
end &275
es 0
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5010,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5011,0
va (VaSet
)
xt "103000,140000,108800,141000"
st "packet : (63:0)"
blo "103000,140800"
tm "WireNameMgr"
)
)
on &288
)
*472 (Wire
uid 5014,0
shape (OrthoPolyLine
uid 5015,0
va (VaSet
vasetType 3
)
xt "101750,143000,112250,143000"
pts [
"101750,143000"
"112250,143000"
]
)
start &257
end &276
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5019,0
va (VaSet
)
xt "103000,142000,106500,143000"
st "pkt_valid"
blo "103000,142800"
tm "WireNameMgr"
)
)
on &289
)
*473 (Wire
uid 5081,0
shape (OrthoPolyLine
uid 5082,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,141000,138000,141000"
pts [
"128750,141000"
"138000,141000"
]
)
start &277
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5086,0
va (VaSet
)
xt "130000,140000,133100,141000"
st "pkt_a13"
blo "130000,140800"
tm "WireNameMgr"
)
)
on &290
)
*474 (Wire
uid 5089,0
shape (OrthoPolyLine
uid 5090,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,142000,138000,142000"
pts [
"128750,142000"
"138000,142000"
]
)
start &278
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5094,0
va (VaSet
)
xt "130000,141000,135800,142000"
st "datawd_l11bc"
blo "130000,141800"
tm "WireNameMgr"
)
)
on &291
)
*475 (Wire
uid 5097,0
shape (OrthoPolyLine
uid 5098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,143000,138000,143000"
pts [
"128750,143000"
"138000,143000"
]
)
start &279
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5102,0
va (VaSet
)
xt "130000,142000,135800,143000"
st "datawd_l13bc"
blo "130000,142800"
tm "WireNameMgr"
)
)
on &292
)
*476 (Wire
uid 5105,0
shape (OrthoPolyLine
uid 5106,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,144000,138000,144000"
pts [
"128750,144000"
"138000,144000"
]
)
start &280
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5110,0
va (VaSet
)
xt "130000,143000,134000,144000"
st "datawd_r3"
blo "130000,143800"
tm "WireNameMgr"
)
)
on &293
)
*477 (Wire
uid 5113,0
shape (OrthoPolyLine
uid 5114,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,145000,138000,145000"
pts [
"128750,145000"
"138000,145000"
]
)
start &281
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5118,0
va (VaSet
)
xt "130000,144000,135900,145000"
st "datawd_reg32"
blo "130000,144800"
tm "WireNameMgr"
)
)
on &294
)
*478 (Wire
uid 5129,0
shape (OrthoPolyLine
uid 5130,0
va (VaSet
vasetType 3
)
xt "109000,137000,112250,137000"
pts [
"109000,137000"
"112250,137000"
]
)
end &282
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5134,0
va (VaSet
)
xt "110000,136000,111000,137000"
st "clk"
blo "110000,136800"
tm "WireNameMgr"
)
)
on &267
)
*479 (Wire
uid 5135,0
shape (OrthoPolyLine
uid 5136,0
va (VaSet
vasetType 3
)
xt "109000,138000,112250,138000"
pts [
"109000,138000"
"112250,138000"
]
)
end &283
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5139,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5140,0
va (VaSet
)
xt "110000,137000,111000,138000"
st "rst"
blo "110000,137800"
tm "WireNameMgr"
)
)
on &248
)
*480 (Wire
uid 5157,0
shape (OrthoPolyLine
uid 5158,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,142000,82250,142000"
pts [
"72000,142000"
"82250,142000"
]
)
end &259
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5162,0
va (VaSet
)
xt "73000,141000,80200,142000"
st "capture_len : (9:0)"
blo "73000,141800"
tm "WireNameMgr"
)
)
on &295
)
*481 (Wire
uid 5174,0
shape (OrthoPolyLine
uid 5175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99000,121000,109250,121000"
pts [
"99000,121000"
"109250,121000"
]
)
start &296
sat 2
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5181,0
va (VaSet
)
xt "102000,120000,109200,121000"
st "capture_len : (9:0)"
blo "102000,120800"
tm "WireNameMgr"
)
)
on &295
)
*482 (Wire
uid 5184,0
shape (OrthoPolyLine
uid 5185,0
va (VaSet
vasetType 3
)
xt "15000,179000,28250,179000"
pts [
"28250,179000"
"15000,179000"
]
)
start &43
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 5188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5189,0
va (VaSet
)
xt "16000,178000,19400,179000"
st "tmu_data"
blo "16000,178800"
tm "WireNameMgr"
)
)
on &300
)
*483 (Wire
uid 5192,0
shape (OrthoPolyLine
uid 5193,0
va (VaSet
vasetType 3
)
xt "82000,118000,91000,118000"
pts [
"91000,118000"
"82000,118000"
]
)
start &296
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 5198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5199,0
va (VaSet
)
xt "84000,117000,87400,118000"
st "tmu_data"
blo "84000,117800"
tm "WireNameMgr"
)
)
on &300
)
*484 (Wire
uid 5206,0
shape (OrthoPolyLine
uid 5207,0
va (VaSet
vasetType 3
)
xt "101750,142000,112250,142000"
pts [
"112250,142000"
"101750,142000"
]
)
start &284
end &256
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5210,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5211,0
va (VaSet
)
xt "103000,141000,106700,142000"
st "pkt_rdack"
blo "103000,141800"
tm "WireNameMgr"
)
)
on &301
)
*485 (Wire
uid 5218,0
shape (OrthoPolyLine
uid 5219,0
va (VaSet
vasetType 3
)
xt "99000,117000,110000,117000"
pts [
"110000,117000"
"99000,117000"
]
)
end &296
sat 16
eat 1
st 0
sf 1
tg (WTG
uid 5224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5225,0
va (VaSet
)
xt "101000,116000,109400,117000"
st "tmu_data_slv2 : (1:0)"
blo "101000,116800"
tm "WireNameMgr"
)
)
on &302
)
*486 (Wire
uid 5230,0
shape (OrthoPolyLine
uid 5231,0
va (VaSet
vasetType 3
)
xt "72000,141000,82250,141000"
pts [
"82250,141000"
"72000,141000"
]
)
start &258
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 5236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5237,0
va (VaSet
)
xt "73000,140000,81400,141000"
st "tmu_data_slv2 : (1:0)"
blo "73000,140800"
tm "WireNameMgr"
)
)
on &302
)
*487 (Wire
uid 5425,0
shape (OrthoPolyLine
uid 5426,0
va (VaSet
vasetType 3
)
xt "-16250,164000,28250,164000"
pts [
"-16250,164000"
"28250,164000"
]
)
start &355
end &41
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5429,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5430,0
va (VaSet
)
xt "16000,163000,18700,164000"
st "rst_ext"
blo "16000,163800"
tm "WireNameMgr"
)
)
on &303
)
*488 (Wire
uid 5433,0
shape (OrthoPolyLine
uid 5434,0
va (VaSet
vasetType 3
)
xt "54750,185000,61000,185000"
pts [
"61000,185000"
"54750,185000"
]
)
end &90
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5437,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5438,0
va (VaSet
)
xt "56000,184000,57100,185000"
st "LO"
blo "56000,184800"
tm "WireNameMgr"
)
)
on &273
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *489 (PackageList
uid 2017,0
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
uid 2018,0
va (VaSet
font "courier,8,1"
)
xt "-36000,199100,-29500,200000"
st "Package List"
blo "-36000,199800"
)
*491 (MLText
uid 2019,0
va (VaSet
)
xt "-36000,200000,-23100,208000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.ALL;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_hsio_globals.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 2020,0
stg "VerticalLayoutStrategy"
textVec [
*492 (Text
uid 2021,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*493 (Text
uid 2022,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*494 (MLText
uid 2023,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*495 (Text
uid 2024,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*496 (MLText
uid 2025,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*497 (Text
uid 2026,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*498 (MLText
uid 2027,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,4,1436,874"
viewArea "-75304,103826,142894,229330"
cachedDiagramExtent "-72000,0,138400,208000"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 1190
paperHeight 842
unixPaperWidth 1190
unixPaperHeight 842
paperType "A3  (297mm x 420mm)"
unixPaperName "A3  (297mm x 420mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 6203,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "helvetica,10,0"
)
xt "200,200,2200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,3200,6000,4400"
st "<library>"
blo "2000,4200"
tm "BdLibraryNameMgr"
)
*500 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,4400,5600,5600"
st "<block>"
blo "2000,5400"
tm "BlkNameMgr"
)
*501 (Text
va (VaSet
font "helvetica,10,0"
)
xt "2000,5600,4000,6800"
st "U_0"
blo "2000,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2000,13200,2000,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*502 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*503 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*504 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*505 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*506 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*507 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*508 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*509 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*510 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*511 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*512 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*513 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*514 (Text
va (VaSet
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*515 (Text
va (VaSet
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "helvetica,10,0"
)
)
second (MLText
va (VaSet
font "helvetica,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,15700,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*516 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*517 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "helvetica,10,0"
)
xt "0,-1300,9700,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "helvetica,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
va (VaSet
font "helvetica,10,1"
)
xt "11800,20000,22000,21200"
st "Frame Declarations"
blo "11800,21000"
)
*519 (MLText
va (VaSet
font "helvetica,10,0"
)
xt "11800,21200,11800,21200"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "helvetica,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,25500,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,22400,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,23700,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,27200,2000"
st "Diagram Signals:"
blo "20000,1800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "helvetica,10,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 152,0
usingSuid 1
emptyRow *520 (LEmptyRow
)
uid 2030,0
optionalChildren [
*521 (RefLabelRowHdr
)
*522 (TitleRowHdr
)
*523 (FilterRowHdr
)
*524 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*525 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*526 (GroupColHdr
tm "GroupColHdrMgr"
)
*527 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*528 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*529 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*530 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*531 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*532 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*533 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN3_P"
t "std_logic"
eolc "-- Sink 3"
preAdd 0
posAdd 0
o 42
suid 7,0
)
)
uid 1851,0
)
*534 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 41
suid 8,0
)
)
uid 1853,0
)
*535 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SHUNT_CTL_SW"
t "std_logic"
prec "-- HYBRID P3
-----------------------------------"
eolc "-- becomes SHUNTCTL"
preAdd 0
posAdd 0
o 79
suid 14,0
)
)
uid 1865,0
)
*536 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BCO_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 14
suid 19,0
)
)
uid 1875,0
)
*537 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 13
suid 20,0
)
)
uid 1877,0
)
*538 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DRC_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 32
suid 21,0
)
)
uid 1879,0
)
*539 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DRC_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 31
suid 22,0
)
)
uid 1881,0
)
*540 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 60
suid 23,0
)
)
uid 1883,0
)
*541 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "L0_CMD_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 59
suid 24,0
)
)
uid 1885,0
)
*542 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 62
suid 25,0
)
)
uid 1887,0
)
*543 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "R3_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 61
suid 26,0
)
)
uid 1889,0
)
*544 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REG_EN_A"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 65
suid 27,0
)
)
uid 1891,0
)
*545 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REG_EN_D"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 66
suid 28,0
)
)
uid 1893,0
)
*546 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TERM"
t "std_logic"
prec "-- ASIC P4
------------------------------------"
preAdd 0
posAdd 0
o 88
suid 41,0
)
)
uid 1919,0
)
*547 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR0"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 42,0
)
)
uid 1921,0
)
*548 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR1"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 43,0
)
)
uid 1923,0
)
*549 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR2"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 44,0
)
)
uid 1925,0
)
*550 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR3"
t "std_logic"
preAdd 0
posAdd 0
o 9
suid 45,0
)
)
uid 1927,0
)
*551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR4"
t "std_logic"
preAdd 0
posAdd 0
o 11
suid 46,0
)
)
uid 1929,0
)
*552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSTB"
t "std_logic"
preAdd 0
posAdd 0
o 67
suid 47,0
)
)
uid 1931,0
)
*553 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ABCUP"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 48,0
)
)
uid 1933,0
)
*554 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDI_BC"
t "std_logic"
eolc "--SCN_I_BC"
preAdd 0
posAdd 0
o 71
suid 49,0
)
)
uid 1935,0
)
*555 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDI_CLK"
t "std_logic"
eolc "--SCN_I_CK"
preAdd 0
posAdd 0
o 73
suid 50,0
)
)
uid 1937,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCAN_ENABLE"
t "std_logic"
preAdd 0
posAdd 0
o 69
suid 51,0
)
)
uid 1939,0
)
*557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_BCO_P"
t "std_logic"
prec "-- HSIO EOS P1
-----------------------------------"
eolc "-- 0 Seq 0"
preAdd 0
posAdd 0
o 34
suid 52,0
)
)
uid 1941,0
)
*558 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_BCO_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 33
suid 53,0
)
)
uid 1943,0
)
*559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_L0_CMD_N"
t "std_logic"
eolc "-- 1 Seq 1"
preAdd 0
posAdd 0
o 51
suid 54,0
)
)
uid 1945,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_L0_CMD_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 52
suid 55,0
)
)
uid 1947,0
)
*561 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_R3_N"
t "std_logic"
eolc "-- 2 Seq 2"
preAdd 0
posAdd 0
o 53
suid 56,0
)
)
uid 1949,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_R3_P"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 54
suid 57,0
)
)
uid 1951,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_SP0_P"
t "std_logic"
eolc "-- 3 Seq 3"
preAdd 0
posAdd 0
o 56
suid 58,0
)
)
uid 1953,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_SP0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 55
suid 59,0
)
)
uid 1955,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT0_P"
t "std_logic"
eolc "-- 4 Seq 4"
preAdd 0
posAdd 0
o 44
suid 60,0
)
)
uid 1957,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 43
suid 61,0
)
)
uid 1959,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT1_P"
t "std_logic"
eolc "-- 5 Seq 5"
preAdd 0
posAdd 0
o 46
suid 62,0
)
)
uid 1961,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 45
suid 63,0
)
)
uid 1963,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT2_P"
t "std_logic"
eolc "-- 6 Seq 6"
preAdd 0
posAdd 0
o 48
suid 64,0
)
)
uid 1965,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT2_N"
t "std_logic"
eolc "--"
preAdd 0
posAdd 0
o 47
suid 65,0
)
)
uid 1967,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT3_P"
t "std_logic"
eolc "-- 7 Seq 7"
preAdd 0
posAdd 0
o 50
suid 66,0
)
)
uid 1969,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXOUT3_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 49
suid 67,0
)
)
uid 1971,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RSTB_I"
t "std_logic"
eolc "-- 8 Reg"
preAdd 0
posAdd 0
o 68
suid 68,0
)
)
uid 1973,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REG_END_I"
t "std_logic"
eolc "-- 11 Reg *"
preAdd 0
posAdd 0
o 64
suid 69,0
)
)
uid 1975,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "TERM_I"
t "std_logic"
eolc "-- 12 Reg"
preAdd 0
posAdd 0
o 89
suid 70,0
)
)
uid 1977,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR0_I"
t "std_logic"
eolc "-- 13 Reg"
preAdd 0
posAdd 0
o 4
suid 71,0
)
)
uid 1979,0
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR1_I"
t "std_logic"
eolc "-- 14 Reg"
preAdd 0
posAdd 0
o 6
suid 72,0
)
)
uid 1981,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR2_I"
t "std_logic"
eolc "-- 15 Reg"
preAdd 0
posAdd 0
o 8
suid 73,0
)
)
uid 1983,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR3_I"
t "std_logic"
eolc "-- 16 Reg"
preAdd 0
posAdd 0
o 10
suid 74,0
)
)
uid 1985,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ADDR4_I"
t "std_logic"
eolc "-- 17 Reg"
preAdd 0
posAdd 0
o 12
suid 75,0
)
)
uid 1987,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SCAN_EN_I"
t "std_logic"
eolc "-- 18 Reg *"
preAdd 0
posAdd 0
o 70
suid 76,0
)
)
uid 1989,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDI_BC_I"
t "std_logic"
eolc "-- 19 TWOWIRE *"
preAdd 0
posAdd 0
o 72
suid 77,0
)
)
uid 1991,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDI_CLK_I"
t "std_logic"
eolc "-- 21 TWOWIRE *"
preAdd 0
posAdd 0
o 74
suid 78,0
)
)
uid 1993,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ABCUP_I"
t "std_logic"
prec "-- HSIO EOS P2
-----------------------------------"
eolc "-- 22 Reg"
preAdd 0
posAdd 0
o 2
suid 79,0
)
)
uid 1995,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPARE1"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 81
suid 80,0
)
)
uid 1997,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPARE2"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 82
suid 81,0
)
)
uid 1999,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPARE3"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 83
suid 82,0
)
)
uid 2001,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPARE4"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 84
suid 83,0
)
)
uid 2003,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SPARE5"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 85
suid 84,0
)
)
uid 2005,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2C_CLK"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 57
suid 85,0
)
)
uid 2007,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "I2C_DATA"
t "std_logic"
eolc "-- TWOWIRE"
preAdd 0
posAdd 0
o 58
suid 86,0
)
)
uid 2009,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bdp_p"
t "std_logic_vector"
b "(15 downto 8)"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 28
suid 90,0
)
)
uid 3448,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bdp_n"
t "std_logic_vector"
b "(15 downto 8)"
eolc "-- XOFF_R0_P"
preAdd 0
posAdd 0
o 28
suid 91,0
)
)
uid 3450,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN0_P"
t "std_logic"
eolc "-- Sink 0"
preAdd 0
posAdd 0
o 74
suid 94,0
)
)
uid 3909,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN0_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 75
suid 95,0
)
)
uid 3911,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN1_P"
t "std_logic"
eolc "-- Sink 1"
preAdd 0
posAdd 0
o 74
suid 96,0
)
)
uid 3913,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN1_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 75
suid 97,0
)
)
uid 3915,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN2_P"
t "std_logic"
eolc "-- Sink 2"
preAdd 0
posAdd 0
o 74
suid 98,0
)
)
uid 3917,0
)
*599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HSIO_DXIN2_N"
t "std_logic"
eolc "-- -"
preAdd 0
posAdd 0
o 75
suid 99,0
)
)
uid 3919,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SHUNT_CTL_SW_I"
t "std_logic"
eolc "-- 9 Reg"
preAdd 0
posAdd 0
o 72
suid 100,0
)
)
uid 4305,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REG_ENA_I"
t "std_logic"
eolc "-- 10 Reg *"
preAdd 0
posAdd 0
o 73
suid 101,0
)
)
uid 4307,0
)
*602 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "l1"
t "std_logic"
o 76
suid 106,0
)
)
uid 4661,0
)
*603 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "r3s"
t "std_logic"
o 77
suid 107,0
)
)
uid 4663,0
)
*604 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "l0"
t "std_logic"
o 75
suid 108,0
)
)
uid 4665,0
)
*605 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "com"
t "std_logic"
o 74
suid 109,0
)
)
uid 4667,0
)
*606 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "l1r3"
t "std_logic"
o 81
suid 113,0
)
)
uid 4761,0
)
*607 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "coml0"
t "std_logic"
o 79
suid 115,0
)
)
uid 4763,0
)
*608 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "bco"
t "std_logic"
o 78
suid 116,0
)
)
uid 4765,0
)
*609 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "drc"
t "std_logic"
o 80
suid 117,0
)
)
uid 4767,0
)
*610 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "rst"
t "std_logic"
o 82
suid 118,0
)
)
uid 4769,0
)
*611 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "abc_padID1"
t "std_logic_vector"
b "(4 downto 0)"
o 83
suid 119,0
)
)
uid 4846,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "clk"
t "std_logic"
o 84
suid 121,0
)
)
uid 5020,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_logic"
preAdd 0
o 85
suid 123,0
)
)
uid 5022,0
)
*614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 86
suid 124,0
)
)
uid 5024,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "packet"
t "std_logic_vector"
b "(63 downto 0)"
prec "-- Pkt Out"
eolc "--t_packet;"
preAdd 0
posAdd 0
o 87
suid 131,0
)
)
uid 5141,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pkt_valid"
t "std_logic"
preAdd 0
o 88
suid 132,0
)
)
uid 5143,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pkt_a13"
t "t_pkt_a13"
o 89
suid 138,0
)
)
uid 5145,0
)
*618 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_l11bc"
t "t_datawd_l11bc"
o 90
suid 139,0
)
)
uid 5147,0
)
*619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_l13bc"
t "t_datawd_l13bc"
o 91
suid 140,0
)
)
uid 5149,0
)
*620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_r3"
t "t_datawd_r3"
o 92
suid 141,0
)
)
uid 5151,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "datawd_reg32"
t "slv32"
o 93
suid 142,0
)
)
uid 5153,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "capture_len"
t "std_logic_vector"
b "(9 downto 0)"
posAdd 0
o 94
suid 144,0
)
)
uid 5182,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tmu_data"
t "std_logic"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 81
suid 145,0
)
)
uid 5214,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pkt_rdack"
t "std_logic"
o 96
suid 147,0
)
)
uid 5216,0
)
*625 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tmu_data_slv2"
t "std_logic_vector"
b "(1 downto 0)"
eolc "-- Unknown"
preAdd 0
posAdd 0
o 81
suid 148,0
)
)
uid 5228,0
)
*626 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst_ext"
t "std_logic"
eolc "-- Status"
preAdd 0
posAdd 0
o 86
suid 150,0
)
)
uid 5622,0
)
*627 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tmu_coml0_swap"
t "std_logic"
eolc "--SCN_O_CK"
preAdd 0
posAdd 0
o 77
suid 151,0
)
)
uid 5626,0
)
*628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SDO_BC_O"
t "std_logic"
eolc "--SCN_O_BC"
preAdd 0
posAdd 0
o 75
suid 152,0
)
)
uid 5638,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2043,0
optionalChildren [
*629 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *630 (MRCItem
litem &520
pos 96
dimension 20
)
uid 2045,0
optionalChildren [
*631 (MRCItem
litem &521
pos 0
dimension 20
uid 2046,0
)
*632 (MRCItem
litem &522
pos 1
dimension 23
uid 2047,0
)
*633 (MRCItem
litem &523
pos 2
hidden 1
dimension 20
uid 2048,0
)
*634 (MRCItem
litem &533
pos 0
dimension 20
uid 1852,0
)
*635 (MRCItem
litem &534
pos 1
dimension 20
uid 1854,0
)
*636 (MRCItem
litem &535
pos 2
dimension 20
uid 1866,0
)
*637 (MRCItem
litem &536
pos 3
dimension 20
uid 1876,0
)
*638 (MRCItem
litem &537
pos 4
dimension 20
uid 1878,0
)
*639 (MRCItem
litem &538
pos 5
dimension 20
uid 1880,0
)
*640 (MRCItem
litem &539
pos 6
dimension 20
uid 1882,0
)
*641 (MRCItem
litem &540
pos 7
dimension 20
uid 1884,0
)
*642 (MRCItem
litem &541
pos 8
dimension 20
uid 1886,0
)
*643 (MRCItem
litem &542
pos 9
dimension 20
uid 1888,0
)
*644 (MRCItem
litem &543
pos 10
dimension 20
uid 1890,0
)
*645 (MRCItem
litem &544
pos 11
dimension 20
uid 1892,0
)
*646 (MRCItem
litem &545
pos 12
dimension 20
uid 1894,0
)
*647 (MRCItem
litem &546
pos 13
dimension 20
uid 1920,0
)
*648 (MRCItem
litem &547
pos 14
dimension 20
uid 1922,0
)
*649 (MRCItem
litem &548
pos 15
dimension 20
uid 1924,0
)
*650 (MRCItem
litem &549
pos 16
dimension 20
uid 1926,0
)
*651 (MRCItem
litem &550
pos 17
dimension 20
uid 1928,0
)
*652 (MRCItem
litem &551
pos 18
dimension 20
uid 1930,0
)
*653 (MRCItem
litem &552
pos 19
dimension 20
uid 1932,0
)
*654 (MRCItem
litem &553
pos 20
dimension 20
uid 1934,0
)
*655 (MRCItem
litem &554
pos 21
dimension 20
uid 1936,0
)
*656 (MRCItem
litem &555
pos 22
dimension 20
uid 1938,0
)
*657 (MRCItem
litem &556
pos 23
dimension 20
uid 1940,0
)
*658 (MRCItem
litem &557
pos 24
dimension 20
uid 1942,0
)
*659 (MRCItem
litem &558
pos 25
dimension 20
uid 1944,0
)
*660 (MRCItem
litem &559
pos 26
dimension 20
uid 1946,0
)
*661 (MRCItem
litem &560
pos 27
dimension 20
uid 1948,0
)
*662 (MRCItem
litem &561
pos 28
dimension 20
uid 1950,0
)
*663 (MRCItem
litem &562
pos 29
dimension 20
uid 1952,0
)
*664 (MRCItem
litem &563
pos 30
dimension 20
uid 1954,0
)
*665 (MRCItem
litem &564
pos 31
dimension 20
uid 1956,0
)
*666 (MRCItem
litem &565
pos 32
dimension 20
uid 1958,0
)
*667 (MRCItem
litem &566
pos 33
dimension 20
uid 1960,0
)
*668 (MRCItem
litem &567
pos 34
dimension 20
uid 1962,0
)
*669 (MRCItem
litem &568
pos 35
dimension 20
uid 1964,0
)
*670 (MRCItem
litem &569
pos 36
dimension 20
uid 1966,0
)
*671 (MRCItem
litem &570
pos 37
dimension 20
uid 1968,0
)
*672 (MRCItem
litem &571
pos 38
dimension 20
uid 1970,0
)
*673 (MRCItem
litem &572
pos 39
dimension 20
uid 1972,0
)
*674 (MRCItem
litem &573
pos 40
dimension 20
uid 1974,0
)
*675 (MRCItem
litem &574
pos 41
dimension 20
uid 1976,0
)
*676 (MRCItem
litem &575
pos 42
dimension 20
uid 1978,0
)
*677 (MRCItem
litem &576
pos 43
dimension 20
uid 1980,0
)
*678 (MRCItem
litem &577
pos 44
dimension 20
uid 1982,0
)
*679 (MRCItem
litem &578
pos 45
dimension 20
uid 1984,0
)
*680 (MRCItem
litem &579
pos 46
dimension 20
uid 1986,0
)
*681 (MRCItem
litem &580
pos 47
dimension 20
uid 1988,0
)
*682 (MRCItem
litem &581
pos 48
dimension 20
uid 1990,0
)
*683 (MRCItem
litem &582
pos 49
dimension 20
uid 1992,0
)
*684 (MRCItem
litem &583
pos 50
dimension 20
uid 1994,0
)
*685 (MRCItem
litem &584
pos 51
dimension 20
uid 1996,0
)
*686 (MRCItem
litem &585
pos 52
dimension 20
uid 1998,0
)
*687 (MRCItem
litem &586
pos 53
dimension 20
uid 2000,0
)
*688 (MRCItem
litem &587
pos 54
dimension 20
uid 2002,0
)
*689 (MRCItem
litem &588
pos 55
dimension 20
uid 2004,0
)
*690 (MRCItem
litem &589
pos 56
dimension 20
uid 2006,0
)
*691 (MRCItem
litem &590
pos 57
dimension 20
uid 2008,0
)
*692 (MRCItem
litem &591
pos 58
dimension 20
uid 2010,0
)
*693 (MRCItem
litem &592
pos 59
dimension 20
uid 3449,0
)
*694 (MRCItem
litem &593
pos 60
dimension 20
uid 3451,0
)
*695 (MRCItem
litem &594
pos 61
dimension 20
uid 3910,0
)
*696 (MRCItem
litem &595
pos 62
dimension 20
uid 3912,0
)
*697 (MRCItem
litem &596
pos 63
dimension 20
uid 3914,0
)
*698 (MRCItem
litem &597
pos 64
dimension 20
uid 3916,0
)
*699 (MRCItem
litem &598
pos 65
dimension 20
uid 3918,0
)
*700 (MRCItem
litem &599
pos 66
dimension 20
uid 3920,0
)
*701 (MRCItem
litem &600
pos 67
dimension 20
uid 4306,0
)
*702 (MRCItem
litem &601
pos 68
dimension 20
uid 4308,0
)
*703 (MRCItem
litem &602
pos 69
dimension 20
uid 4662,0
)
*704 (MRCItem
litem &603
pos 70
dimension 20
uid 4664,0
)
*705 (MRCItem
litem &604
pos 71
dimension 20
uid 4666,0
)
*706 (MRCItem
litem &605
pos 72
dimension 20
uid 4668,0
)
*707 (MRCItem
litem &606
pos 73
dimension 20
uid 4762,0
)
*708 (MRCItem
litem &607
pos 74
dimension 20
uid 4764,0
)
*709 (MRCItem
litem &608
pos 75
dimension 20
uid 4766,0
)
*710 (MRCItem
litem &609
pos 76
dimension 20
uid 4768,0
)
*711 (MRCItem
litem &610
pos 77
dimension 20
uid 4770,0
)
*712 (MRCItem
litem &611
pos 78
dimension 20
uid 4847,0
)
*713 (MRCItem
litem &612
pos 79
dimension 20
uid 5021,0
)
*714 (MRCItem
litem &613
pos 80
dimension 20
uid 5023,0
)
*715 (MRCItem
litem &614
pos 81
dimension 20
uid 5025,0
)
*716 (MRCItem
litem &615
pos 82
dimension 20
uid 5142,0
)
*717 (MRCItem
litem &616
pos 83
dimension 20
uid 5144,0
)
*718 (MRCItem
litem &617
pos 84
dimension 20
uid 5146,0
)
*719 (MRCItem
litem &618
pos 85
dimension 20
uid 5148,0
)
*720 (MRCItem
litem &619
pos 86
dimension 20
uid 5150,0
)
*721 (MRCItem
litem &620
pos 87
dimension 20
uid 5152,0
)
*722 (MRCItem
litem &621
pos 88
dimension 20
uid 5154,0
)
*723 (MRCItem
litem &622
pos 89
dimension 20
uid 5183,0
)
*724 (MRCItem
litem &623
pos 90
dimension 20
uid 5215,0
)
*725 (MRCItem
litem &624
pos 91
dimension 20
uid 5217,0
)
*726 (MRCItem
litem &625
pos 92
dimension 20
uid 5229,0
)
*727 (MRCItem
litem &626
pos 93
dimension 20
uid 5623,0
)
*728 (MRCItem
litem &627
pos 94
dimension 20
uid 5627,0
)
*729 (MRCItem
litem &628
pos 95
dimension 20
uid 5639,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2049,0
optionalChildren [
*730 (MRCItem
litem &524
pos 0
dimension 20
uid 2050,0
)
*731 (MRCItem
litem &526
pos 1
dimension 50
uid 2051,0
)
*732 (MRCItem
litem &527
pos 2
dimension 100
uid 2052,0
)
*733 (MRCItem
litem &528
pos 3
dimension 50
uid 2053,0
)
*734 (MRCItem
litem &529
pos 4
dimension 100
uid 2054,0
)
*735 (MRCItem
litem &530
pos 5
dimension 100
uid 2055,0
)
*736 (MRCItem
litem &531
pos 6
dimension 50
uid 2056,0
)
*737 (MRCItem
litem &532
pos 7
dimension 80
uid 2057,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 2044,0
vaOverrides [
]
)
]
)
uid 2029,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *738 (LEmptyRow
)
uid 2059,0
optionalChildren [
*739 (RefLabelRowHdr
)
*740 (TitleRowHdr
)
*741 (FilterRowHdr
)
*742 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*743 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*744 (GroupColHdr
tm "GroupColHdrMgr"
)
*745 (NameColHdr
tm "GenericNameColHdrMgr"
)
*746 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*747 (InitColHdr
tm "GenericValueColHdrMgr"
)
*748 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*749 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 2071,0
optionalChildren [
*750 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *751 (MRCItem
litem &738
pos 0
dimension 20
)
uid 2073,0
optionalChildren [
*752 (MRCItem
litem &739
pos 0
dimension 20
uid 2074,0
)
*753 (MRCItem
litem &740
pos 1
dimension 23
uid 2075,0
)
*754 (MRCItem
litem &741
pos 2
hidden 1
dimension 20
uid 2076,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 2077,0
optionalChildren [
*755 (MRCItem
litem &742
pos 0
dimension 20
uid 2078,0
)
*756 (MRCItem
litem &744
pos 1
dimension 50
uid 2079,0
)
*757 (MRCItem
litem &745
pos 2
dimension 100
uid 2080,0
)
*758 (MRCItem
litem &746
pos 3
dimension 100
uid 2081,0
)
*759 (MRCItem
litem &747
pos 4
dimension 50
uid 2082,0
)
*760 (MRCItem
litem &748
pos 5
dimension 50
uid 2083,0
)
*761 (MRCItem
litem &749
pos 6
dimension 80
uid 2084,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 2072,0
vaOverrides [
]
)
]
)
uid 2058,0
type 1
)
activeModelName "BlockDiag"
)
