void F_1 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_3 = 0 ;\r\nif ( ( V_2 -> V_4 == V_5 ) ||\r\n( V_2 -> V_4 == V_6 ) )\r\nF_2 ( V_7 , & V_2 -> V_3 ) ;\r\nelse if ( ( V_2 -> V_4 == V_8 ) ||\r\n( V_2 -> V_4 == V_9 ) )\r\nF_2 ( V_10 , & V_2 -> V_3 ) ;\r\nelse if ( ( V_2 -> V_4 == V_11 ) ||\r\n( V_2 -> V_4 == V_12 ) ) {\r\nF_2 ( V_13 , & V_2 -> V_3 ) ;\r\nV_2 -> V_14 = V_15 ;\r\n} else if ( V_2 -> V_4 == V_16 ||\r\nV_2 -> V_4 == V_17 ||\r\nV_2 -> V_4 == V_18 ||\r\nV_2 -> V_4 == V_19 ||\r\nV_2 -> V_4 == V_20 ||\r\nV_2 -> V_4 == V_21 ||\r\nV_2 -> V_4 == V_22 ||\r\nV_2 -> V_4 == V_23 ||\r\nV_2 -> V_4 == V_24 ||\r\nV_2 -> V_4 == V_25 ||\r\nV_2 -> V_4 == V_26 ||\r\nV_2 -> V_4 == V_27 ||\r\nV_2 -> V_4 == V_28 ||\r\nV_2 -> V_4 == V_29 )\r\nF_2 ( V_30 , & V_2 -> V_3 ) ;\r\nelse\r\nF_3 ( V_31 L_1 ,\r\nV_2 -> V_4 ) ;\r\n}\r\nstruct V_1 * F_4 ( void )\r\n{\r\nstruct V_1 * V_2 = NULL ;\r\nstruct V_1 * V_32 ;\r\nif ( ! V_33 )\r\ngoto V_34;\r\nF_5 ( & V_35 ) ;\r\nF_6 (tmp_hba, &adapter_list, link) {\r\nif ( V_32 -> V_36 && V_32 -> V_36 -> V_37 ) {\r\nV_2 = V_32 ;\r\nbreak;\r\n}\r\n}\r\nF_7 ( & V_35 ) ;\r\nV_34:\r\nreturn V_2 ;\r\n}\r\nstruct V_1 * F_8 ( struct V_38 * V_36 )\r\n{\r\nstruct V_1 * V_2 , * V_39 ;\r\nF_5 ( & V_35 ) ;\r\nF_9 (hba, temp, &adapter_list, link) {\r\nif ( V_2 -> V_36 == V_36 ) {\r\nF_7 ( & V_35 ) ;\r\nreturn V_2 ;\r\n}\r\n}\r\nF_7 ( & V_35 ) ;\r\nreturn NULL ;\r\n}\r\nvoid F_10 ( void * V_40 )\r\n{\r\n#define F_11 (1000 / HZ)\r\nstruct V_1 * V_2 = V_40 ;\r\nint V_41 = V_42 ;\r\nF_12 ( ! V_2 -> V_36 -> V_43 ) ;\r\nF_13 ( V_2 ) ;\r\nwhile ( ! F_14 ( V_44 , & V_2 -> V_45 ) && V_41 -- )\r\nF_15 ( F_11 ) ;\r\n}\r\nstatic void F_16 ( struct V_1 * V_2 )\r\n{\r\nstruct V_46 * V_47 ;\r\nstruct V_48 * V_49 , * V_50 ;\r\nif ( V_2 -> V_51 ) {\r\nF_3 ( V_31 L_2\r\nL_3 , V_2 -> V_52 -> V_53 ,\r\nV_2 -> V_51 ) ;\r\nF_5 ( & V_2 -> V_54 ) ;\r\nF_17 (pos, tmp, &hba->ep_active_list) {\r\nV_47 = F_18 ( V_49 , struct V_46 , V_55 ) ;\r\nF_19 ( V_47 ) ;\r\nV_47 -> V_56 = NULL ;\r\n}\r\nF_7 ( & V_2 -> V_54 ) ;\r\n}\r\n}\r\nvoid F_20 ( void * V_40 )\r\n{\r\nstruct V_1 * V_2 = V_40 ;\r\nint V_57 ;\r\nint V_58 = 1 * V_42 ;\r\nif ( ! F_21 ( V_59 ,\r\n& V_2 -> V_45 ) ) {\r\nF_22 ( V_2 -> V_60 ,\r\nV_61 ) ;\r\nV_58 = V_2 -> V_62 ;\r\n}\r\nF_23 ( V_2 -> V_63 ,\r\n( F_24 ( & V_2 -> V_64 ) &&\r\nF_24 ( & V_2 -> V_65 ) ) ,\r\n2 * V_42 ) ;\r\nwhile ( V_2 -> V_51 ) {\r\nV_57 = V_2 -> V_51 ;\r\nF_23 ( V_2 -> V_63 ,\r\n( V_2 -> V_51 != V_57 ) ,\r\nV_58 ) ;\r\nif ( V_2 -> V_51 == V_57 )\r\nbreak;\r\n}\r\nF_16 ( V_2 ) ;\r\nF_25 ( V_59 , & V_2 -> V_45 ) ;\r\nF_25 ( V_44 , & V_2 -> V_45 ) ;\r\n}\r\nstatic int F_26 ( struct V_1 * V_2 , struct V_38 * V_36 )\r\n{\r\nint V_66 ;\r\nF_5 ( & V_35 ) ;\r\nif ( ! V_36 -> V_43 ) {\r\nF_3 ( V_31 L_4\r\nL_5 , V_2 -> V_52 -> V_53 ) ;\r\nV_66 = - V_67 ;\r\ngoto V_68;\r\n}\r\nV_2 -> V_36 = V_36 ;\r\nV_66 = V_36 -> V_69 ( V_36 , V_70 , V_2 ) ;\r\nif ( ! V_66 ) {\r\nV_2 -> V_71 ++ ;\r\nF_2 ( V_72 , & V_2 -> V_73 ) ;\r\nF_27 ( & V_2 -> V_55 , & V_74 ) ;\r\nV_33 ++ ;\r\n} else if ( V_66 == - V_75 )\r\nF_3 ( V_31 L_6\r\nL_7 , V_2 , V_36 ) ;\r\nelse if ( V_66 == - V_76 )\r\nF_3 ( V_77 L_8 ) ;\r\nelse if ( V_66 == - V_78 )\r\nF_3 ( V_77 L_9 , V_70 ) ;\r\nelse\r\nF_3 ( V_77 L_10 , V_66 ) ;\r\nV_68:\r\nF_7 ( & V_35 ) ;\r\nreturn V_66 ;\r\n}\r\nvoid F_28 ( struct V_38 * V_79 )\r\n{\r\nstruct V_1 * V_2 ;\r\nV_2 = F_29 ( V_79 ) ;\r\nif ( ! V_2 ) {\r\nF_3 ( V_77 L_11 ) ;\r\nreturn;\r\n}\r\nF_25 ( V_72 , & V_2 -> V_73 ) ;\r\nif ( F_26 ( V_2 , V_79 ) ) {\r\nF_3 ( V_77 L_12 , V_2 ) ;\r\nF_30 ( V_2 ) ;\r\n}\r\n}\r\nvoid F_31 ( struct V_38 * V_79 )\r\n{\r\nstruct V_1 * V_2 ;\r\nV_2 = F_8 ( V_79 ) ;\r\nif ( ! V_2 ) {\r\nF_3 ( V_80 L_13\r\nL_14 , V_79 ) ;\r\nreturn;\r\n}\r\nF_5 ( & V_35 ) ;\r\nF_32 ( & V_2 -> V_55 ) ;\r\nV_33 -- ;\r\nif ( F_14 ( V_72 , & V_2 -> V_73 ) ) {\r\nV_2 -> V_36 -> V_81 ( V_2 -> V_36 , V_70 ) ;\r\nF_25 ( V_72 , & V_2 -> V_73 ) ;\r\n}\r\nF_7 ( & V_35 ) ;\r\nF_30 ( V_2 ) ;\r\n}\r\nstatic void F_33 ( unsigned int V_82 )\r\n{\r\nstruct V_83 * V_84 ;\r\nstruct V_85 * V_86 ;\r\nV_84 = & F_34 ( V_87 , V_82 ) ;\r\nV_86 = F_35 ( V_88 , ( void * ) V_84 ,\r\nL_15 , V_82 ) ;\r\nif ( F_36 ( ! F_37 ( V_86 ) ) ) {\r\nF_38 ( V_86 , V_82 ) ;\r\nV_84 -> V_89 = V_86 ;\r\nF_39 ( V_86 ) ;\r\n}\r\n}\r\nstatic void F_40 ( unsigned int V_82 )\r\n{\r\nstruct V_83 * V_84 ;\r\nstruct V_85 * V_86 ;\r\nstruct V_90 * V_91 , * V_50 ;\r\nV_84 = & F_34 ( V_87 , V_82 ) ;\r\nF_41 ( & V_84 -> V_92 ) ;\r\nV_86 = V_84 -> V_89 ;\r\nV_84 -> V_89 = NULL ;\r\nF_9 (work, tmp, &p->work_list, list) {\r\nF_32 ( & V_91 -> V_93 ) ;\r\nF_42 ( V_91 -> V_94 ,\r\nV_91 -> V_95 , & V_91 -> V_96 ) ;\r\nF_43 ( V_91 ) ;\r\n}\r\nF_44 ( & V_84 -> V_92 ) ;\r\nif ( V_86 )\r\nF_45 ( V_86 ) ;\r\n}\r\nstatic int F_46 ( struct V_97 * V_98 ,\r\nunsigned long V_99 , void * V_100 )\r\n{\r\nunsigned V_82 = ( unsigned long ) V_100 ;\r\nswitch ( V_99 ) {\r\ncase V_101 :\r\ncase V_102 :\r\nF_3 ( V_80 L_16 ,\r\nV_82 ) ;\r\nF_33 ( V_82 ) ;\r\nbreak;\r\ncase V_103 :\r\ncase V_104 :\r\nF_3 ( V_80 L_17 , V_82 ) ;\r\nF_40 ( V_82 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_105 ;\r\n}\r\nstatic int T_1 F_47 ( void )\r\n{\r\nint V_106 ;\r\nunsigned V_82 = 0 ;\r\nstruct V_83 * V_84 ;\r\nF_3 ( V_80 L_18 , V_107 ) ;\r\nif ( V_108 && ! F_48 ( V_108 ) )\r\nV_108 = F_49 ( V_108 ) ;\r\nF_50 ( & V_35 ) ;\r\nV_109 =\r\nF_51 ( & V_110 ) ;\r\nif ( ! V_109 ) {\r\nF_3 ( V_77 L_19 ) ;\r\nV_106 = - V_111 ;\r\ngoto V_68;\r\n}\r\nV_106 = F_52 ( V_70 , & V_112 ) ;\r\nif ( V_106 ) {\r\nF_3 ( V_77 L_20 ) ;\r\ngoto V_113;\r\n}\r\nF_53 (cpu) {\r\nV_84 = & F_34 ( V_87 , V_82 ) ;\r\nF_54 ( & V_84 -> V_114 ) ;\r\nF_55 ( & V_84 -> V_92 ) ;\r\nV_84 -> V_89 = NULL ;\r\n}\r\nF_56 (cpu)\r\nF_33 ( V_82 ) ;\r\nF_57 ( & V_115 ) ;\r\nreturn 0 ;\r\nV_113:\r\nF_58 ( & V_110 ) ;\r\nV_68:\r\nreturn V_106 ;\r\n}\r\nstatic void T_2 F_59 ( void )\r\n{\r\nstruct V_1 * V_2 ;\r\nunsigned V_82 = 0 ;\r\nF_5 ( & V_35 ) ;\r\nwhile ( ! F_24 ( & V_74 ) ) {\r\nV_2 = F_18 ( V_74 . V_116 , struct V_1 , V_55 ) ;\r\nF_60 ( & V_2 -> V_55 ) ;\r\nV_33 -- ;\r\nif ( F_14 ( V_72 , & V_2 -> V_73 ) ) {\r\nF_16 ( V_2 ) ;\r\nV_2 -> V_36 -> V_81 ( V_2 -> V_36 , V_70 ) ;\r\nF_25 ( V_72 , & V_2 -> V_73 ) ;\r\n}\r\nF_30 ( V_2 ) ;\r\n}\r\nF_7 ( & V_35 ) ;\r\nF_61 ( & V_115 ) ;\r\nF_56 (cpu)\r\nF_40 ( V_82 ) ;\r\nF_58 ( & V_110 ) ;\r\nF_62 ( V_70 ) ;\r\n}
