# SPI Controller ASIC Synthesis Report

Generated on: Fri Jul 18 23:35:44 UTC 2025

## Synthesis Results

# SPI Controller Gate-Level Analysis Report

Generated on: 2025-07-18 23:35:44

## spi_controller

**Total Cells:** 1644
**Estimated Transistors:** 6576

### Cell Breakdown

| Cell Type | Count | Transistors |
|-----------|-------|-------------|
| _ALDFFE_PNP_ | 1 | 4 |
| _ANDNOT_ | 375 | 1500 |
| _AND_ | 29 | 116 |
| _DFFE_PN0P_ | 221 | 884 |
| _DFFE_PN1P_ | 3 | 12 |
| _DFFE_PP_ | 257 | 1028 |
| _DFF_PN0_ | 34 | 136 |
| _MUX_ | 252 | 1008 |
| _NAND_ | 43 | 172 |
| _NOR_ | 11 | 44 |
| _NOT_ | 34 | 136 |
| _ORNOT_ | 49 | 196 |
| _OR_ | 252 | 1008 |
| _XNOR_ | 18 | 72 |
| _XOR_ | 65 | 260 |

## Summary

**Total Cells:** 1644
**Estimated Total Transistors:** 6576

## Files Generated

- `spi_controller_synth.v`: Synthesized netlist
- `spi_controller_synth.json`: JSON representation
- `synthesis.log`: Synthesis log

## Resource Utilization

```
Total Cells: 1644
Estimated Transistors: 6576
```
