<!DOCTYPE html>
<html>
<head><meta name="generator" content="Hexo 3.8.0">
    

    

    



    <meta charset="utf-8">
    
    
    
    
    <title>Verilog Basic | suda-morris&#39;s Personal Blog | Geek makes life better.</title>
    <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
    
    <meta name="theme-color" content="#3F51B5">
    
    
    <meta name="keywords" content="Verilog">
    <meta name="description" content="verilog与数字电路基础 数字电路的五基元电路：反相器、与门、或门、三态门、D触发器 常用三种描述方式： 数据流描述(assign)-&amp;gt;组合逻辑电路 行为级描述(always)-&amp;gt;时序逻辑电路 门级电路(and/or/not/buf)-&amp;gt;基本门电路的调用   常用关键字：always,assign,begin,case(xz),default,defparam,else,en">
<meta name="keywords" content="Verilog">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog Basic">
<meta property="og:url" content="https://suda-morris.github.io/2015/11/22/verilog/index.html">
<meta property="og:site_name" content="suda-morris&#39;s Personal Blog">
<meta property="og:description" content="verilog与数字电路基础 数字电路的五基元电路：反相器、与门、或门、三态门、D触发器 常用三种描述方式： 数据流描述(assign)-&amp;gt;组合逻辑电路 行为级描述(always)-&amp;gt;时序逻辑电路 门级电路(and/or/not/buf)-&amp;gt;基本门电路的调用   常用关键字：always,assign,begin,case(xz),default,defparam,else,en">
<meta property="og:locale" content="zh-CN">
<meta property="og:image" content="http://i.imgur.com/u2iVkzg.png">
<meta property="og:image" content="http://i.imgur.com/oEYr6m0.png">
<meta property="og:image" content="http://i.imgur.com/xTENNYJ.png">
<meta property="og:image" content="http://i.imgur.com/VTCZg6j.png">
<meta property="og:image" content="http://i.imgur.com/6h2MCPM.png">
<meta property="og:image" content="http://i.imgur.com/KMXyhNc.png">
<meta property="og:updated_time" content="2019-01-06T14:39:25.098Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="Verilog Basic">
<meta name="twitter:description" content="verilog与数字电路基础 数字电路的五基元电路：反相器、与门、或门、三态门、D触发器 常用三种描述方式： 数据流描述(assign)-&amp;gt;组合逻辑电路 行为级描述(always)-&amp;gt;时序逻辑电路 门级电路(and/or/not/buf)-&amp;gt;基本门电路的调用   常用关键字：always,assign,begin,case(xz),default,defparam,else,en">
<meta name="twitter:image" content="http://i.imgur.com/u2iVkzg.png">
    
        <link rel="alternate" type="application/atom+xml" title="suda-morris&#39;s Personal Blog" href="/atom.xml">
    
    <link rel="shortcut icon" href="/favicon.ico">
    <link rel="stylesheet" href="//unpkg.com/hexo-theme-material-indigo@latest/css/style.css">
    <script>window.lazyScripts=[]</script>

    <!-- custom head -->
    

</head>

<body>
    <div id="loading" class="active"></div>

    <aside id="menu" class="hide">
  <div class="inner flex-row-vertical">
    <a href="javascript:;" class="header-icon waves-effect waves-circle waves-light" id="menu-off">
        <i class="icon icon-lg icon-close"></i>
    </a>
    <div class="brand-wrap" style="background-image:url(/img/brand.jpg)">
      <div class="brand">
        <a href="/" class="avatar waves-effect waves-circle waves-light">
          <img src="/img/avatar.jpg">
        </a>
        <hgroup class="introduce">
          <h5 class="nickname">suda-morris</h5>
          <a href="mailto:362953310@qq.com" title="362953310@qq.com" class="mail">362953310@qq.com</a>
        </hgroup>
      </div>
    </div>
    <div class="scroll-wrap flex-col">
      <ul class="nav">
        
            <li class="waves-block waves-effect">
              <a href="/">
                <i class="icon icon-lg icon-home"></i>
                Home
              </a>
            </li>
        
            <li class="waves-block waves-effect">
              <a href="/archives">
                <i class="icon icon-lg icon-archives"></i>
                Archives
              </a>
            </li>
        
            <li class="waves-block waves-effect">
              <a href="/tags">
                <i class="icon icon-lg icon-tags"></i>
                Tags
              </a>
            </li>
        
            <li class="waves-block waves-effect">
              <a href="/categories">
                <i class="icon icon-lg icon-th-list"></i>
                Categories
              </a>
            </li>
        
            <li class="waves-block waves-effect">
              <a href="https://github.com/suda-morris" target="_blank">
                <i class="icon icon-lg icon-github"></i>
                Github
              </a>
            </li>
        
            <li class="waves-block waves-effect">
              <a href="http://www.weibo.com/wenris" target="_blank">
                <i class="icon icon-lg icon-weibo"></i>
                Weibo
              </a>
            </li>
        
            <li class="waves-block waves-effect">
              <a href="/about" target="_blank">
                <i class="icon icon-lg icon-info"></i>
                About
              </a>
            </li>
        
      </ul>
    </div>
  </div>
</aside>

    <main id="main">
        <header class="top-header" id="header">
    <div class="flex-row">
        <a href="javascript:;" class="header-icon waves-effect waves-circle waves-light on" id="menu-toggle">
          <i class="icon icon-lg icon-navicon"></i>
        </a>
        <div class="flex-col header-title ellipsis">Verilog Basic</div>
        
        <div class="search-wrap" id="search-wrap">
            <a href="javascript:;" class="header-icon waves-effect waves-circle waves-light" id="back">
                <i class="icon icon-lg icon-chevron-left"></i>
            </a>
            <input type="text" id="key" class="search-input" autocomplete="off" placeholder="输入感兴趣的关键字">
            <a href="javascript:;" class="header-icon waves-effect waves-circle waves-light" id="search">
                <i class="icon icon-lg icon-search"></i>
            </a>
        </div>
        
        
        <a href="javascript:;" class="header-icon waves-effect waves-circle waves-light" id="menuShare">
            <i class="icon icon-lg icon-share-alt"></i>
        </a>
        
    </div>
</header>
<header class="content-header post-header">

    <div class="container fade-scale">
        <h1 class="title">Verilog Basic</h1>
        <h5 class="subtitle">
            
                <time datetime="2015-11-22T11:53:49.000Z" itemprop="datePublished" class="page-time">
  2015-11-22
</time>


	<ul class="article-category-list"><li class="article-category-list-item"><a class="article-category-list-link" href="/categories/Geek-Hobbies/">Geek Hobbies</a></li></ul>

            
        </h5>
    </div>

    


</header>


<div class="container body-wrap">
    
    <aside class="post-widget">
        <nav class="post-toc-wrap post-toc-shrink" id="post-toc">
            <h4>TOC</h4>
            <ol class="post-toc"><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#verilog与数字电路基础"><span class="post-toc-number">1.</span> <span class="post-toc-text">verilog与数字电路基础</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#我的FPGA"><span class="post-toc-number">2.</span> <span class="post-toc-text">我的FPGA</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#FPGA入门知识"><span class="post-toc-number">3.</span> <span class="post-toc-text">FPGA入门知识</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#将POF文件转换成固化到FPGA-Flash的文件"><span class="post-toc-number">4.</span> <span class="post-toc-text">将POF文件转换成固化到FPGA Flash的文件</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#使用TCL文件来分配器件与管脚"><span class="post-toc-number">5.</span> <span class="post-toc-text">使用TCL文件来分配器件与管脚</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#Verilog的模块"><span class="post-toc-number">6.</span> <span class="post-toc-text">Verilog的模块</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#语法基础"><span class="post-toc-number">7.</span> <span class="post-toc-text">语法基础</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#减小NIOS程序的代码量"><span class="post-toc-number">8.</span> <span class="post-toc-text">减小NIOS程序的代码量</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#流水灯"><span class="post-toc-number">9.</span> <span class="post-toc-text">流水灯</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#蜂鸣器"><span class="post-toc-number">10.</span> <span class="post-toc-text">蜂鸣器</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#8位共阳数码管"><span class="post-toc-number">11.</span> <span class="post-toc-text">8位共阳数码管</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#按键消抖"><span class="post-toc-number">12.</span> <span class="post-toc-text">按键消抖</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#串口通信"><span class="post-toc-number">13.</span> <span class="post-toc-text">串口通信</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#VGA"><span class="post-toc-number">14.</span> <span class="post-toc-text">VGA</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#基于NIOS-II的SOPC技术"><span class="post-toc-number">15.</span> <span class="post-toc-text">基于NIOS II的SOPC技术</span></a></li><li class="post-toc-item post-toc-level-2"><a class="post-toc-link" href="#经验之谈"><span class="post-toc-number">16.</span> <span class="post-toc-text">经验之谈</span></a></li></ol>
        </nav>
    </aside>


<article id="post-verilog" class="post-article article-type-post fade" itemprop="blogPost">

    <div class="post-card">
        <h1 class="post-card-title">Verilog Basic</h1>
        <div class="post-meta">
            <time class="post-time" title="2015-11-22 19:53:49" datetime="2015-11-22T11:53:49.000Z" itemprop="datePublished">2015-11-22</time>

            
	<ul class="article-category-list"><li class="article-category-list-item"><a class="article-category-list-link" href="/categories/Geek-Hobbies/">Geek Hobbies</a></li></ul>



            
<span id="busuanzi_container_page_pv" title="文章总阅读量" style="display:none">
    <i class="icon icon-eye icon-pr"></i><span id="busuanzi_value_page_pv"></span>
</span>


        </div>
        <div class="post-content" id="post-content" itemprop="postContent">
            <h2 id="verilog与数字电路基础"><a href="#verilog与数字电路基础" class="headerlink" title="verilog与数字电路基础"></a>verilog与数字电路基础</h2><ol>
<li>数字电路的五基元电路：反相器、与门、或门、三态门、D触发器</li>
<li>常用三种描述方式：<ol>
<li>数据流描述(assign)-&gt;组合逻辑电路</li>
<li>行为级描述(always)-&gt;时序逻辑电路</li>
<li>门级电路(and/or/not/buf)-&gt;基本门电路的调用</li>
</ol>
</li>
<li>常用关键字：always,assign,begin,case(xz),default,defparam,else,end,for,function,if,input,input,integer,module,negedge,output,parameter,posedge,primitive,reg,table,task,wire<ol>
<li>自定义模块(一般由FPGA厂商制作):primitive…endprimitive;table…endtable;</li>
</ol>
</li>
</ol>
<h2 id="我的FPGA"><a href="#我的FPGA" class="headerlink" title="我的FPGA"></a>我的FPGA</h2><ol>
<li>FPGA芯片：EP4CE6F22C8N，逻辑资源6272LEs，乘法器15，RAM资源270Kbits</li>
<li>SDRAM芯片：K4S561632J，256Mbit</li>
<li>串行FLASH：EPCS4，4Mbit</li>
<li>有源晶振：48MHz</li>
<li>SPI Flash：Winbond 25Q128</li>
</ol>
<h2 id="FPGA入门知识"><a href="#FPGA入门知识" class="headerlink" title="FPGA入门知识"></a>FPGA入门知识</h2><ol>
<li>FPGA的仿真分为：行为仿真、门级仿真和布局布线后仿真，或者叫做前仿真、后仿真（包含门级仿真和布局布线后仿真）。</li>
<li>一个标称450MHz的FPGA仅仅值内部的寄存器或者乘法器、RAM等单个资源的时钟频率能够达到。实际上使用这些器件搭建一个运行在200-300MHz之间的设计已经非常理想。因为级联门延时、线延时都是非常大的除了优化算法结构外，为了达到更高的速率插入同步寄存器，增加流水级数必不可少，这样才能用资源换来速度的提升。对同功能的设计，速度和资源永远成反比</li>
<li>建立就是CLK到来前DATA稳定时间，保持就是时钟到来后数据的保持时间</li>
<li>现在的很多PCB工具和FPGA开发软件都有附带的接口，可以相互转换。将PCB设计软件中的管脚转换成FPGA的约束文件（TCL或者CSV格式），或者在FPGA调整之后再次导入PCB</li>
<li>真的时钟是不能赋值给线网或者寄存器的。由于FPGA里时钟属于单独的时钟树，CLK是无法直接赋值给一个寄存器变量的，因为他们只能从时钟树分配到寄存器的CLK端。因为时钟树总是和寄存器的clk端相连，他们和触发器的D端实际是不连接的，需要通过特殊处理。</li>
<li>在基本组成元素中非时序组合逻辑在FPGA内部使用查找表资源实现（LUT）。而时序则由寄存器实现。</li>
<li>三段式有限状态机：<ol>
<li>现态</li>
<li>次态</li>
<li>逻辑输出</li>
</ol>
</li>
<li>状态机编码：<ol>
<li>顺序编码</li>
<li>格雷编码</li>
<li>一位热码</li>
<li>约翰逊编码</li>
</ol>
</li>
<li></li>
</ol>
<h2 id="将POF文件转换成固化到FPGA-Flash的文件"><a href="#将POF文件转换成固化到FPGA-Flash的文件" class="headerlink" title="将POF文件转换成固化到FPGA Flash的文件"></a>将POF文件转换成固化到FPGA Flash的文件</h2><figure class="image-bubble">
                <div class="img-lightbox">
                    <div class="overlay"></div>
                    <img src="http://i.imgur.com/u2iVkzg.png" alt="使用JTAG烧写Flash文件（非AS模式）" title="">
                </div>
                <div class="image-caption">使用JTAG烧写Flash文件（非AS模式）</div>
            </figure>
<ol>
<li>选择File-&gt;Convert Programming Files</li>
<li>选择Programming file type为：JTAG Indirect Configuration(.jic),选择相应的串行配置Flash型号，点击Flash Loader，添加Flash器件，然后导入之前生成的pof文件</li>
</ol>
<h2 id="使用TCL文件来分配器件与管脚"><a href="#使用TCL文件来分配器件与管脚" class="headerlink" title="使用TCL文件来分配器件与管脚"></a>使用TCL文件来分配器件与管脚</h2><figure class="image-bubble">
                <div class="img-lightbox">
                    <div class="overlay"></div>
                    <img src="http://i.imgur.com/oEYr6m0.png" alt="一个tcl文件的例子" title="">
                </div>
                <div class="image-caption">一个tcl文件的例子</div>
            </figure>
<h2 id="Verilog的模块"><a href="#Verilog的模块" class="headerlink" title="Verilog的模块"></a>Verilog的模块</h2><ol>
<li><p>模块是Verilog语言的基本单元，其基本语法如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> &lt;模块名&gt;（&lt;端口列表&gt;）</span><br><span class="line">	端口说明（<span class="keyword">input</span>，<span class="keyword">output</span>，<span class="keyword">inout</span>）</span><br><span class="line">	参数定义</span><br><span class="line">	数据类型定义：指定模块内用到的数据对象为寄存器型、存储器型还是连续型</span><br><span class="line">	连续赋值语句（<span class="keyword">assign</span>）</span><br><span class="line">	过程块（<span class="keyword">initial</span>和<span class="keyword">always</span>）</span><br><span class="line">		-行为描述语句</span><br><span class="line">	底层模块实例</span><br><span class="line">	任务和函数</span><br><span class="line">	延时说明块：对模块各个输入和输出端口之间的路径延时进行说明</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>模块的描述方式</p>
<ol>
<li>模块的描述方式又称建模方式。verilog既是一门行为化又是一门结构化的HDL语言，根据设计的需要，每个模块的内部可以分为四种抽象级别来进行描述。模块在外部环境中的表现都是同等的，而与其内部具体描述的抽象级别无关。因此模块的内部具体描述相对于外部环境来说是隐藏的，该表一个模块内部描述的抽象级别，可以不用对其外部环境做任何的改动。</li>
<li>模块的4类抽象级别的描述<ol>
<li>行为级建模：这是Verilog最高抽象级别的描述方式。一个模块可以按照要求的设计算法来实现，而不用关心具体硬件实现的细节。行为描述通过行为语句来实现，行为功能可使用下述过程语句结构描述<ul>
<li>initial语句，此语句只执行一次</li>
<li>always语句，此语句循环执行</li>
</ul>
</li>
<li>数据流描述方式（数据流级建模）<ol>
<li>数据流描述方式也称RTL（寄存器传输级）描述方式。在这种描述方式下，设计者需要知道数据是如何在寄存器之间传输的以及将被如何处理。数据流描述防护四类似于布尔方程，它能够比较直观地表达底层逻辑行为。在Verilog中数据流描述方式主要用来描述组合逻辑，具体由连续赋值语句“assign”来实现。</li>
</ol>
</li>
<li>门级描述方式<ol>
<li>在这种描述方式下，模块是按照逻辑门和他们之间的互连线来实现的，在这种抽象级别下的设计与按照门级逻辑图来描述一个设计类似。门级描述就是指调用Verilog内建的基本门级元件来对硬件电路进行结构设计。这些基本的门级元件是一类特殊的模块，共有14种，分成4类，他们分别由Verilog语言自身提供。</li>
</ol>
</li>
<li>开关级描述方式<ol>
<li>开关级描述方式也称晶体管级描述方式，是Verilog最低级别的描述方式。在这种描述方式下，模块是按照开关级元件和存储节点以及它们之间的互连来实现的。具体来说是指调用Verilog内建的基本开关级原价来对硬件电路进行结构设计。与门级元件类似，这些基本的开关级元件也是一类特殊的模块，共有12种，由Verilog语言自身提供</li>
</ol>
</li>
</ol>
</li>
</ol>
</li>
<li>模块调用<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&lt;模块名&gt; &lt;参数值列表&gt; &lt;实例名&gt; (&lt;端口连接表&gt;)；</span><br></pre></td></tr></table></figure>
</li>
</ol>
<h2 id="语法基础"><a href="#语法基础" class="headerlink" title="语法基础"></a>语法基础</h2><ol>
<li>注释：<code>/*多行注释*/</code>和<code>//单行注释</code></li>
<li>数值可取下面的4类值：<ol>
<li>0：逻辑0或者假状态</li>
<li>1：逻辑1或者真状态</li>
<li>x(X)：未知状态</li>
<li>z(Z)：高阻状态</li>
</ol>
</li>
<li>整数型常量<ol>
<li>简单的十进制格式。由0~9的数字串组成的十进制数，可以在数值前面加上符号“+”或“-”来表示数的正负</li>
<li>指定位宽的基数格式，由三部分组成：<size>&lt;’base_format&gt;<number><ol>
<li>size指定数的二进制位宽，是一个非零的无符号十进制常量，size若省略默认32位</li>
<li>‘base_format:单引号’是指定位宽格式表示法的固有字符，不能省略。base_format指定数的基数格式，用一个字母表示，对大小写不敏感。在base_format之前，单引号之后可以加上字母s(S)表示该数为有符号数。合法的技术格式字符串字母有d(D)-十进制；h(H)-十六进制；o(O)-八进制；b(B)-二进制。number是一个无符号的数，由相应基数格式的数字串组成。十六进制数字a~f对大小写也是不敏感的。可以在size之前加上“+”或“-”表示数的正或负，但是不能再base_format和number之间加“+”或“-”，因为这违背了Verilog的语法规则</li>
</ol>
</number></size></li>
<li>下划线符号“_”除了不能放在数值的首位外，可以放在整数型和实数型内任何地方。它们对数值没有任何影响，在编译时会被忽略，只是为了将长的数值分段，提高可读性</li>
<li>数值常量中的？表示高阻状态</li>
</ol>
</li>
<li>实数型常量<ol>
<li>实数型常量可以通过对小数的四舍五入，转换为最靠近的整数型常量，而不是直接将小数舍弃，从而得到整数。当一个实数常量被赋给一个整数变量时，一种隐式的转换就发生了。例如实数-1.5转换为整数-2，实数35.2转换为整数得到35</li>
<li>实数既可以使用小数也可以使用科学计数法的方式来表达</li>
</ol>
</li>
<li>字符串：用双引号“”括起来的字符序列，必须包含在一行内，不能分成多行书写<ol>
<li>字符串变量是寄存器类型的变量，该字符串变量的位数要大于等于字符串的最大长度</li>
<li>存储一个12字符的字符串“Hello world！”需要一个8*12=96位的寄存器变量。<ul>
<li><code>reg [8*12:1] stringvar;</code></li>
<li><code>stringvar = &quot;Hello world&quot;;</code></li>
</ul>
</li>
<li>如果声明的字符串变量位数大于字符串实际长度，则在赋值操作后，字符串变量的左端（即高位）补0.如果声明的字符串变量位数小于字符串实际长度，那么字符串的左端被截取，这些高位字符就丢失了</li>
</ol>
</li>
<li>标识符分为简单标识符、转义标识符、生成标识符、关键字<ol>
<li>简单标识符是由字母、数字、美元符号、下划线构成的任意序列。简单标识符的第一个符号不能是数字或者美元符号$</li>
<li>关键字都用小写字母定义</li>
<li>标识符的第一个字符不能够是“$”，因为在Verilog中，“$”专门用来代表系统命令</li>
<li>Verilog中9个关键字：always,endmodule,reg,and,assign,begin,for,case,or,function,output,parameter,wait,if,else,input,while,end</li>
</ol>
</li>
<li>系统任务和函数<ol>
<li>为了便于设计者对仿真过程进行控制，以及对仿真结果进行分析，Verilog提供了大量的系统功能调用，大致分为：<ol>
<li>任务型的功能调用，称为系统任务</li>
<li>函数型的功能调用，称为系统函数</li>
</ol>
</li>
<li>Verilog的系统任务和系统函数是以字符$开头的标识符，他们的主要区别是<ol>
<li>系统任务可以没有返回值或者有多个返回值，而系统函数只有一个返回值</li>
<li>系统任务可以带有延迟，而系统函数不允许延迟，在0时刻执行</li>
</ol>
</li>
<li>用户可以根据需要基于Verilog仿真系统提供的PLI编程接口，编制特殊的系统任务和系统函数，根据系统任务和系统函数实现的功能不同，可将其分成以下几类：<ol>
<li>标准输出任务<ol>
<li>$display:将特定信息输出到标准输出设备时，具有自动换行的功能</li>
<li>$write：不带有行结束符</li>
<li>$displayb和writeb（输出二进制）</li>
<li>$displayo和writeo（输出八进制）</li>
<li>$displayh和writeh（输出十六进制）</li>
<li>格式说明符：<ol>
<li>%h或%H：以十六进制数的形式输出</li>
<li>%d或%D：以十进制数的形式输出</li>
<li>%o或%O：以八进制的形式输出</li>
<li>%b或%B：以二进制的形式输出</li>
<li>%c或%C：以ASCII码字符的形式输出</li>
<li>%s或%S：以字符串的形式输出</li>
<li>%v或%V：输出线型数据的驱动强度</li>
<li>%m或%M：输出模块的名称</li>
</ol>
</li>
</ol>
</li>
<li>文件管理任务<ol>
<li>&lt;file_handle&gt;=$fopen(“&lt;file_name&gt;”);如果文件名&lt;file_name&gt;正确，则返回一个32位的句柄描述符&lt;file_handle&gt;，且其中只有一位为高电平</li>
<li>Verilog中用来将信息输出到文件的系统任务有$fdisplay,$fwrite,$fmonitor:&lt;task_name&gt;(&lt;file_handles&gt;,&lt;format_specifiers&gt;);其中&lt;task_name&gt;是上述三种系统任务中的一种。&lt;file_handles&gt;是文件句柄描述符，与打开文件所不同的是，可以对句柄进行多位设置。&lt;format_specifiers&gt;用来指定输出格式</li>
<li>$fclose(&lt;file_handle&gt;);关闭文件</li>
<li>Verilog中有两个系统任务$readmemb和$readmemh,它们能够把一个数据文件中的数据内容读入到一个指定的存储器中。这两个系统任务的区别在于，前者要求以二进制数据格式存放数据文件，而后者要求以十六进制数据格式存放数据文件。他们具有相同的语法格式：&lt;task_name&gt;(&lt;file_name&gt;,&lt;register_array&gt;,<start>,<end>);其中&lt;task_name&gt;用来指定系统任务，可取上述任务中的一个。&lt;file_name&gt;是读出数据的文件名。&lt;register_array&gt;为要读入数据的存储器。<start>和<end>分别为存储器的起始地址和结束地址。<ul>
<li>系统任务$readmem中，被读取的数据文件内容只能够包含空白符、注释行、二进制或十六进制的数字，同样也可以存在不定态X、高阻态Z和下划线_。</li>
<li>数据文件中地址的表示格式为：“@”后面加上十六进制数字。同一个数据文件中可以出现多个地址。当系统任务遇到一个地址时，立刻将该地址后面的数据存放到存储器中相应的地址单元中</li>
</ul>
</end></start></end></start></li>
</ol>
</li>
<li>仿真控制任务<ol>
<li>Verilog中有三种仿真监控任务：$monitor,$monitoron,$monitoroff</li>
<li>$monitor(&lt;format_specifiers&gt;,signal,signal,…);该任务可用来连续监控指定的信号参数，如果发现其中的任一信号发生变化，则系统按照调用$monitor时规定的格式，在时间歩结束时显示整个信号表。</li>
<li>$finish和$stop这两个系统任务可以用来结束仿真。$finish用来终止仿真器的运行，结束仿真过程返回到操作系统。$stop暂时挂起仿真器，进入Verilog界面，可以通过输入相应命令使仿真继续进行</li>
</ol>
</li>
<li>时间函数<ol>
<li>$timeformat(<unit>,<precision>,<suffix>,&lt;min_field_width&gt;)其中<unit>用于指定时间单位，取值范围是0~-15。<precision>指定所要显示时间信息的精度，<suffix>是诸如“ms”，“ns”之类的字符，&lt;min_field_width&gt;说明时间信息的最小字符数</suffix></precision></unit></suffix></precision></unit></li>
<li><code>$timeformat(-9,2,&quot;ns&quot;,10)</code></li>
<li>时间显示函数<ol>
<li>$time，返回64位整数，指定当前的仿真时间</li>
<li>$stime，返回32位的仿真时间</li>
<li>$realtime，以实数形式范湖当前的仿真时间</li>
</ol>
</li>
</ol>
</li>
<li>其他<ol>
<li>随机函数<ol>
<li>$random%<number>,其中<number>用来指定所产生的随机数的范围，即-<number>+1到<number>-1</number></number></number></number></li>
</ol>
</li>
<li>转换函数<ol>
<li>有时需要将整数转换成实数，或将实数转换成整数，或者用向量形式来表示实数等。Verilog提供了许多转换函数可以方便实现上述功能。</li>
<li>$rtio：通过截断小数部分，将实数转换成整数</li>
<li>$itor:将整数转换成实数</li>
<li>$realtobits:将实数转换成64位的实数向量表示</li>
<li>$bitstoreal:将位模式转换为实数</li>
</ol>
</li>
</ol>
</li>
</ol>
</li>
</ol>
</li>
<li>相等（==）与全等（===）运算符<ol>
<li>相等运算中，如果任何一个操作数中存在不定态或者高阻态，将得到一个不定态的结果；而在全等运算中，则是将不定态和高阻态看作是逻辑状态的一种，同样参与比较，当这两个操作数的相应位都是X或者Z时，认为全等关系成立，否则运算结果为0。所以，全等是比较是否完全匹配，只有0和1两个状态，相等则会出现不定态。</li>
</ol>
</li>
<li>缩位运算符&amp;，~&amp;，|，~|，^,~^<ol>
<li>缩位运算符是对单个操作数进行与或非等操作，与逻辑运算符的区别是最终结果和操作的位数无关，一定是1位的逻辑值。如果a为[3:0]，&amp;a等效于a[0]&amp;a[1]&amp;a[2]&amp;a[3],~|a等效于~(a[0]|a[1]|a[2]|a[3])</li>
</ol>
</li>
<li>Verilog中的数据类型是指在硬件数字电路中数据进行存储和传输的方式。按照物理数据类型分类，Verilog中变量分为<strong>线型</strong>和<strong>寄存器</strong>型两种，两者在驱动方式、保持方式和对应的硬件实现都不同。这两种变量在定义时要设置位宽，缺省值为1位。变量的每一位可以是0，1，x或者z，其中x代表一个未被预置初始状态的变量，或者是由于两个或更多个驱动装置试图将之设定为不同的值而引起的冲突型变量。z代表高阻状态或悬空状态。<ol>
<li>参数(parameters)<ol>
<li>参数是常量的一种，经常用来定义延时、线宽、寄存器位数等物理量，可以增加代码的可读性和可维护性</li>
<li>参数的定义格式：parameter 参数名1=表达式1，参数名2=表达式2，参数名3=表达式3，……</li>
<li>对含有参数的模块通常称为参数化模块</li>
</ol>
</li>
<li>线型变量（Nets）<ol>
<li>线型变量表示硬件电路中元器件之间的物理连接。它的值由驱动元件的值决定，并具有实时更新性</li>
<li>线型变量不具备电荷保持作用（trireg型除外），因此没有存储数据的能力，其逻辑值由驱动源提供和保持。各种线型变量在没有驱动源的情况下呈现高阻态（trireg保持不定态）</li>
<li>wire,tri表示标准连线</li>
<li>wor，trior，多重驱动时，具有线或特性的连线</li>
<li>wand，triand，多重驱动时，具有线与特性的连线</li>
<li>tri1，tri0，上拉电阻，下拉电阻</li>
<li>supply1，supply0，电源线，地线</li>
<li>trireg，具有点和保持特性的连线</li>
<li>线型变量主要通过assign语句赋值。对于综合而言，wire型变量的取值可以是0，1，X与Z</li>
</ol>
</li>
<li>寄存器型变量（Register），<strong>寄存器型变量对应的硬件电路并不一定是寄存器</strong><ol>
<li>寄存器型变量表示一个抽象的数据存储单元，它并不是指寄存器，而是所有具有存储能力的硬件电路的通称，如触发器、锁存器等。此外，寄存器型变量还包括测试文件中的<strong>激励信号</strong>。虽然这些激励信号并不是电路元件，仅是虚拟驱动源，但由于保持数值的特性，任然属于寄存器变量。</li>
<li>寄存器类型只能在always语句和initial语句中被赋值，并且它的值从一个赋值到另一个赋值被保存下来。寄存器型变量的缺省值是不定态X</li>
<li>寄存器型变量与线型变量的显著区别是寄存器型数据在接受下一次赋值之前，始终保持原值不变，而线型变量需要有持续的驱动</li>
<li>reg，表示常用的寄存器型变量</li>
<li>integer，表示32位带符号整数型变量</li>
<li>real，便是64位带符号整数型变量</li>
<li>time，无符号时间变量</li>
</ol>
</li>
<li>存储器（Memories）<ol>
<li>设计中，经常有存储指令或者存储数据等操作</li>
<li>存储器定义格式：reg[wordsize-1:0] memory_name[memorysize-1:0]</li>
<li>存储器可以看成是寄存器组成的数组</li>
</ol>
</li>
</ol>
</li>
<li>编译向导<ol>
<li>类似于C语言中的编译预处理的功能，在编译时首先对这些编译向导进行预处理，然后保持其结果，将其与源代码一起进行编译</li>
<li>编译向导的标志是在某些标识符前面添加反引号“`”</li>
<li>`define &lt;宏名&gt; &lt;宏定义的文本内容&gt;。用于文本定义，和C语言#define类似，即在编译时通知编译器，用宏定义中的文本直接替换代码中出现的宏名。宏定义语句可以用于模块的任意位置，通常写在模块的外面，建议使用大写字母表示宏名，便于与变量名相区别。在调用宏定义的时候，也需要撇号作为开头</li>
<li>`timescale &lt;时间单位&gt;/&lt;时间精度&gt;。时间单位和时间精度都是由整数和计时单位组成的。合法的整数有1，10，100；合法的计时单位为s,ms,us,ns,ps和fs。在仿真时间尺度中，时间单位用来定义模块内部仿真时间和延迟时间的基准单位；时间精度用来声明该模块仿真时间的精确程度。时间精度和时间单位的差别最好不要太大，因为在仿真过程中，仿真时间是以时间精度累计的，两者差异越大，仿真花费的时间就越长。另外，时间精度值至少要和时间单位一样精确，时间精度值不能大于时间单位值。如果一个设计中存在多个timescale，则采用最小的时间单位。如果不指定timescale，则系统默认执行时间单位为1ns，时间精度为1ns的timescale</li>
<li>`include “文件名”。文件名中可以指定包含文件的路径，既可以是相对路径，也可以是完整的路径名。每条文件包含语句只能够用于一个文件的包含，但是，包含文件允许嵌套，即包含的文件中允许再去包含另外的一个文件</li>
</ol>
</li>
<li><p>Verilog HDL中，所有的描述都是通过下面四种结构中的一种实现的，在一个模块内部可以由任意多个initial语句和always语句，两者都是从仿真的起始时刻开始执行的，但是initial语句后面的块语句只执行一次，而always语句则循环地重复执行后面的块语句，直到仿真结束。task任务和function函数可以在模块内部从一处或多处被调用</p>
<ol>
<li><p>initial语句</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">initial</span><br><span class="line">	begin</span><br><span class="line">		语句1;</span><br><span class="line">		语句2;</span><br><span class="line">		语句3;</span><br><span class="line">		...</span><br><span class="line">		语句n;</span><br><span class="line">	end</span><br></pre></td></tr></table></figure>
</li>
<li><p>always语句,多个敏感信号表达式之间用or或者逗号隔开</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">always @ （敏感信号表达式）</span><br><span class="line">begin</span><br><span class="line">......</span><br><span class="line">end</span><br></pre></td></tr></table></figure>
</li>
<li><p>task任务</p>
<ol>
<li>任务可以在源代码的不同位置执行共同的代码段，这些代码段已经用任务定义编写成任务，因此能够从源代码的不同位置调用任务。</li>
<li>任务的定义与引用都在一份模块内部完成，任务内部可以包含时序控制，即时延控制，并且任务也能够调用任何任务（包括本身）和函数</li>
<li>定义任务与调用任务必须在同一个模块内，任务调用语句应该在always块或者task-endtask块中</li>
<li>定义任务时，没有端口名称表，但要进行端口与数据类型的声明</li>
<li>调用任务时，与调用模块一样，要列出端口名称表，但是顺序要与定义中的排序完全一致</li>
<li>任务中可以调用其他的任务或者函数，且调用的个数不受限制</li>
<li>定义格式：<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line">task &lt;任务名&gt;；</span><br><span class="line">	&lt;端口及数据类型定义语句&gt;</span><br><span class="line">	&lt;语句1&gt;</span><br><span class="line">	&lt;语句2&gt;</span><br><span class="line">	...</span><br><span class="line">	&lt;语句n&gt;</span><br><span class="line">endtask</span><br></pre></td></tr></table></figure>
</li>
</ol>
</li>
<li><p>function函数</p>
<ol>
<li>函数与task一样，也可以在模块中的不同位置执行同一段代码，不同之处是函数只能返回一个值，它不能包含任何时间控制语句。函数可以调用其他函数，但是不能调用任务。此外，函数必须至少带有一个输入端口，在函数中允许没有输出或输入输出说明</li>
<li>函数的定义蕴含声明了一个与函数同名的，函数的内部寄存器，并作为函数的返回值传出函数</li>
<li>定义格式：<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">function &lt;位宽说明&gt; 函数名；</span><br><span class="line">	&lt;输入端口和类型说明&gt;</span><br><span class="line">	&lt;局部变量说明&gt;</span><br><span class="line">	begin</span><br><span class="line">	&lt;语句1&gt;</span><br><span class="line">	&lt;语句2&gt;</span><br><span class="line">	...</span><br><span class="line">	&lt;语句n&gt;</span><br><span class="line">	end</span><br><span class="line">endfunction</span><br></pre></td></tr></table></figure>
</li>
</ol>
</li>
</ol>
</li>
<li><p>赋值语句Assignments，是Verilog中对线型和寄存器型变量赋值的主要方式，根据赋值对象的不同分为连续赋值语句（针对线型变量）和过程赋值语句（针对寄存器型变量）</p>
<ol>
<li>线型变量一旦被连续赋值语句赋值后，赋值语句右端表达式中的信号有任何变化，都将实时反映到左端的线型变量中；</li>
<li>过程赋值语句只有在语句被执行到时，赋值过程才能够进行一次，而且赋值过程的具体执行时间还受到各种因素的影响</li>
<li>连续赋值语句不能出现在任何一个过程块中；过程赋值语句只能够出现在过程块中</li>
<li>连续赋值语句以关键词assign为先导。过程赋值语句不需要任何先导的关键词，但是语句的赋值分为阻塞性和非阻塞型</li>
<li>连续赋值语句<ol>
<li>assign #[delay] &lt;线型变量&gt;=&lt;表达式&gt;</li>
</ol>
</li>
<li>过程赋值语句<ol>
<li>&lt;寄存器型变量&gt; = &lt;表达式&gt;，阻塞型过程赋值</li>
<li>&lt;寄存器型变量&gt; &lt;= &lt;表达式&gt;，非阻塞型过程赋值</li>
<li>阻塞型赋值语句的执行受到前后顺序的而影响，只有在第一条语句执行完之后才可以执行第二条语句，而在非阻塞型赋值语句中，则是某一规定时刻同时完成，不受先后顺序的影响。从某种角度来说，非阻塞型赋值语句的执行顺序与并行块的执行十分相像。</li>
<li>总结：阻塞赋值按顺序执行，非阻塞赋值，块结束后并行执行</li>
</ol>
</li>
</ol>
</li>
<li>块语句<ol>
<li>串行块（begin-end）<ol>
<li>串行块中的每条语句都是依据块中的排列次序顺序执行</li>
<li>串行块中每条语句的延时都是相对于前一条语句执行结束的相对时间</li>
<li>串行块的起始执行时间是块中第一条语句开始执行的时间，结束时间是最后一条语句执行结束的时间</li>
</ol>
</li>
<li>并行快（fork-join）<ol>
<li>并行块中的每条语句都是同时并行执行的，与排列次序无关</li>
<li>并行块中每条语句的延时都是相对于整个并行块开始执行的绝对时间</li>
<li>并行块的起始时间是流程控制转入并行块的时间，结束时间是并行块中按执行时间排序，最后执行的那条语句结束的时间</li>
</ol>
</li>
</ol>
</li>
<li>case语句<ol>
<li>case语句要求敏感表达式的值与给定的值1、值2……或值n中的一个全等时，执行后面相应的块语句，如果均不相等，执行default语句</li>
<li>casez语句认为，如果给定的值中有一位或几位是高阻态z，则认为该位为“真”，敏感表达式与其比较时不予判断，只需比较其他几位</li>
<li>casex语句扩充为，如果给定的值中有一位或某几位是高阻态或者不定态，同样认为其为“真”，不予判断</li>
</ol>
</li>
<li>Verilog中存在4中类型的循环语句，可以控制语句的执行次数。这四种语句分别是for语句，repeat语句，while语句和forever语句<ol>
<li>for(循环变量赋初值；循环结束条件；循环变量增值) 块语句；</li>
<li>repeat(循环次数表达式) 块语句；</li>
<li>while(循环执行条件表达式) 块语句；</li>
<li>forever 块语句；多用在initial块中，生成周期性输入波形，通常为不可综合语句</li>
</ol>
</li>
<li>任务与函数的区别<ol>
<li>函数需要在一个仿真时间单位内完成，而任务定义中可以包含任意类型的定时控制部分及weit语句等</li>
<li>函数不能调用任务，而任务可以调用任何任务和函数</li>
<li>函数只允许有输入变量且至少有一个，不能够有输出端口输入输出端口；任务可以没有任何端口，也可以包括各种类型的端口</li>
<li>函数通过函数名返回一个值；任务则不需要</li>
</ol>
</li>
</ol>
<h2 id="减小NIOS程序的代码量"><a href="#减小NIOS程序的代码量" class="headerlink" title="减小NIOS程序的代码量"></a>减小NIOS程序的代码量</h2><ol>
<li>采用alt_main()作为程序入口</li>
<li>打开编译器优化选项，-O3</li>
<li>使用小封装的驱动库与C语言库<ol>
<li>HAL为处理器的外设提供了两种驱动库：一种是执行速度快，但是代码量大的版本；另一种是小封装的版本。默认情况下，HAL系统使用的是代码量大的版本。可以选择Reduced device drivers选项来选择小封装版本，从而减小代码量</li>
<li>完整的ANSI C标准库通常不适用于嵌入式系统，HAL提供了一系列经过剪裁的新的ANSI C标准库，占用非常小的代码量。可以选择Small C library选项来选择新的ANSI C标准库</li>
</ol>
</li>
<li>去掉不使用的驱动库<ol>
<li>当用户的程序没有使用到NIOS系统中某些设备时，应该在系统中将这些设备完全移出</li>
</ol>
</li>
</ol>
<h2 id="流水灯"><a href="#流水灯" class="headerlink" title="流水灯"></a>流水灯</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line">module led_module(</span><br><span class="line">input EN,</span><br><span class="line">input CLK,</span><br><span class="line">output [3:0] leds</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">reg clk_hz;</span><br><span class="line">initial clk_hz= 1&apos;b0;//初始化只对仿真有效，综合器会自动无视</span><br><span class="line">reg[31:0]count;</span><br><span class="line">initial count = 32&apos;b0;</span><br><span class="line">reg[3:0] led_reg;</span><br><span class="line">initial led_reg = 4&apos;b1111;</span><br><span class="line">parameter SEC_TIME = 32&apos;d48_000_000;</span><br><span class="line"></span><br><span class="line">always@(posedge CLK)</span><br><span class="line">if(count == SEC_TIME&gt;&gt;1)</span><br><span class="line">	begin</span><br><span class="line">		count &lt;= 32&apos;b0;</span><br><span class="line">		clk_hz = !clk_hz;</span><br><span class="line">	end</span><br><span class="line">else</span><br><span class="line">	count &lt;= count+1&apos;b1;</span><br><span class="line">	</span><br><span class="line"></span><br><span class="line">always@(posedge clk_hz)</span><br><span class="line">begin</span><br><span class="line">	if(led_reg == 4&apos;b1111)</span><br><span class="line">		led_reg &lt;= 4&apos;b1110;</span><br><span class="line">	else if(led_reg == 4&apos;b1110)</span><br><span class="line">		led_reg &lt;= 4&apos;b1101;</span><br><span class="line">	else if(led_reg == 4&apos;b1101)</span><br><span class="line">		led_reg &lt;= 4&apos;b1011;</span><br><span class="line">	else if(led_reg == 4&apos;b1011)</span><br><span class="line">		led_reg &lt;= 4&apos;b0111;</span><br><span class="line">	else if(led_reg == 4&apos;b0111)</span><br><span class="line">		led_reg &lt;= 4&apos;b1110;</span><br><span class="line">	else</span><br><span class="line">		led_reg &lt;= 4&apos;b1111;</span><br><span class="line">end</span><br><span class="line">assign leds = EN ? led_reg : 4&apos;bzzzz;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="蜂鸣器"><a href="#蜂鸣器" class="headerlink" title="蜂鸣器"></a>蜂鸣器</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">module beep_module(</span><br><span class="line">input EN,</span><br><span class="line">input CLK,</span><br><span class="line">output BP</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">reg clk_hz;</span><br><span class="line">initial clk_hz= 1&apos;b0;//初始化只对仿真有效，综合器会自动无视</span><br><span class="line">reg[31:0]count;</span><br><span class="line">initial count = 32&apos;b0;</span><br><span class="line"></span><br><span class="line">parameter SEC_TIME = 32&apos;d48_000_000;</span><br><span class="line"></span><br><span class="line">always@(posedge CLK)</span><br><span class="line">if(count == SEC_TIME&gt;&gt;1)</span><br><span class="line">	begin</span><br><span class="line">		count &lt;= 32&apos;b0;</span><br><span class="line">		clk_hz = !clk_hz;</span><br><span class="line">	end</span><br><span class="line">else</span><br><span class="line">	count &lt;= count+1&apos;b1;</span><br><span class="line">	</span><br><span class="line">assign BP = EN ? clk_hz : 1&apos;bz;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="8位共阳数码管"><a href="#8位共阳数码管" class="headerlink" title="8位共阳数码管"></a>8位共阳数码管</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br></pre></td><td class="code"><pre><span class="line">//8位共阳数码管</span><br><span class="line">module HEX8(Clk,Rst_n,En,disp_data,sel,seg);</span><br><span class="line"></span><br><span class="line">	input Clk;//输入50M外部时钟</span><br><span class="line">	input Rst_n;</span><br><span class="line">	input En;//使能引脚，低功耗考虑</span><br><span class="line">	input [31:0]disp_data;//数码管总共有8位，每位显示0~F(4位表示)</span><br><span class="line">	</span><br><span class="line">	output [7:0]sel;//数码管位选(选择当前要显示的数码管)</span><br><span class="line">	output reg [7:0]seg;//数码管段选(当前要显示的内容)</span><br><span class="line">	</span><br><span class="line">	reg [14:0]divider_cnt;</span><br><span class="line">	localparam DELAY_ONE_MS = 25_000;//500us/20ns=25000</span><br><span class="line">	</span><br><span class="line">	reg clk_1k;</span><br><span class="line">	</span><br><span class="line">	reg [7:0]sel_r;</span><br><span class="line">	</span><br><span class="line">	reg [3:0]data_tmp;</span><br><span class="line">	</span><br><span class="line">	//分频计数器计数模块</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		divider_cnt &lt;= 15&apos;d0;</span><br><span class="line">	else if(En == 1&apos;b0)</span><br><span class="line">		divider_cnt &lt;= 15&apos;d0;</span><br><span class="line">	else if(divider_cnt == DELAY_ONE_MS -1)</span><br><span class="line">		divider_cnt &lt;= 1&apos;d0;</span><br><span class="line">	else</span><br><span class="line">		divider_cnt &lt;= divider_cnt + 1&apos;b1;</span><br><span class="line">		</span><br><span class="line">	//1KHz扫描时钟生成模块</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		clk_1k &lt;= 1&apos;b0;</span><br><span class="line">	else if(divider_cnt == DELAY_ONE_MS -1)</span><br><span class="line">		clk_1k &lt;= ~clk_1k;</span><br><span class="line">	else</span><br><span class="line">		clk_1k &lt;= clk_1k;</span><br><span class="line">		</span><br><span class="line">	//8位循环移位寄存器</span><br><span class="line">	always@(posedge clk_1k or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		sel_r &lt;= 8&apos;b0000_0001;</span><br><span class="line">	else if(sel_r == 8&apos;b1000_0000)</span><br><span class="line">		sel_r &lt;= 8&apos;b0000_0001;</span><br><span class="line">	else</span><br><span class="line">		sel_r &lt;= sel_r &lt;&lt; 1;</span><br><span class="line">		</span><br><span class="line">	//8选1多路选择器</span><br><span class="line">	always@(*)</span><br><span class="line">		case(sel_r)</span><br><span class="line">			</span><br><span class="line">			8&apos;b0000_0001:data_tmp = disp_data[3:0];</span><br><span class="line">			8&apos;b0000_0010:data_tmp = disp_data[7:4];</span><br><span class="line">			8&apos;b0000_0100:data_tmp = disp_data[11:8];</span><br><span class="line">			8&apos;b0000_1000:data_tmp = disp_data[15:12];</span><br><span class="line">			8&apos;b0001_0000:data_tmp = disp_data[19:16];</span><br><span class="line">			8&apos;b0010_0000:data_tmp = disp_data[23:20];</span><br><span class="line">			8&apos;b0100_0000:data_tmp = disp_data[27:24];</span><br><span class="line">			8&apos;b1000_0000:data_tmp = disp_data[31:28];</span><br><span class="line">			default:data_tmp = 4&apos;b0000;</span><br><span class="line">		</span><br><span class="line">		endcase</span><br><span class="line">	</span><br><span class="line">	always@(*)</span><br><span class="line">		case(data_tmp)</span><br><span class="line">			4&apos;h0:seg = 8&apos;hc0;</span><br><span class="line">			4&apos;h1:seg = 8&apos;hf9;</span><br><span class="line">			4&apos;h2:seg = 8&apos;ha4;</span><br><span class="line">			4&apos;h3:seg = 8&apos;hb0;</span><br><span class="line">			4&apos;h4:seg = 8&apos;h99;</span><br><span class="line">			4&apos;h5:seg = 8&apos;h92;</span><br><span class="line">			4&apos;h6:seg = 8&apos;h82;</span><br><span class="line">			4&apos;h7:seg = 8&apos;hf8;</span><br><span class="line">			4&apos;h8:seg = 8&apos;h80;</span><br><span class="line">			4&apos;h9:seg = 8&apos;h90;</span><br><span class="line">			4&apos;ha:seg = 8&apos;h88;</span><br><span class="line">			4&apos;hb:seg = 8&apos;h83;</span><br><span class="line">			4&apos;hc:seg = 8&apos;hc6;</span><br><span class="line">			4&apos;hd:seg = 8&apos;ha1;</span><br><span class="line">			4&apos;he:seg = 8&apos;h86;</span><br><span class="line">			4&apos;hf:seg = 8&apos;h8e;</span><br><span class="line">		endcase</span><br><span class="line">		</span><br><span class="line">	assign sel = ((En==1&apos;b1) ? sel_r:8&apos;b0000_0000);</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="按键消抖"><a href="#按键消抖" class="headerlink" title="按键消抖"></a>按键消抖</h2><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br></pre></td><td class="code"><pre><span class="line">module key_filter(Clk,Rst_n,key_in,key_flag,key_status);</span><br><span class="line"></span><br><span class="line">	input Clk;</span><br><span class="line">	input Rst_n;</span><br><span class="line">	input key_in;</span><br><span class="line">	</span><br><span class="line">	output reg key_flag;//按键按下或者弹起便产生一个脉冲</span><br><span class="line">	output reg key_status;//按键当前的状态，0表示按下</span><br><span class="line">	</span><br><span class="line">	reg [3:0]state;//状态机变量</span><br><span class="line">	</span><br><span class="line">	localparam</span><br><span class="line">		IDEL 		= 4&apos;b0001,//空闲</span><br><span class="line">		FILTER0 	= 4&apos;b0010,//按下消抖</span><br><span class="line">		DOWN 		= 4&apos;b0100,//按下且稳定</span><br><span class="line">		FILTER1 	= 4&apos;b1000;//松开消抖</span><br><span class="line">	</span><br><span class="line">	reg [19:0]cnt;//用于20ms延迟的计数器</span><br><span class="line">	reg en_cnt;//计数器使能信号</span><br><span class="line">	reg cnt_full;//计数器满标志信号</span><br><span class="line">	</span><br><span class="line">	reg key_in_s0,key_in_s1;//同步按键输入(按键输入为异步信号)用的两级寄存器</span><br><span class="line">	reg key_tmp0,key_tmp1;//边沿检测用的两级寄存器</span><br><span class="line">	wire pedge,nedge;</span><br><span class="line">	</span><br><span class="line">	//50_000_000-&gt;20ns,20ms/20ns=1_000_000</span><br><span class="line">	parameter twenty_ms = 1_000_000;//消抖时间一般为20ms</span><br><span class="line">	</span><br><span class="line">	//对异步信号进行同步处理	</span><br><span class="line">	always@ (posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)begin</span><br><span class="line">		key_in_s0 &lt;= 1&apos;b0;</span><br><span class="line">		key_in_s1 &lt;= 1&apos;b0;</span><br><span class="line">	end</span><br><span class="line">	else begin</span><br><span class="line">		key_in_s0 &lt;= key_in;</span><br><span class="line">		key_in_s1 &lt;= key_in_s0;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line"></span><br><span class="line">	//按键边沿检测</span><br><span class="line">	always@ (posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)begin</span><br><span class="line">		key_tmp0 &lt;= 1&apos;b0;</span><br><span class="line">		key_tmp1 &lt;= 1&apos;b0;</span><br><span class="line">	end</span><br><span class="line">	else begin</span><br><span class="line">		key_tmp0 &lt;= key_in_s1;//key_in_s1为同步后的按键输入信号</span><br><span class="line">		key_tmp1 &lt;= key_tmp0;</span><br><span class="line">	end</span><br><span class="line"></span><br><span class="line">	//边沿检测组合逻辑电路</span><br><span class="line">	assign nedge = (key_tmp0 == 1&apos;b0 &amp;&amp; key_tmp1 == 1&apos;b1);</span><br><span class="line">	assign pedge = (key_tmp0 == 1&apos;b1 &amp;&amp; key_tmp1 == 1&apos;b0);</span><br><span class="line">	</span><br><span class="line">	//一段式状态机主程序</span><br><span class="line">	always@ (posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)begin</span><br><span class="line">		en_cnt &lt;= 1&apos;b0;</span><br><span class="line">		state &lt;= IDEL;</span><br><span class="line">		key_flag &lt;= 1&apos;b0;</span><br><span class="line">		key_status &lt;= 1&apos;b1;</span><br><span class="line">	end</span><br><span class="line">	else begin</span><br><span class="line">		case(state)</span><br><span class="line">		</span><br><span class="line">			IDEL:</span><br><span class="line">				begin</span><br><span class="line">					key_flag &lt;= 1&apos;b0;</span><br><span class="line">					if(nedge)begin</span><br><span class="line">						state &lt;= FILTER0;</span><br><span class="line">						en_cnt &lt;= 1&apos;b1;</span><br><span class="line">					end</span><br><span class="line">					else	</span><br><span class="line">						state &lt;= IDEL;</span><br><span class="line">				end</span><br><span class="line">					</span><br><span class="line">			FILTER0:</span><br><span class="line">				if(cnt_full)begin</span><br><span class="line">					en_cnt &lt;= 1&apos;b0;</span><br><span class="line">					state &lt;= DOWN;</span><br><span class="line">					key_flag &lt;= 1&apos;b1;</span><br><span class="line">					key_status &lt;= 1&apos;b0;</span><br><span class="line">				end</span><br><span class="line">				else if(pedge)begin</span><br><span class="line">					en_cnt &lt;= 1&apos;b0;</span><br><span class="line">					state &lt;= IDEL;</span><br><span class="line">				end</span><br><span class="line">				else</span><br><span class="line">					state &lt;= FILTER0;</span><br><span class="line">					</span><br><span class="line">			DOWN:</span><br><span class="line">				begin</span><br><span class="line">					key_flag &lt;= 1&apos;b0;</span><br><span class="line">					if(pedge)begin</span><br><span class="line">						state &lt;= FILTER1;</span><br><span class="line">						en_cnt &lt;= 1&apos;b1;</span><br><span class="line">					end</span><br><span class="line">					else</span><br><span class="line">						state &lt;= DOWN;</span><br><span class="line">				end</span><br><span class="line">				</span><br><span class="line">			FILTER1:</span><br><span class="line">				if(cnt_full)begin</span><br><span class="line">					state &lt;= IDEL;</span><br><span class="line">					key_flag &lt;= 1&apos;b1;</span><br><span class="line">					key_status &lt;= 1&apos;b1;</span><br><span class="line">				end</span><br><span class="line">				else if(nedge)begin</span><br><span class="line">					en_cnt &lt;= 1&apos;b0;</span><br><span class="line">					state &lt;= DOWN;</span><br><span class="line">				end</span><br><span class="line">				else</span><br><span class="line">					state &lt;= FILTER1;</span><br><span class="line">			</span><br><span class="line">			default:</span><br><span class="line">				begin</span><br><span class="line">					state &lt;= IDEL;</span><br><span class="line">					en_cnt &lt;= 1&apos;b0;</span><br><span class="line">					key_flag &lt;= 1&apos;b0;</span><br><span class="line">					key_status &lt;= 1&apos;b1;</span><br><span class="line">				end</span><br><span class="line">			</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line"></span><br><span class="line">	//计数器</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		cnt &lt;= 20&apos;d0;</span><br><span class="line">	else if(en_cnt)</span><br><span class="line">		cnt &lt;= cnt +1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		cnt &lt;= 20&apos;d0;</span><br><span class="line">	</span><br><span class="line">	//判断是否计数满20ms</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		cnt_full &lt;= 1&apos;b0;</span><br><span class="line">	else if(cnt == twenty_ms-1)</span><br><span class="line">		cnt_full &lt;= 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		cnt_full &lt;= 1&apos;b0;</span><br><span class="line">	</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<h2 id="串口通信"><a href="#串口通信" class="headerlink" title="串口通信"></a>串口通信</h2><ol>
<li>起始位：低电平，停止位：高电平</li>
<li><p>串口发送模块包含两个主要组件：</p>
<ol>
<li>发送波特率生成模块</li>
<li>数据发送模块<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br></pre></td><td class="code"><pre><span class="line">//串口发送模块</span><br><span class="line">module uart_byte_tx(</span><br><span class="line">	Clk,</span><br><span class="line">	Rst_n,</span><br><span class="line">	data_byte,</span><br><span class="line">	send_en,</span><br><span class="line">	baud_set,</span><br><span class="line">	Rs232_Tx,</span><br><span class="line">	Tx_Done,</span><br><span class="line">	uart_state</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	input Clk;</span><br><span class="line">	input Rst_n;</span><br><span class="line">	input [7:0]data_byte;</span><br><span class="line">	input send_en;</span><br><span class="line">	input [2:0]baud_set;</span><br><span class="line">	</span><br><span class="line">	output reg Rs232_Tx;</span><br><span class="line">	output reg Tx_Done;</span><br><span class="line">	output reg uart_state;</span><br><span class="line">	</span><br><span class="line">	reg bps_clk;//波特率时钟</span><br><span class="line">	</span><br><span class="line">	reg [15:0]bps_DR;//分频计数最大值</span><br><span class="line">	</span><br><span class="line">	reg [15:0]div_cnt;//分频计数器</span><br><span class="line">	</span><br><span class="line">	reg [3:0]bps_cnt;//波特率计数时钟</span><br><span class="line">	</span><br><span class="line">	reg [7:0]r_data_byte;</span><br><span class="line">	</span><br><span class="line">	localparam </span><br><span class="line">		START_BIT = 1&apos;b0,</span><br><span class="line">		STOP_BIT = 1&apos;b1;</span><br><span class="line">	</span><br><span class="line">	//外部数据寄存，保持数据稳定</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		r_data_byte = 8&apos;d0;</span><br><span class="line">	else if(send_en)</span><br><span class="line">		r_data_byte &lt;= data_byte;</span><br><span class="line">	else</span><br><span class="line">		r_data_byte &lt;= r_data_byte;</span><br><span class="line">		</span><br><span class="line">	//uart_state</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		uart_state &lt;= 1&apos;b0;</span><br><span class="line">	else if(send_en)</span><br><span class="line">		uart_state &lt;= 1&apos;b1;</span><br><span class="line">	else if(bps_cnt == 4&apos;d11)</span><br><span class="line">		uart_state &lt;= 1&apos;b0;</span><br><span class="line">	else </span><br><span class="line">		uart_state &lt;= uart_state;</span><br><span class="line">	</span><br><span class="line">	//波特率分频系数查找表</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		bps_DR &lt;= 16&apos;d5207;</span><br><span class="line">	else begin</span><br><span class="line">		case(baud_set)</span><br><span class="line">			3&apos;d0:bps_DR &lt;= 16&apos;d5207;//9600Hz</span><br><span class="line">			3&apos;d1:bps_DR &lt;= 16&apos;d2603;//19200Hz</span><br><span class="line">			3&apos;d2:bps_DR &lt;= 16&apos;d1301;//38400Hz</span><br><span class="line">			3&apos;d3:bps_DR &lt;= 16&apos;d867;//57600Hz</span><br><span class="line">			3&apos;d4:bps_DR &lt;= 16&apos;d433;//115200Hz</span><br><span class="line">			default:bps_DR &lt;= 16&apos;d433;//115200Hz</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	//波特率计数器</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		div_cnt &lt;= 16&apos;d0;</span><br><span class="line">	else if(uart_state)begin</span><br><span class="line">		if(div_cnt == bps_DR)</span><br><span class="line">			div_cnt &lt;= 16&apos;d0;</span><br><span class="line">		else</span><br><span class="line">			div_cnt &lt;= div_cnt + 1&apos;b1;</span><br><span class="line">	end</span><br><span class="line">	else	</span><br><span class="line">		div_cnt &lt;= 16&apos;d0;</span><br><span class="line">	</span><br><span class="line">	//产生波特率时钟</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		bps_clk &lt;= 1&apos;b0;</span><br><span class="line">	else if(div_cnt == 16&apos;d1)</span><br><span class="line">		bps_clk &lt;= 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		bps_clk &lt;= 1&apos;b0;</span><br><span class="line">	</span><br><span class="line">	//bps counter</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		bps_cnt &lt;= 4&apos;d0;</span><br><span class="line">	else if(bps_cnt == 4&apos;d11)</span><br><span class="line">		bps_cnt &lt;= 4&apos;d0;</span><br><span class="line">	else if(bps_clk)</span><br><span class="line">		bps_cnt &lt;= bps_cnt + 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		bps_cnt &lt;= bps_cnt;</span><br><span class="line">	</span><br><span class="line">	//Tx_Done</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		Tx_Done &lt;= 1&apos;b0;</span><br><span class="line">	else if(bps_cnt == 4&apos;d11)</span><br><span class="line">		Tx_Done &lt;= 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		Tx_Done &lt;= 1&apos;b0;</span><br><span class="line">		</span><br><span class="line">	//串口发送逻辑</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		Rs232_Tx &lt;= 1&apos;b1;</span><br><span class="line">	else begin</span><br><span class="line">		case(bps_cnt)</span><br><span class="line">			4&apos;d0:Rs232_Tx &lt;= 1&apos;b1;</span><br><span class="line">			4&apos;d1:Rs232_Tx &lt;= START_BIT;</span><br><span class="line">			4&apos;d2:Rs232_Tx &lt;= r_data_byte[0];</span><br><span class="line">			4&apos;d3:Rs232_Tx &lt;= r_data_byte[1];</span><br><span class="line">			4&apos;d4:Rs232_Tx &lt;= r_data_byte[2];</span><br><span class="line">			4&apos;d5:Rs232_Tx &lt;= r_data_byte[3];</span><br><span class="line">			4&apos;d6:Rs232_Tx &lt;= r_data_byte[4];</span><br><span class="line">			4&apos;d7:Rs232_Tx &lt;= r_data_byte[5];</span><br><span class="line">			4&apos;d8:Rs232_Tx &lt;= r_data_byte[6];</span><br><span class="line">			4&apos;d9:Rs232_Tx &lt;= r_data_byte[7];</span><br><span class="line">			4&apos;d10:Rs232_Tx &lt;= STOP_BIT;</span><br><span class="line">			default:Rs232_Tx &lt;= 1&apos;b1;</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
</li>
<li><p>串口接收模块</p>
<ol>
<li>对于接收数据中的每一位进行采样，一般情况下每一位数据的中间点是最稳定的，因此在一般应用中，采集中间时刻的数据即可，但是在工业应用中，往往有非常强的电磁干扰，只采样一次就作为该数据的电平判定，是不保险的，有可能恰好采集到被干扰的信号而导致结果出错，因此需要使用多次采样求概率的方式进行<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br></pre></td><td class="code"><pre><span class="line">//串口接收模块,采用过采样的方案，将有效时间分成5-6-5三段，检查中间6端的数据，有效降低工业环境的干扰</span><br><span class="line">module uart_byte_rx(</span><br><span class="line">	Clk,</span><br><span class="line">	Rst_n,</span><br><span class="line">	baud_set,</span><br><span class="line">	Rs232_Rx,</span><br><span class="line">	</span><br><span class="line">	data_byte,</span><br><span class="line">	Rx_Done</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">	input Clk;</span><br><span class="line">	input Rst_n;</span><br><span class="line">	input [2:0]baud_set;</span><br><span class="line">	input Rs232_Rx;//Rx输入引脚</span><br><span class="line">	</span><br><span class="line">	output reg[7:0]data_byte;//接收到的数据</span><br><span class="line">	output reg Rx_Done;//接收完毕信号</span><br><span class="line">	</span><br><span class="line">	reg s0_Rs232_Rx,s1_Rs232_Rx;//同步寄存器，消除亚稳态</span><br><span class="line">	reg tmp0_Rs232_Rx,tmp1_Rs232_Rx;//数据寄存器,用于边沿检测</span><br><span class="line">	</span><br><span class="line">	wire nedge;//下降沿标志</span><br><span class="line">	</span><br><span class="line">	reg [15:0]bps_DR;//分频计数最大值</span><br><span class="line">	reg [15:0]div_cnt;//分频计数器</span><br><span class="line">	reg uart_state;</span><br><span class="line">	reg bps_clk;//波特率时钟</span><br><span class="line">	reg [7:0]bps_cnt;//波特率计数时钟</span><br><span class="line">	</span><br><span class="line">	reg [2:0]r_data_byte [7:0];</span><br><span class="line">	reg [2:0]START_BIT,STOP_BIT;</span><br><span class="line">	</span><br><span class="line">	//同步寄存器，消除亚稳态,s1_Rs232_Rx为最终稳定的输入数据</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)begin</span><br><span class="line">		s0_Rs232_Rx &lt;= 1&apos;b0;</span><br><span class="line">		s1_Rs232_Rx &lt;= 1&apos;b0;</span><br><span class="line">	end</span><br><span class="line">	else begin</span><br><span class="line">		s0_Rs232_Rx &lt;= Rs232_Rx;</span><br><span class="line">		s1_Rs232_Rx &lt;= s0_Rs232_Rx;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	//数据寄存器</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)begin</span><br><span class="line">		tmp0_Rs232_Rx &lt;= 1&apos;b0;</span><br><span class="line">		tmp1_Rs232_Rx &lt;= 1&apos;b0;</span><br><span class="line">	end</span><br><span class="line">	else begin</span><br><span class="line">		tmp0_Rs232_Rx &lt;= s1_Rs232_Rx;</span><br><span class="line">		tmp1_Rs232_Rx &lt;= tmp0_Rs232_Rx;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	assign nedge = (tmp0_Rs232_Rx==1&apos;b0 &amp;&amp; tmp1_Rs232_Rx==1&apos;b1);</span><br><span class="line">	</span><br><span class="line">	//波特率分频系数查找表</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		bps_DR &lt;= 16&apos;d324;</span><br><span class="line">	else begin</span><br><span class="line">		case(baud_set)</span><br><span class="line">			3&apos;d0:bps_DR &lt;= 16&apos;d324;//9600Hz,50000000/9600/16=325</span><br><span class="line">			3&apos;d1:bps_DR &lt;= 16&apos;d162;//19200Hz</span><br><span class="line">			3&apos;d2:bps_DR &lt;= 16&apos;d80;//38400Hz</span><br><span class="line">			3&apos;d3:bps_DR &lt;= 16&apos;d53;//57600Hz</span><br><span class="line">			3&apos;d4:bps_DR &lt;= 16&apos;d26;//115200Hz</span><br><span class="line">			default:bps_DR &lt;= 16&apos;d26;//115200Hz</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	//波特率计数器</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		div_cnt &lt;= 16&apos;d0;</span><br><span class="line">	else if(uart_state)begin//检测到有效信号才开始计数，随之产生波特率</span><br><span class="line">		if(div_cnt == bps_DR)</span><br><span class="line">			div_cnt &lt;= 16&apos;d0;</span><br><span class="line">		else</span><br><span class="line">			div_cnt &lt;= div_cnt + 1&apos;b1;</span><br><span class="line">	end</span><br><span class="line">	else	</span><br><span class="line">		div_cnt &lt;= 16&apos;d0;</span><br><span class="line">		</span><br><span class="line">	//产生波特率时钟</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		bps_clk &lt;= 1&apos;b0;</span><br><span class="line">	else if(div_cnt == 16&apos;d1)</span><br><span class="line">		bps_clk &lt;= 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		bps_clk &lt;= 1&apos;b0;</span><br><span class="line">		</span><br><span class="line">	//bps counter,159=16*10-1</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		bps_cnt &lt;= 8&apos;d0;</span><br><span class="line">	else if(bps_cnt == 8&apos;d159 | (bps_cnt == 8&apos;d12 &amp;&amp; (START_BIT &gt; 2)))</span><br><span class="line">		bps_cnt &lt;= 8&apos;d0;</span><br><span class="line">	else if(bps_clk)</span><br><span class="line">		bps_cnt &lt;= bps_cnt + 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		bps_cnt &lt;= bps_cnt;</span><br><span class="line">		</span><br><span class="line">	//Rx_Done</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		Rx_Done &lt;= 1&apos;b0;</span><br><span class="line">	else if(bps_cnt == 8&apos;d159)</span><br><span class="line">		Rx_Done &lt;= 1&apos;b1;</span><br><span class="line">	else </span><br><span class="line">		Rx_Done &lt;= 1&apos;b0;</span><br><span class="line">	</span><br><span class="line">	//data_byte	</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		data_byte &lt;= 8&apos;d0;</span><br><span class="line">	else if(bps_cnt == 8&apos;d159)begin</span><br><span class="line">		data_byte[0] &lt;= r_data_byte[0][2];//100开始表示收到1的概率大，数据判定为1</span><br><span class="line">		data_byte[1] &lt;= r_data_byte[1][2];</span><br><span class="line">		data_byte[2] &lt;= r_data_byte[2][2];</span><br><span class="line">		data_byte[3] &lt;= r_data_byte[3][2];</span><br><span class="line">		data_byte[4] &lt;= r_data_byte[4][2];</span><br><span class="line">		data_byte[5] &lt;= r_data_byte[5][2];</span><br><span class="line">		data_byte[6] &lt;= r_data_byte[6][2];</span><br><span class="line">		data_byte[7] &lt;= r_data_byte[7][2];</span><br><span class="line">	end</span><br><span class="line">		</span><br><span class="line">	//串口接收逻辑</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0) begin</span><br><span class="line">		START_BIT &lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[0]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[1]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[2]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[3]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[4]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[5]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[6]&lt;= 3&apos;d0;</span><br><span class="line">		r_data_byte[7]&lt;= 3&apos;d0;</span><br><span class="line">		STOP_BIT &lt;= 3&apos;d0;</span><br><span class="line">	end</span><br><span class="line">	else if(bps_clk)begin</span><br><span class="line">		case(bps_cnt)</span><br><span class="line">			0:begin</span><br><span class="line">				START_BIT &lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[0]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[1]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[2]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[3]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[4]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[5]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[6]&lt;= 3&apos;d0;</span><br><span class="line">				r_data_byte[7]&lt;= 3&apos;d0;</span><br><span class="line">				STOP_BIT &lt;= 3&apos;d0;</span><br><span class="line">			end</span><br><span class="line">			6,7,8,9,10,11:START_BIT &lt;= START_BIT + s1_Rs232_Rx;</span><br><span class="line">			22,23,24,25,26,27:r_data_byte[0] &lt;= r_data_byte[0] + s1_Rs232_Rx;</span><br><span class="line">			38,39,40,41,42,43:r_data_byte[1] &lt;= r_data_byte[1] + s1_Rs232_Rx;</span><br><span class="line">			54,55,56,57,58,59:r_data_byte[2] &lt;= r_data_byte[2] + s1_Rs232_Rx;</span><br><span class="line">			70,71,72,73,74,75:r_data_byte[3] &lt;= r_data_byte[3] + s1_Rs232_Rx;</span><br><span class="line">			86,87,88,89,90,91:r_data_byte[4] &lt;= r_data_byte[4] + s1_Rs232_Rx;</span><br><span class="line">			102,103,104,105,106,107:r_data_byte[5] &lt;= r_data_byte[5] + s1_Rs232_Rx;</span><br><span class="line">			118,119,120,121,122,123:r_data_byte[6] &lt;= r_data_byte[6] + s1_Rs232_Rx;</span><br><span class="line">			134,135,136,137,138,139:r_data_byte[7] &lt;= r_data_byte[7] + s1_Rs232_Rx;</span><br><span class="line">			150,151,152,153,154,155:STOP_BIT &lt;= STOP_BIT + s1_Rs232_Rx;</span><br><span class="line">			default:</span><br><span class="line">				begin</span><br><span class="line">					START_BIT = START_BIT;</span><br><span class="line">					r_data_byte[0] &lt;= r_data_byte[0];</span><br><span class="line">					r_data_byte[1] &lt;= r_data_byte[1];</span><br><span class="line">					r_data_byte[2] &lt;= r_data_byte[2];</span><br><span class="line">					r_data_byte[3] &lt;= r_data_byte[3];</span><br><span class="line">					r_data_byte[4] &lt;= r_data_byte[4];</span><br><span class="line">					r_data_byte[5] &lt;= r_data_byte[5];</span><br><span class="line">					r_data_byte[6] &lt;= r_data_byte[6];</span><br><span class="line">					r_data_byte[7] &lt;= r_data_byte[7];</span><br><span class="line">					STOP_BIT = STOP_BIT;						</span><br><span class="line">				end</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	always@(posedge Clk or negedge Rst_n)</span><br><span class="line">	if(Rst_n == 1&apos;b0)</span><br><span class="line">		uart_state &lt;= 1&apos;b0;</span><br><span class="line">	else if(nedge)</span><br><span class="line">		uart_state &lt;= 1&apos;b1;</span><br><span class="line">	else if(Rx_Done || (bps_cnt == 8&apos;d12 &amp;&amp; (START_BIT &gt; 2)))//接收结束或者接收到错误的开始位</span><br><span class="line">		uart_state &lt;= 1&apos;b0;</span><br><span class="line">	else	</span><br><span class="line">		uart_state &lt;= uart_state;</span><br><span class="line">	</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
</li>
</ol>
</li>
</ol>
<h2 id="VGA"><a href="#VGA" class="headerlink" title="VGA"></a>VGA</h2><ol>
<li>VGA全称Video Graphic Array，也叫显示绘图阵列，是逐行扫描的显示制式，其支持的分辨率为640X480，对更高分辨率800X600称为SVGA模式；1024X768称为XVGA</li>
<li>VGA时序分行时序和帧时序，两者都包含同步脉冲（Sync a），显示后延（Back porch b），显示时序段（Display interval c）和显示前沿（Front porch d）四个部分<figure class="image-bubble">
                <div class="img-lightbox">
                    <div class="overlay"></div>
                    <img src="http://i.imgur.com/xTENNYJ.png" alt="VGA时序" title="">
                </div>
                <div class="image-caption">VGA时序</div>
            </figure></li>
<li>各种分辨率的行场同步时序如图<figure class="image-bubble">
                <div class="img-lightbox">
                    <div class="overlay"></div>
                    <img src="http://i.imgur.com/VTCZg6j.png" alt="VGA参考时序数据表" title="">
                </div>
                <div class="image-caption">VGA参考时序数据表</div>
            </figure>
</li>
</ol>
<h2 id="基于NIOS-II的SOPC技术"><a href="#基于NIOS-II的SOPC技术" class="headerlink" title="基于NIOS II的SOPC技术"></a>基于NIOS II的SOPC技术</h2><figure class="image-bubble">
                <div class="img-lightbox">
                    <div class="overlay"></div>
                    <img src="http://i.imgur.com/6h2MCPM.png" alt="Nios II处理器" title="">
                </div>
                <div class="image-caption">Nios II处理器</div>
            </figure>
<figure class="image-bubble">
                <div class="img-lightbox">
                    <div class="overlay"></div>
                    <img src="http://i.imgur.com/KMXyhNc.png" alt="典型系统架构" title="">
                </div>
                <div class="image-caption">典型系统架构</div>
            </figure>
<ol>
<li>可二次开发的32位RISC软核处理器，基于哈佛结构，免版税</li>
<li>32个通用寄存器，3种指令格式，32位指令，32位数据总线，平面寄存器文件，高速缓冲Cache(指令缓存和数据缓存分开)，分支预测，紧耦合型存储器选项，32级中断支持</li>
<li>凡是需要存储程序代码的外设都需要连接到nios的指令总线上</li>
</ol>
<h2 id="经验之谈"><a href="#经验之谈" class="headerlink" title="经验之谈"></a>经验之谈</h2><ol>
<li>异步信号的同步处理<ol>
<li>对于异步信号输入，为了避免时钟沿采到的数据处于亚稳态引起电路振荡，一般在异步信号输入后面加入两级D触发器</li>
</ol>
</li>
<li>分频后的时钟信号不能直接去驱动D触发器</li>
</ol>

        </div>

        <blockquote class="post-copyright">
    
    <div class="content">
        
<span class="post-time">
    最后更新时间：<time datetime="2019-01-06T14:39:25.098Z" itemprop="dateUpdated">2019-01-06 22:39:25</time>
</span><br>


        
        <a href="/2015/11/22/verilog/" target="_blank" rel="external">https://suda-morris.github.io/2015/11/22/verilog/</a>
        
    </div>
    
    <footer>
        <a href="https://suda-morris.github.io">
            <img src="/img/avatar.jpg" alt="suda-morris">
            suda-morris
        </a>
    </footer>
</blockquote>

        
<div class="page-reward">
    <a id="rewardBtn" href="javascript:;" class="page-reward-btn waves-effect waves-circle waves-light">赏</a>
</div>



        <div class="post-footer">
            
	<ul class="article-tag-list"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Verilog/">Verilog</a></li></ul>


            
<div class="page-share-wrap">
    

<div class="page-share" id="pageShare">
    <ul class="reset share-icons">
      <li>
        <a class="weibo share-sns" target="_blank" href="http://service.weibo.com/share/share.php?url=https://suda-morris.github.io/2015/11/22/verilog/&title=《Verilog Basic》 — suda-morris's Personal Blog&pic=https://suda-morris.github.io/img/avatar.jpg" data-title="微博">
          <i class="icon icon-weibo"></i>
        </a>
      </li>
      <li>
        <a class="weixin share-sns wxFab" href="javascript:;" data-title="微信">
          <i class="icon icon-weixin"></i>
        </a>
      </li>
      <li>
        <a class="qq share-sns" target="_blank" href="http://connect.qq.com/widget/shareqq/index.html?url=https://suda-morris.github.io/2015/11/22/verilog/&title=《Verilog Basic》 — suda-morris's Personal Blog&source=茅小泰的个人博客" data-title=" QQ">
          <i class="icon icon-qq"></i>
        </a>
      </li>
      <li>
        <a class="facebook share-sns" target="_blank" href="https://www.facebook.com/sharer/sharer.php?u=https://suda-morris.github.io/2015/11/22/verilog/" data-title=" Facebook">
          <i class="icon icon-facebook"></i>
        </a>
      </li>
      <li>
        <a class="twitter share-sns" target="_blank" href="https://twitter.com/intent/tweet?text=《Verilog Basic》 — suda-morris's Personal Blog&url=https://suda-morris.github.io/2015/11/22/verilog/&via=https://suda-morris.github.io" data-title=" Twitter">
          <i class="icon icon-twitter"></i>
        </a>
      </li>
      <li>
        <a class="google share-sns" target="_blank" href="https://plus.google.com/share?url=https://suda-morris.github.io/2015/11/22/verilog/" data-title=" Google+">
          <i class="icon icon-google-plus"></i>
        </a>
      </li>
    </ul>
 </div>



    <a href="javascript:;" id="shareFab" class="page-share-fab waves-effect waves-circle">
        <i class="icon icon-share-alt icon-lg"></i>
    </a>
</div>



        </div>
    </div>

    
<nav class="post-nav flex-row flex-justify-between">
  
    <div class="waves-block waves-effect prev">
      <a href="/2015/12/06/network-security/" id="post-prev" class="post-nav-link">
        <div class="tips"><i class="icon icon-angle-left icon-lg icon-pr"></i> Prev</div>
        <h4 class="title">Network Security</h4>
      </a>
    </div>
  

  
    <div class="waves-block waves-effect next">
      <a href="/2015/11/12/linux-basic/" id="post-next" class="post-nav-link">
        <div class="tips">Next <i class="icon icon-angle-right icon-lg icon-pl"></i></div>
        <h4 class="title">Linux Basic</h4>
      </a>
    </div>
  
</nav>



    








<section class="comments" id="comments">
    <div id="gitment_thread"></div>
    <link rel="stylesheet" href="//unpkg.com/gitment/style/default.css">
    <script src="//unpkg.com/gitment/dist/gitment.browser.js"></script>
    <script>
        var gitment = new Gitment({
            id: 'Sun Nov 22 2015 19:53:49 GMT+0800',
            owner: 'suda-morris',
            repo: 'suda-morris.github.io',
            oauth: {
                client_id: 'c57bf626196975c975bd',
                client_secret: '2d6206807459e263b680e92344b96bc324ac4157',
            },
        })
        gitment.render('comments')
    </script>
</section>










</article>

<div id="reward" class="page-modal reward-lay">
    <a class="close" href="javascript:;"><i class="icon icon-close"></i></a>
    <h3 class="reward-title">
        <i class="icon icon-quote-left"></i>
        谢谢大爷~
        <i class="icon icon-quote-right"></i>
    </h3>
    <div class="reward-content">
        
        <div class="reward-code">
            <img id="rewardCode" src="/img/wechat.jpg" alt="打赏二维码">
        </div>
        
        <label class="reward-toggle">
            <input id="rewardToggle" type="checkbox" class="reward-toggle-check" data-wechat="/img/wechat.jpg" data-alipay="/img/alipay.jpg">
            <div class="reward-toggle-ctrol">
                <span class="reward-toggle-item wechat">微信</span>
                <span class="reward-toggle-label"></span>
                <span class="reward-toggle-item alipay">支付宝</span>
            </div>
        </label>
        
    </div>
</div>



</div>

        <footer class="footer">
    <div class="top">
        
<p>
    <span id="busuanzi_container_site_uv" style="display:none">
        站点总访客数：<span id="busuanzi_value_site_uv"></span>
    </span>
    <span id="busuanzi_container_site_pv" style="display:none">
        站点总访问量：<span id="busuanzi_value_site_pv"></span>
    </span>
</p>


        <p>
            
                <span><a href="/atom.xml" target="_blank" class="rss" title="rss"><i class="icon icon-lg icon-rss"></i></a></span>
            
            <span>博客内容遵循 <a rel="license" href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh">知识共享 署名 - 非商业性 - 相同方式共享 4.0 国际协议</a></span>
        </p>
    </div>
    <div class="bottom">
        <p><span>suda-morris &copy; 2015 - 2019</span>
            <span>
                
                Power by <a href="http://hexo.io/" target="_blank">Hexo</a> Theme <a href="https://github.com/yscoder/hexo-theme-indigo" target="_blank">indigo</a>
            </span>
        </p>
    </div>
</footer>

    </main>
    <div class="mask" id="mask"></div>
<a href="javascript:;" id="gotop" class="waves-effect waves-circle waves-light"><span class="icon icon-lg icon-chevron-up"></span></a>



<div class="global-share" id="globalShare">
    <ul class="reset share-icons">
      <li>
        <a class="weibo share-sns" target="_blank" href="http://service.weibo.com/share/share.php?url=https://suda-morris.github.io/2015/11/22/verilog/&title=《Verilog Basic》 — suda-morris's Personal Blog&pic=https://suda-morris.github.io/img/avatar.jpg" data-title="微博">
          <i class="icon icon-weibo"></i>
        </a>
      </li>
      <li>
        <a class="weixin share-sns wxFab" href="javascript:;" data-title="微信">
          <i class="icon icon-weixin"></i>
        </a>
      </li>
      <li>
        <a class="qq share-sns" target="_blank" href="http://connect.qq.com/widget/shareqq/index.html?url=https://suda-morris.github.io/2015/11/22/verilog/&title=《Verilog Basic》 — suda-morris's Personal Blog&source=茅小泰的个人博客" data-title=" QQ">
          <i class="icon icon-qq"></i>
        </a>
      </li>
      <li>
        <a class="facebook share-sns" target="_blank" href="https://www.facebook.com/sharer/sharer.php?u=https://suda-morris.github.io/2015/11/22/verilog/" data-title=" Facebook">
          <i class="icon icon-facebook"></i>
        </a>
      </li>
      <li>
        <a class="twitter share-sns" target="_blank" href="https://twitter.com/intent/tweet?text=《Verilog Basic》 — suda-morris's Personal Blog&url=https://suda-morris.github.io/2015/11/22/verilog/&via=https://suda-morris.github.io" data-title=" Twitter">
          <i class="icon icon-twitter"></i>
        </a>
      </li>
      <li>
        <a class="google share-sns" target="_blank" href="https://plus.google.com/share?url=https://suda-morris.github.io/2015/11/22/verilog/" data-title=" Google+">
          <i class="icon icon-google-plus"></i>
        </a>
      </li>
    </ul>
 </div>


<div class="page-modal wx-share" id="wxShare">
    <a class="close" href="javascript:;"><i class="icon icon-close"></i></a>
    <p>扫一扫，分享到微信</p>
    <img src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAMYAAADGCAAAAACs8KCBAAACH0lEQVR42u3ay3HDMAwFwPTftFOAx8oDQCURuTx5bMni6oAhPl9f8Xq9retfr69/v+vTN4sXBgbGYxnJ45MHXCPfP18/Pd8bBgbGOYxP27q+Jrm++gqS52JgYGDk26oGx/zIiIGBgTFn5IE4T1n/IOBiYGA8ipEEyvlR7zqVTYL7glwcAwPjgYw8XP7+51v6GxgYGI9ivIrrvnLbaFcYGBhbM6pF/+qVOazXhMDAwDiH0SuK5QMWyZhF9d5ltT0MDIx/z0iGtPLve4F4QckPAwPjAEYyYHpf4WxyTMTAwDiBcR3s1mKS/8x38jEXx8DA2I6RhNp8DCIvqyX3NpNYDAyM7Rj5DWtbkpOyXfQrBgbGdoxqGtkrsSXbrR5JMTAwTmP0wu7kKJmX+ZLWAgYGxq6MasI5GcjojVk0c3EMDIytGfnhLy+T3d1IwMDA2JuRhLbJAS7BRKfX4AVhYGDsysibiJOEdt74jIYtMDAwNmX0Hjkp1fUOfBESAwPjAEYvIPZeQfXeqJCHgYFxDCMPqb1j36qyHQYGxsmM3jjFpMTWS56jkQsMDIwtGK/iSo6Gq8Ju4R8wMDC2ZuSrl1hWQ/B8IAMDA2NXRjVcVocnCrMeg4YEBgbGCYxeIaw6HpGE7wW5OAYGBsYiQPWff6BiYGBgDNqQefOg10bFwMA4h5E3A/IyfTUdzducGBgYpzHy1LFXOJtvIh8HwcDA2I7xDUVLk2EAuE5WAAAAAElFTkSuQmCC" alt="微信分享二维码">
</div>




    <script src="//cdn.bootcss.com/node-waves/0.7.4/waves.min.js"></script>
<script>
var BLOG = { ROOT: '/', SHARE: true, REWARD: true };


</script>

<script src="//unpkg.com/hexo-theme-material-indigo@latest/js/main.min.js"></script>


<div class="search-panel" id="search-panel">
    <ul class="search-result" id="search-result"></ul>
</div>
<template id="search-tpl">
<li class="item">
    <a href="{path}" class="waves-block waves-effect">
        <div class="title ellipsis" title="{title}">{title}</div>
        <div class="flex-row flex-middle">
            <div class="tags ellipsis">
                {tags}
            </div>
            <time class="flex-col time">{date}</time>
        </div>
    </a>
</li>
</template>

<script src="//unpkg.com/hexo-theme-material-indigo@latest/js/search.min.js" async></script>



<!-- mathjax config similar to math.stackexchange -->

<script type="text/x-mathjax-config">
MathJax.Hub.Config({
    tex2jax: {
        inlineMath: [ ['$','$'], ["\\(","\\)"]  ],
        processEscapes: true,
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
    }
});

MathJax.Hub.Queue(function() {
    var all = MathJax.Hub.getAllJax(), i;
    for(i=0; i < all.length; i += 1) {
        all[i].SourceElement().parentNode.className += ' has-jax';
    }
});
</script>

<script async src="//cdn.bootcss.com/mathjax/2.7.0/MathJax.js?config=TeX-MML-AM_CHTML"></script>




<script async src="//dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>



<script>
(function() {
    var OriginTitile = document.title, titleTime;
    document.addEventListener('visibilitychange', function() {
        if (document.hidden) {
            document.title = '死鬼去哪里了！';
            clearTimeout(titleTime);
        } else {
            document.title = '(つェ⊂)咦!又好了!';
            titleTime = setTimeout(function() {
                document.title = OriginTitile;
            },2000);
        }
    });
})();
</script>



</body>
</html>
