---
permalink: /news/
title: "News"
---
- <em> January 2022.</em> Success in Software Testing (<a href="https://test-comp.sosy-lab.org/2022/">Test-Comp 2022</a>) and Verification (<a href="https://sv-comp.sosy-lab.org/2022/">SV-COMP 2022</a>) competitions!
	- <a href="https://ssvlab.github.io/lucasccordeiro/papers/fase2021.pdf">FuSeBMC</a>, our white-box fuzzer for finding security vulnerabilities in programs, won <em>1st</em> place in the Cover-Error category, the Cover-Branches category, and the Overall category at <a href="https://test-comp.sosy-lab.org/2022/">Test-Comp 2022</a>
	- <a href="https://ssvlab.github.io/lucasccordeiro/papers/ase2018.pdf">ESBMC</a>, our SMT-based model checker for C/C++ programs acheived seventh-place among 40 state-of-the-art software verifiers at <a href="https://sv-comp.sosy-lab.org/2022/">SV-COMP 2022</a> including <em>2nd</em> place in the ReachSafety-Array, ReachSafety-ECA, and ReachSafety-XCSP subcategories.
- <em>December 2021.</em> Simon Park and Rekha Pai have joined the team at the University of Oxford. Simon has a background in programming languages, formal verification, and model checking. Rekha's background is in the verification of embedded systems.
- <em>November 2021.</em> A paper reporting on further work on <a href="https://project-flexos.github.io">FlexOS</a> has been accepted to <a href="https://asplos-conference.org">ASPLOS 2022</a>. A <a href="https://arxiv.org/pdf/2112.06566.pdf">preprint</a> and the <a href="https://github.com/project-flexos/unikraft">code repository</a> for the tool are already available. 
- <em>October 2021.</em> The FMCAD paper on End-to-End Formal Verification of a Capability Hardware Enhanced RISC-V Processor was awarded the runner-up best paper prize. 
- <em>August 2021.</em> Dapeng Gao was awarded <a href="https://community.cadence.com/cadence_blogs_8/b/can/posts/academic-and-entrepreneur-tracks-at-cadencelive-europe-2021">the Cadence Master Thesis Award for best EDA tool</a> for his work on End-to-End Formal Verification of a Capability Hardware Enhanced RISC-V Processor.
- <em>July 2021.</em> Success of <a href="http://www.cs.man.ac.uk/~korovink/iprover/">iProver</a> and <a href="https://vprover.github.io/">Vampire</a> theorem provers in <a href="https://smt-comp.github.io/2021/">SMT-COMP 2021</a> and <a href="http://www.tptp.org/CASC/28/">CASC-28</a> competitions
	- Vampire won <em>1st</em> place in 3 divisions and <em>3rd</em> place in 2 divisions in CASC-28, and <em>1st</em> place in 3 divisions in SMT-COMP 2021.
	- iProver won <em>2nd</em> place in one division and <em>3rd</em> place in 2 divisions in CASC-28, and <em>1st</em> place in one division in SMT-COMP 2021.
- <em>July 2021.</em> Kaled Alshmrany gave an <a href="https://twitter.com/Kaloo14oodi/status/1415658114767015936">interview</a> to SBC Channel on his work on FuSeBMC.
- <em>July 2021.</em> A <a href="https://ora.ox.ac.uk/objects/uuid:7d5d94f7-23f0-46ba-a206-41e59fa7744a">paper</a> titled "End-to-end formal verification of a RISC-V processor extended with capability pointers" is accepted to <a href="https://fmcad.org/FMCAD21/">FMCAD 2021</a>. This case study presents the formal verification of CHERI-Flute, a modified version of Flute that implements CHERI-RISC-V, against the Sail CHERI-RISC-V specification. 
- <em>May 2021.</em> Our <a href="https://www.techrxiv.org/articles/preprint/Towards_a_Hybrid_Approach_to_Protect_Against_Memory_Safety_Vulnerabilities/14680185">technical report</a> titled "Towards a Hybrid Approach to Protect Against Memory Safety Vulnerabilities" has been uploaded to TechRxiv. This report outlines our vision for a hybrid approach to protected against memory safety vulnerabilities, providing initial data and an outline of the challenges and opportunities.
- <em>April 2021.</em> The <a href="https://sigops.org/s/conferences/hotos/2021/papers/hotos21-s05-lefeuvre.pdf">FlexOS</a> paper titled "FlexOS: Making OS Isolation Flexible" is accepted at <a href="https://sigops.org/s/conferences/hotos/2021/">HotOS 2021</a>. This describes a novel, modular OS design whose compatmentalization and protection profile can seamlessly be tailored towards a specific application or use-case at build-time.
- <em>January 2021.</em> Two <a href="/publications">papers</a> accepted to <a href="https://etaps.org/2021/tacas">TACAS 2021</a> and <a href="https://etaps.org/2021/fase">FASE 2021</a>
	- <a  href="https://link.springer.com/chapter/10.1007/978-3-030-72013-1_9">Making Theory Reasoning Simpler</a> extends the Vampire theorem prover with new techniques for reasoning with arithmetic to support software verification.
 	- <a href="https://www.springerprofessional.de/en/fusebmc-a-white-box-fuzzer-for-finding-security-vulnerabilities-/18985518">FuSeBMC: A White-Box Fuzzer for Finding Security Vulnerabilities in C Programs</a> describes a novel white-box fuzzer and its entry into Test-Comp'21
- <em>January 2021.</em> Success in Software Testing (<a href="https://test-comp.sosy-lab.org/2021/">Test-Comp 2021</a>) and Verification (<a href="https://sv-comp.sosy-lab.org/2021/">SV-COMP 2021</a>) competitions! 
	- <a href="https://ssvlab.github.io/lucasccordeiro/papers/fase2021.pdf">FuSeBMC</a>, our white-box fuzzer for finding security vulnerabilities in programs, won <em>1st</em> place in the Cover-Error category and <em>2nd</em> place in the Overall category at <a href="https://test-comp.sosy-lab.org/2021/">Test-Comp 2021</a>. 
	- <a href="https://ssvlab.github.io/lucasccordeiro/papers/cav2018.pdf">JBMC</a>, our verification tool for Java Bytecode, won <em>3rd</em> place in the Java overall category at <a href="https://sv-comp.sosy-lab.org/2021/">SV-COMP 2021</a>. 
	- <a href="https://ssvlab.github.io/lucasccordeiro/papers/ase2018.pdf">ESBMC</a>, our SMT-based model checker for C/C++ programs, won <em>6th</em> place among 25 state-of-the-art software verifiers at <a href="https://sv-comp.sosy-lab.org/2021/">SV-COMP 2021</a>. It won <em>1st</em> place in one sub-category, <em>2nd</em> place in four sub-categories, <em>4th</em> place in the ReachSafety category, <em>5th</em> place in the SoftwareSystems category.
- <em>December 2020.</em> Fedor Shmarov joined the <a href="/team">SCorCH team</a> at the University of Manchester. Fedor has a background in model checking and 
    formal verification of stochastic hybrid systems. 
- <em>November 2020.</em> Ahmed Bhayat joined the <a href="/team">SCorCH team</a> at the University of Manchester. Ahmed is an expert in first-order reasoning and a contributor to the Vampire theorem proving system.
- <em>17th August 2020. </em><a href="https://www.jobs.manchester.ac.uk/displayjob.aspx?jobid=18989">Two Postdoctoral Research Associate positions advertised at the University of Manchester</a>
- <em>16th June 2020. </em><a href="https://www.cs.ox.ac.uk/news/1820-full.html">University of Oxford news item on SCorCH</a>
- <em>11 June 2020. </em><a href="https://www.ukri.org/news/government-invests-10-million-to-help-make-future-technologies-more-secure/">UKRI announce outcome</a>
- <em>11 June 2020. </em> <a href="https://www.itpro.co.uk/security/cyber-security/356010/government-awards-ps10-million-to-cutting-edge-security-by-design">ITPro</a>, <a href="https://www.infosecurity-magazine.com/news/uk-government-fund-develop/">infosecurity</a>, and <a href="https://www.computerweekly.com/news/252484449/Government-to-fund-nine-advanced-security-projects">ComputerWeekly</a> report on the DSbD programme.
- <em>11 June 2020.</em> <a href="https://www.gov.uk/government/news/government-invests-10-million-to-help-make-future-technologies-more-secure">Government announce outcome of Digital Security by Design grant competition</a> 
