








connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/dvbs2_transmitter_top_0/fir_i_out[0]} {system_i/dvbs2_transmitter_top_0/fir_i_out[1]} {system_i/dvbs2_transmitter_top_0/fir_i_out[2]} {system_i/dvbs2_transmitter_top_0/fir_i_out[3]} {system_i/dvbs2_transmitter_top_0/fir_i_out[4]} {system_i/dvbs2_transmitter_top_0/fir_i_out[5]} {system_i/dvbs2_transmitter_top_0/fir_i_out[6]} {system_i/dvbs2_transmitter_top_0/fir_i_out[7]} {system_i/dvbs2_transmitter_top_0/fir_i_out[8]} {system_i/dvbs2_transmitter_top_0/fir_i_out[9]} {system_i/dvbs2_transmitter_top_0/fir_i_out[10]} {system_i/dvbs2_transmitter_top_0/fir_i_out[11]} {system_i/dvbs2_transmitter_top_0/fir_i_out[12]} {system_i/dvbs2_transmitter_top_0/fir_i_out[13]} {system_i/dvbs2_transmitter_top_0/fir_i_out[14]} {system_i/dvbs2_transmitter_top_0/fir_i_out[15]} {system_i/dvbs2_transmitter_top_0/fir_i_out[16]} {system_i/dvbs2_transmitter_top_0/fir_i_out[17]} {system_i/dvbs2_transmitter_top_0/fir_i_out[18]} {system_i/dvbs2_transmitter_top_0/fir_i_out[19]} {system_i/dvbs2_transmitter_top_0/fir_i_out[20]} {system_i/dvbs2_transmitter_top_0/fir_i_out[21]} {system_i/dvbs2_transmitter_top_0/fir_i_out[22]} {system_i/dvbs2_transmitter_top_0/fir_i_out[23]} {system_i/dvbs2_transmitter_top_0/fir_i_out[24]} {system_i/dvbs2_transmitter_top_0/fir_i_out[25]} {system_i/dvbs2_transmitter_top_0/fir_i_out[26]} {system_i/dvbs2_transmitter_top_0/fir_i_out[27]} {system_i/dvbs2_transmitter_top_0/fir_i_out[28]} {system_i/dvbs2_transmitter_top_0/fir_i_out[29]} {system_i/dvbs2_transmitter_top_0/fir_i_out[30]} {system_i/dvbs2_transmitter_top_0/fir_i_out[31]}]]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 31 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/pl_bram_wt_0/ram_addr[1]} {system_i/pl_bram_wt_0/ram_addr[2]} {system_i/pl_bram_wt_0/ram_addr[3]} {system_i/pl_bram_wt_0/ram_addr[4]} {system_i/pl_bram_wt_0/ram_addr[5]} {system_i/pl_bram_wt_0/ram_addr[6]} {system_i/pl_bram_wt_0/ram_addr[7]} {system_i/pl_bram_wt_0/ram_addr[8]} {system_i/pl_bram_wt_0/ram_addr[9]} {system_i/pl_bram_wt_0/ram_addr[10]} {system_i/pl_bram_wt_0/ram_addr[11]} {system_i/pl_bram_wt_0/ram_addr[12]} {system_i/pl_bram_wt_0/ram_addr[13]} {system_i/pl_bram_wt_0/ram_addr[14]} {system_i/pl_bram_wt_0/ram_addr[15]} {system_i/pl_bram_wt_0/ram_addr[16]} {system_i/pl_bram_wt_0/ram_addr[17]} {system_i/pl_bram_wt_0/ram_addr[18]} {system_i/pl_bram_wt_0/ram_addr[19]} {system_i/pl_bram_wt_0/ram_addr[20]} {system_i/pl_bram_wt_0/ram_addr[21]} {system_i/pl_bram_wt_0/ram_addr[22]} {system_i/pl_bram_wt_0/ram_addr[23]} {system_i/pl_bram_wt_0/ram_addr[24]} {system_i/pl_bram_wt_0/ram_addr[25]} {system_i/pl_bram_wt_0/ram_addr[26]} {system_i/pl_bram_wt_0/ram_addr[27]} {system_i/pl_bram_wt_0/ram_addr[28]} {system_i/pl_bram_wt_0/ram_addr[29]} {system_i/pl_bram_wt_0/ram_addr[30]} {system_i/pl_bram_wt_0/ram_addr[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/pl_bram_rd_0/data_out[0]} {system_i/pl_bram_rd_0/data_out[1]} {system_i/pl_bram_rd_0/data_out[2]} {system_i/pl_bram_rd_0/data_out[3]} {system_i/pl_bram_rd_0/data_out[4]} {system_i/pl_bram_rd_0/data_out[5]} {system_i/pl_bram_rd_0/data_out[6]} {system_i/pl_bram_rd_0/data_out[7]} {system_i/pl_bram_rd_0/data_out[8]} {system_i/pl_bram_rd_0/data_out[9]} {system_i/pl_bram_rd_0/data_out[10]} {system_i/pl_bram_rd_0/data_out[11]} {system_i/pl_bram_rd_0/data_out[12]} {system_i/pl_bram_rd_0/data_out[13]} {system_i/pl_bram_rd_0/data_out[14]} {system_i/pl_bram_rd_0/data_out[15]} {system_i/pl_bram_rd_0/data_out[16]} {system_i/pl_bram_rd_0/data_out[17]} {system_i/pl_bram_rd_0/data_out[18]} {system_i/pl_bram_rd_0/data_out[19]} {system_i/pl_bram_rd_0/data_out[20]} {system_i/pl_bram_rd_0/data_out[21]} {system_i/pl_bram_rd_0/data_out[22]} {system_i/pl_bram_rd_0/data_out[23]} {system_i/pl_bram_rd_0/data_out[24]} {system_i/pl_bram_rd_0/data_out[25]} {system_i/pl_bram_rd_0/data_out[26]} {system_i/pl_bram_rd_0/data_out[27]} {system_i/pl_bram_rd_0/data_out[28]} {system_i/pl_bram_rd_0/data_out[29]} {system_i/pl_bram_rd_0/data_out[30]} {system_i/pl_bram_rd_0/data_out[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/pl_bram_wt_0/ram_wr_data[0]} {system_i/pl_bram_wt_0/ram_wr_data[1]} {system_i/pl_bram_wt_0/ram_wr_data[2]} {system_i/pl_bram_wt_0/ram_wr_data[3]} {system_i/pl_bram_wt_0/ram_wr_data[4]} {system_i/pl_bram_wt_0/ram_wr_data[5]} {system_i/pl_bram_wt_0/ram_wr_data[6]} {system_i/pl_bram_wt_0/ram_wr_data[7]} {system_i/pl_bram_wt_0/ram_wr_data[8]} {system_i/pl_bram_wt_0/ram_wr_data[9]} {system_i/pl_bram_wt_0/ram_wr_data[10]} {system_i/pl_bram_wt_0/ram_wr_data[11]} {system_i/pl_bram_wt_0/ram_wr_data[12]} {system_i/pl_bram_wt_0/ram_wr_data[13]} {system_i/pl_bram_wt_0/ram_wr_data[14]} {system_i/pl_bram_wt_0/ram_wr_data[15]} {system_i/pl_bram_wt_0/ram_wr_data[16]} {system_i/pl_bram_wt_0/ram_wr_data[17]} {system_i/pl_bram_wt_0/ram_wr_data[18]} {system_i/pl_bram_wt_0/ram_wr_data[19]} {system_i/pl_bram_wt_0/ram_wr_data[20]} {system_i/pl_bram_wt_0/ram_wr_data[21]} {system_i/pl_bram_wt_0/ram_wr_data[22]} {system_i/pl_bram_wt_0/ram_wr_data[23]} {system_i/pl_bram_wt_0/ram_wr_data[24]} {system_i/pl_bram_wt_0/ram_wr_data[25]} {system_i/pl_bram_wt_0/ram_wr_data[26]} {system_i/pl_bram_wt_0/ram_wr_data[27]} {system_i/pl_bram_wt_0/ram_wr_data[28]} {system_i/pl_bram_wt_0/ram_wr_data[29]} {system_i/pl_bram_wt_0/ram_wr_data[30]} {system_i/pl_bram_wt_0/ram_wr_data[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list system_i/pl_bram_rd_0/enable]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list system_i/pl_bram_wt_0/inst/end_wt0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list system_i/pl_bram_wt_0/inst/end_wt1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list system_i/pl_bram_wt_0/PL_IRQ0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/pos_start_rd]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list system_i/pl_bram_rd_0/rst_dvb]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK1]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_mem_in_b_reg[0]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK}] -to [get_pins system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/final_parity_bit_out_reg/D]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_ram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_mem_in_a_reg[0]/D}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_count2_reg[1]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_count2_reg[2]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_count2_reg[6]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_count2_reg[7]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_count2_reg[7]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[0]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[10]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[11]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[1]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/enable_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[2]/CE}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][0]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[0]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][9]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[9]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[0][11]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address1_reg_reg[11]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][5]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[5]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[2][11]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address3_reg_reg[11]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][1]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[1]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[0][6]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address1_reg_reg[6]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][7]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[7]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][3]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[3]/D}]
set_false_path -from [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/current_addresses_reg[1][3]/C}] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/parity_bit_address2_reg_reg[3]/D}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline15_reg[0]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline15_reg[1]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline15_reg[2]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline8_reg[10]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline8_reg[9]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline15_reg[3]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline16_reg[11]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline16_reg[4]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline16_reg[5]/CE}]
set_false_path -from [get_pins system_i/dvbs2_tx_0/inst/en_fir_reg/C] -to [get_pins {system_i/dvbs2_tx_0/inst/fir_filter_i_inst/delay_pipeline17_reg[11]/CE}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[6]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[7]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[8]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[9]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[10]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[11]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[1]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[2]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[3]/CLR}]
set_false_path -from [get_pins system_i/pl_bram_rd_0/inst/pl_bram_rd_v1_0_S00_AXI_inst/u_bram_rd/rst_dvb_reg_replica_1/C] -to [get_pins {system_i/dvbs2_tx_0/inst/dvbs2_ldpcencoder_inst/FSM_onehot_parity_bit_state_reg[4]/CLR}]

