Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Sun Apr 21 00:55:11 2024
| Host             : P1-06 running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.173        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.074        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |     0.023 |     5824 |       --- |             --- |
|   LUT as Logic |     0.023 |     3498 |     63400 |            5.52 |
|   Register     |    <0.001 |     1709 |    126800 |            1.35 |
|   CARRY4       |    <0.001 |        5 |     15850 |            0.03 |
|   F7/F8 Muxes  |    <0.001 |        7 |     63400 |            0.01 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      122 |       --- |             --- |
| Signals        |     0.029 |     5595 |       --- |             --- |
| Block RAM      |     0.001 |       27 |       135 |           20.00 |
| DSPs           |    <0.001 |        5 |       240 |            2.08 |
| I/O            |     0.019 |       36 |       210 |           17.14 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.173 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.071 |       0.055 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| Wrapper                         |     0.074 |
|   Boid_display_mem              |     0.004 |
|     ram1                        |     0.002 |
|     ram2                        |     0.002 |
|   CPU                           |     0.035 |
|     ALU_inB_mux                 |     0.001 |
|     ALUinA_bypass_mux           |     0.001 |
|       l2_1                      |     0.001 |
|     DX_latch_controls           |     0.002 |
|     DX_latch_controls_ext       |     0.007 |
|       loop1[6].d_flip_flop      |     0.006 |
|     FD_latch_Instruction        |     0.009 |
|       loop1[25].d_flip_flop     |     0.003 |
|       loop1[31].d_flip_flop     |     0.003 |
|     mdForB                      |     0.002 |
|     regWriteDataMux             |     0.004 |
|     ruminatingMultiplierDiv     |     0.001 |
|       morgan_freeman            |     0.001 |
|   RegisterFile                  |     0.012 |
|     joimsie                     |     0.002 |
|     jyimsie                     |     0.003 |
|     loop1[5].one_whole_register |     0.001 |
|     one_whole_register29        |     0.003 |
|   VGAControlModule              |     0.001 |
+---------------------------------+-----------+


