{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525356994616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525356994617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 16:16:34 2018 " "Processing started: Thu May 03 16:16:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525356994617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525356994617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525356994617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525356995250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525356995250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005558 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(45) " "Verilog HDL Expression warning at wave_gen.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(46) " "Verilog HDL Expression warning at wave_gen.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(47) " "Verilog HDL Expression warning at wave_gen.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(48) " "Verilog HDL Expression warning at wave_gen.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(49) " "Verilog HDL Expression warning at wave_gen.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(50) " "Verilog HDL Expression warning at wave_gen.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(51) " "Verilog HDL Expression warning at wave_gen.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(52) " "Verilog HDL Expression warning at wave_gen.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(53) " "Verilog HDL Expression warning at wave_gen.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(54) " "Verilog HDL Expression warning at wave_gen.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(55) " "Verilog HDL Expression warning at wave_gen.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(56) " "Verilog HDL Expression warning at wave_gen.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(57) " "Verilog HDL Expression warning at wave_gen.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(58) " "Verilog HDL Expression warning at wave_gen.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(59) " "Verilog HDL Expression warning at wave_gen.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(60) " "Verilog HDL Expression warning at wave_gen.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(61) " "Verilog HDL Expression warning at wave_gen.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(62) " "Verilog HDL Expression warning at wave_gen.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(63) " "Verilog HDL Expression warning at wave_gen.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(64) " "Verilog HDL Expression warning at wave_gen.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(65) " "Verilog HDL Expression warning at wave_gen.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(66) " "Verilog HDL Expression warning at wave_gen.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(67) " "Verilog HDL Expression warning at wave_gen.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(68) " "Verilog HDL Expression warning at wave_gen.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(69) " "Verilog HDL Expression warning at wave_gen.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(70) " "Verilog HDL Expression warning at wave_gen.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(71) " "Verilog HDL Expression warning at wave_gen.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(72) " "Verilog HDL Expression warning at wave_gen.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(73) " "Verilog HDL Expression warning at wave_gen.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(74) " "Verilog HDL Expression warning at wave_gen.v(74): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(75) " "Verilog HDL Expression warning at wave_gen.v(75): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(82) " "Verilog HDL Expression warning at wave_gen.v(82): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(83) " "Verilog HDL Expression warning at wave_gen.v(83): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(84) " "Verilog HDL Expression warning at wave_gen.v(84): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(85) " "Verilog HDL Expression warning at wave_gen.v(85): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(86) " "Verilog HDL Expression warning at wave_gen.v(86): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(87) " "Verilog HDL Expression warning at wave_gen.v(87): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(88) " "Verilog HDL Expression warning at wave_gen.v(88): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(89) " "Verilog HDL Expression warning at wave_gen.v(89): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(90) " "Verilog HDL Expression warning at wave_gen.v(90): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(91) " "Verilog HDL Expression warning at wave_gen.v(91): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(92) " "Verilog HDL Expression warning at wave_gen.v(92): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(93) " "Verilog HDL Expression warning at wave_gen.v(93): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(94) " "Verilog HDL Expression warning at wave_gen.v(94): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(95) " "Verilog HDL Expression warning at wave_gen.v(95): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(96) " "Verilog HDL Expression warning at wave_gen.v(96): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(97) " "Verilog HDL Expression warning at wave_gen.v(97): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(98) " "Verilog HDL Expression warning at wave_gen.v(98): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(99) " "Verilog HDL Expression warning at wave_gen.v(99): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(100) " "Verilog HDL Expression warning at wave_gen.v(100): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(101) " "Verilog HDL Expression warning at wave_gen.v(101): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(102) " "Verilog HDL Expression warning at wave_gen.v(102): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(103) " "Verilog HDL Expression warning at wave_gen.v(103): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(104) " "Verilog HDL Expression warning at wave_gen.v(104): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(105) " "Verilog HDL Expression warning at wave_gen.v(105): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(106) " "Verilog HDL Expression warning at wave_gen.v(106): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(107) " "Verilog HDL Expression warning at wave_gen.v(107): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(108) " "Verilog HDL Expression warning at wave_gen.v(108): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(109) " "Verilog HDL Expression warning at wave_gen.v(109): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(110) " "Verilog HDL Expression warning at wave_gen.v(110): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(111) " "Verilog HDL Expression warning at wave_gen.v(111): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(112) " "Verilog HDL Expression warning at wave_gen.v(112): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(113) " "Verilog HDL Expression warning at wave_gen.v(113): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Synthesizer " "Elaborating entity \"DE2_115_Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525357005620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115_Synthesizer.v(129) " "Verilog HDL assignment warning at DE2_115_Synthesizer.v(129): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005623 "|DE2_115_Synthesizer"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(26) " "Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(26) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 26 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005624 "|DE2_115_Synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(58) " "Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005642 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(111) " "Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005643 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005674 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005674 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005674 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357006010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""}  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525357006011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altpll_dul2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357006066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357006066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Elaborating entity \"altpll_dul2\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357006067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:ad1 " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357006092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(56) " "Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006099 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 audio_codec.v(83) " "Verilog HDL assignment warning at audio_codec.v(83): truncated value with size 32 to match size of target (9)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006099 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_codec.v(91) " "Verilog HDL assignment warning at audio_codec.v(91): truncated value with size 32 to match size of target (8)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006099 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 audio_codec.v(99) " "Verilog HDL assignment warning at audio_codec.v(99): truncated value with size 32 to match size of target (7)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006100 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(114) " "Verilog HDL assignment warning at audio_codec.v(114): truncated value with size 32 to match size of target (6)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006100 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(129) " "Verilog HDL assignment warning at audio_codec.v(129): truncated value with size 32 to match size of target (4)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006107 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec.v(133) " "Verilog HDL assignment warning at audio_codec.v(133): truncated value with size 32 to match size of target (1)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006107 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s0 wave_gen_sin " "Node instance \"s0\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 173 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s1 wave_gen_sin " "Node instance \"s1\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 178 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s2 wave_gen_sin " "Node instance \"s2\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s2" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 183 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s3 wave_gen_sin " "Node instance \"s3\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s3" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s4 wave_gen_sin " "Node instance \"s4\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s4" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 193 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s5 wave_gen_sin " "Node instance \"s5\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s5" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 198 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s6 wave_gen_sin " "Node instance \"s6\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s6" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 203 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s7 wave_gen_sin " "Node instance \"s7\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s7" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 208 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s8 wave_gen_sin " "Node instance \"s8\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s8" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 213 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s9 wave_gen_sin " "Node instance \"s9\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s9" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 218 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s10 wave_gen_sin " "Node instance \"s10\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s10" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s11 wave_gen_sin " "Node instance \"s11\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s11" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 228 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s12 wave_gen_sin " "Node instance \"s12\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s12" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 233 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s13 wave_gen_sin " "Node instance \"s13\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s13" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 238 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s14 wave_gen_sin " "Node instance \"s14\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s14" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 243 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s15 wave_gen_sin " "Node instance \"s15\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s15" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 248 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s16 wave_gen_sin " "Node instance \"s16\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s16" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 253 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s17 wave_gen_sin " "Node instance \"s17\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s17" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 258 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s18 wave_gen_sin " "Node instance \"s18\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s18" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 263 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s19 wave_gen_sin " "Node instance \"s19\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s19" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 268 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s20 wave_gen_sin " "Node instance \"s20\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s20" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 273 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s21 wave_gen_sin " "Node instance \"s21\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s21" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 278 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s22 wave_gen_sin " "Node instance \"s22\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s22" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 283 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s23 wave_gen_sin " "Node instance \"s23\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s23" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 288 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s24 wave_gen_sin " "Node instance \"s24\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s24" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 293 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s25 wave_gen_sin " "Node instance \"s25\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s25" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 298 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s26 wave_gen_sin " "Node instance \"s26\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s26" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 303 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s27 wave_gen_sin " "Node instance \"s27\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s27" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 308 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s28 wave_gen_sin " "Node instance \"s28\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s28" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 313 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s29 wave_gen_sin " "Node instance \"s29\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s29" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 318 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s30 wave_gen_sin " "Node instance \"s30\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s30" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 323 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s31 wave_gen_sin " "Node instance \"s31\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s31" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 328 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s32 wave_gen_sin " "Node instance \"s32\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s32" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 333 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s33 wave_gen_sin " "Node instance \"s33\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s33" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 338 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s34 wave_gen_sin " "Node instance \"s34\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s34" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 343 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s35 wave_gen_sin " "Node instance \"s35\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s35" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 348 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s36 wave_gen_sin " "Node instance \"s36\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s36" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 353 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s37 wave_gen_sin " "Node instance \"s37\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s37" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 358 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s38 wave_gen_sin " "Node instance \"s38\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s38" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 363 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s39 wave_gen_sin " "Node instance \"s39\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s39" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 368 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s40 wave_gen_sin " "Node instance \"s40\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s40" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 373 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s41 wave_gen_sin " "Node instance \"s41\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s41" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 378 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s42 wave_gen_sin " "Node instance \"s42\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s42" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 383 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s43 wave_gen_sin " "Node instance \"s43\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s43" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 388 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s44 wave_gen_sin " "Node instance \"s44\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s44" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 393 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s45 wave_gen_sin " "Node instance \"s45\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s45" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 398 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s46 wave_gen_sin " "Node instance \"s46\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s46" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 403 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s47 wave_gen_sin " "Node instance \"s47\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s47" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 408 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s48 wave_gen_sin " "Node instance \"s48\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s48" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 413 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s49 wave_gen_sin " "Node instance \"s49\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s49" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 418 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s50 wave_gen_sin " "Node instance \"s50\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s50" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 423 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s51 wave_gen_sin " "Node instance \"s51\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s51" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 428 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s52 wave_gen_sin " "Node instance \"s52\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s52" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 433 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s53 wave_gen_sin " "Node instance \"s53\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s53" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 438 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s54 wave_gen_sin " "Node instance \"s54\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s54" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 443 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s55 wave_gen_sin " "Node instance \"s55\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s55" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 448 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s56 wave_gen_sin " "Node instance \"s56\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s56" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 453 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s57 wave_gen_sin " "Node instance \"s57\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s57" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 458 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s58 wave_gen_sin " "Node instance \"s58\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s58" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 463 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s59 wave_gen_sin " "Node instance \"s59\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s59" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 468 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s60 wave_gen_sin " "Node instance \"s60\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s60" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 473 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s61 wave_gen_sin " "Node instance \"s61\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s61" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 478 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s62 wave_gen_sin " "Node instance \"s62\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s62" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 483 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s63 wave_gen_sin " "Node instance \"s63\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s63" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 488 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s64 wave_gen_sin " "Node instance \"s64\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s64" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 493 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s65 wave_gen_sin " "Node instance \"s65\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s65" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 498 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s66 wave_gen_sin " "Node instance \"s66\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s66" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 503 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s67 wave_gen_sin " "Node instance \"s67\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s67" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 508 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s68 wave_gen_sin " "Node instance \"s68\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s68" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 513 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s69 wave_gen_sin " "Node instance \"s69\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s69" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 518 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s70 wave_gen_sin " "Node instance \"s70\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s70" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 523 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s71 wave_gen_sin " "Node instance \"s71\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s71" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 528 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s72 wave_gen_sin " "Node instance \"s72\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s72" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 533 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s73 wave_gen_sin " "Node instance \"s73\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s73" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 538 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s74 wave_gen_sin " "Node instance \"s74\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s74" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 543 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s75 wave_gen_sin " "Node instance \"s75\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s75" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 548 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s76 wave_gen_sin " "Node instance \"s76\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s76" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 553 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s77 wave_gen_sin " "Node instance \"s77\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s77" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 558 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s78 wave_gen_sin " "Node instance \"s78\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s78" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 563 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s79 wave_gen_sin " "Node instance \"s79\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s79" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 568 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s80 wave_gen_sin " "Node instance \"s80\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s80" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 573 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s81 wave_gen_sin " "Node instance \"s81\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s81" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 578 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s82 wave_gen_sin " "Node instance \"s82\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s82" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 583 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s83 wave_gen_sin " "Node instance \"s83\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s83" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 588 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s84 wave_gen_sin " "Node instance \"s84\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s84" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 593 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s85 wave_gen_sin " "Node instance \"s85\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s85" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 598 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s86 wave_gen_sin " "Node instance \"s86\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s86" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 603 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007404 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s87 wave_gen_sin " "Node instance \"s87\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s87" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 608 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 88 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 88 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525357007613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 03 16:16:47 2018 " "Processing ended: Thu May 03 16:16:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525357007613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525357007613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525357007613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357007613 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 90 s 78 s " "Quartus Prime Full Compilation was unsuccessful. 90 errors, 78 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357008273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525356994616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525356994617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 16:16:34 2018 " "Processing started: Thu May 03 16:16:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525356994617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525356994617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Synthesizer -c DE2_115_Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525356994617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525356995250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525356995250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_synthesizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_synthesizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_Synthesizer " "Found entity 1: DE2_115_Synthesizer" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005558 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(45) " "Verilog HDL Expression warning at wave_gen.v(45): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(46) " "Verilog HDL Expression warning at wave_gen.v(46): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(47) " "Verilog HDL Expression warning at wave_gen.v(47): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(48) " "Verilog HDL Expression warning at wave_gen.v(48): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(49) " "Verilog HDL Expression warning at wave_gen.v(49): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(50) " "Verilog HDL Expression warning at wave_gen.v(50): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(51) " "Verilog HDL Expression warning at wave_gen.v(51): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(52) " "Verilog HDL Expression warning at wave_gen.v(52): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(53) " "Verilog HDL Expression warning at wave_gen.v(53): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(54) " "Verilog HDL Expression warning at wave_gen.v(54): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(55) " "Verilog HDL Expression warning at wave_gen.v(55): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(56) " "Verilog HDL Expression warning at wave_gen.v(56): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(57) " "Verilog HDL Expression warning at wave_gen.v(57): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(58) " "Verilog HDL Expression warning at wave_gen.v(58): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(59) " "Verilog HDL Expression warning at wave_gen.v(59): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(60) " "Verilog HDL Expression warning at wave_gen.v(60): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(61) " "Verilog HDL Expression warning at wave_gen.v(61): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(62) " "Verilog HDL Expression warning at wave_gen.v(62): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(63) " "Verilog HDL Expression warning at wave_gen.v(63): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(64) " "Verilog HDL Expression warning at wave_gen.v(64): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(65) " "Verilog HDL Expression warning at wave_gen.v(65): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 65 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(66) " "Verilog HDL Expression warning at wave_gen.v(66): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 66 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(67) " "Verilog HDL Expression warning at wave_gen.v(67): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 67 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(68) " "Verilog HDL Expression warning at wave_gen.v(68): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005563 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(69) " "Verilog HDL Expression warning at wave_gen.v(69): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 69 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(70) " "Verilog HDL Expression warning at wave_gen.v(70): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 70 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(71) " "Verilog HDL Expression warning at wave_gen.v(71): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(72) " "Verilog HDL Expression warning at wave_gen.v(72): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(73) " "Verilog HDL Expression warning at wave_gen.v(73): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(74) " "Verilog HDL Expression warning at wave_gen.v(74): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(75) " "Verilog HDL Expression warning at wave_gen.v(75): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(82) " "Verilog HDL Expression warning at wave_gen.v(82): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(83) " "Verilog HDL Expression warning at wave_gen.v(83): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(84) " "Verilog HDL Expression warning at wave_gen.v(84): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(85) " "Verilog HDL Expression warning at wave_gen.v(85): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(86) " "Verilog HDL Expression warning at wave_gen.v(86): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(87) " "Verilog HDL Expression warning at wave_gen.v(87): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(88) " "Verilog HDL Expression warning at wave_gen.v(88): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(89) " "Verilog HDL Expression warning at wave_gen.v(89): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(90) " "Verilog HDL Expression warning at wave_gen.v(90): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(91) " "Verilog HDL Expression warning at wave_gen.v(91): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(92) " "Verilog HDL Expression warning at wave_gen.v(92): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(93) " "Verilog HDL Expression warning at wave_gen.v(93): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(94) " "Verilog HDL Expression warning at wave_gen.v(94): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(95) " "Verilog HDL Expression warning at wave_gen.v(95): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(96) " "Verilog HDL Expression warning at wave_gen.v(96): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(97) " "Verilog HDL Expression warning at wave_gen.v(97): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(98) " "Verilog HDL Expression warning at wave_gen.v(98): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(99) " "Verilog HDL Expression warning at wave_gen.v(99): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(100) " "Verilog HDL Expression warning at wave_gen.v(100): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(101) " "Verilog HDL Expression warning at wave_gen.v(101): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(102) " "Verilog HDL Expression warning at wave_gen.v(102): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(103) " "Verilog HDL Expression warning at wave_gen.v(103): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(104) " "Verilog HDL Expression warning at wave_gen.v(104): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(105) " "Verilog HDL Expression warning at wave_gen.v(105): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(106) " "Verilog HDL Expression warning at wave_gen.v(106): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(107) " "Verilog HDL Expression warning at wave_gen.v(107): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(108) " "Verilog HDL Expression warning at wave_gen.v(108): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(109) " "Verilog HDL Expression warning at wave_gen.v(109): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(110) " "Verilog HDL Expression warning at wave_gen.v(110): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(111) " "Verilog HDL Expression warning at wave_gen.v(111): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(112) " "Verilog HDL Expression warning at wave_gen.v(112): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 wave_gen.v(113) " "Verilog HDL Expression warning at wave_gen.v(113): truncated literal to match 16 bits" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1525357005565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/wave_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file v/wave_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen " "Found entity 1: wave_gen" {  } { { "v/wave_gen.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/wave_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357005566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357005566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_Synthesizer " "Elaborating entity \"DE2_115_Synthesizer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525357005620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE2_115_Synthesizer.v(129) " "Verilog HDL assignment warning at DE2_115_Synthesizer.v(129): truncated value with size 32 to match size of target (1)" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005623 "|DE2_115_Synthesizer"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_115_Synthesizer.v(26) " "Bidirectional port \"AUD_DACLRCK\" at DE2_115_Synthesizer.v(26) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_115_Synthesizer.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 26 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005624 "|DE2_115_Synthesizer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u7\"" {  } { { "DE2_115_Synthesizer.v" "u7" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(58) " "Verilog HDL assignment warning at I2C_AV_Config.v(58): truncated value with size 32 to match size of target (16)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005642 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(111) " "Verilog HDL assignment warning at I2C_AV_Config.v(111): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_AV_Config.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005643 "|DE2_115_Synthesizer|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "v/I2C_AV_Config.v" "u0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_AV_Config.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005674 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005674 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "v/I2C_Controller.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357005674 "|DE2_115_Synthesizer|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:u1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:u1\"" {  } { { "DE2_115_Synthesizer.v" "u1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357005755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:u1\|altpll:altpll_component\"" {  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357006010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525357006011 ""}  } { { "v/VGA_Audio_PLL.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525357006011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dul2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dul2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dul2 " "Found entity 1: altpll_dul2" {  } { { "db/altpll_dul2.tdf" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/db/altpll_dul2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525357006066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357006066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dul2 VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated " "Elaborating entity \"altpll_dul2\" for hierarchy \"VGA_Audio_PLL:u1\|altpll:altpll_component\|altpll_dul2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357006067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:ad1 " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:ad1\"" {  } { { "DE2_115_Synthesizer.v" "ad1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/DE2_115_Synthesizer.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525357006092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(56) " "Verilog HDL assignment warning at audio_codec.v(56): truncated value with size 32 to match size of target (4)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006099 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 audio_codec.v(83) " "Verilog HDL assignment warning at audio_codec.v(83): truncated value with size 32 to match size of target (9)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006099 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 audio_codec.v(91) " "Verilog HDL assignment warning at audio_codec.v(91): truncated value with size 32 to match size of target (8)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006099 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 audio_codec.v(99) " "Verilog HDL assignment warning at audio_codec.v(99): truncated value with size 32 to match size of target (7)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006100 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 audio_codec.v(114) " "Verilog HDL assignment warning at audio_codec.v(114): truncated value with size 32 to match size of target (6)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006100 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 audio_codec.v(129) " "Verilog HDL assignment warning at audio_codec.v(129): truncated value with size 32 to match size of target (4)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006107 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 audio_codec.v(133) " "Verilog HDL assignment warning at audio_codec.v(133): truncated value with size 32 to match size of target (1)" {  } { { "v/audio_codec.v" "" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525357006107 "|DE2_115_Synthesizer|audio_codec:ad1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s0 wave_gen_sin " "Node instance \"s0\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s0" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 173 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s1 wave_gen_sin " "Node instance \"s1\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s1" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 178 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s2 wave_gen_sin " "Node instance \"s2\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s2" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 183 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s3 wave_gen_sin " "Node instance \"s3\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s3" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 188 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s4 wave_gen_sin " "Node instance \"s4\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s4" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 193 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s5 wave_gen_sin " "Node instance \"s5\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s5" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 198 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007399 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s6 wave_gen_sin " "Node instance \"s6\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s6" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 203 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s7 wave_gen_sin " "Node instance \"s7\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s7" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 208 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s8 wave_gen_sin " "Node instance \"s8\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s8" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 213 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s9 wave_gen_sin " "Node instance \"s9\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s9" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 218 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s10 wave_gen_sin " "Node instance \"s10\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s10" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 223 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s11 wave_gen_sin " "Node instance \"s11\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s11" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 228 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s12 wave_gen_sin " "Node instance \"s12\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s12" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 233 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s13 wave_gen_sin " "Node instance \"s13\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s13" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 238 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s14 wave_gen_sin " "Node instance \"s14\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s14" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 243 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s15 wave_gen_sin " "Node instance \"s15\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s15" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 248 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s16 wave_gen_sin " "Node instance \"s16\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s16" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 253 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s17 wave_gen_sin " "Node instance \"s17\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s17" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 258 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s18 wave_gen_sin " "Node instance \"s18\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s18" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 263 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s19 wave_gen_sin " "Node instance \"s19\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s19" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 268 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s20 wave_gen_sin " "Node instance \"s20\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s20" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 273 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s21 wave_gen_sin " "Node instance \"s21\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s21" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 278 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s22 wave_gen_sin " "Node instance \"s22\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s22" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 283 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007400 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s23 wave_gen_sin " "Node instance \"s23\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s23" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 288 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s24 wave_gen_sin " "Node instance \"s24\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s24" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 293 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s25 wave_gen_sin " "Node instance \"s25\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s25" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 298 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s26 wave_gen_sin " "Node instance \"s26\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s26" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 303 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s27 wave_gen_sin " "Node instance \"s27\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s27" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 308 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s28 wave_gen_sin " "Node instance \"s28\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s28" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 313 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s29 wave_gen_sin " "Node instance \"s29\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s29" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 318 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s30 wave_gen_sin " "Node instance \"s30\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s30" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 323 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s31 wave_gen_sin " "Node instance \"s31\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s31" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 328 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s32 wave_gen_sin " "Node instance \"s32\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s32" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 333 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s33 wave_gen_sin " "Node instance \"s33\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s33" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 338 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s34 wave_gen_sin " "Node instance \"s34\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s34" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 343 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s35 wave_gen_sin " "Node instance \"s35\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s35" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 348 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s36 wave_gen_sin " "Node instance \"s36\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s36" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 353 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s37 wave_gen_sin " "Node instance \"s37\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s37" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 358 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s38 wave_gen_sin " "Node instance \"s38\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s38" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 363 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s39 wave_gen_sin " "Node instance \"s39\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s39" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 368 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s40 wave_gen_sin " "Node instance \"s40\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s40" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 373 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s41 wave_gen_sin " "Node instance \"s41\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s41" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 378 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s42 wave_gen_sin " "Node instance \"s42\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s42" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 383 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s43 wave_gen_sin " "Node instance \"s43\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s43" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 388 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s44 wave_gen_sin " "Node instance \"s44\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s44" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 393 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s45 wave_gen_sin " "Node instance \"s45\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s45" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 398 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s46 wave_gen_sin " "Node instance \"s46\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s46" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 403 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s47 wave_gen_sin " "Node instance \"s47\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s47" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 408 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s48 wave_gen_sin " "Node instance \"s48\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s48" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 413 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s49 wave_gen_sin " "Node instance \"s49\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s49" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 418 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007401 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s50 wave_gen_sin " "Node instance \"s50\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s50" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 423 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s51 wave_gen_sin " "Node instance \"s51\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s51" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 428 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s52 wave_gen_sin " "Node instance \"s52\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s52" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 433 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s53 wave_gen_sin " "Node instance \"s53\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s53" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 438 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s54 wave_gen_sin " "Node instance \"s54\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s54" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 443 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s55 wave_gen_sin " "Node instance \"s55\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s55" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 448 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s56 wave_gen_sin " "Node instance \"s56\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s56" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 453 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s57 wave_gen_sin " "Node instance \"s57\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s57" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 458 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s58 wave_gen_sin " "Node instance \"s58\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s58" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 463 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s59 wave_gen_sin " "Node instance \"s59\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s59" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 468 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007402 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s60 wave_gen_sin " "Node instance \"s60\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s60" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 473 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s61 wave_gen_sin " "Node instance \"s61\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s61" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 478 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s62 wave_gen_sin " "Node instance \"s62\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s62" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 483 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s63 wave_gen_sin " "Node instance \"s63\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s63" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 488 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s64 wave_gen_sin " "Node instance \"s64\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s64" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 493 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s65 wave_gen_sin " "Node instance \"s65\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s65" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 498 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s66 wave_gen_sin " "Node instance \"s66\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s66" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 503 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s67 wave_gen_sin " "Node instance \"s67\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s67" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 508 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s68 wave_gen_sin " "Node instance \"s68\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s68" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 513 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s69 wave_gen_sin " "Node instance \"s69\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s69" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 518 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s70 wave_gen_sin " "Node instance \"s70\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s70" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 523 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s71 wave_gen_sin " "Node instance \"s71\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s71" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 528 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s72 wave_gen_sin " "Node instance \"s72\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s72" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 533 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s73 wave_gen_sin " "Node instance \"s73\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s73" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 538 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s74 wave_gen_sin " "Node instance \"s74\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s74" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 543 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s75 wave_gen_sin " "Node instance \"s75\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s75" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 548 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s76 wave_gen_sin " "Node instance \"s76\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s76" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 553 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s77 wave_gen_sin " "Node instance \"s77\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s77" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 558 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s78 wave_gen_sin " "Node instance \"s78\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s78" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 563 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s79 wave_gen_sin " "Node instance \"s79\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s79" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 568 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s80 wave_gen_sin " "Node instance \"s80\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s80" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 573 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s81 wave_gen_sin " "Node instance \"s81\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s81" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 578 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s82 wave_gen_sin " "Node instance \"s82\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s82" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 583 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s83 wave_gen_sin " "Node instance \"s83\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s83" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 588 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s84 wave_gen_sin " "Node instance \"s84\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s84" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 593 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s85 wave_gen_sin " "Node instance \"s85\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s85" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 598 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007403 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s86 wave_gen_sin " "Node instance \"s86\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s86" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 603 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007404 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s87 wave_gen_sin " "Node instance \"s87\" instantiates undefined entity \"wave_gen_sin\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "v/audio_codec.v" "s87" { Text "C:/Users/stens/Documents/NTNU/FPGA-Synthesizer/v/audio_codec.v" 608 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1525357007404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 88 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 88 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525357007613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 03 16:16:47 2018 " "Processing ended: Thu May 03 16:16:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525357007613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525357007613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525357007613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525357007613 ""}
