{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558058363145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558058363161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 08:59:23 2019 " "Processing started: Fri May 17 08:59:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558058363161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058363161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ass1 -c ass1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058363161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558058363547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558058363547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/ass1/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sequence_detector_moore_fsm_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sequence_detector_moore_fsm_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Sequence_Detector_Moore_FSM_Verilog " "Found entity 1: tb_Sequence_Detector_Moore_FSM_Verilog" {  } { { "tb_Sequence_Detector_Moore_FSM_Verilog.v" "" { Text "D:/ass1/tb_Sequence_Detector_Moore_FSM_Verilog.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srpiso.v 1 1 " "Found 1 design units, including 1 entities, in source file srpiso.v" { { "Info" "ISGN_ENTITY_NAME" "1 srPISO " "Found entity 1: srPISO" {  } { { "srPISO.v" "" { Text "D:/ass1/srPISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregproto.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregproto.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregproto " "Found entity 1: shiftregproto" {  } { { "shiftregproto.v" "" { Text "D:/ass1/shiftregproto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregpiso.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregpiso.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegPISO " "Found entity 1: shiftRegPISO" {  } { { "shiftRegPISO.v" "" { Text "D:/ass1/shiftRegPISO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftled.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftled.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLED " "Found entity 1: shiftLED" {  } { { "shiftLED.v" "" { Text "D:/ass1/shiftLED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/ass1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequence_detector_moore_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sequence_detector_moore_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sequence_Detector_MOORE_Verilog " "Found entity 1: Sequence_Detector_MOORE_Verilog" {  } { { "Sequence_Detector_MOORE_Verilog.v" "" { Text "D:/ass1/Sequence_Detector_MOORE_Verilog.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpipo.v 1 1 " "Found 1 design units, including 1 entities, in source file regpipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 regPIPO " "Found entity 1: regPIPO" {  } { { "regPIPO.v" "" { Text "D:/ass1/regPIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quads1.v 1 1 " "Found 1 design units, including 1 entities, in source file quads1.v" { { "Info" "ISGN_ENTITY_NAME" "1 quads1 " "Found entity 1: quads1" {  } { { "quads1.v" "" { Text "D:/ass1/quads1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso1.v 1 1 " "Found 1 design units, including 1 entities, in source file piso1.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso1 " "Found entity 1: piso1" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onefrom16.v 1 1 " "Found 1 design units, including 1 entities, in source file onefrom16.v" { { "Info" "ISGN_ENTITY_NAME" "1 onefrom16 " "Found entity 1: onefrom16" {  } { { "onefrom16.v" "" { Text "D:/ass1/onefrom16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1111.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1111.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1111 " "Found entity 1: moore1111" {  } { { "moore1111.v" "" { Text "D:/ass1/moore1111.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1110.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1110.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1110 " "Found entity 1: moore1110" {  } { { "moore1110.v" "" { Text "D:/ass1/moore1110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1101.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1101.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1101 " "Found entity 1: moore1101" {  } { { "moore1101.v" "" { Text "D:/ass1/moore1101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1100.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1100.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1100 " "Found entity 1: moore1100" {  } { { "moore1100.v" "" { Text "D:/ass1/moore1100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1011.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1011.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1011 " "Found entity 1: moore1011" {  } { { "moore1011.v" "" { Text "D:/ass1/moore1011.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1010.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1010.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1010 " "Found entity 1: moore1010" {  } { { "moore1010.v" "" { Text "D:/ass1/moore1010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1001.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1001.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1001 " "Found entity 1: moore1001" {  } { { "moore1001.v" "" { Text "D:/ass1/moore1001.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore1000.v 1 1 " "Found 1 design units, including 1 entities, in source file moore1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore1000 " "Found entity 1: moore1000" {  } { { "moore1000.v" "" { Text "D:/ass1/moore1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0111.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0111.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0111 " "Found entity 1: moore0111" {  } { { "moore0111.v" "" { Text "D:/ass1/moore0111.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0110.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0110.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0110 " "Found entity 1: moore0110" {  } { { "moore0110.v" "" { Text "D:/ass1/moore0110.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0101.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0101.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0101 " "Found entity 1: moore0101" {  } { { "moore0101.v" "" { Text "D:/ass1/moore0101.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0100.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0100.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0100 " "Found entity 1: moore0100" {  } { { "moore0100.v" "" { Text "D:/ass1/moore0100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0011.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0011.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0011 " "Found entity 1: moore0011" {  } { { "moore0011.v" "" { Text "D:/ass1/moore0011.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0010.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0010.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0010 " "Found entity 1: moore0010" {  } { { "moore0010.v" "" { Text "D:/ass1/moore0010.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0001.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0001.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0001 " "Found entity 1: moore0001" {  } { { "moore0001.v" "" { Text "D:/ass1/moore0001.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore0000.v 1 1 " "Found 1 design units, including 1 entities, in source file moore0000.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore0000 " "Found entity 1: moore0000" {  } { { "moore0000.v" "" { Text "D:/ass1/moore0000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore.v 1 1 " "Found 1 design units, including 1 entities, in source file moore.v" { { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.v" "" { Text "D:/ass1/moore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 mainProject.v(23) " "Verilog HDL Declaration information at mainProject.v(23): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558058373572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainproject.v 1 1 " "Found 1 design units, including 1 entities, in source file mainproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainProject " "Found entity 1: mainProject" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift2.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDshift2 " "Found entity 1: LEDshift2" {  } { { "LEDshift2.v" "" { Text "D:/ass1/LEDshift2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift1.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDshift1 " "Found entity 1: LEDshift1" {  } { { "LEDshift1.v" "" { Text "D:/ass1/LEDshift1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDshift.v(14) " "Verilog HDL information at LEDshift.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558058373576 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "LEDshift.v(55) " "Verilog HDL syntax warning at LEDshift.v(55): extra block comment delimiter characters /* within block comment" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 55 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1558058373576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledshift.v 1 1 " "Found 1 design units, including 1 entities, in source file ledshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDshift " "Found entity 1: LEDshift" {  } { { "LEDshift.v" "" { Text "D:/ass1/LEDshift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyled.v 1 1 " "Found 1 design units, including 1 entities, in source file keyled.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyled " "Found entity 1: keyled" {  } { { "keyled.v" "" { Text "D:/ass1/keyled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373587 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "DFF " "Entity \"DFF\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "DFF.v" "" { Text "D:/ass1/DFF.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1558058373590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 1 1 " "Found 1 design units, including 1 entities, in source file dff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay1.v 1 1 " "Found 1 design units, including 1 entities, in source file delay1.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay1 " "Found entity 1: delay1" {  } { { "delay1.v" "" { Text "D:/ass1/delay1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/ass1/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7447.v 1 1 " "Found 1 design units, including 1 entities, in source file decode7447.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode7447 " "Found entity 1: decode7447" {  } { { "decode7447.v" "" { Text "D:/ass1/decode7447.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "D:/ass1/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpgen.v 1 1 " "Found 1 design units, including 1 entities, in source file cpgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpgen " "Found entity 1: cpgen" {  } { { "cpgen.v" "" { Text "D:/ass1/cpgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter1 " "Found entity 1: counter1" {  } { { "counter1.v" "" { Text "D:/ass1/counter1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373605 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(9) " "Verilog HDL information at counter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558058373607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/ass1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd7b.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd7b.v" { { "Info" "ISGN_ENTITY_NAME" "1 bintoBCD7b " "Found entity 1: bintoBCD7b" {  } { { "bintoBCD7b.v" "" { Text "D:/ass1/bintoBCD7b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558058373609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p piso1.v(6) " "Verilog HDL Implicit Net warning at piso1.v(6): created implicit net for \"p\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sl piso1.v(6) " "Verilog HDL Implicit Net warning at piso1.v(6): created implicit net for \"sl\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n piso1.v(7) " "Verilog HDL Implicit Net warning at piso1.v(7): created implicit net for \"n\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r piso1.v(8) " "Verilog HDL Implicit Net warning at piso1.v(8): created implicit net for \"r\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s piso1.v(9) " "Verilog HDL Implicit Net warning at piso1.v(9): created implicit net for \"s\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t piso1.v(10) " "Verilog HDL Implicit Net warning at piso1.v(10): created implicit net for \"t\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u piso1.v(11) " "Verilog HDL Implicit Net warning at piso1.v(11): created implicit net for \"u\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v piso1.v(12) " "Verilog HDL Implicit Net warning at piso1.v(12): created implicit net for \"v\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w piso1.v(13) " "Verilog HDL Implicit Net warning at piso1.v(13): created implicit net for \"w\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y piso1.v(14) " "Verilog HDL Implicit Net warning at piso1.v(14): created implicit net for \"y\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "z piso1.v(15) " "Verilog HDL Implicit Net warning at piso1.v(15): created implicit net for \"z\"" {  } { { "piso1.v" "" { Text "D:/ass1/piso1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_out cpgen.v(9) " "Verilog HDL Implicit Net warning at cpgen.v(9): created implicit net for \"clock_out\"" {  } { { "cpgen.v" "" { Text "D:/ass1/cpgen.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test.v(12) " "Verilog HDL Instantiation warning at test.v(12): instance has no name" {  } { { "test.v" "" { Text "D:/ass1/test.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373609 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(26) " "Verilog HDL Instantiation warning at mainProject.v(26): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373610 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(28) " "Verilog HDL Instantiation warning at mainProject.v(28): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373610 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(46) " "Verilog HDL Instantiation warning at mainProject.v(46): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(47) " "Verilog HDL Instantiation warning at mainProject.v(47): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(48) " "Verilog HDL Instantiation warning at mainProject.v(48): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373612 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mainProject.v(49) " "Verilog HDL Instantiation warning at mainProject.v(49): instance has no name" {  } { { "mainProject.v" "" { Text "D:/ass1/mainProject.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1558058373612 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk1 LEDshift2.v(7) " "Verilog HDL error at LEDshift2.v(7): object \"clk1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "LEDshift2.v" "" { Text "D:/ass1/LEDshift2.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1558058373612 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ass1/output_files/ass1.map.smsg " "Generated suppressed messages file D:/ass1/output_files/ass1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373638 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558058373739 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 17 08:59:33 2019 " "Processing ended: Fri May 17 08:59:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558058373739 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558058373739 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558058373739 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058373739 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 22 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 22 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558058374490 ""}
