\doxysection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ TIM2}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})
\item 
\#define \textbf{ TIM3}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})
\item 
\#define \textbf{ TIM4}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})
\item 
\#define \textbf{ TIM5}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})
\item 
\#define \textbf{ RTC}~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})
\item 
\#define \textbf{ WWDG}~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})
\item 
\#define \textbf{ IWDG}~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S2ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})
\item 
\#define \textbf{ SPI2}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})
\item 
\#define \textbf{ SPI3}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+S3ext}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})
\item 
\#define \textbf{ USART2}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C1}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C2}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})
\item 
\#define \textbf{ I2\+C3}~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})
\item 
\#define \textbf{ PWR}~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})
\item 
\#define \textbf{ TIM1}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})
\item 
\#define \textbf{ USART1}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})
\item 
\#define \textbf{ USART6}~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1}~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})
\item 
\#define \textbf{ ADC1\+\_\+\+COMMON}~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE})
\item 
\#define \textbf{ ADC}~\textbf{ ADC1\+\_\+\+COMMON}
\item 
\#define \textbf{ SDIO}~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})
\item 
\#define \textbf{ SPI1}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})
\item 
\#define \textbf{ SPI4}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI4\+\_\+\+BASE})
\item 
\#define \textbf{ SYSCFG}~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})
\item 
\#define \textbf{ EXTI}~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})
\item 
\#define \textbf{ TIM9}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})
\item 
\#define \textbf{ TIM10}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})
\item 
\#define \textbf{ TIM11}~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})
\item 
\#define \textbf{ SPI5}~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI5\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOA}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOB}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOC}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOD}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOE}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})
\item 
\#define \textbf{ GPIOH}~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})
\item 
\#define \textbf{ CRC}~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})
\item 
\#define \textbf{ RCC}~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})
\item 
\#define \textbf{ FLASH}~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA1\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2}~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream0}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream1}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream2}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream3}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream4}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream5}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream6}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})
\item 
\#define \textbf{ DMA2\+\_\+\+Stream7}~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})
\item 
\#define \textbf{ DBGMCU}~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})
\item 
\#define \textbf{ USB\+\_\+\+OTG\+\_\+\+FS}~((\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC}
{\footnotesize\ttfamily \#define ADC~\textbf{ ADC1\+\_\+\+COMMON}}

\mbox{\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC1}
{\footnotesize\ttfamily \#define ADC1~((\textbf{ ADC\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gaf1919c64fc774aab31190346fd5457e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1\_COMMON@{ADC1\_COMMON}}
\index{ADC1\_COMMON@{ADC1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{ADC1\_COMMON}
{\footnotesize\ttfamily \#define ADC1\+\_\+\+COMMON~((\textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def} $\ast$) \textbf{ ADC1\+\_\+\+COMMON\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{CRC}
{\footnotesize\ttfamily \#define CRC~((\textbf{ CRC\+\_\+\+Type\+Def} $\ast$) \textbf{ CRC\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DBGMCU}
{\footnotesize\ttfamily \#define DBGMCU~((\textbf{ DBGMCU\+\_\+\+Type\+Def} $\ast$) \textbf{ DBGMCU\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1}
{\footnotesize\ttfamily \#define DMA1~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream0}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream0~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream0\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream1}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream1~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream2}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream2~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream3}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream3~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream3\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream4}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream4~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream4\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream5}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream5~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream5\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream6}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream6~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream6\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA1\_Stream7}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream7~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA1\+\_\+\+Stream7\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2}
{\footnotesize\ttfamily \#define DMA2~((\textbf{ DMA\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream0}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream0~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream0\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream1}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream1~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream2}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream2~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream3}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream3~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream3\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream4}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream4~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream4\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream5}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream5~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream5\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream6}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream6~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream6\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{DMA2\_Stream7}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7~((\textbf{ DMA\+\_\+\+Stream\+\_\+\+Type\+Def} $\ast$) \textbf{ DMA2\+\_\+\+Stream7\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{EXTI}
{\footnotesize\ttfamily \#define EXTI~((\textbf{ EXTI\+\_\+\+Type\+Def} $\ast$) \textbf{ EXTI\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{FLASH}
{\footnotesize\ttfamily \#define FLASH~((\textbf{ FLASH\+\_\+\+Type\+Def} $\ast$) \textbf{ FLASH\+\_\+\+R\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOA}
{\footnotesize\ttfamily \#define GPIOA~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOA\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOB}
{\footnotesize\ttfamily \#define GPIOB~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOB\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOC}
{\footnotesize\ttfamily \#define GPIOC~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOC\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOD}
{\footnotesize\ttfamily \#define GPIOD~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOD\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOE}
{\footnotesize\ttfamily \#define GPIOE~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOE\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{GPIOH}
{\footnotesize\ttfamily \#define GPIOH~((\textbf{ GPIO\+\_\+\+Type\+Def} $\ast$) \textbf{ GPIOH\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C1}
{\footnotesize\ttfamily \#define I2\+C1~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C2}
{\footnotesize\ttfamily \#define I2\+C2~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2C3}
{\footnotesize\ttfamily \#define I2\+C3~((\textbf{ I2\+C\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+C3\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2S2ext}
{\footnotesize\ttfamily \#define I2\+S2ext~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S2ext\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{I2S3ext}
{\footnotesize\ttfamily \#define I2\+S3ext~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ I2\+S3ext\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{IWDG}
{\footnotesize\ttfamily \#define IWDG~((\textbf{ IWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ IWDG\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{PWR}
{\footnotesize\ttfamily \#define PWR~((\textbf{ PWR\+\_\+\+Type\+Def} $\ast$) \textbf{ PWR\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{RCC}
{\footnotesize\ttfamily \#define RCC~((\textbf{ RCC\+\_\+\+Type\+Def} $\ast$) \textbf{ RCC\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{RTC}
{\footnotesize\ttfamily \#define RTC~((\textbf{ RTC\+\_\+\+Type\+Def} $\ast$) \textbf{ RTC\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SDIO}
{\footnotesize\ttfamily \#define SDIO~((\textbf{ SDIO\+\_\+\+Type\+Def} $\ast$) \textbf{ SDIO\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI1}
{\footnotesize\ttfamily \#define SPI1~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI2}
{\footnotesize\ttfamily \#define SPI2~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI3}
{\footnotesize\ttfamily \#define SPI3~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI3\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI4}
{\footnotesize\ttfamily \#define SPI4~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI4\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SPI5}
{\footnotesize\ttfamily \#define SPI5~((\textbf{ SPI\+\_\+\+Type\+Def} $\ast$) \textbf{ SPI5\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{SYSCFG}
{\footnotesize\ttfamily \#define SYSCFG~((\textbf{ SYSCFG\+\_\+\+Type\+Def} $\ast$) \textbf{ SYSCFG\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM1}
{\footnotesize\ttfamily \#define TIM1~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM10}
{\footnotesize\ttfamily \#define TIM10~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM10\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM11}
{\footnotesize\ttfamily \#define TIM11~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM11\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM2}
{\footnotesize\ttfamily \#define TIM2~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM3}
{\footnotesize\ttfamily \#define TIM3~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM3\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM4}
{\footnotesize\ttfamily \#define TIM4~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM4\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM5}
{\footnotesize\ttfamily \#define TIM5~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM5\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{TIM9}
{\footnotesize\ttfamily \#define TIM9~((\textbf{ TIM\+\_\+\+Type\+Def} $\ast$) \textbf{ TIM9\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USART1}
{\footnotesize\ttfamily \#define USART1~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART1\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USART2}
{\footnotesize\ttfamily \#define USART2~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART2\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USART6}
{\footnotesize\ttfamily \#define USART6~((\textbf{ USART\+\_\+\+Type\+Def} $\ast$) \textbf{ USART6\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{USB\_OTG\_FS}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FS~((\textbf{ USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def} $\ast$) \textbf{ USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE})}

\mbox{\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{WWDG}
{\footnotesize\ttfamily \#define WWDG~((\textbf{ WWDG\+\_\+\+Type\+Def} $\ast$) \textbf{ WWDG\+\_\+\+BASE})}

