Protel Design System Design Rule Check
PCB File : E:\Users\Aidan\OneDrive\Uni\400 - level\ENGR 489\PCB's\Dev boards\Main Board\Base_station_dev_board.PcbDoc
Date     : 24/07/2017
Time     : 9:36:36 PM

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (121.65mm,107.2mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (109.125mm,187.8mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (108.8mm,185.475mm) from Top Layer to Bottom Layer 
Rule Violations :3

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.312mm < 0.254mm) Between Text "Si7051" (272.615mm,75.64mm) on Top Overlay And Arc (275.515mm,75.22mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "Up" (155.675mm,76.15mm) on Top Overlay And Track (155.5mm,75.225mm)(168.55mm,75.225mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "1" (330.247mm,62.758mm) on Top Overlay And Track (329.485mm,58.44mm)(329.485mm,63.52mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "2" (330.755mm,60.218mm) on Top Overlay And Track (329.485mm,58.44mm)(329.485mm,63.52mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "7" (319.071mm,62.758mm) on Top Overlay And Track (319.325mm,58.44mm)(319.325mm,63.52mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "8" (319.071mm,60.218mm) on Top Overlay And Track (319.325mm,58.44mm)(319.325mm,63.52mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "rgLED_BS_1" (139.675mm,211.65mm) on Top Overlay And Track (140.339mm,211.974mm)(140.339mm,218.197mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Si_I2C_EN" (272.542mm,96.418mm) on Top Overlay And Track (282.87mm,95.525mm)(282.87mm,103.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Si_I2C_EN" (272.542mm,96.418mm) on Top Overlay And Track (280.33mm,95.525mm)(280.33mm,103.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "Si7051" (272.615mm,75.64mm) on Top Overlay And Track (272.085mm,75.22mm)(275.265mm,75.22mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "Si7051" (272.615mm,75.64mm) on Top Overlay And Track (275.765mm,75.21mm)(279.005mm,75.21mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "4" (275.682mm,88.586mm) on Top Overlay And Track (272.38mm,88.84mm)(277.46mm,88.84mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "3" (273.142mm,88.586mm) on Top Overlay And Track (272.38mm,88.84mm)(277.46mm,88.84mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "1" (273.142mm,94.682mm) on Top Overlay And Track (272.38mm,93.92mm)(277.46mm,93.92mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "2" (275.682mm,95.19mm) on Top Overlay And Track (272.38mm,93.92mm)(277.46mm,93.92mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "3" (289.067mm,88.586mm) on Top Overlay And Track (288.305mm,88.84mm)(293.385mm,88.84mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "4" (291.607mm,88.586mm) on Top Overlay And Track (288.305mm,88.84mm)(293.385mm,88.84mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "1" (289.067mm,94.682mm) on Top Overlay And Track (288.305mm,93.92mm)(293.385mm,93.92mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "2" (291.607mm,95.19mm) on Top Overlay And Track (288.305mm,93.92mm)(293.385mm,93.92mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SHT_I2C_EN" (288.468mm,96.418mm) on Top Overlay And Track (301.345mm,95.525mm)(301.345mm,103.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SHT_I2C_EN" (288.468mm,96.418mm) on Top Overlay And Track (298.805mm,95.525mm)(298.805mm,103.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "4" (320.582mm,88.586mm) on Top Overlay And Track (317.28mm,88.84mm)(322.36mm,88.84mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "3" (318.042mm,88.586mm) on Top Overlay And Track (317.28mm,88.84mm)(322.36mm,88.84mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "2" (320.582mm,95.19mm) on Top Overlay And Track (317.28mm,93.92mm)(322.36mm,93.92mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "1" (318.042mm,94.682mm) on Top Overlay And Track (317.28mm,93.92mm)(322.36mm,93.92mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "1" (264.143mm,119.042mm) on Top Overlay And Track (264.905mm,118.28mm)(264.905mm,123.36mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "2" (263.635mm,121.582mm) on Top Overlay And Track (264.905mm,118.28mm)(264.905mm,123.36mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "5" (272.779mm,119.042mm) on Top Overlay And Track (272.525mm,118.28mm)(272.525mm,123.36mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "6" (272.779mm,121.582mm) on Top Overlay And Track (272.525mm,118.28mm)(272.525mm,123.36mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "7" (258.456mm,113.708mm) on Top Overlay And Track (258.71mm,109.39mm)(258.71mm,114.47mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.044mm < 0.254mm) Between Text "8" (258.456mm,111.168mm) on Top Overlay And Track (258.71mm,109.39mm)(258.71mm,114.47mm) on Top Overlay Silk Text to Silk Clearance [0.044mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "1" (269.632mm,113.708mm) on Top Overlay And Track (268.87mm,109.39mm)(268.87mm,114.47mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "2" (270.14mm,111.168mm) on Top Overlay And Track (268.87mm,109.39mm)(268.87mm,114.47mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "." (152.275mm,234.8mm) on Top Overlay And Track (152.675mm,235.1mm)(152.975mm,234.8mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "." (152.275mm,234.8mm) on Top Overlay And Track (152.675mm,235.1mm)(152.675mm,237.725mm) on Top Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "." (103.385mm,203.49mm) on Top Overlay And Track (103.305mm,200.32mm)(103.305mm,203.03mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "." (103.385mm,203.49mm) on Top Overlay And Track (103.305mm,203.03mm)(107.785mm,203.03mm) on Top Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (0.141mm < 0.254mm) Between Text "R3" (126mm,215.95mm) on Top Overlay And Track (127.05mm,214.4mm)(127.05mm,215.6mm) on Top Overlay Silk Text to Silk Clearance [0.141mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R72" (276.575mm,124.275mm) on Top Overlay And Text "CO2_UART_IO" (263.677mm,124.485mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SHT_Vdd_EN" (298.958mm,104.267mm) on Top Overlay And Text "ADC_Vdd_EN" (312.242mm,104.318mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :40

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (332.3mm,70.9mm)(333.5mm,70.9mm) on Top Overlay And Pad R88-1(332.9mm,70mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (332.3mm,70.9mm)(333.5mm,70.9mm) on Top Overlay And Pad R88-2(332.9mm,71.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (325.475mm,70.9mm)(326.675mm,70.9mm) on Top Overlay And Pad R87-1(326.075mm,70mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (325.475mm,70.9mm)(326.675mm,70.9mm) on Top Overlay And Pad R87-2(326.075mm,71.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (321.875mm,70.9mm)(323.075mm,70.9mm) on Top Overlay And Pad R86-1(322.475mm,70mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (321.875mm,70.9mm)(323.075mm,70.9mm) on Top Overlay And Pad R86-2(322.475mm,71.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (315.3mm,70.9mm)(316.5mm,70.9mm) on Top Overlay And Pad R85-1(315.9mm,70mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (315.3mm,70.9mm)(316.5mm,70.9mm) on Top Overlay And Pad R85-2(315.9mm,71.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.525mm,80.85mm)(317.525mm,82.05mm) on Top Overlay And Pad R82-1(318.425mm,81.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (317.525mm,80.85mm)(317.525mm,82.05mm) on Top Overlay And Pad R82-2(316.625mm,81.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (316.5mm,78.55mm)(316.5mm,78.85mm) on Top Overlay And Pad FB1-1(317.1mm,78.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (327.225mm,78.55mm)(327.225mm,78.85mm) on Top Overlay And Pad FB2-1(327.825mm,78.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (244.125mm,182.9mm)(244.125mm,184.1mm) on Top Overlay And Pad R12-2(243.225mm,183.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (244.125mm,182.9mm)(244.125mm,184.1mm) on Top Overlay And Pad R12-1(245.025mm,183.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.85mm,238mm)(281.05mm,238mm) on Top Overlay And Pad R43-2(280.45mm,237.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (279.85mm,238mm)(281.05mm,238mm) on Top Overlay And Pad R43-1(280.45mm,238.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (276.575mm,238mm)(277.775mm,238mm) on Top Overlay And Pad R44-2(277.175mm,237.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (276.575mm,238mm)(277.775mm,238mm) on Top Overlay And Pad R44-1(277.175mm,238.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (213.15mm,184.175mm)(213.15mm,186.8mm) on Top Overlay And Pad RTC_RESET_2-1(213.9mm,187.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (225.125mm,213.35mm)(225.125mm,214.55mm) on Top Overlay And Pad R41-2(224.225mm,213.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (225.125mm,213.35mm)(225.125mm,214.55mm) on Top Overlay And Pad R41-1(226.025mm,213.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.1mm,190.35mm)(228.3mm,190.35mm) on Top Overlay And Pad R37-2(227.7mm,191.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.1mm,190.35mm)(228.3mm,190.35mm) on Top Overlay And Pad R37-1(227.7mm,189.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (232.375mm,184.225mm)(232.375mm,186.85mm) on Top Overlay And Pad WAKE-1(231.625mm,183.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (233.053mm,198.776mm)(233.053mm,200.134mm) on Top Overlay And Pad MCU_PWR-1(233.725mm,199.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (234.421mm,198.781mm)(234.421mm,200.134mm) on Top Overlay And Pad MCU_PWR-1(233.725mm,199.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (233.053mm,200.134mm)(234.421mm,200.134mm) on Top Overlay And Pad MCU_PWR-1(233.725mm,199.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.125mm,203.3mm)(234.325mm,203.3mm) on Top Overlay And Pad R26-1(233.725mm,204.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.125mm,203.3mm)(234.325mm,203.3mm) on Top Overlay And Pad R26-2(233.725mm,202.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.8mm,194.85mm)(221mm,194.85mm) on Top Overlay And Pad R36-2(220.4mm,193.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.8mm,194.85mm)(221mm,194.85mm) on Top Overlay And Pad R36-1(220.4mm,195.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.525mm,230.325mm)(234.725mm,230.325mm) on Top Overlay And Pad R34-2(234.125mm,229.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (233.525mm,230.325mm)(234.725mm,230.325mm) on Top Overlay And Pad R34-1(234.125mm,231.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.55mm,230.775mm)(112.75mm,230.775mm) on Top Overlay And Pad R25-1(112.15mm,231.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (111.55mm,230.775mm)(112.75mm,230.775mm) on Top Overlay And Pad R25-2(112.15mm,229.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Track (124.316mm,234.353mm)(125.674mm,234.353mm) on Top Overlay And Pad D1-1(125.025mm,235.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Track (124.316mm,234.353mm)(124.316mm,235.721mm) on Top Overlay And Pad D1-1(125.025mm,235.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Track (124.316mm,235.721mm)(125.669mm,235.721mm) on Top Overlay And Pad D1-1(125.025mm,235.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (106.1mm,230.75mm)(107.3mm,230.75mm) on Top Overlay And Pad R71-2(106.7mm,229.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (106.1mm,230.75mm)(107.3mm,230.75mm) on Top Overlay And Pad R71-1(106.7mm,231.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.975mm,230.775mm)(102.175mm,230.775mm) on Top Overlay And Pad R69-2(101.575mm,229.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (100.975mm,230.775mm)(102.175mm,230.775mm) on Top Overlay And Pad R69-1(101.575mm,231.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.525mm,230.775mm)(104.725mm,230.775mm) on Top Overlay And Pad R68-2(104.125mm,229.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (103.525mm,230.775mm)(104.725mm,230.775mm) on Top Overlay And Pad R68-1(104.125mm,231.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.775mm,230.775mm)(109.975mm,230.775mm) on Top Overlay And Pad R70-2(109.375mm,229.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.775mm,230.775mm)(109.975mm,230.775mm) on Top Overlay And Pad R70-1(109.375mm,231.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.45mm,244.475mm)(97.45mm,245.675mm) on Top Overlay And Pad R10-2(96.55mm,245.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.45mm,244.475mm)(97.45mm,245.675mm) on Top Overlay And Pad R10-1(98.35mm,245.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172.075mm,187.775mm)(172.075mm,188.975mm) on Top Overlay And Pad R65-2(171.175mm,188.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (172.075mm,187.775mm)(172.075mm,188.975mm) on Top Overlay And Pad R65-1(172.975mm,188.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (162.9mm,188.7mm)(164.1mm,188.7mm) on Top Overlay And Pad R66-2(163.5mm,189.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (162.9mm,188.7mm)(164.1mm,188.7mm) on Top Overlay And Pad R66-1(163.5mm,187.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.15mm,214.925mm)(109.35mm,214.925mm) on Top Overlay And Pad R_SWCLK-2(108.75mm,215.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (108.15mm,214.925mm)(109.35mm,214.925mm) on Top Overlay And Pad R_SWCLK-1(108.75mm,214.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (116.675mm,87.05mm)(116.675mm,89.2mm) on Top Overlay And Pad DISP_CONN1-9(116.875mm,90.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Track (126.175mm,87.1mm)(126.175mm,89.2mm) on Top Overlay And Pad DISP_CONN1-9(125.975mm,90.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (126.175mm,91.4mm)(126.175mm,91.7mm) on Top Overlay And Pad DISP_CONN1-9(125.975mm,90.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (124.175mm,87.45mm)(125.825mm,87.45mm) on Top Overlay And Pad DISP_CONN1-1(123.675mm,87.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (117.075mm,87.45mm)(118.675mm,87.45mm) on Top Overlay And Pad DISP_CONN1-10(119.175mm,87.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (128.85mm,210.1mm)(128.85mm,212.725mm) on Top Overlay And Pad RESET-1(129.6mm,213.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (109.775mm,200.625mm)(110.175mm,200.625mm) on Top Overlay And Pad MCU-64(110.475mm,200.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (118.275mm,200.625mm)(119.05mm,200.625mm) on Top Overlay And Pad MCU-49(117.975mm,200.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (119.05mm,199.85mm)(119.05mm,200.625mm) on Top Overlay And Pad MCU-48(119.2mm,199.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (119.05mm,190.975mm)(119.05mm,191.75mm) on Top Overlay And Pad MCU-33(119.2mm,192.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (118.275mm,190.975mm)(119.05mm,190.975mm) on Top Overlay And Pad MCU-32(117.975mm,190.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (109.4mm,190.975mm)(110.175mm,190.975mm) on Top Overlay And Pad MCU-17(110.475mm,190.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (109.4mm,190.975mm)(109.4mm,191.75mm) on Top Overlay And Pad MCU-16(109.25mm,192.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Track (109.4mm,199.85mm)(109.4mm,200.25mm) on Top Overlay And Pad MCU-1(109.25mm,199.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.975mm,234.8mm)(156.15mm,234.8mm) on Top Overlay And Pad TPS62742-1(153.225mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.975mm,234.8mm)(156.15mm,234.8mm) on Top Overlay And Pad TPS62742-2(153.725mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.975mm,234.8mm)(156.15mm,234.8mm) on Top Overlay And Pad TPS62742-3(154.225mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.975mm,234.8mm)(156.15mm,234.8mm) on Top Overlay And Pad TPS62742-4(154.725mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.975mm,234.8mm)(156.15mm,234.8mm) on Top Overlay And Pad TPS62742-5(155.225mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (156.15mm,234.8mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-6(155.725mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.975mm,234.8mm)(156.15mm,234.8mm) on Top Overlay And Pad TPS62742-6(155.725mm,236.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.675mm,240.9mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-12(153.225mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.675mm,240.9mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-11(153.725mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.675mm,240.9mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-10(154.225mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.675mm,240.9mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-9(154.725mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.675mm,240.9mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-8(155.225mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Track (156.15mm,234.8mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-7(155.725mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Track (152.675mm,240.9mm)(156.15mm,240.9mm) on Top Overlay And Pad TPS62742-7(155.725mm,239.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (159.6mm,169.575mm)(159.6mm,172.2mm) on Top Overlay And Pad RTC_RESET-1(160.35mm,172.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (132.125mm,234.811mm)(134.969mm,234.811mm) on Top Overlay And Pad MCP73831-1(134.5mm,235.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (132.125mm,234.811mm)(134.969mm,234.811mm) on Top Overlay And Pad MCP73831-2(133.55mm,235.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (132.125mm,234.811mm)(134.969mm,234.811mm) on Top Overlay And Pad MCP73831-3(132.6mm,235.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (132.125mm,233.795mm)(134.975mm,233.795mm) on Top Overlay And Pad MCP73831-5(134.5mm,232.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (132.125mm,233.795mm)(134.975mm,233.795mm) on Top Overlay And Pad MCP73831-4(132.6mm,232.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (227.211mm,201.981mm)(227.211mm,204.825mm) on Top Overlay And Pad INV_-1(228.1mm,202.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (227.211mm,201.981mm)(227.211mm,204.825mm) on Top Overlay And Pad INV_-2(228.1mm,203.4mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (227.211mm,201.981mm)(227.211mm,204.825mm) on Top Overlay And Pad INV_-3(228.1mm,204.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (226.195mm,201.975mm)(226.195mm,204.825mm) on Top Overlay And Pad INV_-5(225.3mm,202.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (226.195mm,201.975mm)(226.195mm,204.825mm) on Top Overlay And Pad INV_-4(225.3mm,204.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.6mm,229.125mm)(230.8mm,229.125mm) on Top Overlay And Pad R1-2(230.2mm,230.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (229.6mm,229.125mm)(230.8mm,229.125mm) on Top Overlay And Pad R1-1(230.2mm,228.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.05mm,214.4mm)(127.05mm,215.6mm) on Top Overlay And Pad R3-2(126.15mm,215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Text "R3" (126mm,215.95mm) on Top Overlay And Pad R3-2(126.15mm,215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (127.05mm,214.4mm)(127.05mm,215.6mm) on Top Overlay And Pad R3-1(127.95mm,215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Text "R3" (126mm,215.95mm) on Top Overlay And Pad R3-1(127.95mm,215mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (68.975mm,184.575mm)(68.975mm,185.775mm) on Top Overlay And Pad R5-2(69.875mm,185.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (68.975mm,184.575mm)(68.975mm,185.775mm) on Top Overlay And Pad R5-1(68.075mm,185.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.5mm,234.175mm)(129.5mm,235.375mm) on Top Overlay And Pad R6-2(130.4mm,234.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (129.5mm,234.175mm)(129.5mm,235.375mm) on Top Overlay And Pad R6-1(128.6mm,234.775mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (128.725mm,206.85mm)(128.725mm,208.05mm) on Top Overlay And Pad R7-2(129.625mm,207.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (128.725mm,206.85mm)(128.725mm,208.05mm) on Top Overlay And Pad R7-1(127.825mm,207.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (135.95mm,233.625mm)(137.15mm,233.625mm) on Top Overlay And Pad R13-2(136.55mm,232.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (135.95mm,233.625mm)(137.15mm,233.625mm) on Top Overlay And Pad R13-1(136.55mm,234.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (163.875mm,226.475mm)(165.075mm,226.475mm) on Top Overlay And Pad R18-2(164.475mm,225.575mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (163.875mm,226.475mm)(165.075mm,226.475mm) on Top Overlay And Pad R18-1(164.475mm,227.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.4mm,152mm)(58.4mm,153.2mm) on Top Overlay And Pad R21-2(57.5mm,152.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (58.4mm,152mm)(58.4mm,153.2mm) on Top Overlay And Pad R21-1(59.3mm,152.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.25mm,169.8mm)(70.45mm,169.8mm) on Top Overlay And Pad R22-2(69.85mm,168.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (69.25mm,169.8mm)(70.45mm,169.8mm) on Top Overlay And Pad R22-1(69.85mm,170.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.45mm,152.025mm)(62.45mm,153.225mm) on Top Overlay And Pad R29-2(63.35mm,152.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (62.45mm,152.025mm)(62.45mm,153.225mm) on Top Overlay And Pad R29-1(61.55mm,152.625mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.875mm,215.75mm)(145.875mm,216.95mm) on Top Overlay And Pad R30-2(146.775mm,216.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.875mm,215.75mm)(145.875mm,216.95mm) on Top Overlay And Pad R30-1(144.975mm,216.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.9mm,218mm)(145.9mm,219.2mm) on Top Overlay And Pad R46-2(146.8mm,218.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.9mm,218mm)(145.9mm,219.2mm) on Top Overlay And Pad R46-1(145mm,218.6mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.425mm,202.875mm)(177.425mm,204.075mm) on Top Overlay And Pad R47-2(178.325mm,203.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (177.425mm,202.875mm)(177.425mm,204.075mm) on Top Overlay And Pad R47-1(176.525mm,203.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.375mm,198.425mm)(140.375mm,199.625mm) on Top Overlay And Pad R51-2(139.475mm,199.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (140.375mm,198.425mm)(140.375mm,199.625mm) on Top Overlay And Pad R51-1(141.275mm,199.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.95mm,205.375mm)(138.15mm,205.375mm) on Top Overlay And Pad R54-2(137.55mm,206.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (136.95mm,205.375mm)(138.15mm,205.375mm) on Top Overlay And Pad R54-1(137.55mm,204.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (158.025mm,176.275mm)(159.225mm,176.275mm) on Top Overlay And Pad R61-2(158.625mm,177.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (158.025mm,176.275mm)(159.225mm,176.275mm) on Top Overlay And Pad R61-1(158.625mm,175.375mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.825mm,198.4mm)(145.825mm,199.6mm) on Top Overlay And Pad R53-2(144.925mm,199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.825mm,198.4mm)(145.825mm,199.6mm) on Top Overlay And Pad R53-1(146.725mm,199mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.875mm,202.825mm)(147.075mm,202.825mm) on Top Overlay And Pad R57-2(146.475mm,201.925mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (145.875mm,202.825mm)(147.075mm,202.825mm) on Top Overlay And Pad R57-1(146.475mm,203.725mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Track (52.125mm,156.625mm)(52.125mm,167.05mm) on Top Overlay And Pad micro_SD-12(51.85mm,155.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Track (53mm,155.5mm)(56.625mm,155.5mm) on Top Overlay And Pad micro_SD-12(51.85mm,155.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Track (51.075mm,167.05mm)(51.075mm,167.9mm) on Top Overlay And Pad micro_SD-12(51.85mm,169mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Track (53mm,155.5mm)(56.625mm,155.5mm) on Top Overlay And Pad micro_SD-10(57.65mm,155.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (58.625mm,155.5mm)(64mm,155.5mm) on Top Overlay And Pad micro_SD-10(57.65mm,155.395mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,83.075mm)(153.85mm,83.075mm) on Top Overlay And Pad R59-2(153.25mm,83.975mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,83.075mm)(153.85mm,83.075mm) on Top Overlay And Pad R59-1(153.25mm,82.175mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,87.55mm)(153.85mm,87.55mm) on Top Overlay And Pad R58-2(153.25mm,88.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,87.55mm)(153.85mm,87.55mm) on Top Overlay And Pad R58-1(153.25mm,86.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,68.55mm)(153.85mm,68.55mm) on Top Overlay And Pad R55-2(153.25mm,69.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,68.55mm)(153.85mm,68.55mm) on Top Overlay And Pad R55-1(153.25mm,67.65mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,73mm)(153.85mm,73mm) on Top Overlay And Pad R56-2(153.25mm,72.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (152.65mm,73mm)(153.85mm,73mm) on Top Overlay And Pad R56-1(153.25mm,73.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,83.375mm)(91.875mm,83.375mm) on Top Overlay And Pad R50-2(91.275mm,82.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,83.375mm)(91.875mm,83.375mm) on Top Overlay And Pad R50-1(91.275mm,84.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,87.975mm)(91.875mm,87.975mm) on Top Overlay And Pad R49-2(91.275mm,87.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,87.975mm)(91.875mm,87.975mm) on Top Overlay And Pad R49-1(91.275mm,88.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,68.8mm)(91.875mm,68.8mm) on Top Overlay And Pad R31-2(91.275mm,69.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,68.8mm)(91.875mm,68.8mm) on Top Overlay And Pad R31-1(91.275mm,67.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,73.325mm)(91.875mm,73.325mm) on Top Overlay And Pad R45-2(91.275mm,74.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (90.675mm,73.325mm)(91.875mm,73.325mm) on Top Overlay And Pad R45-1(91.275mm,72.425mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Text "DISP_EN" (108.15mm,92.95mm) on Top Overlay And Pad DISP_MODE1-3(107.55mm,92.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.3mm,230.775mm)(115.5mm,230.775mm) on Top Overlay And Pad R67-2(114.9mm,229.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (114.3mm,230.775mm)(115.5mm,230.775mm) on Top Overlay And Pad R67-1(114.9mm,231.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.475mm,241.875mm)(97.475mm,243.075mm) on Top Overlay And Pad R14-2(98.375mm,242.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (97.475mm,241.875mm)(97.475mm,243.075mm) on Top Overlay And Pad R14-1(96.575mm,242.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (284.05mm,186.075mm)(284.05mm,187.275mm) on Top Overlay And Pad R42-2(283.15mm,186.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (284.05mm,186.075mm)(284.05mm,187.275mm) on Top Overlay And Pad R42-1(284.95mm,186.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.325mm,243.225mm)(324.325mm,244.425mm) on Top Overlay And Pad R2-2(325.225mm,243.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (324.325mm,243.225mm)(324.325mm,244.425mm) on Top Overlay And Pad R2-1(323.425mm,243.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (285.5mm,203.075mm)(285.5mm,204.275mm) on Top Overlay And Pad R33-2(286.4mm,203.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (285.5mm,203.075mm)(285.5mm,204.275mm) on Top Overlay And Pad R33-1(284.6mm,203.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (285.75mm,207.225mm)(286.95mm,207.225mm) on Top Overlay And Pad R32-2(286.35mm,208.125mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (285.75mm,207.225mm)(286.95mm,207.225mm) on Top Overlay And Pad R32-1(286.35mm,206.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.05mm,202.45mm)(263.25mm,202.45mm) on Top Overlay And Pad R4-2(262.65mm,203.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.05mm,202.45mm)(263.25mm,202.45mm) on Top Overlay And Pad R4-1(262.65mm,201.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.025mm,206.375mm)(263.225mm,206.375mm) on Top Overlay And Pad R24-2(262.625mm,207.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (262.025mm,206.375mm)(263.225mm,206.375mm) on Top Overlay And Pad R24-1(262.625mm,205.475mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Track (259.5mm,201.825mm)(259.5mm,204.45mm) on Top Overlay And Pad RESET_SU-1(258.75mm,201.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (308.9mm,179.125mm)(310.1mm,179.125mm) on Top Overlay And Pad R17-2(309.5mm,180.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (308.9mm,179.125mm)(310.1mm,179.125mm) on Top Overlay And Pad R17-1(309.5mm,178.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (311.45mm,179.125mm)(312.65mm,179.125mm) on Top Overlay And Pad R15-2(312.05mm,180.025mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (311.45mm,179.125mm)(312.65mm,179.125mm) on Top Overlay And Pad R15-1(312.05mm,178.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.3mm,179.15mm)(315.5mm,179.15mm) on Top Overlay And Pad R16-2(314.9mm,178.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (314.3mm,179.15mm)(315.5mm,179.15mm) on Top Overlay And Pad R16-1(314.9mm,180.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (305.925mm,179.175mm)(307.125mm,179.175mm) on Top Overlay And Pad R20-2(306.525mm,178.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (305.925mm,179.175mm)(307.125mm,179.175mm) on Top Overlay And Pad R20-1(306.525mm,180.075mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (296.075mm,162.15mm)(296.075mm,163.35mm) on Top Overlay And Pad R11-2(295.175mm,162.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (296.075mm,162.15mm)(296.075mm,163.35mm) on Top Overlay And Pad R11-1(296.975mm,162.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (296.1mm,165.075mm)(296.1mm,166.275mm) on Top Overlay And Pad R8-2(295.2mm,165.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (296.1mm,165.075mm)(296.1mm,166.275mm) on Top Overlay And Pad R8-1(297mm,165.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.85mm,171.675mm)(227.85mm,172.875mm) on Top Overlay And Pad R84-2(226.95mm,172.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.85mm,171.675mm)(227.85mm,172.875mm) on Top Overlay And Pad R84-1(228.75mm,172.275mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.9mm,169.15mm)(227.9mm,170.35mm) on Top Overlay And Pad R83-2(227mm,169.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (227.9mm,169.15mm)(227.9mm,170.35mm) on Top Overlay And Pad R83-1(228.8mm,169.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "TPS63002_" (217.575mm,126.475mm) on Top Overlay And Pad C34-2(226.4mm,126.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.85mm,134.25mm)(221.05mm,134.25mm) on Top Overlay And Pad R38-2(220.45mm,135.15mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (219.85mm,134.25mm)(221.05mm,134.25mm) on Top Overlay And Pad R38-1(220.45mm,133.35mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Text "C36" (228.275mm,134.8mm) on Top Overlay And Pad C36-2(227.5mm,135.225mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (222.175mm,189.225mm)(222.175mm,190.425mm) on Top Overlay And Pad R35-2(223.075mm,189.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (222.175mm,189.225mm)(222.175mm,190.425mm) on Top Overlay And Pad R35-1(221.275mm,189.825mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289mm,198.425mm)(290.2mm,198.425mm) on Top Overlay And Pad R39-2(289.6mm,199.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (289mm,198.425mm)(290.2mm,198.425mm) on Top Overlay And Pad R39-1(289.6mm,197.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (291.675mm,198.425mm)(292.875mm,198.425mm) on Top Overlay And Pad R40-2(292.275mm,197.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Track (291.675mm,198.425mm)(292.875mm,198.425mm) on Top Overlay And Pad R40-1(292.275mm,199.325mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Si_I2C_EN" (272.542mm,96.418mm) on Top Overlay And Pad Si_Vdd_EN-3(281.6mm,96.795mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "SHT_I2C_EN" (288.468mm,96.418mm) on Top Overlay And Pad SHT_Vdd_EN-3(300.075mm,96.795mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :198

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C61-1(320.2mm,74.85mm) on Top Layer And Pad C61-2(318.7mm,74.85mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C64-1(329.825mm,74.85mm) on Top Layer And Pad C64-2(328.325mm,74.85mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C65-1(330.525mm,71.8mm) on Top Layer And Pad C65-2(330.525mm,70.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C63-1(328.325mm,71.8mm) on Top Layer And Pad C63-2(328.325mm,70.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C62-1(320.225mm,71.8mm) on Top Layer And Pad C62-2(320.225mm,70.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C60-1(318.15mm,71.8mm) on Top Layer And Pad C60-2(318.15mm,70.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad FB1-1(317.1mm,78.7mm) on Top Layer And Pad FB1-2(318.1mm,78.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad FB2-1(327.825mm,78.7mm) on Top Layer And Pad FB2-2(328.825mm,78.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C41-2(276.475mm,205.7mm) on Top Layer And Pad C41-1(276.475mm,207.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-2(280.075mm,201.425mm) on Top Layer And Pad MEGA32U4_-1(280.875mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-3(279.275mm,201.425mm) on Top Layer And Pad MEGA32U4_-2(280.075mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-4(278.475mm,201.425mm) on Top Layer And Pad MEGA32U4_-3(279.275mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-5(277.675mm,201.425mm) on Top Layer And Pad MEGA32U4_-4(278.475mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-6(276.875mm,201.425mm) on Top Layer And Pad MEGA32U4_-5(277.675mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-7(276.075mm,201.425mm) on Top Layer And Pad MEGA32U4_-6(276.875mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-8(275.275mm,201.425mm) on Top Layer And Pad MEGA32U4_-7(276.075mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-9(274.475mm,201.425mm) on Top Layer And Pad MEGA32U4_-8(275.275mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-10(273.675mm,201.425mm) on Top Layer And Pad MEGA32U4_-9(274.475mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-11(272.875mm,201.425mm) on Top Layer And Pad MEGA32U4_-10(273.675mm,201.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-13(270.375mm,198.125mm) on Top Layer And Pad MEGA32U4_-12(270.375mm,198.925mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-14(270.375mm,197.325mm) on Top Layer And Pad MEGA32U4_-13(270.375mm,198.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-15(270.375mm,196.525mm) on Top Layer And Pad MEGA32U4_-14(270.375mm,197.325mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-16(270.375mm,195.725mm) on Top Layer And Pad MEGA32U4_-15(270.375mm,196.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-17(270.375mm,194.925mm) on Top Layer And Pad MEGA32U4_-16(270.375mm,195.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-18(270.375mm,194.125mm) on Top Layer And Pad MEGA32U4_-17(270.375mm,194.925mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-19(270.375mm,193.325mm) on Top Layer And Pad MEGA32U4_-18(270.375mm,194.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-20(270.375mm,192.525mm) on Top Layer And Pad MEGA32U4_-19(270.375mm,193.325mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-21(270.375mm,191.725mm) on Top Layer And Pad MEGA32U4_-20(270.375mm,192.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-22(270.375mm,190.925mm) on Top Layer And Pad MEGA32U4_-21(270.375mm,191.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-24(273.675mm,188.425mm) on Top Layer And Pad MEGA32U4_-23(272.875mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-25(274.475mm,188.425mm) on Top Layer And Pad MEGA32U4_-24(273.675mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-26(275.275mm,188.425mm) on Top Layer And Pad MEGA32U4_-25(274.475mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-27(276.075mm,188.425mm) on Top Layer And Pad MEGA32U4_-26(275.275mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-28(276.875mm,188.425mm) on Top Layer And Pad MEGA32U4_-27(276.075mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-29(277.675mm,188.425mm) on Top Layer And Pad MEGA32U4_-28(276.875mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-30(278.475mm,188.425mm) on Top Layer And Pad MEGA32U4_-29(277.675mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-31(279.275mm,188.425mm) on Top Layer And Pad MEGA32U4_-30(278.475mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-32(280.075mm,188.425mm) on Top Layer And Pad MEGA32U4_-31(279.275mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-33(280.875mm,188.425mm) on Top Layer And Pad MEGA32U4_-32(280.075mm,188.425mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-35(283.375mm,191.725mm) on Top Layer And Pad MEGA32U4_-34(283.375mm,190.925mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-36(283.375mm,192.525mm) on Top Layer And Pad MEGA32U4_-35(283.375mm,191.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-37(283.375mm,193.325mm) on Top Layer And Pad MEGA32U4_-36(283.375mm,192.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-38(283.375mm,194.125mm) on Top Layer And Pad MEGA32U4_-37(283.375mm,193.325mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-39(283.375mm,194.925mm) on Top Layer And Pad MEGA32U4_-38(283.375mm,194.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-40(283.375mm,195.725mm) on Top Layer And Pad MEGA32U4_-39(283.375mm,194.925mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-41(283.375mm,196.525mm) on Top Layer And Pad MEGA32U4_-40(283.375mm,195.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-42(283.375mm,197.325mm) on Top Layer And Pad MEGA32U4_-41(283.375mm,196.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-43(283.375mm,198.125mm) on Top Layer And Pad MEGA32U4_-42(283.375mm,197.325mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad MEGA32U4_-44(283.375mm,198.925mm) on Top Layer And Pad MEGA32U4_-43(283.375mm,198.125mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C30-1(220.175mm,181.25mm) on Top Layer And Pad C30-2(220.175mm,179.75mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C51-1(217.225mm,164.275mm) on Top Layer And Pad C51-2(218.725mm,164.275mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C32-1(230.1mm,191.25mm) on Top Layer And Pad C32-2(231.6mm,191.25mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-7(236.05mm,224.925mm) on Top Layer And Pad TPS63001_-6(236.05mm,225.425mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-8(236.05mm,224.425mm) on Top Layer And Pad TPS63001_-7(236.05mm,224.925mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-9(236.05mm,223.925mm) on Top Layer And Pad TPS63001_-8(236.05mm,224.425mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-10(236.05mm,223.425mm) on Top Layer And Pad TPS63001_-9(236.05mm,223.925mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-4(240.15mm,224.925mm) on Top Layer And Pad TPS63001_-5(240.15mm,225.425mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-3(240.15mm,224.425mm) on Top Layer And Pad TPS63001_-4(240.15mm,224.925mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-2(240.15mm,223.925mm) on Top Layer And Pad TPS63001_-3(240.15mm,224.425mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63001_-1(240.15mm,223.425mm) on Top Layer And Pad TPS63001_-2(240.15mm,223.925mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad rgLED_BS_2-2(110.05mm,240.125mm) on Top Layer And Pad rgLED_BS_2-4(111.45mm,240.125mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad rgLED_BS_2-1(110.05mm,236.625mm) on Top Layer And Pad rgLED_BS_2-3(111.45mm,236.625mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C23-2(177.85mm,176.025mm) on Top Layer And Pad C23-1(177.85mm,174.525mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C22-2(162.975mm,177.375mm) on Top Layer And Pad C22-1(162.975mm,178.875mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad rgLED_BS_1-3(141.225mm,216.8mm) on Top Layer And Pad rgLED_BS_1-1(142.625mm,216.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad rgLED_BS_1-4(141.225mm,213.3mm) on Top Layer And Pad rgLED_BS_1-2(142.625mm,213.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad MCU-1(109.25mm,199.55mm) on Top Layer And Pad MCU-64(110.475mm,200.775mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad MCU-48(119.2mm,199.55mm) on Top Layer And Pad MCU-49(117.975mm,200.775mm) on Top Layer [Top Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad MCU-32(117.975mm,190.8mm) on Top Layer And Pad MCU-33(119.2mm,192.05mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.045mm < 0.254mm) Between Pad MCU-16(109.25mm,192.05mm) on Top Layer And Pad MCU-17(110.475mm,190.8mm) on Top Layer [Top Solder] Mask Sliver [0.045mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C25-1(117.3mm,205.45mm) on Top Layer And Pad C26-1(117.275mm,207.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C26-2(115.775mm,207.3mm) on Top Layer And Pad C26-1(117.275mm,207.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C25-2(115.8mm,205.45mm) on Top Layer And Pad C26-2(115.775mm,207.3mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Area Fill (274.625mm,72mm) (276.425mm,74.7mm) on Top Solder And Pad SI7051_-1(273.475mm,74.35mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Area Fill (274.625mm,72mm) (276.425mm,74.7mm) on Top Solder And Pad SI7051_-2(273.475mm,73.35mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Area Fill (274.625mm,72mm) (276.425mm,74.7mm) on Top Solder And Pad SI7051_-3(273.475mm,72.35mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Area Fill (274.625mm,72mm) (276.425mm,74.7mm) on Top Solder And Pad SI7051_-6(277.575mm,74.35mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Area Fill (274.625mm,72mm) (276.425mm,74.7mm) on Top Solder And Pad SI7051_-5(277.575mm,73.35mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.023mm < 0.254mm) Between Area Fill (274.625mm,72mm) (276.425mm,74.7mm) on Top Solder And Pad SI7051_-4(277.575mm,72.35mm) on Top Layer [Top Solder] Mask Sliver [0.023mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-2(153.725mm,236.15mm) on Top Layer And Pad TPS62742-1(153.225mm,236.15mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-3(154.225mm,236.15mm) on Top Layer And Pad TPS62742-2(153.725mm,236.15mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-4(154.725mm,236.15mm) on Top Layer And Pad TPS62742-3(154.225mm,236.15mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-5(155.225mm,236.15mm) on Top Layer And Pad TPS62742-4(154.725mm,236.15mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-6(155.725mm,236.15mm) on Top Layer And Pad TPS62742-5(155.225mm,236.15mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-11(153.725mm,239.55mm) on Top Layer And Pad TPS62742-12(153.225mm,239.55mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-10(154.225mm,239.55mm) on Top Layer And Pad TPS62742-11(153.725mm,239.55mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-9(154.725mm,239.55mm) on Top Layer And Pad TPS62742-10(154.225mm,239.55mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-8(155.225mm,239.55mm) on Top Layer And Pad TPS62742-9(154.725mm,239.55mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad TPS62742-7(155.725mm,239.55mm) on Top Layer And Pad TPS62742-8(155.225mm,239.55mm) on Top Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_SD-5(68.15mm,187.65mm) on Top Layer And Pad TPS22919_SD-4(67.2mm,187.65mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_SD-6(69.1mm,187.65mm) on Top Layer And Pad TPS22919_SD-5(68.15mm,187.65mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_SD-2(68.15mm,190.35mm) on Top Layer And Pad TPS22919_SD-3(67.2mm,190.35mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_SD-1(69.1mm,190.35mm) on Top Layer And Pad TPS22919_SD-2(68.15mm,190.35mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad MCP73831-2(133.55mm,235.7mm) on Top Layer And Pad MCP73831-1(134.5mm,235.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad MCP73831-3(132.6mm,235.7mm) on Top Layer And Pad MCP73831-2(133.55mm,235.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C16-2(63.625mm,171.05mm) on Top Layer And Pad C16-1(62.125mm,171.05mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Via (154.975mm,234.15mm) from Top Layer to Bottom Layer And Pad C9-1(155.225mm,232.975mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (155.1mm,231.875mm) from Top Layer to Bottom Layer And Pad C9-1(155.225mm,232.975mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Via (153.875mm,231.825mm) from Top Layer to Bottom Layer And Pad C7-1(153.6mm,232.975mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad INV_-2(228.1mm,203.4mm) on Top Layer And Pad INV_-1(228.1mm,202.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad INV_-3(228.1mm,204.35mm) on Top Layer And Pad INV_-2(228.1mm,203.4mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C21-2(173.175mm,191.325mm) on Top Layer And Pad C21-1(174.675mm,191.325mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C45-2(59.575mm,213.75mm) on Top Layer And Pad C45-1(61.075mm,213.75mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C25-2(115.8mm,205.45mm) on Top Layer And Pad C25-1(117.3mm,205.45mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C43-2(123.15mm,201.15mm) on Top Layer And Pad C43-1(123.15mm,202.65mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C48-2(102.55mm,195.825mm) on Top Layer And Pad C48-1(102.55mm,194.325mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C50-2(111.95mm,186.7mm) on Top Layer And Pad C50-1(111.95mm,185.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C49-2(121.8mm,191.475mm) on Top Layer And Pad C49-1(121.8mm,189.975mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C10-2(99.9mm,201.25mm) on Top Layer And Pad C10-1(99.9mm,199.75mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-2(66.61mm,158.55mm) on Top Layer And Pad micro_SD-1(66.61mm,157.45mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-3(66.61mm,159.65mm) on Top Layer And Pad micro_SD-2(66.61mm,158.55mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-4(66.61mm,160.75mm) on Top Layer And Pad micro_SD-3(66.61mm,159.65mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-5(66.61mm,161.85mm) on Top Layer And Pad micro_SD-4(66.61mm,160.75mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-6(66.61mm,162.95mm) on Top Layer And Pad micro_SD-5(66.61mm,161.85mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-7(66.61mm,164.05mm) on Top Layer And Pad micro_SD-6(66.61mm,162.95mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad micro_SD-7(66.61mm,164.05mm) on Top Layer And Pad micro_SD-8(66.61mm,165.15mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Pad micro_SD-12(66.79mm,156.05mm) on Top Layer And Pad micro_SD-9(65.05mm,155.395mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C52-2(93.25mm,77.65mm) on Top Layer And Pad C52-1(94.75mm,77.65mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C53-2(151.725mm,77.65mm) on Top Layer And Pad C53-1(150.225mm,77.65mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Via (153.25mm,77.65mm) from Top Layer to Bottom Layer And Pad C53-2(151.725mm,77.65mm) on Top Layer [Top Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C20-2(120.675mm,84.625mm) on Top Layer And Pad C20-1(119.175mm,84.625mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C18-2(120.65mm,80.125mm) on Top Layer And Pad C18-1(119.15mm,80.125mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C19-2(120.65mm,82.425mm) on Top Layer And Pad C19-1(119.15mm,82.425mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad REG710-2(120.1mm,73.85mm) on Top Layer And Pad REG710-1(121.05mm,73.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad REG710-3(119.15mm,73.85mm) on Top Layer And Pad REG710-2(120.1mm,73.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad REG710-5(120.1mm,71.15mm) on Top Layer And Pad REG710-6(121.05mm,71.15mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad REG710-4(119.15mm,71.15mm) on Top Layer And Pad REG710-5(120.1mm,71.15mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C14-1(117.175mm,71.175mm) on Top Layer And Pad C14-2(117.175mm,72.675mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_RADIO-5(321.125mm,245.075mm) on Top Layer And Pad TPS22919_RADIO-4(321.125mm,244.125mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_RADIO-6(321.125mm,246.025mm) on Top Layer And Pad TPS22919_RADIO-5(321.125mm,245.075mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_RADIO-2(318.425mm,245.075mm) on Top Layer And Pad TPS22919_RADIO-3(318.425mm,244.125mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad TPS22919_RADIO-1(318.425mm,246.025mm) on Top Layer And Pad TPS22919_RADIO-2(318.425mm,245.075mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C1-2(313.3mm,246.2mm) on Top Layer And Pad C1-1(314.8mm,246.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Via (314.6mm,244.425mm) from Top Layer to Bottom Layer And Pad C1-1(314.8mm,246.2mm) on Top Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C4-2(69.725mm,193.375mm) on Top Layer And Pad C4-1(71.225mm,193.375mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C5-2(64.525mm,189.85mm) on Top Layer And Pad C5-1(64.525mm,188.35mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C6-2(127.225mm,205.225mm) on Top Layer And Pad C6-1(128.725mm,205.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C12-2(256.05mm,183.45mm) on Top Layer And Pad C12-1(254.55mm,183.45mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C31-2(230.2mm,225.525mm) on Top Layer And Pad C31-1(230.2mm,224.025mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C39-2(339.5mm,238.975mm) on Top Layer And Pad C39-1(338mm,238.975mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C55-2(222.15mm,202.45mm) on Top Layer And Pad C55-1(220.65mm,202.45mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C56-2(328.825mm,80.175mm) on Top Layer And Pad C56-1(330.325mm,80.175mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C2-2(319.625mm,242.175mm) on Top Layer And Pad C2-1(321.125mm,242.175mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C3-2(266.7mm,201.5mm) on Top Layer And Pad C3-1(266.7mm,203mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad DUAL_RG_LED-3(302.075mm,163.6mm) on Top Layer And Pad DUAL_RG_LED-1(302.075mm,165mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad DUAL_RG_LED-4(305.575mm,163.6mm) on Top Layer And Pad DUAL_RG_LED-2(305.575mm,165mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-7(223.6mm,132.2mm) on Top Layer And Pad TPS63002_-6(223.6mm,132.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-8(223.6mm,131.7mm) on Top Layer And Pad TPS63002_-7(223.6mm,132.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-9(223.6mm,131.2mm) on Top Layer And Pad TPS63002_-8(223.6mm,131.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-10(223.6mm,130.7mm) on Top Layer And Pad TPS63002_-9(223.6mm,131.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-4(227.7mm,132.2mm) on Top Layer And Pad TPS63002_-5(227.7mm,132.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-3(227.7mm,131.7mm) on Top Layer And Pad TPS63002_-4(227.7mm,132.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-2(227.7mm,131.2mm) on Top Layer And Pad TPS63002_-3(227.7mm,131.7mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad TPS63002_-1(227.7mm,130.7mm) on Top Layer And Pad TPS63002_-2(227.7mm,131.2mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C37-2(218.75mm,131.175mm) on Top Layer And Pad C37-1(220.25mm,131.175mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C54-2(323.475mm,247.725mm) on Top Layer And Pad C54-1(323.475mm,246.225mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C58-2(280.8mm,73.4mm) on Top Layer And Pad C58-1(280.8mm,71.9mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C57-2(298.75mm,72.5mm) on Top Layer And Pad C57-1(298.75mm,71mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-5(295.85mm,72.175mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-6(295.85mm,72.675mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-7(295.85mm,73.175mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-8(295.85mm,73.675mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-4(292.05mm,72.175mm) on Top Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-3(292.05mm,72.675mm) on Top Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-2(292.05mm,73.175mm) on Top Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.115mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Pad SHT35_-1(292.05mm,73.675mm) on Top Layer [Top Solder] Mask Sliver [0.115mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad SW_PWR-5(144.375mm,248.325mm) on Multi-Layer And Pad SW_PWR-3(143.625mm,246.575mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad SW_PWR-5(144.375mm,248.325mm) on Multi-Layer And Pad SW_PWR-2(145.125mm,246.575mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad SW_PWR-5(147.375mm,248.325mm) on Multi-Layer And Pad SW_PWR-1(148.125mm,246.575mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB-4(116.425mm,245.525mm) on Top Layer And Pad uUSB-5(115.775mm,245.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB-3(117.075mm,245.525mm) on Top Layer And Pad uUSB-4(116.425mm,245.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB-2(117.725mm,245.525mm) on Top Layer And Pad uUSB-1(118.375mm,245.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB-3(117.075mm,245.525mm) on Top Layer And Pad uUSB-2(117.725mm,245.525mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad SW_-5(244mm,248.45mm) on Multi-Layer And Pad SW_-3(243.25mm,246.7mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad SW_-5(244mm,248.45mm) on Multi-Layer And Pad SW_-2(244.75mm,246.7mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad SW_-5(247mm,248.45mm) on Multi-Layer And Pad SW_-1(247.75mm,246.7mm) on Top Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB_2-4(277.825mm,245.825mm) on Top Layer And Pad uUSB_2-3(278.475mm,245.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB_2-2(279.125mm,245.825mm) on Top Layer And Pad uUSB_2-3(278.475mm,245.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB_2-1(279.775mm,245.825mm) on Top Layer And Pad uUSB_2-2(279.125mm,245.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad uUSB_2-4(277.825mm,245.825mm) on Top Layer And Pad uUSB_2-5(277.175mm,245.825mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (240.275mm,215.475mm) from Top Layer to Bottom Layer And Via (240.275mm,214.225mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Via (274.475mm,204.675mm) from Top Layer to Bottom Layer And Via (275.275mm,203.925mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Via (274.475mm,204.675mm) from Top Layer to Bottom Layer And Via (273.675mm,205.4mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (110.855mm,194.17mm) (112.355mm,195.67mm) on Top Solder And Area Fill (110.855mm,192.42mm) (112.355mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,192.42mm) (114.105mm,193.92mm) on Top Solder And Area Fill (110.855mm,192.42mm) (112.355mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,194.17mm) (114.105mm,195.67mm) on Top Solder And Area Fill (112.605mm,192.42mm) (114.105mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,192.42mm) (115.855mm,193.92mm) on Top Solder And Area Fill (112.605mm,192.42mm) (114.105mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (116.105mm,192.42mm) (117.605mm,193.92mm) on Top Solder And Area Fill (114.355mm,192.42mm) (115.855mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,194.17mm) (115.855mm,195.67mm) on Top Solder And Area Fill (114.355mm,192.42mm) (115.855mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (116.105mm,194.17mm) (117.605mm,195.67mm) on Top Solder And Area Fill (116.105mm,192.42mm) (117.605mm,193.92mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (116.105mm,195.92mm) (117.605mm,197.42mm) on Top Solder And Area Fill (116.105mm,194.17mm) (117.605mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,194.17mm) (115.855mm,195.67mm) on Top Solder And Area Fill (116.105mm,194.17mm) (117.605mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,194.17mm) (114.105mm,195.67mm) on Top Solder And Area Fill (114.355mm,194.17mm) (115.855mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,195.92mm) (115.855mm,197.42mm) on Top Solder And Area Fill (114.355mm,194.17mm) (115.855mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (110.855mm,194.17mm) (112.355mm,195.67mm) on Top Solder And Area Fill (112.605mm,194.17mm) (114.105mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,195.92mm) (114.105mm,197.42mm) on Top Solder And Area Fill (112.605mm,194.17mm) (114.105mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (110.855mm,195.92mm) (112.355mm,197.42mm) on Top Solder And Area Fill (110.855mm,194.17mm) (112.355mm,195.67mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (110.855mm,197.67mm) (112.355mm,199.17mm) on Top Solder And Area Fill (110.855mm,195.92mm) (112.355mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,195.92mm) (114.105mm,197.42mm) on Top Solder And Area Fill (110.855mm,195.92mm) (112.355mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,197.67mm) (114.105mm,199.17mm) on Top Solder And Area Fill (112.605mm,195.92mm) (114.105mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,195.92mm) (115.855mm,197.42mm) on Top Solder And Area Fill (112.605mm,195.92mm) (114.105mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (116.105mm,195.92mm) (117.605mm,197.42mm) on Top Solder And Area Fill (114.355mm,195.92mm) (115.855mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,197.67mm) (115.855mm,199.17mm) on Top Solder And Area Fill (114.355mm,195.92mm) (115.855mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (116.105mm,197.67mm) (117.605mm,199.17mm) on Top Solder And Area Fill (116.105mm,195.92mm) (117.605mm,197.42mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (114.355mm,197.67mm) (115.855mm,199.17mm) on Top Solder And Area Fill (116.105mm,197.67mm) (117.605mm,199.17mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (112.605mm,197.67mm) (114.105mm,199.17mm) on Top Solder And Area Fill (114.355mm,197.67mm) (115.855mm,199.17mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Area Fill (110.855mm,197.67mm) (112.355mm,199.17mm) on Top Solder And Area Fill (112.605mm,197.67mm) (114.105mm,199.17mm) on Top Solder [Top Solder] Mask Sliver [0.25mm]
Rule Violations :207

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad K30_*-9(249.97mm,111.09mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad K30_*-9(205.525mm,60.3mm) on Multi-Layer Actual Hole Size = 3mm
Rule Violations :2

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=5mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net NetADC__1 Between Pad ADC_-3(320.95mm,78.7mm) on Top Layer And Pad ADC_-1(320.95mm,79.7mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad uUSB_2-5(277.325mm,248.675mm) on Top Layer And Pad uUSB_2-5(279.625mm,248.675mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad DISP_CONN1-9(116.875mm,90.25mm) on Top Layer And Pad DISP_CONN1-10(119.175mm,87.35mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad P100-2(199.325mm,195.1mm) on Multi-Layer And Via (202.875mm,200.2mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (195.15mm,247.875mm) from Top Layer to Bottom Layer And Via (202.175mm,247.975mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC30_1 Between Pad RTC_RESET_2-1(213.9mm,183.425mm) on Top Layer And Pad RTC_RESET_2-1(213.9mm,187.525mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetDS3232_4 Between Pad RTC_RESET_2-2(215.5mm,183.425mm) on Top Layer And Pad RTC_RESET_2-2(215.5mm,187.525mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR4_2 Between Pad RESET_SU-1(258.75mm,201.1mm) on Top Layer And Pad RESET_SU-1(258.75mm,205.2mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR37_1 Between Pad WAKE-2(230.025mm,183.5mm) on Top Layer And Pad WAKE-2(230.025mm,187.6mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +3V3_SU Between Pad P100-3(201.865mm,195.1mm) on Multi-Layer And Pad R26-1(233.725mm,204.2mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetDown_1 Between Track (156.625mm,67.65mm)(159.5mm,70.525mm) on Top Layer And Pad Down-1(159.5mm,61.025mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR3_1 Between Track (127.8mm,215mm)(129.525mm,213.275mm) on Top Layer And Track (129.575mm,207.525mm)(129.575mm,209.35mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetMenu/OK_1 Between Pad Menu/OK-1(79.9mm,80.725mm) on Multi-Layer And Pad Menu/OK-1(79.9mm,93.425mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetDS3231_4 Between Pad RTC_RESET-2(161.95mm,168.825mm) on Top Layer And Pad RTC_RESET-2(161.95mm,172.925mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR58_2 Between Track (153.25mm,88.45mm)(156.425mm,88.45mm) on Top Layer And Pad Up-1(159.5mm,93.425mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetC22_1 Between Pad RTC_RESET-1(160.35mm,168.825mm) on Top Layer And Pad RTC_RESET-1(160.35mm,172.925mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetBack_1 Between Pad Back-1(79.9mm,61.025mm) on Multi-Layer And Pad Back-1(79.9mm,73.725mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Track (180.175mm,195.15mm)(185.25mm,190.075mm) on Bottom Layer And Pad P100-1(196.785mm,195.1mm) on Multi-Layer 
Rule Violations :18

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 468
Time Elapsed        : 00:00:03