<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('wt_buff_V_load_6', test_conv/src/test.cpp:106) on array 'wt_buff_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wt_buff_V'." projectName="test_conv" solutionName="solution1" date="2024-03-19T14:53:34.617+0800" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'conv/OUT' to 'conv/OUT_r' to avoid the conflict with HDL keywords or other object names." projectName="test_conv" solutionName="solution1" date="2024-03-19T14:53:31.913+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-466] Port 'bias.V'() has different latency/depth on the same m_axi bundle:'W'" projectName="test_conv" solutionName="solution1" date="2024-03-19T14:53:28.206+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'bias_buff.V' (test_conv/src/test.cpp:145) accessed through non-constant indices on dimension 1 (test_conv/src/test.cpp:149:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="test_conv" solutionName="solution1" date="2024-03-19T14:53:23.234+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] test_conv/src/test.cpp:62: variable-indexed range selection may cause suboptimal QoR." projectName="test_conv" solutionName="solution1" date="2024-03-19T14:53:22.365+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
