// Seed: 3544730539
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd26,
    parameter id_12 = 32'd72
) (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri1 _id_10,
    input supply1 id_11,
    input tri1 _id_12,
    input tri id_13,
    output wor id_14,
    output uwire id_15
);
  assign id_14 = id_10;
  uwire id_17 = 1'b0;
  always @(posedge 1) $signed(34);
  ;
  logic [id_10  ==  id_12 : 1] id_18;
  assign {id_6, -1} = id_17 ? -1 : "";
  tri id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_19,
      id_18,
      id_17,
      id_18,
      id_17
  );
  assign id_19 = 1;
  wire id_20, id_21;
endmodule
