// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_1.h"
#include "conv_2.h"
#include "conv_1.h"
#include "dense_out.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_conv_1_out_0.h"
#include "cnn_max_pool_1_oubhl.h"
#include "cnn_conv_2_out_0.h"
#include "cnn_conv_2_out_1.h"
#include "cnn_max_pool_2_out.h"
#include "cnn_flat_array.h"
#include "cnn_dense_1_out.h"
#include "cnn_dense_2_bias.h"
#include "cnn_dense_2_out.h"
#include "cnn_dense_2_weights.h"
#include "cnn_conv_1_input.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_Addr_A;
    sc_out< sc_logic > prediction_EN_A;
    sc_out< sc_lv<4> > prediction_WEN_A;
    sc_out< sc_lv<32> > prediction_Din_A;
    sc_in< sc_lv<32> > prediction_Dout_A;
    sc_out< sc_logic > prediction_Clk_A;
    sc_out< sc_logic > prediction_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_conv_1_out_0* conv_1_out_0_U;
    cnn_conv_1_out_0* conv_1_out_1_U;
    cnn_max_pool_1_oubhl* max_pool_1_out_0_U;
    cnn_max_pool_1_oubhl* max_pool_1_out_1_U;
    cnn_max_pool_1_oubhl* max_pool_1_out_2_U;
    cnn_max_pool_1_oubhl* max_pool_1_out_3_U;
    cnn_max_pool_1_oubhl* max_pool_1_out_4_U;
    cnn_max_pool_1_oubhl* max_pool_1_out_5_U;
    cnn_conv_2_out_0* conv_2_out_0_U;
    cnn_conv_2_out_1* conv_2_out_1_U;
    cnn_max_pool_2_out* max_pool_2_out_U;
    cnn_flat_array* flat_array_U;
    cnn_dense_1_out* dense_1_out_U;
    cnn_dense_2_bias* dense_2_bias_U;
    cnn_dense_2_out* dense_2_out_U;
    cnn_dense_2_weights* dense_2_weights_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_conv_1_input* conv_1_input_U;
    dense_1* grp_dense_1_fu_437;
    conv_2* grp_conv_2_fu_449;
    conv_1* grp_conv_1_fu_579;
    dense_out* grp_dense_out_fu_592;
    max_pool_1* grp_max_pool_1_fu_604;
    max_pool_2* grp_max_pool_2_fu_624;
    flat* grp_flat_fu_634;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U153;
    cnn_fmul_32ns_32ndEe<1,2,32,32,32>* cnn_fmul_32ns_32ndEe_U154;
    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U155;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<11> > conv_1_out_0_address0;
    sc_signal< sc_logic > conv_1_out_0_ce0;
    sc_signal< sc_logic > conv_1_out_0_we0;
    sc_signal< sc_lv<32> > conv_1_out_0_q0;
    sc_signal< sc_logic > conv_1_out_0_ce1;
    sc_signal< sc_lv<32> > conv_1_out_0_q1;
    sc_signal< sc_lv<11> > conv_1_out_1_address0;
    sc_signal< sc_logic > conv_1_out_1_ce0;
    sc_signal< sc_logic > conv_1_out_1_we0;
    sc_signal< sc_lv<32> > conv_1_out_1_q0;
    sc_signal< sc_logic > conv_1_out_1_ce1;
    sc_signal< sc_lv<32> > conv_1_out_1_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_0_address0;
    sc_signal< sc_logic > max_pool_1_out_0_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_0_q0;
    sc_signal< sc_logic > max_pool_1_out_0_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_0_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_1_address0;
    sc_signal< sc_logic > max_pool_1_out_1_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_1_q0;
    sc_signal< sc_logic > max_pool_1_out_1_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_1_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_2_address0;
    sc_signal< sc_logic > max_pool_1_out_2_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_2_q0;
    sc_signal< sc_logic > max_pool_1_out_2_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_2_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_3_address0;
    sc_signal< sc_logic > max_pool_1_out_3_ce0;
    sc_signal< sc_logic > max_pool_1_out_3_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_3_q0;
    sc_signal< sc_logic > max_pool_1_out_3_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_3_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_4_address0;
    sc_signal< sc_logic > max_pool_1_out_4_ce0;
    sc_signal< sc_logic > max_pool_1_out_4_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_4_q0;
    sc_signal< sc_logic > max_pool_1_out_4_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_4_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_5_address0;
    sc_signal< sc_logic > max_pool_1_out_5_ce0;
    sc_signal< sc_logic > max_pool_1_out_5_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_5_q0;
    sc_signal< sc_logic > max_pool_1_out_5_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_5_q1;
    sc_signal< sc_lv<11> > conv_2_out_0_address0;
    sc_signal< sc_logic > conv_2_out_0_ce0;
    sc_signal< sc_logic > conv_2_out_0_we0;
    sc_signal< sc_lv<32> > conv_2_out_0_q0;
    sc_signal< sc_logic > conv_2_out_0_ce1;
    sc_signal< sc_lv<32> > conv_2_out_0_q1;
    sc_signal< sc_lv<10> > conv_2_out_1_address0;
    sc_signal< sc_logic > conv_2_out_1_ce0;
    sc_signal< sc_logic > conv_2_out_1_we0;
    sc_signal< sc_lv<32> > conv_2_out_1_q0;
    sc_signal< sc_logic > conv_2_out_1_ce1;
    sc_signal< sc_lv<32> > conv_2_out_1_q1;
    sc_signal< sc_lv<9> > max_pool_2_out_address0;
    sc_signal< sc_logic > max_pool_2_out_ce0;
    sc_signal< sc_logic > max_pool_2_out_we0;
    sc_signal< sc_lv<32> > max_pool_2_out_q0;
    sc_signal< sc_lv<9> > flat_array_address0;
    sc_signal< sc_logic > flat_array_ce0;
    sc_signal< sc_logic > flat_array_we0;
    sc_signal< sc_lv<32> > flat_array_q0;
    sc_signal< sc_logic > flat_array_ce1;
    sc_signal< sc_lv<32> > flat_array_q1;
    sc_signal< sc_lv<6> > dense_1_out_address0;
    sc_signal< sc_logic > dense_1_out_ce0;
    sc_signal< sc_logic > dense_1_out_we0;
    sc_signal< sc_lv<32> > dense_1_out_q0;
    sc_signal< sc_lv<5> > dense_2_bias_address0;
    sc_signal< sc_logic > dense_2_bias_ce0;
    sc_signal< sc_lv<32> > dense_2_bias_q0;
    sc_signal< sc_lv<5> > dense_2_out_address0;
    sc_signal< sc_logic > dense_2_out_ce0;
    sc_signal< sc_logic > dense_2_out_we0;
    sc_signal< sc_lv<32> > dense_2_out_d0;
    sc_signal< sc_lv<32> > dense_2_out_q0;
    sc_signal< sc_lv<11> > dense_2_weights_address0;
    sc_signal< sc_logic > dense_2_weights_ce0;
    sc_signal< sc_lv<32> > dense_2_weights_q0;
    sc_signal< sc_lv<11> > indvar_flatten_reg_392;
    sc_signal< sc_lv<5> > i_0_i_reg_403;
    sc_signal< sc_lv<32> > sum_0_i_reg_414;
    sc_signal< sc_lv<6> > j_0_i_reg_426;
    sc_signal< sc_lv<5> > i_fu_665_p2;
    sc_signal< sc_lv<5> > i_reg_907;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_671_p2;
    sc_signal< sc_lv<10> > ix_in_reg_912;
    sc_signal< sc_lv<1> > icmp_ln23_fu_659_p2;
    sc_signal< sc_lv<11> > sub_ln27_fu_701_p2;
    sc_signal< sc_lv<11> > sub_ln27_reg_917;
    sc_signal< sc_lv<5> > j_1_fu_713_p2;
    sc_signal< sc_lv<5> > j_1_reg_925;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln25_fu_707_p2;
    sc_signal< sc_lv<11> > add_ln27_fu_728_p2;
    sc_signal< sc_lv<11> > add_ln27_reg_935;
    sc_signal< sc_lv<10> > add_ln28_fu_733_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_940;
    sc_signal< sc_lv<1> > icmp_ln9_fu_743_p2;
    sc_signal< sc_lv<1> > icmp_ln9_reg_945;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln9_reg_945_pp0_iter1_reg;
    sc_signal< sc_lv<11> > add_ln9_fu_749_p2;
    sc_signal< sc_lv<11> > add_ln9_reg_949;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln13_fu_761_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_954;
    sc_signal< sc_lv<6> > select_ln14_1_fu_767_p3;
    sc_signal< sc_lv<6> > select_ln14_1_reg_959;
    sc_signal< sc_lv<5> > select_ln14_2_fu_775_p3;
    sc_signal< sc_lv<5> > select_ln14_2_reg_964;
    sc_signal< sc_lv<5> > select_ln14_2_reg_964_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state17_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_647_p2;
    sc_signal< sc_lv<32> > tmp_7_i_reg_990;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state18_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state21_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state27_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<6> > j_fu_833_p2;
    sc_signal< sc_lv<6> > j_reg_995;
    sc_signal< sc_lv<32> > select_ln14_fu_838_p3;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_846_p2;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1006;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1006_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1006_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln14_fu_851_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1010;
    sc_signal< sc_lv<64> > zext_ln14_reg_1010_pp0_iter3_reg;
    sc_signal< sc_lv<32> > grp_fu_642_p2;
    sc_signal< sc_lv<32> > sum_reg_1015;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tmp_i_reg_1031;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_dense_1_fu_437_ap_ready;
    sc_signal< sc_logic > grp_dense_1_fu_437_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_lv<10> > conv_1_input_address0;
    sc_signal< sc_logic > conv_1_input_ce0;
    sc_signal< sc_logic > conv_1_input_we0;
    sc_signal< sc_lv<32> > conv_1_input_q0;
    sc_signal< sc_logic > conv_1_input_ce1;
    sc_signal< sc_lv<32> > conv_1_input_q1;
    sc_signal< sc_logic > grp_dense_1_fu_437_ap_start;
    sc_signal< sc_logic > grp_dense_1_fu_437_ap_idle;
    sc_signal< sc_lv<6> > grp_dense_1_fu_437_dense_1_out_address0;
    sc_signal< sc_logic > grp_dense_1_fu_437_dense_1_out_ce0;
    sc_signal< sc_logic > grp_dense_1_fu_437_dense_1_out_we0;
    sc_signal< sc_lv<32> > grp_dense_1_fu_437_dense_1_out_d0;
    sc_signal< sc_lv<9> > grp_dense_1_fu_437_flat_array_address0;
    sc_signal< sc_logic > grp_dense_1_fu_437_flat_array_ce0;
    sc_signal< sc_lv<9> > grp_dense_1_fu_437_flat_array_address1;
    sc_signal< sc_logic > grp_dense_1_fu_437_flat_array_ce1;
    sc_signal< sc_logic > grp_conv_2_fu_449_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_449_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_449_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_449_ap_ready;
    sc_signal< sc_lv<11> > grp_conv_2_fu_449_conv_out_0_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_conv_out_0_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_449_conv_out_0_we0;
    sc_signal< sc_lv<32> > grp_conv_2_fu_449_conv_out_0_d0;
    sc_signal< sc_lv<10> > grp_conv_2_fu_449_conv_out_1_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_conv_out_1_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_449_conv_out_1_we0;
    sc_signal< sc_lv<32> > grp_conv_2_fu_449_conv_out_1_d0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_0_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_0_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_0_address1;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_0_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_1_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_1_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_1_address1;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_1_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_2_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_2_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_2_address1;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_2_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_3_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_3_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_3_address1;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_3_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_4_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_4_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_4_address1;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_4_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_5_address0;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_5_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_449_max_pool_1_out_5_address1;
    sc_signal< sc_logic > grp_conv_2_fu_449_max_pool_1_out_5_ce1;
    sc_signal< sc_logic > grp_conv_1_fu_579_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_579_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_579_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_579_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_579_input_r_address0;
    sc_signal< sc_logic > grp_conv_1_fu_579_input_r_ce0;
    sc_signal< sc_lv<10> > grp_conv_1_fu_579_input_r_address1;
    sc_signal< sc_logic > grp_conv_1_fu_579_input_r_ce1;
    sc_signal< sc_lv<11> > grp_conv_1_fu_579_conv_out_0_address0;
    sc_signal< sc_logic > grp_conv_1_fu_579_conv_out_0_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_579_conv_out_0_we0;
    sc_signal< sc_lv<32> > grp_conv_1_fu_579_conv_out_0_d0;
    sc_signal< sc_lv<11> > grp_conv_1_fu_579_conv_out_1_address0;
    sc_signal< sc_logic > grp_conv_1_fu_579_conv_out_1_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_579_conv_out_1_we0;
    sc_signal< sc_lv<32> > grp_conv_1_fu_579_conv_out_1_d0;
    sc_signal< sc_logic > grp_dense_out_fu_592_ap_start;
    sc_signal< sc_logic > grp_dense_out_fu_592_ap_done;
    sc_signal< sc_logic > grp_dense_out_fu_592_ap_idle;
    sc_signal< sc_logic > grp_dense_out_fu_592_ap_ready;
    sc_signal< sc_lv<32> > grp_dense_out_fu_592_prediction_Addr_A;
    sc_signal< sc_logic > grp_dense_out_fu_592_prediction_EN_A;
    sc_signal< sc_lv<4> > grp_dense_out_fu_592_prediction_WEN_A;
    sc_signal< sc_lv<32> > grp_dense_out_fu_592_prediction_Din_A;
    sc_signal< sc_lv<5> > grp_dense_out_fu_592_dense_2_out_address0;
    sc_signal< sc_logic > grp_dense_out_fu_592_dense_2_out_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_ap_ready;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_604_max_pool_out_0_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_0_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_0_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_604_max_pool_out_0_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_604_max_pool_out_1_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_1_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_1_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_604_max_pool_out_1_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_604_max_pool_out_2_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_2_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_2_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_604_max_pool_out_2_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_604_max_pool_out_3_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_3_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_3_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_604_max_pool_out_3_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_604_max_pool_out_4_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_4_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_4_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_604_max_pool_out_4_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_604_max_pool_out_5_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_5_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_max_pool_out_5_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_604_max_pool_out_5_d0;
    sc_signal< sc_lv<11> > grp_max_pool_1_fu_604_conv_1_out_0_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_conv_1_out_0_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_1_fu_604_conv_1_out_0_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_conv_1_out_0_ce1;
    sc_signal< sc_lv<11> > grp_max_pool_1_fu_604_conv_1_out_1_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_conv_1_out_1_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_1_fu_604_conv_1_out_1_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_conv_1_out_1_ce1;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_ap_ready;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_624_max_pool_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_max_pool_out_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_max_pool_out_we0;
    sc_signal< sc_lv<32> > grp_max_pool_2_fu_624_max_pool_out_d0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_624_conv_2_out_0_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_conv_2_out_0_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_624_conv_2_out_0_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_conv_2_out_0_ce1;
    sc_signal< sc_lv<10> > grp_max_pool_2_fu_624_conv_2_out_1_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_conv_2_out_1_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_2_fu_624_conv_2_out_1_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_conv_2_out_1_ce1;
    sc_signal< sc_logic > grp_flat_fu_634_ap_start;
    sc_signal< sc_logic > grp_flat_fu_634_ap_done;
    sc_signal< sc_logic > grp_flat_fu_634_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_634_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_634_flat_array_address0;
    sc_signal< sc_logic > grp_flat_fu_634_flat_array_ce0;
    sc_signal< sc_logic > grp_flat_fu_634_flat_array_we0;
    sc_signal< sc_lv<32> > grp_flat_fu_634_flat_array_d0;
    sc_signal< sc_lv<9> > grp_flat_fu_634_max_pool_2_out_address0;
    sc_signal< sc_logic > grp_flat_fu_634_max_pool_2_out_ce0;
    sc_signal< sc_lv<10> > ix_in_0_reg_348;
    sc_signal< sc_lv<5> > i_0_reg_360;
    sc_signal< sc_lv<10> > ix_in_1_reg_371;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > j_0_reg_381;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten_phi_fu_396_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_i_phi_fu_407_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_0_i_phi_fu_418_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_j_0_i_phi_fu_430_p4;
    sc_signal< sc_logic > grp_dense_1_fu_437_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_conv_2_fu_449_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_conv_1_fu_579_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_dense_out_fu_592_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > grp_max_pool_1_fu_604_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_max_pool_2_fu_624_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_flat_fu_634_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > zext_ln27_1_fu_719_p1;
    sc_signal< sc_lv<64> > sext_ln27_fu_739_p1;
    sc_signal< sc_lv<64> > sext_ln14_fu_828_p1;
    sc_signal< sc_lv<64> > zext_ln14_4_fu_787_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_642_p0;
    sc_signal< sc_lv<32> > grp_fu_642_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<10> > tmp_43_fu_677_p3;
    sc_signal< sc_lv<7> > tmp_44_fu_689_p3;
    sc_signal< sc_lv<11> > zext_ln27_fu_685_p1;
    sc_signal< sc_lv<11> > zext_ln27_2_fu_697_p1;
    sc_signal< sc_lv<11> > zext_ln27_3_fu_724_p1;
    sc_signal< sc_lv<5> > i_1_fu_755_p2;
    sc_signal< sc_lv<11> > tmp_45_fu_792_p3;
    sc_signal< sc_lv<7> > tmp_46_fu_804_p3;
    sc_signal< sc_lv<12> > zext_ln14_401_fu_800_p1;
    sc_signal< sc_lv<12> > zext_ln14_402_fu_812_p1;
    sc_signal< sc_lv<12> > sub_ln14_fu_816_p2;
    sc_signal< sc_lv<12> > zext_ln13_fu_783_p1;
    sc_signal< sc_lv<12> > add_ln14_fu_822_p2;
    sc_signal< sc_lv<32> > bitcast_ln19_fu_855_p1;
    sc_signal< sc_lv<8> > tmp_fu_858_p4;
    sc_signal< sc_lv<23> > trunc_ln19_fu_868_p1;
    sc_signal< sc_lv<1> > icmp_ln19_2_fu_878_p2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_872_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_884_p2;
    sc_signal< sc_lv<1> > grp_fu_653_p2;
    sc_signal< sc_lv<1> > and_ln19_fu_890_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_state8;
    static const sc_lv<20> ap_ST_fsm_state9;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_state13;
    static const sc_lv<20> ap_ST_fsm_state14;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_pp0_stage1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage2;
    static const sc_lv<20> ap_ST_fsm_state28;
    static const sc_lv<20> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_F;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<11> ap_const_lv11_5DC;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_fu_822_p2();
    void thread_add_ln27_fu_728_p2();
    void thread_add_ln28_fu_733_p2();
    void thread_add_ln9_fu_749_p2();
    void thread_and_ln19_fu_890_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state16_pp0_stage0_iter0();
    void thread_ap_block_state17_pp0_stage1_iter0();
    void thread_ap_block_state18_pp0_stage2_iter0();
    void thread_ap_block_state19_pp0_stage0_iter1();
    void thread_ap_block_state20_pp0_stage1_iter1();
    void thread_ap_block_state21_pp0_stage2_iter1();
    void thread_ap_block_state22_pp0_stage0_iter2();
    void thread_ap_block_state23_pp0_stage1_iter2();
    void thread_ap_block_state24_pp0_stage2_iter2();
    void thread_ap_block_state25_pp0_stage0_iter3();
    void thread_ap_block_state26_pp0_stage1_iter3();
    void thread_ap_block_state27_pp0_stage2_iter3();
    void thread_ap_condition_pp0_exit_iter0_state16();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_i_phi_fu_407_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_396_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_430_p4();
    void thread_ap_phi_mux_sum_0_i_phi_fu_418_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln19_fu_855_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_address0();
    void thread_conv_1_input_ce0();
    void thread_conv_1_input_ce1();
    void thread_conv_1_input_we0();
    void thread_conv_1_out_0_address0();
    void thread_conv_1_out_0_ce0();
    void thread_conv_1_out_0_ce1();
    void thread_conv_1_out_0_we0();
    void thread_conv_1_out_1_address0();
    void thread_conv_1_out_1_ce0();
    void thread_conv_1_out_1_ce1();
    void thread_conv_1_out_1_we0();
    void thread_conv_2_out_0_address0();
    void thread_conv_2_out_0_ce0();
    void thread_conv_2_out_0_ce1();
    void thread_conv_2_out_0_we0();
    void thread_conv_2_out_1_address0();
    void thread_conv_2_out_1_ce0();
    void thread_conv_2_out_1_ce1();
    void thread_conv_2_out_1_we0();
    void thread_dense_1_out_address0();
    void thread_dense_1_out_ce0();
    void thread_dense_1_out_we0();
    void thread_dense_2_bias_address0();
    void thread_dense_2_bias_ce0();
    void thread_dense_2_out_address0();
    void thread_dense_2_out_ce0();
    void thread_dense_2_out_d0();
    void thread_dense_2_out_we0();
    void thread_dense_2_weights_address0();
    void thread_dense_2_weights_ce0();
    void thread_flat_array_address0();
    void thread_flat_array_ce0();
    void thread_flat_array_ce1();
    void thread_flat_array_we0();
    void thread_grp_conv_1_fu_579_ap_start();
    void thread_grp_conv_2_fu_449_ap_start();
    void thread_grp_dense_1_fu_437_ap_start();
    void thread_grp_dense_out_fu_592_ap_start();
    void thread_grp_flat_fu_634_ap_start();
    void thread_grp_fu_642_p0();
    void thread_grp_fu_642_p1();
    void thread_grp_max_pool_1_fu_604_ap_start();
    void thread_grp_max_pool_2_fu_624_ap_start();
    void thread_i_1_fu_755_p2();
    void thread_i_fu_665_p2();
    void thread_icmp_ln13_1_fu_846_p2();
    void thread_icmp_ln13_fu_761_p2();
    void thread_icmp_ln19_2_fu_878_p2();
    void thread_icmp_ln19_fu_872_p2();
    void thread_icmp_ln23_fu_659_p2();
    void thread_icmp_ln25_fu_707_p2();
    void thread_icmp_ln9_fu_743_p2();
    void thread_ix_in_fu_671_p2();
    void thread_j_1_fu_713_p2();
    void thread_j_fu_833_p2();
    void thread_max_pool_1_out_0_address0();
    void thread_max_pool_1_out_0_ce0();
    void thread_max_pool_1_out_0_ce1();
    void thread_max_pool_1_out_0_we0();
    void thread_max_pool_1_out_1_address0();
    void thread_max_pool_1_out_1_ce0();
    void thread_max_pool_1_out_1_ce1();
    void thread_max_pool_1_out_1_we0();
    void thread_max_pool_1_out_2_address0();
    void thread_max_pool_1_out_2_ce0();
    void thread_max_pool_1_out_2_ce1();
    void thread_max_pool_1_out_2_we0();
    void thread_max_pool_1_out_3_address0();
    void thread_max_pool_1_out_3_ce0();
    void thread_max_pool_1_out_3_ce1();
    void thread_max_pool_1_out_3_we0();
    void thread_max_pool_1_out_4_address0();
    void thread_max_pool_1_out_4_ce0();
    void thread_max_pool_1_out_4_ce1();
    void thread_max_pool_1_out_4_we0();
    void thread_max_pool_1_out_5_address0();
    void thread_max_pool_1_out_5_ce0();
    void thread_max_pool_1_out_5_ce1();
    void thread_max_pool_1_out_5_we0();
    void thread_max_pool_2_out_address0();
    void thread_max_pool_2_out_ce0();
    void thread_max_pool_2_out_we0();
    void thread_or_ln19_fu_884_p2();
    void thread_prediction_Addr_A();
    void thread_prediction_Clk_A();
    void thread_prediction_Din_A();
    void thread_prediction_EN_A();
    void thread_prediction_Rst_A();
    void thread_prediction_WEN_A();
    void thread_select_ln14_1_fu_767_p3();
    void thread_select_ln14_2_fu_775_p3();
    void thread_select_ln14_fu_838_p3();
    void thread_sext_ln14_fu_828_p1();
    void thread_sext_ln27_fu_739_p1();
    void thread_sub_ln14_fu_816_p2();
    void thread_sub_ln27_fu_701_p2();
    void thread_tmp_43_fu_677_p3();
    void thread_tmp_44_fu_689_p3();
    void thread_tmp_45_fu_792_p3();
    void thread_tmp_46_fu_804_p3();
    void thread_tmp_fu_858_p4();
    void thread_trunc_ln19_fu_868_p1();
    void thread_zext_ln13_fu_783_p1();
    void thread_zext_ln14_401_fu_800_p1();
    void thread_zext_ln14_402_fu_812_p1();
    void thread_zext_ln14_4_fu_787_p1();
    void thread_zext_ln14_fu_851_p1();
    void thread_zext_ln27_1_fu_719_p1();
    void thread_zext_ln27_2_fu_697_p1();
    void thread_zext_ln27_3_fu_724_p1();
    void thread_zext_ln27_fu_685_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
