$date
	Sun Oct 23 03:32:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#952174
b101 &
b101 %
1$
b101 !
1"
#952175
0"
#952178
b10000 &
b10000 %
#952182
b1000 &
b1000 %
#952186
b100 &
b100 %
#952190
b10 &
b10 %
#952194
b1 &
b1 %
1#
#952198
b0 &
0#
b0 %
0$
#1970158
b10101 &
b10101 %
1$
b10101 !
1"
#1970159
0"
#1970162
b1000000 &
b1000000 %
#1970166
b100000 &
b100000 %
#1970170
b10000 &
b10000 %
#1970174
b1000 &
b1000 %
#1970178
b100 &
b100 %
#1970182
b10 &
b10 %
#1970186
b1 &
b1 %
1#
#1970190
b0 &
0#
b0 %
0$
#2963138
b10001 &
b10001 %
1$
b10001 !
1"
#2963139
0"
#2963142
b110100 &
b110100 %
#2963146
b11010 &
b11010 %
#2963150
b1101 &
b1101 %
#2963154
b101000 &
b101000 %
#2963158
b10100 &
b10100 %
#2963162
b1010 &
b1010 %
#2963166
b101 &
b101 %
#2963170
b10000 &
b10000 %
#2963174
b1000 &
b1000 %
#2963178
b100 &
b100 %
#2963182
b10 &
b10 %
#2963186
b1 &
b1 %
1#
#2963190
b0 &
0#
b0 %
0$
#4500012
