module JK_ff(input wire J,
				 input wire k,
				 input wire clk,
				 input wire rst,
				 output reg Q);
				 
	localparam HOLD = 2'b0,
				  SET	 = 2'b10,
				  RESET	 = 2'b01,
				  TOGGLE	 = 2'b11;
	
	
	
	
	
	always @(posedge clkk) begin
		if(rst) begin
			Q<= 1'b0
		end
		else begin
			case((J,K))
				2'b00:begin
					Q <= Q;
				end
				2'b01:begin
					Q <= 1'b0;
				end
				2'b10:begin
					Q <= 1'b1;
				end
				2'b11:begin
					Q <= ~Q;
				end
				
			endcase
		end
	end
endmodule