{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-1063,-268",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port aPCIE -pg 1 -lvl 3 -x 600 -y 100 -defaultsOSRD
preplace port xPcieToDfx_AXI -pg 1 -lvl 3 -x 600 -y 60 -defaultsOSRD
preplace port xPcieToICAP_AXI -pg 1 -lvl 3 -x 600 -y 240 -defaultsOSRD
preplace port port-id_pPcieSysRst_n -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_PcieSysClock -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port port-id_PcieClock -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port port-id_AxiBusClock -pg 1 -lvl 3 -x 600 -y 140 -defaultsOSRD
preplace port port-id_xAxiBusReset_n -pg 1 -lvl 3 -x 600 -y 160 -defaultsOSRD
preplace port port-id_pPcieLinkUp -pg 1 -lvl 3 -x 600 -y 120 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 1 -x 180 -y 140 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 2 -x 470 -y 240 -defaultsOSRD
preplace netloc AxiBusClock 1 1 2 360 140 NJ
preplace netloc PcieClock_1 1 0 1 NJ 150
preplace netloc PcieSysClock_1 1 0 1 NJ 130
preplace netloc pPcieLinkUp 1 1 2 NJ 120 NJ
preplace netloc pPcieSysRst_n 1 0 1 NJ 170
preplace netloc xAxiBusReset_n 1 1 2 340 160 NJ
preplace netloc xdma_0_M_AXI_LITE 1 1 2 NJ 60 NJ
preplace netloc xdma_0_pcie_mgt 1 1 2 NJ 100 NJ
preplace netloc xdma_0_M_AXIS_H2C_0 1 1 1 350 80n
preplace netloc axis_dwidth_converter_0_M_AXIS 1 2 1 NJ 240
levelinfo -pg 1 0 180 470 600
pagesize -pg 1 -db -bbox -sgen -150 0 770 320
"
}
{
   "da_board_cnt":"3",
   "da_xdma_cnt":"1"
}
