{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "a34c5bec",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2024-09-23 16:44:56.235351: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  SSE4.1 SSE4.2 AVX AVX2 AVX512F AVX512_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2024-09-23 16:44:56.315045: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/dmitsas/anaconda3/envs/hls4ml-tutorial/lib/python3.10/site-packages/hls4ml/converters/__init__.py:27: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import numpy as np\n",
    "import tensorflow as tf\n",
    "import hls4ml\n",
    "import matplotlib.pyplot as plt\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "260e7861",
   "metadata": {},
   "outputs": [],
   "source": [
    "it_min = -128\n",
    "it_max = 128\n",
    "precision = 8"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "e67d5d68",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_2/it_-128/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-27/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_2/it_-26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_-1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_0/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_84/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_2/it_85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_2/it_127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-128/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-59/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_3/it_-58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_-1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_0/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_54/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_3/it_55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_3/it_127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-128/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-92/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_4/it_-91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_-1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_0/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_18/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_4/it_19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_4/it_127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-128/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-124/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_5/it_-123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-7/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_5/it_-6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_-1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_0/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_107/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_5/it_108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_5/it_127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-128/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-39/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_6/it_-38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_-1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_0/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_76/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_6/it_77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_6/it_127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-128/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-127/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-112/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-68/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_7/it_-67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-47/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_-1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_0/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_1/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_2/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_3/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_4/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_5/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_6/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_7/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_8/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_9/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_10/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_11/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_12/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_13/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_14/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_15/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_16/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_17/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_18/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_19/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_20/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_21/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_22/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_23/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_24/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_25/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_26/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_27/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_28/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_29/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_30/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_31/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_32/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_33/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_34/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_35/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_36/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_37/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_38/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_39/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_40/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_41/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_42/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_43/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_44/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_45/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_46/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_47/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_7/it_48/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_49/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_50/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_51/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_52/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_53/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_54/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_55/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_56/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_57/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_58/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_59/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_60/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_61/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_62/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_63/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_64/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_65/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_66/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_67/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_68/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_69/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_70/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_71/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_72/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_73/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_74/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_75/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_76/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_77/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_78/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_79/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_80/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_81/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_82/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_83/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_84/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_85/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_86/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_87/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_88/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_89/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_90/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_91/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_92/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_93/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_94/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_95/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_96/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_97/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_98/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_99/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_100/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_101/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_102/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_103/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_104/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_105/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_106/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_107/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_108/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_109/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_110/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_111/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_112/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU times: user 493 ms, sys: 308 ms, total: 801 ms\n",
      "Wall time: 5.55 s\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rm: cannot remove './LUT_sim/prec_7/it_113/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_114/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_115/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_116/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_117/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_118/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_119/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_120/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_121/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_122/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_123/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_124/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_125/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_126/mult.prj/solution1/.autopilot': No such file or directory\n",
      "rm: cannot remove './LUT_sim/prec_7/it_127/mult.prj/solution1/.autopilot': No such file or directory\n"
     ]
    }
   ],
   "source": [
    "%%time\n",
    "for pr in range(2,8,1):\n",
    "    for i in range(it_min,it_max,1):\n",
    "        os.system('rm -r ' + './LUT_sim/prec_' + str(pr)  + \"/it_\" + str(i) + '/mult.prj/solution1/.autopilot')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "f6e205d4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU times: user 21.3 ms, sys: 4.01 ms, total: 25.3 ms\n",
      "Wall time: 23.1 ms\n"
     ]
    }
   ],
   "source": [
    "%%time\n",
    "for pr in range(2,8,1):\n",
    "    for i in range(it_min,it_max,1):\n",
    "        if not(os.path.exists('./LUT_sim/prec_' + str(pr) + \"/it_\" + str(i) + '/')):\n",
    "            os.makedirs('./LUT_sim/prec_' + str(pr) + \"/it_\" + str(i))\n",
    "        with open('./LUT_sim/prec_' + str(pr) + \"/it_\" + str(i) + \"/mult.cpp\",'w' ) as f:\n",
    "            f.write(\"\"\"#include <iostream> \n",
    "    #include <ap_int.h> \n",
    "    extern \"C\" { \n",
    "    void mult(ap_int<\"\"\" + str(pr) + \"\"\"> bitnum,ap_int<\"\"\" + str(pr + 8) + \"\"\"> *out){ \n",
    "    ap_int<\"\"\" + str(pr + 8) + \"\"\"> tmp; \n",
    "    tmp =\"\"\" + str(i)+\"\"\" * bitnum;\n",
    "    *out = tmp;\n",
    "    }\n",
    "    }\"\"\"\n",
    "    )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "13be5849",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "# for i in range(it_min,it_max,1):\n",
    "#     with open('./LUT_sim/run_test.tcl','w') as w:\n",
    "#         w.write(\"\"\"set XPART xc7z007s-clg225-2\n",
    "# set CSIM 0\n",
    "# set CSYNTH 1\n",
    "# set COSIM 0\n",
    "# set VIVADO_SYN 0\n",
    "# set VIVADO_IMPL 0\"\"\" +\n",
    "# \"\\nset PROJ \" + \"LUT_sim/prec_\" +str(precision) + \"/it_\" + str(i) + \"/mult.prj\" +\n",
    "# \"\\nset SOLN \" + \"LUT_sim/prec_\" +str(precision) + \"/it_\" + str(i) + \"/solution1\" +\n",
    "# \"\"\"\\nset CLKP 3.33\n",
    "# open_project $PROJ\"\"\" +\n",
    "# \"\\nadd_files \" + \"./prec_\" + str(precision) + \"/it_\" + str(i) + \"/mult.cpp\"\n",
    "# \"\"\"\\nset_top mult\n",
    "# open_solution -reset $SOLN\n",
    "# set_part $XPART\n",
    "# create_clock -period $CLKP\n",
    "# config_op mul -impl fabric\n",
    "# set_clock_uncertainty 0.10\n",
    "\n",
    "\n",
    "# if {$CSYNTH == 1} {\n",
    "#   csynth_design\n",
    "# }\n",
    "\n",
    "# exit\"\"\"\n",
    "# )\n",
    "        \n",
    "\n",
    "#     os.system('bash ./LUT_sim/run_test.sh')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "b372ae5a",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:42:30 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-128'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-128/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-128/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-128/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.54 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.64 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.44 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.46 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:42:40 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:42:42 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-127'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-127/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-127/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-127/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.18 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.56 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.51 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.37 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:42:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:42:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-126'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-126/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-126/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-126/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.78 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.168 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.45 seconds. Elapsed time: 8.89 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.69 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 10.79 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:43:05 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:43:07 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-125'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-125/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-125/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-125/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.71 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.72 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.69 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:43:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:43:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-124'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-124/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-124/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-124/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.52 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.293 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.31 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:43:30 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:43:32 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-123'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-123/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-123/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-123/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.42 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.53 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.37 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:43:42 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:43:44 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-122'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-122/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-122/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-122/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.56 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.66 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.48 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.49 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:43:55 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:43:57 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-121'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-121/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-121/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-121/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.71 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.83 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.652 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.36 seconds. CPU system time: 1.53 seconds. Elapsed time: 9.19 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.94 seconds. Total CPU system time: 2.4 seconds. Total elapsed time: 11.16 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:44:08 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:44:10 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-120'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-120/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-120/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-120/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.297 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.04 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.49 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.36 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.32 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:44:20 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:44:22 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-119'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-119/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-119/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-119/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.53 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.21 seconds. CPU system time: 1.22 seconds. Elapsed time: 8.6 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.59 seconds. Total CPU system time: 2.03 seconds. Total elapsed time: 10.45 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:44:32 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:44:34 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-118'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-118/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-118/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-118/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.45 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.09 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.58 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.42 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.41 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:44:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:44:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-117'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-117/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-117/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-117/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.8 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.07 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.020 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.74 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.52 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.33 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 11.5 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:44:58 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:45:00 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-116'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-116/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-116/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-116/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.71 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.48 seconds. Elapsed time: 8.9 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.43 seconds. Total CPU system time: 2.43 seconds. Total elapsed time: 10.7 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:45:10 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:45:12 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-115'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-115/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-115/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-115/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.83 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.26 seconds. CPU system time: 1.44 seconds. Elapsed time: 9.02 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.92 seconds. Total CPU system time: 2.3 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:45:23 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:45:25 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-114'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-114/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-114/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-114/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.84 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.2 seconds. CPU system time: 1.49 seconds. Elapsed time: 9 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.86 seconds. Total CPU system time: 2.35 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:45:36 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:45:38 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-113'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-113/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-113/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-113/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.88 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.39 seconds. CPU system time: 1.46 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.95 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 11.04 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:45:49 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:45:51 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-112'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-112/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-112/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-112/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.62 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.418 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.45 seconds. CPU system time: 1.38 seconds. Elapsed time: 9.13 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.03 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 11.12 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:46:02 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:46:04 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-111'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-111/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-111/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-111/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.76 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.19 seconds. CPU system time: 1.42 seconds. Elapsed time: 8.91 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.76 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.86 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:46:15 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:46:17 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-110'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-110/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-110/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-110/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.72 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.44 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.29 seconds. Elapsed time: 8.74 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.66 seconds. Total CPU system time: 2.09 seconds. Total elapsed time: 10.55 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:46:27 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:46:29 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-109'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-109/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-109/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-109/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.65 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.44 seconds. Elapsed time: 8.76 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.74 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 10.74 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:46:40 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:46:42 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-108'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-108/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-108/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-108/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.63 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.31 seconds. CPU system time: 1.4 seconds. Elapsed time: 8.87 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.73 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.69 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:46:52 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:46:54 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-107'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-107/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-107/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-107/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.72 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.24 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.88 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.67 seconds. Total CPU system time: 2.25 seconds. Total elapsed time: 10.75 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:47:05 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:47:07 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-106'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-106/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-106/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-106/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.19 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.18 seconds. CPU system time: 1.55 seconds. Elapsed time: 9.03 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.74 seconds. Total CPU system time: 2.42 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:47:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:47:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-105'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-105/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-105/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-105/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.55 seconds. Elapsed time: 9.09 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.82 seconds. Total CPU system time: 2.38 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:47:31 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:47:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-104'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-104/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-104/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-104/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.88 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.46 seconds. Elapsed time: 9.05 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.8 seconds. Total CPU system time: 2.35 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:47:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:47:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-103'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-103/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-103/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-103/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.89 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.51 seconds. Elapsed time: 8.59 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.5 seconds. Total CPU system time: 2.39 seconds. Total elapsed time: 10.41 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:47:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:47:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-102'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-102/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-102/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-102/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.39 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.12 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.1 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 11.13 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:48:09 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:48:11 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-101'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-101/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-101/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-101/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.73 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.44 seconds. Elapsed time: 8.88 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.68 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 10.84 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:48:22 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:48:24 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-100'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-100/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-100/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-100/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.57 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.16 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.65 seconds; current allocated memory: -995.363 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.52 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:48:34 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:48:36 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-99'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-99/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-99/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-99/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.67 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.07 seconds. CPU system time: 1.5 seconds. Elapsed time: 8.82 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.38 seconds. Total elapsed time: 10.74 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:48:47 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:48:49 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-98'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-98/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-98/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-98/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.98 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.58 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.55 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 10.55 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:48:59 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:49:01 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-97'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-97/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-97/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-97/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.46 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.652 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.04 seconds. CPU system time: 1.34 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.43 seconds. Total CPU system time: 2.14 seconds. Total elapsed time: 10.39 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:49:11 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:49:13 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-96'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-96/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-96/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-96/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.37 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.15 seconds. CPU system time: 1.27 seconds. Elapsed time: 8.42 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.11 seconds. Total elapsed time: 10.25 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:49:23 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:49:25 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-95'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-95/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-95/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-95/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.86 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.72 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.43 seconds. CPU system time: 1.29 seconds. Elapsed time: 8.84 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.71 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.68 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:49:36 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:49:38 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-94'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-94/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-94/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-94/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.77 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.81 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.31 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.98 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.83 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.96 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:49:49 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:49:51 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-93'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-93/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-93/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-93/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.6 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.67 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.58 seconds. Total CPU system time: 2.64 seconds. Total elapsed time: 10.68 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:50:01 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:50:03 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-92'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-92/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-92/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-92/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.88 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.53 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.79 seconds. Total CPU system time: 2.44 seconds. Total elapsed time: 11.07 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:50:14 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:50:16 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-91'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-91/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-91/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-91/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.89 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.723 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.38 seconds. CPU system time: 1.43 seconds. Elapsed time: 9.06 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.83 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.99 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:50:27 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:50:29 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-90'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-90/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-90/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-90/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.5 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.42 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.273 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.04 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.53 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.42 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:50:39 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:50:42 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-89'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-89/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-89/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-89/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.2 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.11 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.91 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 11.05 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:50:52 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:50:54 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-88'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-88/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-88/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-88/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.93 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.71 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.137 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.44 seconds. CPU system time: 1.51 seconds. Elapsed time: 9.28 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.12 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 11.27 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:51:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:51:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-87'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-87/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-87/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-87/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.72 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.62 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.4 seconds. Elapsed time: 8.96 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.91 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.9 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:51:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:51:21 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-86'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-86/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-86/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-86/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.07 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.4 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:51:31 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:51:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-85'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-85/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-85/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-85/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.97 seconds. CPU system time: 1.5 seconds. Elapsed time: 8.71 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.51 seconds. Total CPU system time: 2.37 seconds. Total elapsed time: 10.67 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:51:43 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:51:45 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-84'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-84/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-84/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-84/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.15 seconds. CPU system time: 1.44 seconds. Elapsed time: 8.6 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.45 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:51:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:51:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-83'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-83/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-83/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-83/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.4 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.05 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.66 seconds. CPU system time: 1.53 seconds. Elapsed time: 9.03 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.86 seconds. Total CPU system time: 2.67 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:52:08 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:52:10 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-82'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-82/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-82/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-82/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.58 seconds. Elapsed time: 3.96 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.67 seconds. CPU system time: 1.43 seconds. Elapsed time: 9.11 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.03 seconds. Total CPU system time: 2.27 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:52:21 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:52:23 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-81'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-81/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-81/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-81/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.96 seconds. CPU system time: 1.52 seconds. Elapsed time: 8.65 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.25 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.45 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:52:34 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:52:35 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-80'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-80/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-80/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-80/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.54 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.31 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.78 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.85 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.77 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:52:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:52:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-79'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-79/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-79/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-79/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.54 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.4 seconds. Elapsed time: 8.68 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.61 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 10.69 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:52:59 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:53:01 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-78'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-78/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-78/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-78/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.95 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.44 seconds. CPU system time: 1.42 seconds. Elapsed time: 9.12 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.03 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 11.08 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:53:12 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:53:14 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-77'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-77/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-77/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-77/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.87 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.3 seconds. CPU system time: 1.49 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.84 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:53:24 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:53:27 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-76'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-76/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-76/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-76/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.88 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.51 seconds. Elapsed time: 9.07 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.94 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 11.06 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:53:37 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:53:39 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-75'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-75/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-75/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-75/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.5 seconds. Elapsed time: 9.05 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.87 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:53:50 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:53:52 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-74'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-74/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-74/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-74/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.65 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.15 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.82 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.68 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 10.78 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:54:03 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:54:05 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-73'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-73/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-73/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-73/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.8 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.83 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.89 seconds. CPU system time: 1.33 seconds. Elapsed time: 9.3 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.2 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 11.12 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:54:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:54:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-72'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-72/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-72/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-72/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.74 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.26 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.91 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.9 seconds. Total CPU system time: 2.09 seconds. Total elapsed time: 10.83 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:54:29 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:54:31 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-71'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-71/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-71/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-71/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.47 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.5 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.41 seconds. Elapsed time: 8.59 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.32 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:54:41 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:54:43 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-70'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-70/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-70/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-70/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.38 seconds. Elapsed time: 8.67 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.64 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.49 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:54:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:54:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-69'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-69/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-69/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-69/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.58 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.66 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.86 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.94 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.86 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:55:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:55:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-68'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-68/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-68/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-68/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.45 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.297 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.21 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.316 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.55 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.39 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:55:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:55:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-67'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-67/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-67/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-67/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.97 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.65 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.254 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_8s_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.52 seconds. CPU system time: 1.43 seconds. Elapsed time: 9.25 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.09 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 11.23 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:55:31 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:55:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-66'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-66/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-66/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-66/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.94 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.297 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.43 seconds. Elapsed time: 9.08 seconds; current allocated memory: -995.320 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.84 seconds. Total CPU system time: 2.3 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:55:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:55:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-65'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-65/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-65/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-65/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.289 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.688 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.41 seconds. Elapsed time: 8.68 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.57 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.51 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:55:57 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:55:59 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-64'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-64/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-64/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-64/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.4 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.42 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.25 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:56:09 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:56:11 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-63'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-63/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-63/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-63/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.65 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.45 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.44 seconds. Elapsed time: 8.7 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.57 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.64 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:56:21 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:56:23 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-62'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-62/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-62/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-62/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.86 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.58 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.160 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.52 seconds. Elapsed time: 9.05 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.78 seconds. Total CPU system time: 2.42 seconds. Total elapsed time: 11.04 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:56:34 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:56:36 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-61'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-61/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-61/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-61/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.98 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.52 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.68 seconds. Total CPU system time: 2.8 seconds. Total elapsed time: 10.64 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:56:47 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:56:49 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-60'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-60/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-60/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-60/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.96 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.66 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.168 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.45 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.19 seconds; current allocated memory: -995.320 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.1 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 11.19 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:57:00 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:57:02 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-59'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-59/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-59/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-59/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.88 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.49 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.74 seconds. Total CPU system time: 2.43 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:57:13 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:57:15 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-58'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-58/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-58/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-58/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.94 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.5 seconds. Elapsed time: 9.11 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.92 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 11.06 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:57:26 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:57:28 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-57'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-57/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-57/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-57/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.41 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.02 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.59 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.52 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:57:38 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:57:40 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-56'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-56/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-56/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-56/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.44 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.33 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.5 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.44 seconds. Total CPU system time: 2.85 seconds. Total elapsed time: 10.55 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:57:50 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:57:52 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-55'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-55/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-55/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-55/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.31 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.54 seconds. Total elapsed time: 10.53 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:58:03 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:58:05 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-54'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-54/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-54/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-54/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.84 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.62 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.38 seconds. CPU system time: 1.38 seconds. Elapsed time: 9.09 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.97 seconds. Total CPU system time: 2.27 seconds. Total elapsed time: 11.07 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:58:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:58:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-53'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-53/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-53/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-53/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.41 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.74 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.09 seconds. CPU system time: 1.57 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.83 seconds. Total CPU system time: 2.47 seconds. Total elapsed time: 11.12 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:58:29 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:58:31 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-52'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-52/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-52/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-52/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.88 seconds. Elapsed time: 4.93 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.35 seconds. CPU system time: 1.51 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.91 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 11.01 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:58:42 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:58:44 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-51'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-51/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-51/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-51/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.3 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.58 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.63 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.41 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:58:54 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:58:56 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-50'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-50/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-50/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-50/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.58 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.38 seconds. Elapsed time: 8.66 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.58 seconds. Total CPU system time: 2.36 seconds. Total elapsed time: 10.54 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:59:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:59:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-49'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-49/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-49/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-49/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.87 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.33 seconds. CPU system time: 1.47 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.85 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.98 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:59:19 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:59:21 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-48'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-48/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-48/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-48/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.56 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.48 seconds. Total elapsed time: 10.55 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:59:32 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:59:34 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-47'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-47/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-47/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-47/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.63 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.45 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.48 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:59:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:59:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-46'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-46/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-46/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-46/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.8 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.64 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.33 seconds. CPU system time: 1.43 seconds. Elapsed time: 9.07 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.92 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 11.06 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sat Jun 22 23:59:57 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sat Jun 22 23:59:59 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-45'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-45/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-45/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-45/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.17 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.83 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.84 seconds. Total CPU system time: 2.14 seconds. Total elapsed time: 10.84 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:00:10 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:00:12 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-44'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-44/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-44/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-44/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.99 seconds. CPU system time: 0.88 seconds. Elapsed time: 5.01 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.55 seconds. CPU system time: 1.5 seconds. Elapsed time: 9.18 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.05 seconds. Total CPU system time: 2.43 seconds. Total elapsed time: 11.14 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:00:23 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:00:25 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-43'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-43/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-43/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-43/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.43 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.45 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.49 seconds. Total CPU system time: 2.08 seconds. Total elapsed time: 10.37 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:00:35 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:00:37 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-42'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-42/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-42/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-42/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.45 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.133 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.4 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 10.35 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:00:47 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:00:49 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-41'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-41/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-41/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-41/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.61 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.44 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.04 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.71 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.59 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 10.62 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:01:00 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:01:02 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-40'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-40/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-40/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-40/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.89 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.89 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.297 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.5 seconds. CPU system time: 1.3 seconds. Elapsed time: 9.07 seconds; current allocated memory: -995.320 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.11 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 11.03 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:01:13 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:01:15 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-39'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-39/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-39/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-39/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.79 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.21 seconds. CPU system time: 1.47 seconds. Elapsed time: 8.94 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.83 seconds. Total CPU system time: 2.25 seconds. Total elapsed time: 10.9 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:01:25 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:01:27 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-38'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-38/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-38/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-38/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.96 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.258 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.46 seconds. CPU system time: 1.34 seconds. Elapsed time: 9.12 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.03 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 11.1 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:01:38 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:01:40 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-37'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-37/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-37/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-37/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.93 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.45 seconds. Elapsed time: 9.11 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.93 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 11.05 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:01:51 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:01:53 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-36'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-36/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-36/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-36/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.43 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.58 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.44 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.4 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:02:04 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:02:06 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-35'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-35/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-35/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-35/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7s_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.87 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 11.03 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:02:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:02:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-34'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-34/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-34/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-34/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.52 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.43 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.3 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.37 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:02:29 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:02:31 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-33'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-33/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-33/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-33/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.85 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.285 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.4 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.96 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.77 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.81 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:02:41 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:02:43 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-32'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-32/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-32/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-32/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.2 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.52 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 10.42 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:02:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:02:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-31'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-31/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-31/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-31/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.31 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.45 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:03:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:03:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-30'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-30/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-30/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-30/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.53 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.277 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.51 seconds. Total CPU system time: 2.54 seconds. Total elapsed time: 10.55 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:03:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:03:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-29'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-29/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-29/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-29/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.9 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.78 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.42 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.88 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.74 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.72 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:03:31 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:03:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-28'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-28/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-28/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-28/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.71 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.17 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.83 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.63 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 10.76 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:03:43 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:03:45 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-27'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-27/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-27/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-27/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.66 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.18 seconds. CPU system time: 1.53 seconds. Elapsed time: 8.89 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.67 seconds. Total CPU system time: 2.39 seconds. Total elapsed time: 10.86 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:03:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:03:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-26'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-26/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-26/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-26/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.61 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.58 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.16 seconds. CPU system time: 1.4 seconds. Elapsed time: 8.84 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.67 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.82 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:04:09 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:04:11 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-25'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-25/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-25/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-25/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.93 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.39 seconds. CPU system time: 1.42 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.95 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 11.05 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:04:22 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:04:24 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-24'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-24/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-24/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-24/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.52 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.98 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.4 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.39 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:04:34 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:04:36 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-23'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-23/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-23/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-23/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.92 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.42 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.34 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:04:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:04:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-22'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-22/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-22/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-22/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.9 seconds. Elapsed time: 4.55 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.52 seconds. Elapsed time: 8.64 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.52 seconds. Total CPU system time: 2.75 seconds. Total elapsed time: 10.64 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:04:59 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:05:01 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-21'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-21/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-21/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-21/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.48 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.64 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.63 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.08 seconds. CPU system time: 1.51 seconds. Elapsed time: 8.88 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.64 seconds. Total CPU system time: 2.39 seconds. Total elapsed time: 10.84 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:05:11 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:05:13 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-20'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-20/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-20/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-20/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.426 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-871] Estimated clock period (3.311ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75') [11]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75_1') [14]  (3.31 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 302.02 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.06 seconds. CPU system time: 1.41 seconds. Elapsed time: 8.71 seconds; current allocated memory: -995.312 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 10.66 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:05:24 2024...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:05:26 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-19'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-19/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-19/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-19/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6s_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.17 seconds. CPU system time: 1.38 seconds. Elapsed time: 8.72 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.51 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.52 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:05:36 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:05:38 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-18'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-18/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-18/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-18/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.89 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.301 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-871] Estimated clock period (3.311ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75') [11]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75_1') [14]  (3.31 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.699 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 302.02 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.32 seconds. CPU system time: 1.49 seconds. Elapsed time: 9.03 seconds; current allocated memory: -995.312 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.82 seconds. Total CPU system time: 2.35 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:05:49 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:05:51 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-17'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-17/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-17/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-17/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.82 seconds; current allocated memory: 460.586 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-871] Estimated clock period (3.311ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75') [12]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75_1') [13]  (3.31 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 302.02 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.26 seconds. CPU system time: 1.42 seconds. Elapsed time: 8.95 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.73 seconds. Total CPU system time: 2.36 seconds. Total elapsed time: 10.9 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:06:02 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:06:04 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-16'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-16/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-16/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-16/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.160 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.02 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.46 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.34 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.3 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:06:14 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:06:16 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-15'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-15/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-15/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-15/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.52 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.45 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.29 seconds. Elapsed time: 8.48 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.39 seconds. Total CPU system time: 2.11 seconds. Total elapsed time: 10.35 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:06:26 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:06:28 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-14'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-14/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-14/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-14/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.98 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.56 seconds; current allocated memory: -995.320 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.32 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.41 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:06:39 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:06:41 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-13'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-13/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-13/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-13/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-1015] Estimated delay Estimated delay (7.6ns)  of 'mul' operation ('mul_ln75') exceeds the target cycle time (target cycle time: 3.33ns, clock uncertainty: 0.1ns, effective cycle time: 3.23ns).\n",
      "\n",
      "Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1015.html\n",
      "WARNING: [HLS 200-871] Estimated clock period (7.599ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'mul' operation ('mul_ln75') [10]  (7.6 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 131.60 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.5 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.43 seconds. Total CPU system time: 2.74 seconds. Total elapsed time: 10.53 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:06:51 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:06:53 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-12'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-12/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-12/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-12/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.81 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.707 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.85 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.63 seconds. Total CPU system time: 2.23 seconds. Total elapsed time: 10.7 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:07:04 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:07:06 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-11'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-11/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-11/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-11/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-1015] Estimated delay Estimated delay (7.6ns)  of 'mul' operation ('mul_ln75') exceeds the target cycle time (target cycle time: 3.33ns, clock uncertainty: 0.1ns, effective cycle time: 3.23ns).\n",
      "\n",
      "Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1015.html\n",
      "WARNING: [HLS 200-871] Estimated clock period (7.599ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'mul' operation ('mul_ln75') [10]  (7.6 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 131.60 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.19 seconds. CPU system time: 1.49 seconds. Elapsed time: 9 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.75 seconds. Total CPU system time: 2.36 seconds. Total elapsed time: 10.98 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:07:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:07:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-10'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-10/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-10/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-10/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.4 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.172 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-871] Estimated clock period (3.286ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75') [11]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75_1') [14]  (3.29 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.695 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 304.32 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.316 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.33 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:07:29 2024...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:07:31 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-9'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-9/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-9/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-9/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-871] Estimated clock period (3.286ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75_1') [13]  (3.29 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 304.32 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.32 seconds. CPU system time: 1.42 seconds. Elapsed time: 9.01 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.84 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 10.98 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:07:41 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:07:43 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-8'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-8/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-8/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-8/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.406 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.29 seconds. CPU system time: 1.38 seconds. Elapsed time: 8.95 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.83 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 10.87 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:07:54 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:07:56 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-7'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-7/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-7/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-7/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.984 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.984 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.41 seconds. Elapsed time: 8.52 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 10.34 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:08:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:08:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-6'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-6/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-6/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-6/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.72 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.168 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.3 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.77 seconds; current allocated memory: -995.320 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.61 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.57 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:08:19 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:08:21 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-5'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-5/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-5/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-5/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-871] Estimated clock period (3.261ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75') [12]  (0 ns)\n",
      "\t'sub' operation ('sub_ln75_1') [13]  (3.26 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 306.65 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.16 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.49 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.5 seconds. Total CPU system time: 2.14 seconds. Total elapsed time: 10.31 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:08:31 2024...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:08:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-4'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-4/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-4/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-4/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.94 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 639.59 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.01 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.76 seconds. Total CPU system time: 2.36 seconds. Total elapsed time: 10.96 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:08:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:08:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-3'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-3/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-3/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-3/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.42 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 639.59 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.5 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.46 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:08:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:08:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-2'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-2/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-2/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-2/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.56 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.141 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 643.40 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.63 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.73 seconds. Total elapsed time: 10.64 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:09:09 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:09:11 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-1'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-1/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-1/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_-1/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.93 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.19 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 647.25 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.49 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.8 seconds. Total CPU system time: 2.36 seconds. Total elapsed time: 11.01 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:09:21 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:09:23 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_0'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_0/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_0/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_0/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.64 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.828 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.664 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 496.480 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.586 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.586 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.586 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "WARNING: [RTGEN 206-101] Port 'mult/bitnum' has no fanin or fanout and is left dangling.\n",
      "               Please use C simulation to confirm this function argument can be read from or written to.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.586 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.586 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.586 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.47 seconds. Elapsed time: 8.85 seconds; current allocated memory: -995.426 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.61 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 10.8 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:09:34 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:09:36 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_1'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_1/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_1/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_1/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.57 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 464.883 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.117 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.637 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.637 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.637 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.637 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.637 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.637 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.47 seconds; current allocated memory: -995.375 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.36 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.26 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:09:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:09:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_2'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_2/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_2/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_2/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.93 seconds. CPU system time: 1.38 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.4 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 10.4 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:09:58 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:10:01 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_3'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_3/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_3/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_3/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.52 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 639.59 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.21 seconds. CPU system time: 1.41 seconds. Elapsed time: 8.63 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.56 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:10:11 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:10:13 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_4'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_4/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_4/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_4/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.602 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.59 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.55 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.4 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:10:23 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:10:25 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_5'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_5/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_5/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_5/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.137 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 639.59 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.34 seconds. Elapsed time: 8.52 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.49 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.32 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:10:35 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:10:37 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_6'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_6/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_6/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_6/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.25 seconds. Elapsed time: 8.65 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.5 seconds. Total CPU system time: 2.11 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:10:48 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:10:50 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_7'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_7/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_7/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_7/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.68 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.58 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.29 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.78 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.77 seconds. Total CPU system time: 2.07 seconds. Total elapsed time: 10.66 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:11:00 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:11:02 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_8'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_8/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_8/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_8/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.67 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.63 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.5 seconds. Elapsed time: 8.9 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.72 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 10.87 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:11:13 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:11:15 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_9'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_9/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_9/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_9/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.78 seconds; current allocated memory: 460.598 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.77 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.887 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.46 seconds. CPU system time: 1.43 seconds. Elapsed time: 9.2 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.08 seconds. Total CPU system time: 2.3 seconds. Total elapsed time: 11.2 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:11:26 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:11:28 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_10'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_10/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_10/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_10/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.45 seconds. CPU system time: 0.84 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 635.83 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.98 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.72 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.3 seconds. Total elapsed time: 10.73 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:11:38 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:11:41 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_11'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_11/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_11/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_11/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.67 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-1015] Estimated delay Estimated delay (7.6ns)  of 'mul' operation ('mul_ln75') exceeds the target cycle time (target cycle time: 3.33ns, clock uncertainty: 0.1ns, effective cycle time: 3.23ns).\n",
      "\n",
      "Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1015.html\n",
      "WARNING: [HLS 200-871] Estimated clock period (7.599ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'mul' operation ('mul_ln75') [10]  (7.6 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 131.60 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.74 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.65 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 10.66 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:11:51 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:11:53 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_12'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_12/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_12/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_12/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.5 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.17 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.64 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.39 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.42 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:12:03 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:12:05 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_13'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_13/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_13/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_13/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.66 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "WARNING: [HLS 200-1015] Estimated delay Estimated delay (7.6ns)  of 'mul' operation ('mul_ln75') exceeds the target cycle time (target cycle time: 3.33ns, clock uncertainty: 0.1ns, effective cycle time: 3.23ns).\n",
      "\n",
      "Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1015.html\n",
      "WARNING: [HLS 200-871] Estimated clock period (7.599ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.1ns, effective delay budget: 3.23ns).\n",
      "Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html\n",
      "WARNING: [HLS 200-1016] The critical path in module 'mult' consists of the following:\twire read operation ('bitnum_read', ./mult.cpp:4) on port 'bitnum' (./mult.cpp:4) [8]  (0 ns)\n",
      "\t'mul' operation ('mul_ln75') [10]  (7.6 ns)\n",
      "\n",
      "Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 131.60 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.31 seconds. Elapsed time: 8.72 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.53 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:12:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:12:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_14'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_14/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_14/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_14/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.53 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.29 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.43 seconds. Total CPU system time: 2.09 seconds. Total elapsed time: 10.37 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:12:28 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:12:30 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_15'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_15/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_15/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_15/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.48 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.285 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.6 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.54 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 10.53 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:12:40 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:12:42 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_16'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_16/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_16/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_16/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.46 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.78 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.125 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.4 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.78 seconds; current allocated memory: -995.363 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.73 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.58 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:12:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:12:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_17'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_17/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_17/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_17/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.43 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.137 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.21 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.47 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.52 seconds. Total CPU system time: 2.1 seconds. Total elapsed time: 10.28 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:13:05 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:13:07 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_18'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_18/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_18/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_18/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.11 seconds. CPU system time: 1.34 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.36 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:13:17 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:13:19 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_19'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_19/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_19/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_19/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.58 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.04 seconds. CPU system time: 1.42 seconds. Elapsed time: 8.76 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.57 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.73 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:13:30 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:13:32 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_20'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_20/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_20/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_20/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.41 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.46 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 632.11 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.06 seconds. CPU system time: 1.24 seconds. Elapsed time: 8.43 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.39 seconds. Total CPU system time: 2.02 seconds. Total elapsed time: 10.23 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:13:42 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:13:44 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_21'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_21/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_21/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_21/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.5 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.258 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.56 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.51 seconds. Total CPU system time: 2.08 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:13:54 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:13:56 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_22'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_22/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_22/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_22/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.49 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.12 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.67 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.15 seconds. CPU system time: 1.47 seconds. Elapsed time: 8.93 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.82 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 10.94 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:14:07 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:14:09 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_23'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_23/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_23/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_23/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.82 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.65 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.47 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.05 seconds. Total CPU system time: 2.15 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:14:20 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:14:22 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_24'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_24/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_24/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_24/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.46 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.84 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.67 seconds. CPU system time: 1.46 seconds. Elapsed time: 8.84 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.89 seconds. Total CPU system time: 2.82 seconds. Total elapsed time: 10.91 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:14:33 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:14:35 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_25'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_25/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_25/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_25/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.44 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.68 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.73 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.254 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.648 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.18 seconds. CPU system time: 1.46 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.363 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.95 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 11.13 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:14:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:14:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_26'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_26/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_26/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_26/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.2 seconds. CPU system time: 1.26 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.45 seconds. Total CPU system time: 2.1 seconds. Total elapsed time: 10.35 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:14:58 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:15:00 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_27'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_27/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_27/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_27/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.52 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.21 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.63 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.47 seconds. Total CPU system time: 2.1 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:15:10 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:15:12 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_28'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_28/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_28/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_28/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.74 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.91 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.17 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.83 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.74 seconds. Total CPU system time: 2.21 seconds. Total elapsed time: 10.74 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:15:23 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:15:25 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_29'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_29/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_29/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_29/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_5ns_22_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.41 seconds. CPU system time: 1.4 seconds. Elapsed time: 9.06 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 11.04 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:15:36 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:15:38 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_30'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_30/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_30/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_30/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.42 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.289 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.29 seconds. Elapsed time: 8.47 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.52 seconds. Total CPU system time: 2.07 seconds. Total elapsed time: 10.33 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:15:48 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:15:50 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_31'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_31/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_31/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_31/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.137 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.49 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.48 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.33 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:16:00 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:16:02 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_32'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_32/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_32/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_32/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.86 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.4 seconds. Elapsed time: 9.02 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.88 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:16:13 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:16:15 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_33'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_33/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_33/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_33/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.77 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.43 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.93 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.78 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.78 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:16:26 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:16:28 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_34'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_34/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_34/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_34/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.6 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.281 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.38 seconds. CPU system time: 1.35 seconds. Elapsed time: 9.05 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.02 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 11.07 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:16:39 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:16:41 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_35'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_35/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_35/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_35/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.6 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.09 seconds. CPU system time: 1.44 seconds. Elapsed time: 8.83 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.63 seconds. Total CPU system time: 2.28 seconds. Total elapsed time: 10.78 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:16:51 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:16:53 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_36'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_36/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_36/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_36/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.15 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.62 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.08 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:17:04 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:17:05 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_37'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_37/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_37/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_37/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.67 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.43 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.65 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.68 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.67 seconds. Total CPU system time: 2.08 seconds. Total elapsed time: 10.48 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:17:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:17:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_38'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_38/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_38/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_38/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.75 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.55 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.129 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.2 seconds. CPU system time: 1.51 seconds. Elapsed time: 8.96 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.7 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.89 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:17:28 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:17:30 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_39'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_39/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_39/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_39/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.47 seconds. CPU system time: 1.4 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.01 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 11.03 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:17:41 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:17:43 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_40'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_40/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_40/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_40/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.92 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 621.70 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.65 seconds. CPU system time: 1.5 seconds. Elapsed time: 9.45 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.32 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 11.44 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:17:55 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:17:57 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_41'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_41/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_41/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_41/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.46 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.57 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.58 seconds. Total CPU system time: 2.11 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:18:07 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:18:09 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_42'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_42/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_42/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_42/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.7 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.03 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.270 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.53 seconds. CPU system time: 1.51 seconds. Elapsed time: 9.35 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.12 seconds. Total CPU system time: 2.35 seconds. Total elapsed time: 11.31 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:18:20 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:18:22 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_43'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_43/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_43/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_43/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.83 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.3 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.01 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.97 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:18:33 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:18:35 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_44'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_44/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_44/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_44/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.94 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.4 seconds. CPU system time: 1.37 seconds. Elapsed time: 9.09 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.06 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 11.09 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:18:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:18:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_45'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_45/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_45/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_45/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.87 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.4 seconds. CPU system time: 1.39 seconds. Elapsed time: 9.07 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.92 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:18:59 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:19:01 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_46'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_46/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_46/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_46/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.56 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.45 seconds. Total CPU system time: 2.09 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:19:11 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:19:13 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_47'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_47/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_47/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_47/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.65 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.62 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.18 seconds. CPU system time: 1.48 seconds. Elapsed time: 8.91 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.68 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 10.83 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:19:24 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:19:26 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_48'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_48/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_48/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_48/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.54 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.289 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.29 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.58 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.58 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.41 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:19:36 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:19:38 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_49'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_49/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_49/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_49/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.89 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.141 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.41 seconds. CPU system time: 1.4 seconds. Elapsed time: 9.07 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.87 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:19:49 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:19:51 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_50'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_50/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_50/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_50/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.45 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.13 seconds. Elapsed time: 8.59 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.65 seconds. Total CPU system time: 1.93 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:20:01 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:20:03 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_51'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_51/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_51/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_51/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.5 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.13 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.92 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:20:14 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:20:16 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_52'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_52/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_52/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_52/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.69 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.7 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.3 seconds. CPU system time: 1.41 seconds. Elapsed time: 8.92 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.82 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.91 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:20:27 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:20:29 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_53'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_53/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_53/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_53/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.4 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.45 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.24 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 1.97 seconds. Total elapsed time: 10.34 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:20:39 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:20:41 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_54'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_54/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_54/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_54/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.56 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.41 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.99 seconds. CPU system time: 1.34 seconds. Elapsed time: 8.59 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.57 seconds. Total CPU system time: 2.11 seconds. Total elapsed time: 10.53 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:20:51 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:20:53 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_55'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_55/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_55/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_55/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.45 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.258 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.26 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.22 seconds. Total elapsed time: 10.4 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:21:04 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:21:06 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_56'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_56/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_56/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_56/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.66 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.164 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.12 seconds. CPU system time: 1.42 seconds. Elapsed time: 8.82 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.63 seconds. Total CPU system time: 2.27 seconds. Total elapsed time: 10.74 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:21:16 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:21:18 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_57'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_57/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_57/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_57/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.72 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.57 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.24 seconds. CPU system time: 1.26 seconds. Elapsed time: 8.66 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.48 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:21:28 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:21:30 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_58'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_58/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_58/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_58/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.96 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.85 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.54 seconds. CPU system time: 1.34 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.87 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.87 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:21:41 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:21:43 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_59'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_59/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_59/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_59/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.8 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.89 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.66 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.5 seconds. CPU system time: 1.35 seconds. Elapsed time: 9.17 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.04 seconds. Total CPU system time: 2.25 seconds. Total elapsed time: 11.15 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:21:54 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:21:56 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_60'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_60/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_60/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_60/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.36 seconds. CPU system time: 1.39 seconds. Elapsed time: 9 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.79 seconds. Total CPU system time: 2.21 seconds. Total elapsed time: 10.89 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:22:07 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:22:09 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_61'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_61/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_61/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_61/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.43 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.133 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_6ns_23_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.11 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.49 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.43 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.29 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:22:19 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:22:21 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_62'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_62/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_62/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_62/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.89 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.035 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.41 seconds. CPU system time: 1.33 seconds. Elapsed time: 9.03 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.93 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:22:32 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:22:34 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_63'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_63/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_63/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_63/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.42 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.281 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.03 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.42 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.41 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.25 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:22:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:22:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_64'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_64/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_64/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_64/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.98 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.258 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.5 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 10.41 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:22:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:22:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_65'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_65/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_65/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_65/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.55 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.06 seconds. CPU system time: 1.27 seconds. Elapsed time: 8.5 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.39 seconds. Total CPU system time: 2.1 seconds. Total elapsed time: 10.32 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:23:08 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:23:10 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_66'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_66/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_66/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_66/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.41 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.05 seconds. CPU system time: 1.26 seconds. Elapsed time: 8.45 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.42 seconds. Total CPU system time: 2.03 seconds. Total elapsed time: 10.27 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:23:20 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:23:22 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_67'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_67/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_67/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_67/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.86 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.6 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.51 seconds. CPU system time: 1.35 seconds. Elapsed time: 9.15 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.04 seconds. Total CPU system time: 2.21 seconds. Total elapsed time: 11.1 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:23:33 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:23:35 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_68'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_68/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_68/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_68/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.289 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.17 seconds. CPU system time: 1.51 seconds. Elapsed time: 9.03 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.77 seconds. Total CPU system time: 2.37 seconds. Total elapsed time: 11.02 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:23:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:23:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_69'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_69/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_69/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_69/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.84 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.95 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.44 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.45 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.75 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:23:59 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:24:01 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_70'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_70/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_70/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_70/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.43 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.66 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.69 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.55 seconds. Total CPU system time: 2.04 seconds. Total elapsed time: 10.47 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:24:12 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:24:14 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_71'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_71/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_71/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_71/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.79 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.33 seconds. CPU system time: 1.49 seconds. Elapsed time: 9.09 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.73 seconds. Total CPU system time: 2.44 seconds. Total elapsed time: 11.01 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:24:24 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:24:27 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_72'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_72/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_72/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_72/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.64 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.29 seconds. Elapsed time: 8.73 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.65 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.71 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:24:37 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:24:39 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_73'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_73/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_73/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_73/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.8 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.49 seconds. CPU system time: 1.27 seconds. Elapsed time: 8.92 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.89 seconds. Total CPU system time: 2.03 seconds. Total elapsed time: 10.76 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:24:50 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:24:52 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_74'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_74/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_74/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_74/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.55 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.24 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.75 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.64 seconds. Total CPU system time: 2.24 seconds. Total elapsed time: 10.7 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:25:02 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:25:04 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_75'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_75/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_75/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_75/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.45 seconds. CPU system time: 1.34 seconds. Elapsed time: 9.06 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.96 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:25:15 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:25:17 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_76'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_76/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_76/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_76/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.87 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.79 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.64 seconds. CPU system time: 1.48 seconds. Elapsed time: 9.29 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.97 seconds. Total CPU system time: 2.3 seconds. Total elapsed time: 11.11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:25:28 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:25:30 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_77'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_77/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_77/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_77/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.86 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.47 seconds. CPU system time: 1.34 seconds. Elapsed time: 9.01 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.87 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.87 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:25:41 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:25:43 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_78'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_78/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_78/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_78/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.41 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.45 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.270 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.21 seconds. Elapsed time: 8.46 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.55 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.3 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:25:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:25:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_79'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_79/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_79/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_79/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.76 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.973 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.973 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.38 seconds. Elapsed time: 8.9 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.71 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 10.74 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:26:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:26:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_80'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_80/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_80/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_80/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.54 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 611.62 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.25 seconds. Elapsed time: 8.63 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.68 seconds. Total CPU system time: 2.07 seconds. Total elapsed time: 10.48 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:26:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:26:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_81'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_81/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_81/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_81/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.51 seconds. CPU system time: 0.79 seconds. Elapsed time: 4.51 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.06 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.6 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.42 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.43 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:26:30 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:26:32 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_82'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_82/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_82/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_82/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.86 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.91 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.61 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.5 seconds. CPU system time: 1.44 seconds. Elapsed time: 9.15 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.93 seconds. Total CPU system time: 2.25 seconds. Total elapsed time: 11.03 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:26:43 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:26:45 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_83'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_83/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_83/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_83/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.73 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.06 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.62 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.141 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.33 seconds. CPU system time: 1.54 seconds. Elapsed time: 8.98 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.89 seconds. Total CPU system time: 2.34 seconds. Total elapsed time: 10.96 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:26:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:26:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_84'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_84/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_84/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_84/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.43 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.42 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.05 seconds. CPU system time: 1.18 seconds. Elapsed time: 8.53 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.61 seconds. Total CPU system time: 2.04 seconds. Total elapsed time: 10.56 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:27:08 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:27:10 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_85'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_85/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_85/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_85/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.270 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.16 seconds. CPU system time: 1.26 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.48 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:27:21 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:27:23 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_86'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_86/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_86/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_86/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.86 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.695 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.258 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.42 seconds. CPU system time: 1.4 seconds. Elapsed time: 9.1 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.99 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 11.08 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:27:33 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:27:36 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_87'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_87/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_87/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_87/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.34 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.52 seconds. Total CPU system time: 2.21 seconds. Total elapsed time: 10.4 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:27:46 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:27:48 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_88'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_88/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_88/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_88/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.4 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.54 seconds. Total CPU system time: 2.06 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:27:58 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:28:00 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_89'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_89/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_89/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_89/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.61 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.664 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.09 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.75 seconds; current allocated memory: -995.348 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 10.63 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:28:10 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:28:12 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_90'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_90/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_90/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_90/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.64 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.58 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.19 seconds. CPU system time: 1.34 seconds. Elapsed time: 8.69 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.09 seconds. Total elapsed time: 10.54 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:28:23 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:28:25 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_91'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_91/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_91/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_91/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.99 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.68 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.49 seconds. CPU system time: 1.5 seconds. Elapsed time: 9.28 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.06 seconds. Total CPU system time: 2.29 seconds. Total elapsed time: 11.22 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:28:36 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:28:38 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_92'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_92/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_92/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_92/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.62 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.48 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.31 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.49 seconds. Total CPU system time: 2.03 seconds. Total elapsed time: 10.35 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:28:48 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:28:50 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_93'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_93/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_93/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_93/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.6 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.020 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.31 seconds. Elapsed time: 8.79 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.75 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.73 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:29:01 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:29:03 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_94'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_94/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_94/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_94/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.7 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.71 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.47 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.23 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.79 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.93 seconds. Total CPU system time: 2.01 seconds. Total elapsed time: 10.76 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:29:13 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:29:15 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_95'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_95/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_95/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_95/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.46 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.99 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.26 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.58 seconds. Total CPU system time: 2.07 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:29:26 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:29:28 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_96'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_96/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_96/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_96/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.47 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.51 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.160 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.29 seconds. CPU system time: 1.25 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.59 seconds. Total CPU system time: 2.08 seconds. Total elapsed time: 10.36 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:29:38 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:29:40 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_97'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_97/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_97/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_97/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.48 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.07 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.47 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.4 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:29:50 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:29:52 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_98'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_98/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_98/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_98/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.42 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.47 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.258 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.652 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.22 seconds. CPU system time: 1.28 seconds. Elapsed time: 8.55 seconds; current allocated memory: -995.359 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.06 seconds. Total elapsed time: 10.38 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:30:02 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:30:04 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_99'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_99/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_99/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_99/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.88 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.53 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.97 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.42 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.711 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.145 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.39 seconds. CPU system time: 1.23 seconds. Elapsed time: 8.54 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.76 seconds. Total CPU system time: 2.01 seconds. Total elapsed time: 10.37 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:30:14 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:30:16 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_100'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_100/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_100/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_100/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.85 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.93 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.48 seconds. CPU system time: 1.37 seconds. Elapsed time: 9.11 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.02 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 11.03 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:30:27 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:30:29 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_101'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_101/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_101/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_101/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.81 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.81 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.35 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.98 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.89 seconds. Total CPU system time: 2.16 seconds. Total elapsed time: 10.89 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:30:40 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:30:42 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_102'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_102/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_102/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_102/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.84 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.9 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.723 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.38 seconds. CPU system time: 1.35 seconds. Elapsed time: 9.03 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.92 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.96 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:30:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:30:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_103'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_103/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_103/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_103/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.87 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.84 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.902 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.137 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.660 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.45 seconds. CPU system time: 1.3 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.06 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:31:06 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:31:08 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_104'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_104/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_104/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_104/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.58 seconds. CPU system time: 0.86 seconds. Elapsed time: 4.66 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.47 seconds. Elapsed time: 8.82 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 10.73 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:31:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:31:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_105'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_105/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_105/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_105/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.59 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.61 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.15 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.79 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.73 seconds. Total CPU system time: 2.26 seconds. Total elapsed time: 10.78 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:31:31 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:31:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_106'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_106/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_106/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_106/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.83 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.87 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.56 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.42 seconds. CPU system time: 1.37 seconds. Elapsed time: 9.06 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.99 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 11 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:31:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:31:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_107'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_107/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_107/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_107/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.66 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.71 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.129 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.660 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.28 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.94 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.78 seconds. Total CPU system time: 2.23 seconds. Total elapsed time: 10.85 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:31:57 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:31:59 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_108'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_108/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_108/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_108/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.64 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.57 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.156 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.14 seconds. CPU system time: 1.45 seconds. Elapsed time: 8.84 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.8 seconds. Total CPU system time: 2.35 seconds. Total elapsed time: 10.94 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:32:09 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:32:11 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_109'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_109/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_109/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_109/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.62 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.7 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.16 seconds. CPU system time: 1.46 seconds. Elapsed time: 8.95 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.8 seconds. Total CPU system time: 2.33 seconds. Total elapsed time: 10.97 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:32:22 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:32:24 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_110'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_110/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_110/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_110/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.53 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.05 seconds. CPU system time: 1.39 seconds. Elapsed time: 8.67 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.57 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 10.6 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:32:35 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:32:37 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_111'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_111/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_111/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_111/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.61 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.49 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.96 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.42 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.07 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.51 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.5 seconds. Total CPU system time: 2.05 seconds. Total elapsed time: 10.35 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:32:47 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:32:49 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_112'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_112/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_112/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_112/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.74 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.82 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.53 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.043 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.691 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.25 seconds. CPU system time: 1.43 seconds. Elapsed time: 8.97 seconds; current allocated memory: -995.320 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.76 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 10.9 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:33:00 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:33:02 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_113'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_113/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_113/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_113/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.61 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.273 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.13 seconds. CPU system time: 1.36 seconds. Elapsed time: 8.78 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.75 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.72 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:33:12 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:33:14 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_114'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_114/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_114/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_114/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.65 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.38 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.18 seconds. Elapsed time: 8.49 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.01 seconds. Total elapsed time: 10.33 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:33:24 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:33:26 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_115'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_115/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_115/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_115/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.87 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.46 seconds. CPU system time: 1.24 seconds. Elapsed time: 9.04 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 11.08 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 11.04 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:33:37 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:33:39 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_116'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_116/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_116/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_116/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.57 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.35 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.04 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.55 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.008 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.656 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.19 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.56 seconds; current allocated memory: -995.355 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.37 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:33:49 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:33:51 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_117'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_117/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_117/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_117/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.75 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.67 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.45 seconds. CPU system time: 1.38 seconds. Elapsed time: 9.02 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.86 seconds. Total CPU system time: 2.14 seconds. Total elapsed time: 10.87 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:34:02 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:34:04 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_118'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_118/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_118/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_118/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.5 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.58 seconds; current allocated memory: 460.582 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.01 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.152 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.02 seconds. CPU system time: 1.37 seconds. Elapsed time: 8.7 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.53 seconds. Total CPU system time: 2.32 seconds. Total elapsed time: 10.7 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:34:15 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:34:17 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_119'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_119/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_119/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_119/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.82 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.85 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.52 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 497.277 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.41 seconds. CPU system time: 1.27 seconds. Elapsed time: 8.98 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.99 seconds. Total CPU system time: 2.01 seconds. Total elapsed time: 10.88 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:34:27 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:34:29 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_120'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_120/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_120/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_120/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.92 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.92 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.53 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.168 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.684 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.43 seconds. CPU system time: 1.38 seconds. Elapsed time: 9.06 seconds; current allocated memory: -995.328 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.96 seconds. Total CPU system time: 2.19 seconds. Total elapsed time: 10.98 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:34:40 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:34:42 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_121'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_121/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_121/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_121/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.73 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.7 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.02 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.680 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.82 seconds; current allocated memory: -995.332 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.71 seconds. Total CPU system time: 2.18 seconds. Total elapsed time: 10.74 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:34:53 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:34:55 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_122'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_122/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_122/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_122/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.78 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.61 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.03 seconds. CPU system time: 0.46 seconds. Elapsed time: 3.49 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.676 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.35 seconds. Elapsed time: 8.69 seconds; current allocated memory: -995.336 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.36 seconds. Total elapsed time: 10.6 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:35:05 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:35:07 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_123'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_123/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_123/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_123/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.75 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.81 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.08 seconds. CPU system time: 0.54 seconds. Elapsed time: 3.63 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.34 seconds. CPU system time: 1.41 seconds. Elapsed time: 9.06 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.97 seconds. Total CPU system time: 2.23 seconds. Total elapsed time: 11.05 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:35:18 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:35:20 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_124'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_124/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_124/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_124/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.56 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.59 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.703 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.152 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.668 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.1 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.74 seconds; current allocated memory: -995.344 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.71 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 10.78 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:35:31 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:35:33 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_125'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_125/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_125/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_125/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.6 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.64 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.66 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.918 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.715 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.148 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [HLS 200-486] Changing DSP latency (root=mul_ln75) to 3 in order to utilize available DSP registers.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_24_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 497.672 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 549.45 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.37 seconds. CPU system time: 1.3 seconds. Elapsed time: 8.97 seconds; current allocated memory: -995.340 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.98 seconds. Total CPU system time: 2.13 seconds. Total elapsed time: 10.94 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:35:44 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:35:46 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_126'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_126/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_126/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_126/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.54 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.54 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.969 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 464.922 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 470.719 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.164 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.688 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.07 seconds. CPU system time: 1.33 seconds. Elapsed time: 8.63 seconds; current allocated memory: -995.324 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.59 seconds. Total CPU system time: 2.12 seconds. Total elapsed time: 10.55 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:35:56 2024...\n",
      "\n",
      "****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)\n",
      "  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022\n",
      "  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'\n",
      "INFO: [HLS 200-10] For user 'dmitsas' on host 'skylla' (Linux_x86_64 version 5.4.0-182-generic) on Sun Jun 23 00:35:58 EEST 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_127'\n",
      "Sourcing Tcl script '../run_test.tcl'\n",
      "INFO: [HLS 200-1510] Running: open_project -reset mult.prj \n",
      "INFO: [HLS 200-10] Creating and opening project '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_127/mult.prj'.\n",
      "INFO: [HLS 200-1510] Running: add_files ./mult.cpp \n",
      "INFO: [HLS 200-10] Adding design file './mult.cpp' to the project\n",
      "INFO: [HLS 200-1510] Running: set_top mult \n",
      "INFO: [HLS 200-1510] Running: open_solution -reset solution1 \n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_127/mult.prj/solution1'.\n",
      "INFO: [HLS 200-10] Cleaning up the solution database.\n",
      "WARNING: [HLS 200-40] No /home/dmitsas/Downloads/notebooks/lut_mul/LUT_sim/prec_16/it_127/mult.prj/solution1/solution1.aps file found.\n",
      "INFO: [HLS 200-1505] Using default flow_target 'vivado'\n",
      "Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html\n",
      "INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0\n",
      "INFO: [HLS 200-1510] Running: set_part xc7z007s-clg225-2 \n",
      "INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg225-2'\n",
      "INFO: [HLS 200-1510] Running: create_clock -period 3.33 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.\n",
      "INFO: [HLS 200-1510] Running: config_op mul -impl fabric \n",
      "INFO: [HLS 200-1445] Configure operator 'mul' with implementation style 'fabric'.\n",
      "INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.10 \n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.\n",
      "INFO: [HLS 200-1510] Running: csynth_design \n",
      "INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] Analyzing design file './mult.cpp' ... \n",
      "INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.53 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.44 seconds; current allocated memory: 460.586 MB.\n",
      "INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\n",
      "INFO: [HLS 214-241] Aggregating scalar variable 'out' with compact=bit mode in 24-bits (./mult.cpp:4:0)\n",
      "INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.05 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.5 seconds; current allocated memory: 460.938 MB.\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.953 MB.\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 464.906 MB.\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 470.699 MB.\n",
      "INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 497.141 MB.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'mult' ...\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.06 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mult' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/bitnum' to 'ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'mult/out_r' to 'ap_vld'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.\n",
      "INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 497.660 MB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 497.660 MB.\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for mult.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for mult.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 601.87 MHz\n",
      "INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.03 seconds. CPU system time: 1.22 seconds. Elapsed time: 8.49 seconds; current allocated memory: -995.352 MB.\n",
      "INFO: [HLS 200-112] Total CPU user time: 10.6 seconds. Total CPU system time: 2.11 seconds. Total elapsed time: 10.47 seconds; peak allocated memory: 1.458 GB.\n",
      "INFO: [Common 17-206] Exiting vitis_hls at Sun Jun 23 00:36:08 2024...\n",
      "CPU times: user 5.15 s, sys: 1.1 s, total: 6.25 s\n",
      "Wall time: 53min 40s\n"
     ]
    }
   ],
   "source": [
    "%%time\n",
    "for pr in range (2,8,1):\n",
    "    for i in range(it_min,it_max,1):\n",
    "        with open('./LUT_sim/prec_' + str(pr) + '/run_test.tcl','w') as w:\n",
    "            w.write(\"\"\"set XPART xc7z007s-clg225-2\n",
    "    set CSIM 0\n",
    "    set CSYNTH 1\n",
    "    set COSIM 0\n",
    "    set VIVADO_SYN 0\n",
    "    set VIVADO_IMPL 0 \n",
    "    set PROJ mult.prj\n",
    "    \\nset SOLN solution1\n",
    "    set CLKP 3.33\n",
    "    open_project -reset $PROJ\"\"\" +\n",
    "    \"\\nadd_files ./mult.cpp\"\n",
    "    \"\"\"\\nset_top mult\n",
    "    open_solution -reset $SOLN\n",
    "    set_part $XPART\n",
    "    create_clock -period $CLKP\n",
    "    config_op mul -impl fabric\n",
    "    set_clock_uncertainty 0.10\n",
    "\n",
    "\n",
    "    if {$CSYNTH == 1} {\n",
    "      csynth_design\n",
    "    }\n",
    "\n",
    "    exit\"\"\"\n",
    "    )\n",
    "        w.close()\n",
    "\n",
    "\n",
    "        os.system('bash ./LUT_sim/run_test.sh ' + str(pr) + \" \" + str(i))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "80191d87",
   "metadata": {},
   "outputs": [],
   "source": [
    "RF_num = 10\n",
    "\n",
    "with open('./LUT_sim/prec_' + str(precision) + '/it_' + str(RF_num) + '/mult.prj/solution1/syn/report/csynth.rpt') as f:\n",
    "    for i,lines in enumerate(f):\n",
    "        if(i == 21):\n",
    "            print(lines)\n",
    "            break"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "c497c968",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU times: user 6.54 ms, sys: 4.5 ms, total: 11 ms\n",
      "Wall time: 9.86 ms\n"
     ]
    }
   ],
   "source": [
    "%%time\n",
    "LUT = []\n",
    "\n",
    "for z in range(it_min ,it_max,1):\n",
    "    with open('./LUT_sim/prec_' + str(precision) + '/it_' + str(z) + '/mult.prj/solution1/syn/report/csynth.rpt') as f:\n",
    "        for i,lines in enumerate(f):\n",
    "            if(i == 21):\n",
    "                sp = lines.split(\"|\")\n",
    "                lut = sp[13].replace(\" \",\"\")\n",
    "                if(lut != \"-\"):\n",
    "                    lut = int(lut.split(\"(\")[0])\n",
    "                else:\n",
    "                    lut = 0\n",
    "                #sp = sp.split(\"(\")\n",
    "                LUT.append(lut)\n",
    "                break               "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "353a2b6c",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "15"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "LUT[184]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "69483cc6",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "20.0"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "0.15625*128"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "f6f4aed3",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
