// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
// Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd.

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "rockchip,rk1808";

	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		serial2 = &uart2;
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a35", "arm,armv8";
			reg = <0x0 0x0>;
			clocks = <&cru ARMCLK>;
		};
	};

	arm-pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW 0>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW 0>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW 0>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW 0>;
	};

	gic: interrupt-controller@ff100000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		interrupt-controller;

		reg = <0x0 0xff100000 0 0x10000>, /* GICD */
		      <0x0 0xff140000 0 0xc0000>, /* GICR */
		      <0x0 0xff300000 0 0x10000>, /* GICC */
		      <0x0 0xff310000 0 0x10000>, /* GICH */
		      <0x0 0xff320000 0 0x10000>; /* GICV */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
		its: interrupt-controller@ff120000 {
			compatible = "arm,gic-v3-its";
			msi-controller;
			reg = <0x0 0xff120000 0x0 0x20000>;
		};
		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0>;
			};
		};
	};

	cru: clock-controller@ff350000 {
		compatible = "rockchip,rk1808-cru";
		reg = <0x0 0xff350000 0x0 0x1000>;
		rockchip,grf = <&grf>;
		#clock-cells = <1>;
		#reset-cells = <1>;
	};

	grf: syscon@ff360000 {
		compatible = "rockchip,rk1808-grf", "syscon", "simple-mfd";
		reg = <0x0 0xff360000 0x0 0x1000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};

	pwm0: pwm@ff3d0000 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d0000 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm0_pin>;
		clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm1: pwm@ff3d0010 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d0010 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm1_pin>;
		clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm2: pwm@ff3d0020 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d0020 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm2_pin>;
		clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm3: pwm@ff3d0030 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d0030 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm3_pin>;
		clocks = <&cru SCLK_PWM0>, <&cru PCLK_PWM0>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm4: pwm@ff3d8000 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d8000 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm4_pin>;
		clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm5: pwm@ff3d8010 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d8010 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm5_pin>;
		clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm6: pwm@fff3d8020 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xfff3d8020 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm6_pin>;
		clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm7: pwm@ff3d8030 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff3d8030 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm7_pin>;
		clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pmugrf: syscon@ff3f0000 {
		compatible = "rockchip,rk1808-pmugrf", "syscon", "simple-mfd";
		reg = <0x0 0xff3f0000 0x0 0x1000>;
		#address-cells = <1>;
		#size-cells = <1>;
	};

	i2c0: i2c@ff410000 {
		compatible = "rockchip,rk3399-i2c";
		reg = <0x0 0xff410000 0x0 0x1000>;
		clocks =  <&cru SCLK_I2C0>, <&cru PCLK_I2C0>;
		clock-names = "i2c", "pclk";
		interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&i2c0_xfer>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	pmucru: pmu-clock-controller@ff4d0000 {
		compatible = "rockchip,rk1808-pmucru";
		reg = <0x0 0xff4d0000 0x0 0x1000>;
		rockchip,grf = <&grf>;
		#clock-cells = <1>;
		#reset-cells = <1>;
	};

	amba {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dmac: dmac@ff4e0000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x0 0xff4e0000 0x0 0x4000>;
			interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cru ACLK_DMAC>;
			clock-names = "apb_pclk";
			#dma-cells = <1>;
			peripherals-req-type-burst;
		};
	};

	i2c1: i2c@ff500000 {
		compatible = "rockchip,rk3399-i2c";
		reg = <0x0 0xff500000 0x0 0x1000>;
		clocks = <&cru SCLK_I2C1>, <&cru PCLK_I2C1>;
		clock-names = "i2c", "pclk";
		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&i2c1_xfer>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c2: i2c@ff504000 {
		compatible = "rockchip,rk3399-i2c";
		reg = <0x0 0xff504000 0x0 0x1000>;
		clocks = <&cru SCLK_I2C2>, <&cru PCLK_I2C2>;
		clock-names = "i2c", "pclk";
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&i2c2_xfer>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c3: i2c@ff508000 {
		compatible = "rockchip,rk3399-i2c";
		reg = <0x0 0xff508000 0x0 0x1000>;
		clocks = <&cru SCLK_I2C3>, <&cru PCLK_I2C3>;
		clock-names = "i2c", "pclk";
		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&i2c3_xfer>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c4: i2c@ff50c000 {
		compatible = "rockchip,rk3399-i2c";
		reg = <0x0 0xff50c000 0x0 0x1000>;
		clocks = <&cru SCLK_I2C4>, <&cru PCLK_I2C4>;
		clock-names = "i2c", "pclk";
		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&i2c4_xfer>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	i2c5: i2c@ff510000 {
		compatible = "rockchip,rk3399-i2c";
		reg = <0x0 0xff100000 0x0 0x1000>;
		clocks = <&cru SCLK_I2C5>, <&cru PCLK_I2C5>;
		clock-names = "i2c", "pclk";
		interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
		//pinctrl-names = "default";
		//pinctrl-0 = <&i2c5_xfer>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	uart2: serial@ff550000 {
		compatible = "rockchip,rk1808-uart", "snps,dw-apb-uart";
		reg = <0x0 0xff550000 0x0 0x100>;
		interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH 0>;
		reg-shift = <2>;
		reg-io-width = <4>;
		status = "disabled";
	};

	pwm8: pwm@ff5d0000 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff5d0000 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm8_pin>;
		clocks = <&cru SCLK_PWM2>, <&cru PCLK_PWM2>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm9: pwm@fff5d0010 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff5d0010 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm9_pin>;
		clocks = <&cru SCLK_PWM2>, <&cru PCLK_PWM2>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm10: pwm@ff5d0020 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff5d0020 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm10_pin>;
		clocks = <&cru SCLK_PWM2>, <&cru PCLK_PWM2>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};

	pwm11: pwm@ff5d0030 {
		compatible = "rockchip,rk1808-pwm", "rockchip,rk3328-pwm";
		reg = <0x0 0xff5d0030 0x0 0x10>;
		#pwm-cells = <3>;
		//pinctrl-names = "active";
		//pinctrl-0 = <&pwm11_pin>;
		clocks = <&cru SCLK_PWM2>, <&cru PCLK_PWM2>;
		clock-names = "pwm", "pclk";
		status = "disabled";
	};
};
