#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fcee6b7f70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fcee735800_0 .net "PC", 31 0, v000001fcee72db50_0;  1 drivers
v000001fcee7344a0_0 .var "clk", 0 0;
v000001fcee734540_0 .net "clkout", 0 0, L_000001fcee77e0f0;  1 drivers
v000001fcee734fe0_0 .net "cycles_consumed", 31 0, v000001fcee7312b0_0;  1 drivers
v000001fcee733dc0_0 .var "rst", 0 0;
S_000001fcee6565b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fcee6b7f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fcee6d2a40 .param/l "RType" 0 4 2, C4<000000>;
P_000001fcee6d2a78 .param/l "add" 0 4 5, C4<100000>;
P_000001fcee6d2ab0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fcee6d2ae8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fcee6d2b20 .param/l "and_" 0 4 5, C4<100100>;
P_000001fcee6d2b58 .param/l "andi" 0 4 8, C4<001100>;
P_000001fcee6d2b90 .param/l "beq" 0 4 10, C4<000100>;
P_000001fcee6d2bc8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fcee6d2c00 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000001fcee6d2c38 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fcee6d2c70 .param/l "j" 0 4 12, C4<000010>;
P_000001fcee6d2ca8 .param/l "jal" 0 4 12, C4<000011>;
P_000001fcee6d2ce0 .param/l "jr" 0 4 6, C4<001000>;
P_000001fcee6d2d18 .param/l "lw" 0 4 8, C4<100011>;
P_000001fcee6d2d50 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fcee6d2d88 .param/l "or_" 0 4 5, C4<100101>;
P_000001fcee6d2dc0 .param/l "ori" 0 4 8, C4<001101>;
P_000001fcee6d2df8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fcee6d2e30 .param/l "sll" 0 4 6, C4<000000>;
P_000001fcee6d2e68 .param/l "slt" 0 4 5, C4<101010>;
P_000001fcee6d2ea0 .param/l "slti" 0 4 8, C4<101010>;
P_000001fcee6d2ed8 .param/l "srl" 0 4 6, C4<000010>;
P_000001fcee6d2f10 .param/l "sub" 0 4 5, C4<100010>;
P_000001fcee6d2f48 .param/l "subu" 0 4 5, C4<100011>;
P_000001fcee6d2f80 .param/l "sw" 0 4 8, C4<101011>;
P_000001fcee6d2fb8 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fcee6d2ff0 .param/l "xori" 0 4 8, C4<001110>;
L_000001fcee697120 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77dc20 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77e630 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77de50 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77e080 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77e400 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77dde0 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77e7f0 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77e0f0 .functor OR 1, v000001fcee7344a0_0, v000001fcee6b9c60_0, C4<0>, C4<0>;
L_000001fcee77da60 .functor OR 1, L_000001fcee734860, L_000001fcee734a40, C4<0>, C4<0>;
L_000001fcee77dd70 .functor AND 1, L_000001fcee735260, L_000001fcee7356c0, C4<1>, C4<1>;
L_000001fcee77dd00 .functor NOT 1, v000001fcee733dc0_0, C4<0>, C4<0>, C4<0>;
L_000001fcee77dad0 .functor OR 1, L_000001fcee792d70, L_000001fcee794530, C4<0>, C4<0>;
L_000001fcee77e320 .functor OR 1, L_000001fcee77dad0, L_000001fcee794850, C4<0>, C4<0>;
L_000001fcee77e4e0 .functor OR 1, L_000001fcee793450, L_000001fcee794030, C4<0>, C4<0>;
L_000001fcee77e240 .functor AND 1, L_000001fcee794670, L_000001fcee77e4e0, C4<1>, C4<1>;
L_000001fcee77dec0 .functor OR 1, L_000001fcee7939f0, L_000001fcee793bd0, C4<0>, C4<0>;
L_000001fcee77db40 .functor AND 1, L_000001fcee7940d0, L_000001fcee77dec0, C4<1>, C4<1>;
L_000001fcee77df30 .functor NOT 1, L_000001fcee77e0f0, C4<0>, C4<0>, C4<0>;
v000001fcee72c570_0 .net "ALUOp", 3 0, v000001fcee6ba020_0;  1 drivers
v000001fcee72d830_0 .net "ALUResult", 31 0, v000001fcee72bd20_0;  1 drivers
v000001fcee72c610_0 .net "ALUSrc", 0 0, v000001fcee6b9580_0;  1 drivers
v000001fcee72c110_0 .net "ALUin2", 31 0, L_000001fcee793310;  1 drivers
v000001fcee72c7f0_0 .net "MemReadEn", 0 0, v000001fcee6b9620_0;  1 drivers
v000001fcee72c6b0_0 .net "MemWriteEn", 0 0, v000001fcee6b96c0_0;  1 drivers
v000001fcee72d150_0 .net "MemtoReg", 0 0, v000001fcee6b8ae0_0;  1 drivers
v000001fcee72c890_0 .net "PC", 31 0, v000001fcee72db50_0;  alias, 1 drivers
v000001fcee72da10_0 .net "PCPlus1", 31 0, L_000001fcee7349a0;  1 drivers
v000001fcee72dbf0_0 .net "PCsrc", 1 0, v000001fcee72b1e0_0;  1 drivers
v000001fcee72c250_0 .net "RegDst", 0 0, v000001fcee6ba520_0;  1 drivers
v000001fcee72d8d0_0 .net "RegWriteEn", 0 0, v000001fcee6b9da0_0;  1 drivers
v000001fcee72df10_0 .net "WriteRegister", 4 0, L_000001fcee792b90;  1 drivers
v000001fcee72dc90_0 .net *"_ivl_0", 0 0, L_000001fcee697120;  1 drivers
L_000001fcee735970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fcee72ddd0_0 .net/2u *"_ivl_10", 4 0, L_000001fcee735970;  1 drivers
L_000001fcee735d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72cf70_0 .net *"_ivl_101", 15 0, L_000001fcee735d60;  1 drivers
v000001fcee72d0b0_0 .net *"_ivl_102", 31 0, L_000001fcee735080;  1 drivers
L_000001fcee735da8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72ced0_0 .net *"_ivl_105", 25 0, L_000001fcee735da8;  1 drivers
L_000001fcee735df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72c930_0 .net/2u *"_ivl_106", 31 0, L_000001fcee735df0;  1 drivers
v000001fcee72d970_0 .net *"_ivl_108", 0 0, L_000001fcee735260;  1 drivers
L_000001fcee735e38 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fcee72d330_0 .net/2u *"_ivl_110", 5 0, L_000001fcee735e38;  1 drivers
v000001fcee72c9d0_0 .net *"_ivl_112", 0 0, L_000001fcee7356c0;  1 drivers
v000001fcee72ca70_0 .net *"_ivl_115", 0 0, L_000001fcee77dd70;  1 drivers
v000001fcee72c4d0_0 .net *"_ivl_116", 47 0, L_000001fcee734ae0;  1 drivers
L_000001fcee735e80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72cd90_0 .net *"_ivl_119", 15 0, L_000001fcee735e80;  1 drivers
L_000001fcee7359b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fcee72cb10_0 .net/2u *"_ivl_12", 5 0, L_000001fcee7359b8;  1 drivers
v000001fcee72cbb0_0 .net *"_ivl_120", 47 0, L_000001fcee734b80;  1 drivers
L_000001fcee735ec8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72c430_0 .net *"_ivl_123", 15 0, L_000001fcee735ec8;  1 drivers
v000001fcee72cc50_0 .net *"_ivl_125", 0 0, L_000001fcee733be0;  1 drivers
v000001fcee72ccf0_0 .net *"_ivl_126", 31 0, L_000001fcee734d60;  1 drivers
v000001fcee72d010_0 .net *"_ivl_128", 47 0, L_000001fcee735120;  1 drivers
v000001fcee72d1f0_0 .net *"_ivl_130", 47 0, L_000001fcee734e00;  1 drivers
v000001fcee72dfb0_0 .net *"_ivl_132", 47 0, L_000001fcee733a00;  1 drivers
v000001fcee72d650_0 .net *"_ivl_134", 47 0, L_000001fcee735300;  1 drivers
L_000001fcee735f10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fcee72c2f0_0 .net/2u *"_ivl_138", 1 0, L_000001fcee735f10;  1 drivers
v000001fcee72c1b0_0 .net *"_ivl_14", 0 0, L_000001fcee733f00;  1 drivers
v000001fcee72dd30_0 .net *"_ivl_140", 0 0, L_000001fcee733c80;  1 drivers
L_000001fcee735f58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001fcee72de70_0 .net/2u *"_ivl_142", 1 0, L_000001fcee735f58;  1 drivers
v000001fcee72d290_0 .net *"_ivl_144", 0 0, L_000001fcee733d20;  1 drivers
L_000001fcee735fa0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fcee72c390_0 .net/2u *"_ivl_146", 1 0, L_000001fcee735fa0;  1 drivers
v000001fcee72d3d0_0 .net *"_ivl_148", 0 0, L_000001fcee792c30;  1 drivers
L_000001fcee735fe8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fcee72d470_0 .net/2u *"_ivl_150", 31 0, L_000001fcee735fe8;  1 drivers
L_000001fcee736030 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001fcee72d510_0 .net/2u *"_ivl_152", 31 0, L_000001fcee736030;  1 drivers
v000001fcee72d5b0_0 .net *"_ivl_154", 31 0, L_000001fcee793810;  1 drivers
v000001fcee72d6f0_0 .net *"_ivl_156", 31 0, L_000001fcee7931d0;  1 drivers
L_000001fcee735a00 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fcee72f480_0 .net/2u *"_ivl_16", 4 0, L_000001fcee735a00;  1 drivers
v000001fcee72f2a0_0 .net *"_ivl_160", 0 0, L_000001fcee77dd00;  1 drivers
L_000001fcee7360c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72e8a0_0 .net/2u *"_ivl_162", 31 0, L_000001fcee7360c0;  1 drivers
L_000001fcee736198 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fcee72e1c0_0 .net/2u *"_ivl_166", 5 0, L_000001fcee736198;  1 drivers
v000001fcee72f700_0 .net *"_ivl_168", 0 0, L_000001fcee792d70;  1 drivers
L_000001fcee7361e0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fcee72f660_0 .net/2u *"_ivl_170", 5 0, L_000001fcee7361e0;  1 drivers
v000001fcee72eda0_0 .net *"_ivl_172", 0 0, L_000001fcee794530;  1 drivers
v000001fcee72e940_0 .net *"_ivl_175", 0 0, L_000001fcee77dad0;  1 drivers
L_000001fcee736228 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fcee72eb20_0 .net/2u *"_ivl_176", 5 0, L_000001fcee736228;  1 drivers
v000001fcee72e6c0_0 .net *"_ivl_178", 0 0, L_000001fcee794850;  1 drivers
v000001fcee72eee0_0 .net *"_ivl_181", 0 0, L_000001fcee77e320;  1 drivers
L_000001fcee736270 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72e9e0_0 .net/2u *"_ivl_182", 15 0, L_000001fcee736270;  1 drivers
v000001fcee72e760_0 .net *"_ivl_184", 31 0, L_000001fcee7938b0;  1 drivers
v000001fcee72e4e0_0 .net *"_ivl_187", 0 0, L_000001fcee793db0;  1 drivers
v000001fcee72ff20_0 .net *"_ivl_188", 15 0, L_000001fcee794210;  1 drivers
v000001fcee72f5c0_0 .net *"_ivl_19", 4 0, L_000001fcee735580;  1 drivers
v000001fcee72e260_0 .net *"_ivl_190", 31 0, L_000001fcee792af0;  1 drivers
v000001fcee72ffc0_0 .net *"_ivl_194", 31 0, L_000001fcee793950;  1 drivers
L_000001fcee7362b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72e120_0 .net *"_ivl_197", 25 0, L_000001fcee7362b8;  1 drivers
L_000001fcee736300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72e300_0 .net/2u *"_ivl_198", 31 0, L_000001fcee736300;  1 drivers
L_000001fcee735928 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72e580_0 .net/2u *"_ivl_2", 5 0, L_000001fcee735928;  1 drivers
v000001fcee72fac0_0 .net *"_ivl_20", 4 0, L_000001fcee733fa0;  1 drivers
v000001fcee72e620_0 .net *"_ivl_200", 0 0, L_000001fcee794670;  1 drivers
L_000001fcee736348 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72ec60_0 .net/2u *"_ivl_202", 5 0, L_000001fcee736348;  1 drivers
v000001fcee72e440_0 .net *"_ivl_204", 0 0, L_000001fcee793450;  1 drivers
L_000001fcee736390 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fcee72e3a0_0 .net/2u *"_ivl_206", 5 0, L_000001fcee736390;  1 drivers
v000001fcee72e800_0 .net *"_ivl_208", 0 0, L_000001fcee794030;  1 drivers
v000001fcee72ea80_0 .net *"_ivl_211", 0 0, L_000001fcee77e4e0;  1 drivers
v000001fcee72f7a0_0 .net *"_ivl_213", 0 0, L_000001fcee77e240;  1 drivers
L_000001fcee7363d8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fcee72f840_0 .net/2u *"_ivl_214", 5 0, L_000001fcee7363d8;  1 drivers
v000001fcee72ebc0_0 .net *"_ivl_216", 0 0, L_000001fcee792e10;  1 drivers
L_000001fcee736420 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fcee72f8e0_0 .net/2u *"_ivl_218", 31 0, L_000001fcee736420;  1 drivers
v000001fcee72ed00_0 .net *"_ivl_220", 31 0, L_000001fcee793b30;  1 drivers
v000001fcee72ee40_0 .net *"_ivl_224", 31 0, L_000001fcee794710;  1 drivers
L_000001fcee736468 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72f200_0 .net *"_ivl_227", 25 0, L_000001fcee736468;  1 drivers
L_000001fcee7364b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72ef80_0 .net/2u *"_ivl_228", 31 0, L_000001fcee7364b0;  1 drivers
v000001fcee72f020_0 .net *"_ivl_230", 0 0, L_000001fcee7940d0;  1 drivers
L_000001fcee7364f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72f0c0_0 .net/2u *"_ivl_232", 5 0, L_000001fcee7364f8;  1 drivers
v000001fcee72f980_0 .net *"_ivl_234", 0 0, L_000001fcee7939f0;  1 drivers
L_000001fcee736540 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fcee72fa20_0 .net/2u *"_ivl_236", 5 0, L_000001fcee736540;  1 drivers
v000001fcee72f160_0 .net *"_ivl_238", 0 0, L_000001fcee793bd0;  1 drivers
v000001fcee72f340_0 .net *"_ivl_24", 0 0, L_000001fcee77e630;  1 drivers
v000001fcee72f3e0_0 .net *"_ivl_241", 0 0, L_000001fcee77dec0;  1 drivers
v000001fcee72f520_0 .net *"_ivl_243", 0 0, L_000001fcee77db40;  1 drivers
L_000001fcee736588 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fcee72fb60_0 .net/2u *"_ivl_244", 5 0, L_000001fcee736588;  1 drivers
v000001fcee72fc00_0 .net *"_ivl_246", 0 0, L_000001fcee794170;  1 drivers
v000001fcee72fca0_0 .net *"_ivl_248", 31 0, L_000001fcee7929b0;  1 drivers
L_000001fcee735a48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fcee72fd40_0 .net/2u *"_ivl_26", 4 0, L_000001fcee735a48;  1 drivers
v000001fcee72fe80_0 .net *"_ivl_29", 4 0, L_000001fcee734180;  1 drivers
v000001fcee72fde0_0 .net *"_ivl_32", 0 0, L_000001fcee77de50;  1 drivers
L_000001fcee735a90 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fcee730310_0 .net/2u *"_ivl_34", 4 0, L_000001fcee735a90;  1 drivers
v000001fcee7318f0_0 .net *"_ivl_37", 4 0, L_000001fcee734720;  1 drivers
v000001fcee730ef0_0 .net *"_ivl_40", 0 0, L_000001fcee77e080;  1 drivers
L_000001fcee735ad8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee731d50_0 .net/2u *"_ivl_42", 15 0, L_000001fcee735ad8;  1 drivers
v000001fcee730f90_0 .net *"_ivl_45", 15 0, L_000001fcee7347c0;  1 drivers
v000001fcee731350_0 .net *"_ivl_48", 0 0, L_000001fcee77e400;  1 drivers
v000001fcee7317b0_0 .net *"_ivl_5", 5 0, L_000001fcee733e60;  1 drivers
L_000001fcee735b20 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee7310d0_0 .net/2u *"_ivl_50", 36 0, L_000001fcee735b20;  1 drivers
L_000001fcee735b68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee731990_0 .net/2u *"_ivl_52", 31 0, L_000001fcee735b68;  1 drivers
v000001fcee7315d0_0 .net *"_ivl_55", 4 0, L_000001fcee733b40;  1 drivers
v000001fcee730810_0 .net *"_ivl_56", 36 0, L_000001fcee7342c0;  1 drivers
v000001fcee731f30_0 .net *"_ivl_58", 36 0, L_000001fcee734f40;  1 drivers
v000001fcee731170_0 .net *"_ivl_62", 0 0, L_000001fcee77dde0;  1 drivers
L_000001fcee735bb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fcee731210_0 .net/2u *"_ivl_64", 5 0, L_000001fcee735bb0;  1 drivers
v000001fcee731710_0 .net *"_ivl_67", 5 0, L_000001fcee7345e0;  1 drivers
v000001fcee730c70_0 .net *"_ivl_70", 0 0, L_000001fcee77e7f0;  1 drivers
L_000001fcee735bf8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee731a30_0 .net/2u *"_ivl_72", 57 0, L_000001fcee735bf8;  1 drivers
L_000001fcee735c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee730770_0 .net/2u *"_ivl_74", 31 0, L_000001fcee735c40;  1 drivers
v000001fcee730270_0 .net *"_ivl_77", 25 0, L_000001fcee733960;  1 drivers
v000001fcee7309f0_0 .net *"_ivl_78", 57 0, L_000001fcee734900;  1 drivers
v000001fcee731ad0_0 .net *"_ivl_8", 0 0, L_000001fcee77dc20;  1 drivers
v000001fcee731030_0 .net *"_ivl_80", 57 0, L_000001fcee7353a0;  1 drivers
L_000001fcee735c88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fcee7308b0_0 .net/2u *"_ivl_84", 31 0, L_000001fcee735c88;  1 drivers
L_000001fcee735cd0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fcee730130_0 .net/2u *"_ivl_88", 5 0, L_000001fcee735cd0;  1 drivers
v000001fcee731850_0 .net *"_ivl_90", 0 0, L_000001fcee734860;  1 drivers
L_000001fcee735d18 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fcee730950_0 .net/2u *"_ivl_92", 5 0, L_000001fcee735d18;  1 drivers
v000001fcee731df0_0 .net *"_ivl_94", 0 0, L_000001fcee734a40;  1 drivers
v000001fcee730a90_0 .net *"_ivl_97", 0 0, L_000001fcee77da60;  1 drivers
v000001fcee730bd0_0 .net *"_ivl_98", 47 0, L_000001fcee735440;  1 drivers
v000001fcee7303b0_0 .net "adderResult", 31 0, L_000001fcee7354e0;  1 drivers
v000001fcee730b30_0 .net "address", 31 0, L_000001fcee734680;  1 drivers
v000001fcee731b70_0 .net "clk", 0 0, L_000001fcee77e0f0;  alias, 1 drivers
v000001fcee7312b0_0 .var "cycles_consumed", 31 0;
o000001fcee6f1048 .functor BUFZ 1, C4<z>; HiZ drive
v000001fcee731c10_0 .net "excep_flag", 0 0, o000001fcee6f1048;  0 drivers
v000001fcee730450_0 .net "extImm", 31 0, L_000001fcee7943f0;  1 drivers
v000001fcee731cb0_0 .net "funct", 5 0, L_000001fcee734cc0;  1 drivers
v000001fcee7304f0_0 .net "hlt", 0 0, v000001fcee6b9c60_0;  1 drivers
v000001fcee730d10_0 .net "imm", 15 0, L_000001fcee7340e0;  1 drivers
v000001fcee731e90_0 .net "immediate", 31 0, L_000001fcee793f90;  1 drivers
v000001fcee7301d0_0 .net "input_clk", 0 0, v000001fcee7344a0_0;  1 drivers
v000001fcee731fd0_0 .net "instruction", 31 0, L_000001fcee792a50;  1 drivers
v000001fcee730590_0 .net "memoryReadData", 31 0, v000001fcee72a740_0;  1 drivers
v000001fcee731670_0 .net "nextPC", 31 0, L_000001fcee793590;  1 drivers
v000001fcee730630_0 .net "opcode", 5 0, L_000001fcee734040;  1 drivers
v000001fcee7306d0_0 .net "rd", 4 0, L_000001fcee734220;  1 drivers
v000001fcee731490_0 .net "readData1", 31 0, L_000001fcee77d9f0;  1 drivers
v000001fcee730db0_0 .net "readData1_w", 31 0, L_000001fcee793a90;  1 drivers
v000001fcee730e50_0 .net "readData2", 31 0, L_000001fcee77e470;  1 drivers
v000001fcee7313f0_0 .net "rs", 4 0, L_000001fcee734ea0;  1 drivers
v000001fcee731530_0 .net "rst", 0 0, v000001fcee733dc0_0;  1 drivers
v000001fcee734400_0 .net "rt", 4 0, L_000001fcee734c20;  1 drivers
v000001fcee7351c0_0 .net "shamt", 31 0, L_000001fcee734360;  1 drivers
v000001fcee733aa0_0 .net "wire_instruction", 31 0, L_000001fcee77d980;  1 drivers
v000001fcee735620_0 .net "writeData", 31 0, L_000001fcee793630;  1 drivers
v000001fcee735760_0 .net "zero", 0 0, L_000001fcee7942b0;  1 drivers
L_000001fcee733e60 .part L_000001fcee792a50, 26, 6;
L_000001fcee734040 .functor MUXZ 6, L_000001fcee733e60, L_000001fcee735928, L_000001fcee697120, C4<>;
L_000001fcee733f00 .cmp/eq 6, L_000001fcee734040, L_000001fcee7359b8;
L_000001fcee735580 .part L_000001fcee792a50, 11, 5;
L_000001fcee733fa0 .functor MUXZ 5, L_000001fcee735580, L_000001fcee735a00, L_000001fcee733f00, C4<>;
L_000001fcee734220 .functor MUXZ 5, L_000001fcee733fa0, L_000001fcee735970, L_000001fcee77dc20, C4<>;
L_000001fcee734180 .part L_000001fcee792a50, 21, 5;
L_000001fcee734ea0 .functor MUXZ 5, L_000001fcee734180, L_000001fcee735a48, L_000001fcee77e630, C4<>;
L_000001fcee734720 .part L_000001fcee792a50, 16, 5;
L_000001fcee734c20 .functor MUXZ 5, L_000001fcee734720, L_000001fcee735a90, L_000001fcee77de50, C4<>;
L_000001fcee7347c0 .part L_000001fcee792a50, 0, 16;
L_000001fcee7340e0 .functor MUXZ 16, L_000001fcee7347c0, L_000001fcee735ad8, L_000001fcee77e080, C4<>;
L_000001fcee733b40 .part L_000001fcee792a50, 6, 5;
L_000001fcee7342c0 .concat [ 5 32 0 0], L_000001fcee733b40, L_000001fcee735b68;
L_000001fcee734f40 .functor MUXZ 37, L_000001fcee7342c0, L_000001fcee735b20, L_000001fcee77e400, C4<>;
L_000001fcee734360 .part L_000001fcee734f40, 0, 32;
L_000001fcee7345e0 .part L_000001fcee792a50, 0, 6;
L_000001fcee734cc0 .functor MUXZ 6, L_000001fcee7345e0, L_000001fcee735bb0, L_000001fcee77dde0, C4<>;
L_000001fcee733960 .part L_000001fcee792a50, 0, 26;
L_000001fcee734900 .concat [ 26 32 0 0], L_000001fcee733960, L_000001fcee735c40;
L_000001fcee7353a0 .functor MUXZ 58, L_000001fcee734900, L_000001fcee735bf8, L_000001fcee77e7f0, C4<>;
L_000001fcee734680 .part L_000001fcee7353a0, 0, 32;
L_000001fcee7349a0 .arith/sum 32, v000001fcee72db50_0, L_000001fcee735c88;
L_000001fcee734860 .cmp/eq 6, L_000001fcee734040, L_000001fcee735cd0;
L_000001fcee734a40 .cmp/eq 6, L_000001fcee734040, L_000001fcee735d18;
L_000001fcee735440 .concat [ 32 16 0 0], L_000001fcee734680, L_000001fcee735d60;
L_000001fcee735080 .concat [ 6 26 0 0], L_000001fcee734040, L_000001fcee735da8;
L_000001fcee735260 .cmp/eq 32, L_000001fcee735080, L_000001fcee735df0;
L_000001fcee7356c0 .cmp/eq 6, L_000001fcee734cc0, L_000001fcee735e38;
L_000001fcee734ae0 .concat [ 32 16 0 0], L_000001fcee77d9f0, L_000001fcee735e80;
L_000001fcee734b80 .concat [ 32 16 0 0], v000001fcee72db50_0, L_000001fcee735ec8;
L_000001fcee733be0 .part L_000001fcee7340e0, 15, 1;
LS_000001fcee734d60_0_0 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_4 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_8 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_12 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_16 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_20 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_24 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_0_28 .concat [ 1 1 1 1], L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0, L_000001fcee733be0;
LS_000001fcee734d60_1_0 .concat [ 4 4 4 4], LS_000001fcee734d60_0_0, LS_000001fcee734d60_0_4, LS_000001fcee734d60_0_8, LS_000001fcee734d60_0_12;
LS_000001fcee734d60_1_4 .concat [ 4 4 4 4], LS_000001fcee734d60_0_16, LS_000001fcee734d60_0_20, LS_000001fcee734d60_0_24, LS_000001fcee734d60_0_28;
L_000001fcee734d60 .concat [ 16 16 0 0], LS_000001fcee734d60_1_0, LS_000001fcee734d60_1_4;
L_000001fcee735120 .concat [ 16 32 0 0], L_000001fcee7340e0, L_000001fcee734d60;
L_000001fcee734e00 .arith/sum 48, L_000001fcee734b80, L_000001fcee735120;
L_000001fcee733a00 .functor MUXZ 48, L_000001fcee734e00, L_000001fcee734ae0, L_000001fcee77dd70, C4<>;
L_000001fcee735300 .functor MUXZ 48, L_000001fcee733a00, L_000001fcee735440, L_000001fcee77da60, C4<>;
L_000001fcee7354e0 .part L_000001fcee735300, 0, 32;
L_000001fcee733c80 .cmp/eq 2, v000001fcee72b1e0_0, L_000001fcee735f10;
L_000001fcee733d20 .cmp/eq 2, v000001fcee72b1e0_0, L_000001fcee735f58;
L_000001fcee792c30 .cmp/eq 2, v000001fcee72b1e0_0, L_000001fcee735fa0;
L_000001fcee793810 .functor MUXZ 32, L_000001fcee736030, L_000001fcee735fe8, L_000001fcee792c30, C4<>;
L_000001fcee7931d0 .functor MUXZ 32, L_000001fcee793810, L_000001fcee7354e0, L_000001fcee733d20, C4<>;
L_000001fcee793590 .functor MUXZ 32, L_000001fcee7931d0, L_000001fcee7349a0, L_000001fcee733c80, C4<>;
L_000001fcee792a50 .functor MUXZ 32, L_000001fcee77d980, L_000001fcee7360c0, L_000001fcee77dd00, C4<>;
L_000001fcee792d70 .cmp/eq 6, L_000001fcee734040, L_000001fcee736198;
L_000001fcee794530 .cmp/eq 6, L_000001fcee734040, L_000001fcee7361e0;
L_000001fcee794850 .cmp/eq 6, L_000001fcee734040, L_000001fcee736228;
L_000001fcee7938b0 .concat [ 16 16 0 0], L_000001fcee7340e0, L_000001fcee736270;
L_000001fcee793db0 .part L_000001fcee7340e0, 15, 1;
LS_000001fcee794210_0_0 .concat [ 1 1 1 1], L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0;
LS_000001fcee794210_0_4 .concat [ 1 1 1 1], L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0;
LS_000001fcee794210_0_8 .concat [ 1 1 1 1], L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0;
LS_000001fcee794210_0_12 .concat [ 1 1 1 1], L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0, L_000001fcee793db0;
L_000001fcee794210 .concat [ 4 4 4 4], LS_000001fcee794210_0_0, LS_000001fcee794210_0_4, LS_000001fcee794210_0_8, LS_000001fcee794210_0_12;
L_000001fcee792af0 .concat [ 16 16 0 0], L_000001fcee7340e0, L_000001fcee794210;
L_000001fcee7943f0 .functor MUXZ 32, L_000001fcee792af0, L_000001fcee7938b0, L_000001fcee77e320, C4<>;
L_000001fcee793950 .concat [ 6 26 0 0], L_000001fcee734040, L_000001fcee7362b8;
L_000001fcee794670 .cmp/eq 32, L_000001fcee793950, L_000001fcee736300;
L_000001fcee793450 .cmp/eq 6, L_000001fcee734cc0, L_000001fcee736348;
L_000001fcee794030 .cmp/eq 6, L_000001fcee734cc0, L_000001fcee736390;
L_000001fcee792e10 .cmp/eq 6, L_000001fcee734040, L_000001fcee7363d8;
L_000001fcee793b30 .functor MUXZ 32, L_000001fcee7943f0, L_000001fcee736420, L_000001fcee792e10, C4<>;
L_000001fcee793f90 .functor MUXZ 32, L_000001fcee793b30, L_000001fcee734360, L_000001fcee77e240, C4<>;
L_000001fcee794710 .concat [ 6 26 0 0], L_000001fcee734040, L_000001fcee736468;
L_000001fcee7940d0 .cmp/eq 32, L_000001fcee794710, L_000001fcee7364b0;
L_000001fcee7939f0 .cmp/eq 6, L_000001fcee734cc0, L_000001fcee7364f8;
L_000001fcee793bd0 .cmp/eq 6, L_000001fcee734cc0, L_000001fcee736540;
L_000001fcee794170 .cmp/eq 6, L_000001fcee734040, L_000001fcee736588;
L_000001fcee7929b0 .functor MUXZ 32, L_000001fcee77d9f0, v000001fcee72db50_0, L_000001fcee794170, C4<>;
L_000001fcee793a90 .functor MUXZ 32, L_000001fcee7929b0, L_000001fcee77e470, L_000001fcee77db40, C4<>;
S_000001fcee656740 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fcee6c9790 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fcee77dc90 .functor NOT 1, v000001fcee6b9580_0, C4<0>, C4<0>, C4<0>;
v000001fcee6b9e40_0 .net *"_ivl_0", 0 0, L_000001fcee77dc90;  1 drivers
v000001fcee6ba200_0 .net "in1", 31 0, L_000001fcee77e470;  alias, 1 drivers
v000001fcee6b9ee0_0 .net "in2", 31 0, L_000001fcee793f90;  alias, 1 drivers
v000001fcee6ba340_0 .net "out", 31 0, L_000001fcee793310;  alias, 1 drivers
v000001fcee6b94e0_0 .net "s", 0 0, v000001fcee6b9580_0;  alias, 1 drivers
L_000001fcee793310 .functor MUXZ 32, L_000001fcee793f90, L_000001fcee77e470, L_000001fcee77dc90, C4<>;
S_000001fcee6029c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fcee6edcd0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fcee6edd08 .param/l "add" 0 4 5, C4<100000>;
P_000001fcee6edd40 .param/l "addi" 0 4 8, C4<001000>;
P_000001fcee6edd78 .param/l "addu" 0 4 5, C4<100001>;
P_000001fcee6eddb0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fcee6edde8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fcee6ede20 .param/l "beq" 0 4 10, C4<000100>;
P_000001fcee6ede58 .param/l "bne" 0 4 10, C4<000101>;
P_000001fcee6ede90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fcee6edec8 .param/l "j" 0 4 12, C4<000010>;
P_000001fcee6edf00 .param/l "jal" 0 4 12, C4<000011>;
P_000001fcee6edf38 .param/l "jr" 0 4 6, C4<001000>;
P_000001fcee6edf70 .param/l "lw" 0 4 8, C4<100011>;
P_000001fcee6edfa8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fcee6edfe0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fcee6ee018 .param/l "ori" 0 4 8, C4<001101>;
P_000001fcee6ee050 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fcee6ee088 .param/l "sll" 0 4 6, C4<000000>;
P_000001fcee6ee0c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fcee6ee0f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fcee6ee130 .param/l "srl" 0 4 6, C4<000010>;
P_000001fcee6ee168 .param/l "sub" 0 4 5, C4<100010>;
P_000001fcee6ee1a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001fcee6ee1d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fcee6ee210 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fcee6ee248 .param/l "xori" 0 4 8, C4<001110>;
v000001fcee6ba020_0 .var "ALUOp", 3 0;
v000001fcee6b9580_0 .var "ALUSrc", 0 0;
v000001fcee6b9620_0 .var "MemReadEn", 0 0;
v000001fcee6b96c0_0 .var "MemWriteEn", 0 0;
v000001fcee6b8ae0_0 .var "MemtoReg", 0 0;
v000001fcee6ba520_0 .var "RegDst", 0 0;
v000001fcee6b9da0_0 .var "RegWriteEn", 0 0;
v000001fcee6b9760_0 .net "funct", 5 0, L_000001fcee734cc0;  alias, 1 drivers
v000001fcee6b9c60_0 .var "hlt", 0 0;
v000001fcee6b8860_0 .net "opcode", 5 0, L_000001fcee734040;  alias, 1 drivers
v000001fcee6b9940_0 .net "rst", 0 0, v000001fcee733dc0_0;  alias, 1 drivers
E_000001fcee6c8d10 .event anyedge, v000001fcee6b9940_0, v000001fcee6b8860_0, v000001fcee6b9760_0;
S_000001fcee602b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fcee6c8950 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fcee77d980 .functor BUFZ 32, L_000001fcee793270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fcee6b8b80_0 .net "Data_Out", 31 0, L_000001fcee77d980;  alias, 1 drivers
v000001fcee6b99e0 .array "InstMem", 0 1023, 31 0;
v000001fcee6b9a80_0 .net *"_ivl_0", 31 0, L_000001fcee793270;  1 drivers
v000001fcee6b8c20_0 .net *"_ivl_3", 9 0, L_000001fcee792cd0;  1 drivers
v000001fcee6b9b20_0 .net *"_ivl_4", 11 0, L_000001fcee793770;  1 drivers
L_000001fcee736078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fcee695f30_0 .net *"_ivl_7", 1 0, L_000001fcee736078;  1 drivers
v000001fcee695fd0_0 .net "addr", 31 0, v000001fcee72db50_0;  alias, 1 drivers
v000001fcee72a920_0 .var/i "i", 31 0;
L_000001fcee793270 .array/port v000001fcee6b99e0, L_000001fcee793770;
L_000001fcee792cd0 .part v000001fcee72db50_0, 0, 10;
L_000001fcee793770 .concat [ 10 2 0 0], L_000001fcee792cd0, L_000001fcee736078;
S_000001fcee63f020 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fcee77d9f0 .functor BUFZ 32, L_000001fcee794350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fcee77e470 .functor BUFZ 32, L_000001fcee793ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fcee72aba0_0 .net *"_ivl_0", 31 0, L_000001fcee794350;  1 drivers
v000001fcee72b500_0 .net *"_ivl_10", 6 0, L_000001fcee7933b0;  1 drivers
L_000001fcee736150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fcee72a100_0 .net *"_ivl_13", 1 0, L_000001fcee736150;  1 drivers
v000001fcee72bfa0_0 .net *"_ivl_2", 6 0, L_000001fcee7945d0;  1 drivers
L_000001fcee736108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fcee72b640_0 .net *"_ivl_5", 1 0, L_000001fcee736108;  1 drivers
v000001fcee72ad80_0 .net *"_ivl_8", 31 0, L_000001fcee793ef0;  1 drivers
v000001fcee72b320_0 .net "clk", 0 0, L_000001fcee77e0f0;  alias, 1 drivers
v000001fcee72a1a0_0 .var/i "i", 31 0;
v000001fcee72a240_0 .net "readData1", 31 0, L_000001fcee77d9f0;  alias, 1 drivers
v000001fcee72b8c0_0 .net "readData2", 31 0, L_000001fcee77e470;  alias, 1 drivers
v000001fcee72a4c0_0 .net "readRegister1", 4 0, L_000001fcee734ea0;  alias, 1 drivers
v000001fcee72b5a0_0 .net "readRegister2", 4 0, L_000001fcee734c20;  alias, 1 drivers
v000001fcee72a560 .array "registers", 31 0, 31 0;
v000001fcee72bc80_0 .net "rst", 0 0, v000001fcee733dc0_0;  alias, 1 drivers
v000001fcee72bb40_0 .net "we", 0 0, v000001fcee6b9da0_0;  alias, 1 drivers
v000001fcee72bbe0_0 .net "writeData", 31 0, L_000001fcee793630;  alias, 1 drivers
v000001fcee72a2e0_0 .net "writeRegister", 4 0, L_000001fcee792b90;  alias, 1 drivers
E_000001fcee6c8e10/0 .event negedge, v000001fcee6b9940_0;
E_000001fcee6c8e10/1 .event posedge, v000001fcee72b320_0;
E_000001fcee6c8e10 .event/or E_000001fcee6c8e10/0, E_000001fcee6c8e10/1;
L_000001fcee794350 .array/port v000001fcee72a560, L_000001fcee7945d0;
L_000001fcee7945d0 .concat [ 5 2 0 0], L_000001fcee734ea0, L_000001fcee736108;
L_000001fcee793ef0 .array/port v000001fcee72a560, L_000001fcee7933b0;
L_000001fcee7933b0 .concat [ 5 2 0 0], L_000001fcee734c20, L_000001fcee736150;
S_000001fcee63f1b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fcee63f020;
 .timescale 0 0;
v000001fcee72ab00_0 .var/i "i", 31 0;
S_000001fcee685b20 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fcee6c92d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fcee77e2b0 .functor NOT 1, v000001fcee6ba520_0, C4<0>, C4<0>, C4<0>;
v000001fcee72a380_0 .net *"_ivl_0", 0 0, L_000001fcee77e2b0;  1 drivers
v000001fcee72b960_0 .net "in1", 4 0, L_000001fcee734c20;  alias, 1 drivers
v000001fcee72aa60_0 .net "in2", 4 0, L_000001fcee734220;  alias, 1 drivers
v000001fcee72aec0_0 .net "out", 4 0, L_000001fcee792b90;  alias, 1 drivers
v000001fcee72ae20_0 .net "s", 0 0, v000001fcee6ba520_0;  alias, 1 drivers
L_000001fcee792b90 .functor MUXZ 5, L_000001fcee734220, L_000001fcee734c20, L_000001fcee77e2b0, C4<>;
S_000001fcee685cb0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fcee6c8f90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fcee77dfa0 .functor NOT 1, v000001fcee6b8ae0_0, C4<0>, C4<0>, C4<0>;
v000001fcee72ac40_0 .net *"_ivl_0", 0 0, L_000001fcee77dfa0;  1 drivers
v000001fcee72b3c0_0 .net "in1", 31 0, v000001fcee72bd20_0;  alias, 1 drivers
v000001fcee72b780_0 .net "in2", 31 0, v000001fcee72a740_0;  alias, 1 drivers
v000001fcee72a420_0 .net "out", 31 0, L_000001fcee793630;  alias, 1 drivers
v000001fcee72af60_0 .net "s", 0 0, v000001fcee6b8ae0_0;  alias, 1 drivers
L_000001fcee793630 .functor MUXZ 32, v000001fcee72a740_0, v000001fcee72bd20_0, L_000001fcee77dfa0, C4<>;
S_000001fcee66d130 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fcee66d2c0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fcee66d2f8 .param/l "AND" 0 9 12, C4<0010>;
P_000001fcee66d330 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fcee66d368 .param/l "OR" 0 9 12, C4<0011>;
P_000001fcee66d3a0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fcee66d3d8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fcee66d410 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fcee66d448 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fcee66d480 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fcee66d4b8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fcee66d4f0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fcee66d528 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fcee7365d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fcee72b000_0 .net/2u *"_ivl_0", 31 0, L_000001fcee7365d0;  1 drivers
v000001fcee72b460_0 .net "opSel", 3 0, v000001fcee6ba020_0;  alias, 1 drivers
v000001fcee72ace0_0 .net "operand1", 31 0, L_000001fcee793a90;  alias, 1 drivers
v000001fcee72a600_0 .net "operand2", 31 0, L_000001fcee793310;  alias, 1 drivers
v000001fcee72bd20_0 .var "result", 31 0;
v000001fcee72b140_0 .net "zero", 0 0, L_000001fcee7942b0;  alias, 1 drivers
E_000001fcee6c8a90 .event anyedge, v000001fcee6ba020_0, v000001fcee72ace0_0, v000001fcee6ba340_0;
L_000001fcee7942b0 .cmp/eq 32, v000001fcee72bd20_0, L_000001fcee7365d0;
S_000001fcee636ab0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001fcee6ee290 .param/l "RType" 0 4 2, C4<000000>;
P_000001fcee6ee2c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fcee6ee300 .param/l "addi" 0 4 8, C4<001000>;
P_000001fcee6ee338 .param/l "addu" 0 4 5, C4<100001>;
P_000001fcee6ee370 .param/l "and_" 0 4 5, C4<100100>;
P_000001fcee6ee3a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fcee6ee3e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fcee6ee418 .param/l "bne" 0 4 10, C4<000101>;
P_000001fcee6ee450 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fcee6ee488 .param/l "j" 0 4 12, C4<000010>;
P_000001fcee6ee4c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fcee6ee4f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fcee6ee530 .param/l "lw" 0 4 8, C4<100011>;
P_000001fcee6ee568 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fcee6ee5a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fcee6ee5d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fcee6ee610 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fcee6ee648 .param/l "sll" 0 4 6, C4<000000>;
P_000001fcee6ee680 .param/l "slt" 0 4 5, C4<101010>;
P_000001fcee6ee6b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fcee6ee6f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fcee6ee728 .param/l "sub" 0 4 5, C4<100010>;
P_000001fcee6ee760 .param/l "subu" 0 4 5, C4<100011>;
P_000001fcee6ee798 .param/l "sw" 0 4 8, C4<101011>;
P_000001fcee6ee7d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fcee6ee808 .param/l "xori" 0 4 8, C4<001110>;
v000001fcee72b1e0_0 .var "PCsrc", 1 0;
v000001fcee72a6a0_0 .net "excep_flag", 0 0, o000001fcee6f1048;  alias, 0 drivers
v000001fcee72b6e0_0 .net "funct", 5 0, L_000001fcee734cc0;  alias, 1 drivers
v000001fcee72bdc0_0 .net "opcode", 5 0, L_000001fcee734040;  alias, 1 drivers
v000001fcee72a880_0 .net "operand1", 31 0, L_000001fcee77d9f0;  alias, 1 drivers
v000001fcee72b0a0_0 .net "operand2", 31 0, L_000001fcee793310;  alias, 1 drivers
v000001fcee72b280_0 .net "rst", 0 0, v000001fcee733dc0_0;  alias, 1 drivers
E_000001fcee6c9210/0 .event anyedge, v000001fcee6b9940_0, v000001fcee72a6a0_0, v000001fcee6b8860_0, v000001fcee72a240_0;
E_000001fcee6c9210/1 .event anyedge, v000001fcee6ba340_0, v000001fcee6b9760_0;
E_000001fcee6c9210 .event/or E_000001fcee6c9210/0, E_000001fcee6c9210/1;
S_000001fcee636c40 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fcee72b820 .array "DataMem", 0 1023, 31 0;
v000001fcee72ba00_0 .net "address", 31 0, v000001fcee72bd20_0;  alias, 1 drivers
v000001fcee72baa0_0 .net "clock", 0 0, L_000001fcee77df30;  1 drivers
v000001fcee72be60_0 .net "data", 31 0, L_000001fcee77e470;  alias, 1 drivers
v000001fcee72bf00_0 .var/i "i", 31 0;
v000001fcee72a740_0 .var "q", 31 0;
v000001fcee72a7e0_0 .net "rden", 0 0, v000001fcee6b9620_0;  alias, 1 drivers
v000001fcee72dab0_0 .net "wren", 0 0, v000001fcee6b96c0_0;  alias, 1 drivers
E_000001fcee6c97d0 .event posedge, v000001fcee72baa0_0;
S_000001fcee66a310 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000001fcee6565b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fcee6c8f50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fcee72c750_0 .net "PCin", 31 0, L_000001fcee793590;  alias, 1 drivers
v000001fcee72db50_0 .var "PCout", 31 0;
v000001fcee72ce30_0 .net "clk", 0 0, L_000001fcee77e0f0;  alias, 1 drivers
v000001fcee72d790_0 .net "rst", 0 0, v000001fcee733dc0_0;  alias, 1 drivers
    .scope S_000001fcee636ab0;
T_0 ;
    %wait E_000001fcee6c9210;
    %load/vec4 v000001fcee72b280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fcee72b1e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fcee72a6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fcee72b1e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001fcee72bdc0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001fcee72a880_0;
    %load/vec4 v000001fcee72b0a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001fcee72bdc0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001fcee72a880_0;
    %load/vec4 v000001fcee72b0a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001fcee72bdc0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001fcee72bdc0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001fcee72bdc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001fcee72b6e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fcee72b1e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fcee72b1e0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fcee66a310;
T_1 ;
    %wait E_000001fcee6c8e10;
    %load/vec4 v000001fcee72d790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fcee72db50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fcee72c750_0;
    %assign/vec4 v000001fcee72db50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fcee602b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcee72a920_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fcee72a920_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fcee72a920_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %load/vec4 v000001fcee72a920_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fcee72a920_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee6b99e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fcee6029c0;
T_3 ;
    %wait E_000001fcee6c8d10;
    %load/vec4 v000001fcee6b9940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fcee6b9c60_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fcee6b96c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fcee6b8ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fcee6b9620_0, 0;
    %assign/vec4 v000001fcee6ba520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fcee6b9c60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fcee6ba020_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fcee6b9580_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fcee6b9da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fcee6b96c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fcee6b8ae0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fcee6b9620_0, 0, 1;
    %store/vec4 v000001fcee6ba520_0, 0, 1;
    %load/vec4 v000001fcee6b8860_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9c60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6ba520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %load/vec4 v000001fcee6b9760_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6ba520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fcee6ba520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b8ae0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b96c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fcee6b9580_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fcee6ba020_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fcee63f020;
T_4 ;
    %wait E_000001fcee6c8e10;
    %fork t_1, S_000001fcee63f1b0;
    %jmp t_0;
    .scope S_000001fcee63f1b0;
t_1 ;
    %load/vec4 v000001fcee72bc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcee72ab00_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fcee72ab00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fcee72ab00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee72a560, 0, 4;
    %load/vec4 v000001fcee72ab00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fcee72ab00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fcee72bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fcee72bbe0_0;
    %load/vec4 v000001fcee72a2e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee72a560, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee72a560, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fcee63f020;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fcee63f020;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcee72a1a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fcee72a1a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fcee72a1a0_0;
    %ix/getv/s 4, v000001fcee72a1a0_0;
    %load/vec4a v000001fcee72a560, 4;
    %ix/getv/s 4, v000001fcee72a1a0_0;
    %load/vec4a v000001fcee72a560, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fcee72a1a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fcee72a1a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fcee66d130;
T_6 ;
    %wait E_000001fcee6c8a90;
    %load/vec4 v000001fcee72b460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %add;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %sub;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %and;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %or;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %xor;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %or;
    %inv;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fcee72ace0_0;
    %load/vec4 v000001fcee72a600_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fcee72a600_0;
    %load/vec4 v000001fcee72ace0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fcee72ace0_0;
    %ix/getv 4, v000001fcee72a600_0;
    %shiftl 4;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fcee72ace0_0;
    %ix/getv 4, v000001fcee72a600_0;
    %shiftr 4;
    %assign/vec4 v000001fcee72bd20_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fcee636c40;
T_7 ;
    %wait E_000001fcee6c97d0;
    %load/vec4 v000001fcee72a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fcee72ba00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fcee72b820, 4;
    %assign/vec4 v000001fcee72a740_0, 0;
T_7.0 ;
    %load/vec4 v000001fcee72dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fcee72be60_0;
    %ix/getv 3, v000001fcee72ba00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee72b820, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fcee636c40;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcee72bf00_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fcee72bf00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fcee72bf00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fcee72b820, 0, 4;
    %load/vec4 v000001fcee72bf00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fcee72bf00_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fcee636c40;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fcee72bf00_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fcee72bf00_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fcee72bf00_0;
    %load/vec4a v000001fcee72b820, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fcee72bf00_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fcee72bf00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fcee72bf00_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fcee6565b0;
T_10 ;
    %wait E_000001fcee6c8e10;
    %load/vec4 v000001fcee731530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fcee7312b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fcee7312b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fcee7312b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fcee6b7f70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fcee7344a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fcee733dc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fcee6b7f70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fcee7344a0_0;
    %inv;
    %assign/vec4 v000001fcee7344a0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fcee6b7f70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fcee733dc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fcee733dc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fcee734fe0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
