#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Oct 18 23:42:00 2019
# Process ID: 13832
# Current directory: G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16100 G:\deverlopboard\a35t_code\hdmi_rx_it6802_tohdmi\hdmi_rx_it6802.xpr
# Log file: G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/vivado.log
# Journal file: G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.xpr
INFO: [Project 1-313] Project file moved from 'G:/deverlopboard/a35t_code/hdmi_rx_it6802' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'HDMI_FPGA_ML_A7_0' is locked:
* IP definition 'HDMI_FPGA_ML_A7 (1.0)' for IP 'HDMI_FPGA_ML_A7_0' (customized with software release 2016.4) was not found in the IP Catalog.
* Current project part 'xc7a35tftg256-2' and the part 'xc7a75tfgg484-2' used to customize the IP 'HDMI_FPGA_ML_A7_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 868.203 ; gain = 131.727
update_compile_order -fileset sources_1
open_run impl_2
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tftg256-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'sys_pll_i/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [G:/deverlopboard/a35t_code/hdmi_rx_it6802/hdmi_rx_it6802.runs/impl_2/.Xil/Vivado-4628-DADI-20180128YX/dcp6/sys_pll.edf:317]
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/.Xil/Vivado-13832-DADI-20180128YX/dcp0/hdmi_rx_board.xdc]
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/.Xil/Vivado-13832-DADI-20180128YX/dcp0/hdmi_rx_board.xdc]
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/.Xil/Vivado-13832-DADI-20180128YX/dcp0/hdmi_rx_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/hdmi_rx_it6802.srcs/sources_1/ip/sys_pll/sys_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1728.453 ; gain = 542.066
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/.Xil/Vivado-13832-DADI-20180128YX/dcp0/hdmi_rx_early.xdc]
Parsing XDC File [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/.Xil/Vivado-13832-DADI-20180128YX/dcp0/hdmi_rx.xdc]
Finished Parsing XDC File [G:/deverlopboard/a35t_code/hdmi_rx_it6802_tohdmi/.Xil/Vivado-13832-DADI-20180128YX/dcp0/hdmi_rx.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1734.766 ; gain = 2.828
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1734.766 ; gain = 2.828
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1854.094 ; gain = 973.820
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 19 00:01:08 2019...
