{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522002580784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522002580784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 23:59:40 2018 " "Processing started: Sun Mar 25 23:59:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522002580784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522002580784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_control -c uart_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_control -c uart_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522002580785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1522002581177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downsampling_processor_fpga/verilog_design/test/rukshan/seven segment/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /downsampling_processor_fpga/verilog_design/test/rukshan/seven segment/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downsampling_processor_fpga/verilog_design/test/rukshan/seven segment/bi2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /downsampling_processor_fpga/verilog_design/test/rukshan/seven segment/bi2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bi2bcd " "Found entity 1: bi2bcd" {  } { { "../Test/Rukshan/Seven segment/bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram_512.v 1 1 " "Found 1 design units, including 1 entities, in source file dram_512.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram_512 " "Found entity 1: dram_512" {  } { { "dram_512.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram_512.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Writer " "Found entity 1: Data_Writer" {  } { { "Data_Writer.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/Data_Writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_retriever.v 1 1 " "Found 1 design units, including 1 entities, in source file data_retriever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_retriever " "Found entity 1: Data_retriever" {  } { { "Data_retriever.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/Data_retriever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002594854 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart_control.v(27) " "Verilog HDL Implicit Net warning at uart_control.v(27): created implicit net for \"clk\"" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522002594854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_control " "Elaborating entity \"uart_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522002594903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Writer Data_Writer:writer " "Elaborating entity \"Data_Writer\" for hierarchy \"Data_Writer:writer\"" {  } { { "uart_control.v" "writer" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Data_Writer.v(42) " "Verilog HDL assignment warning at Data_Writer.v(42): truncated value with size 32 to match size of target (18)" {  } { { "Data_Writer.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/Data_Writer.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002594907 "|uart_control|Data_Writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:reciever " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:reciever\"" {  } { { "uart_control.v" "reciever" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(72) " "Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_rx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002594909 "|uart_control|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(83) " "Verilog HDL assignment warning at uart_rx.v(83): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_rx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002594909 "|uart_control|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(94) " "Verilog HDL assignment warning at uart_rx.v(94): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_rx.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002594909 "|uart_control|uart_rx:reciever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(112) " "Verilog HDL assignment warning at uart_rx.v(112): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_rx.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002594909 "|uart_control|uart_rx:reciever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi2bcd bi2bcd:bcd " "Elaborating entity \"bi2bcd\" for hierarchy \"bi2bcd:bcd\"" {  } { { "uart_control.v" "bcd" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bi2bcd.v(20) " "Verilog HDL assignment warning at bi2bcd.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../Test/Rukshan/Seven segment/bi2bcd.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002594911 "|uart_control|bi2bcd:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder bi2bcd:bcd\|decoder:d0 " "Elaborating entity \"decoder\" for hierarchy \"bi2bcd:bcd\|decoder:d0\"" {  } { { "../Test/Rukshan/Seven segment/bi2bcd.v" "d0" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594915 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(9) " "Verilog HDL Case Statement warning at decoder.v(9): incomplete case statement has no default case item" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1522002594916 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout decoder.v(8) " "Verilog HDL Always Construct warning at decoder.v(8): inferring latch(es) for variable \"dout\", which holds its previous value in one or more paths through the always construct" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1522002594916 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] decoder.v(8) " "Inferred latch for \"dout\[0\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594916 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] decoder.v(8) " "Inferred latch for \"dout\[1\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594916 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] decoder.v(8) " "Inferred latch for \"dout\[2\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594916 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] decoder.v(8) " "Inferred latch for \"dout\[3\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594917 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] decoder.v(8) " "Inferred latch for \"dout\[4\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594917 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] decoder.v(8) " "Inferred latch for \"dout\[5\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594917 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] decoder.v(8) " "Inferred latch for \"dout\[6\]\" at decoder.v(8)" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522002594917 "|uart_control|bi2bcd:bcd|decoder:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram_512 dram_512:data_ram " "Elaborating entity \"dram_512\" for hierarchy \"dram_512:data_ram\"" {  } { { "uart_control.v" "data_ram" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594922 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "selector dram_512.v(45) " "Verilog HDL Always Construct warning at dram_512.v(45): variable \"selector\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "dram_512.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram_512.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1522002594924 "|uart_control|dram_512:data_ram"}
{ "Warning" "WSGN_SEARCH_FILE" "dram.v 1 1 " "Using design file dram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002594936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522002594936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram_512:data_ram\|dram:d1 " "Elaborating entity \"dram\" for hierarchy \"dram_512:data_ram\|dram:d1\"" {  } { { "dram_512.v" "d1" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram_512.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "altsyncram_component" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\"" {  } { { "dram.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522002594976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002594977 ""}  } { { "dram.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522002594977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djf1 " "Found entity 1: altsyncram_djf1" {  } { { "db/altsyncram_djf1.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/altsyncram_djf1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002595038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djf1 dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated " "Elaborating entity \"altsyncram_djf1\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002595099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_djf1.tdf" "decode3" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/altsyncram_djf1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002595149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_djf1.tdf" "rden_decode" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/altsyncram_djf1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002595197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"dram_512:data_ram\|dram:d1\|altsyncram:altsyncram_component\|altsyncram_djf1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_djf1.tdf" "mux2" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/altsyncram_djf1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer.v 1 1 " "Using design file multiplexer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/multiplexer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1522002595241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer dram_512:data_ram\|multiplexer:mux " "Elaborating entity \"multiplexer\" for hierarchy \"dram_512:data_ram\|multiplexer:mux\"" {  } { { "dram_512.v" "mux" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/dram_512.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\"" {  } { { "multiplexer.v" "LPM_MUX_component" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/multiplexer.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\"" {  } { { "multiplexer.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/multiplexer.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522002595272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595273 ""}  } { { "multiplexer.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/multiplexer.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522002595273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hrc " "Found entity 1: mux_hrc" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002595320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hrc dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated " "Elaborating entity \"mux_hrc\" for hierarchy \"dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_retriever Data_retriever:retriever " "Elaborating entity \"Data_retriever\" for hierarchy \"Data_retriever:retriever\"" {  } { { "uart_control.v" "retriever" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595323 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Data_retriever.v(35) " "Verilog HDL assignment warning at Data_retriever.v(35): truncated value with size 32 to match size of target (18)" {  } { { "Data_retriever.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/Data_retriever.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002595324 "|uart_control|Data_retriever:retriever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "uart_control.v" "transmitter" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(55) " "Verilog HDL assignment warning at uart_tx.v(55): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002595326 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(73) " "Verilog HDL assignment warning at uart_tx.v(73): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_tx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002595326 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(83) " "Verilog HDL assignment warning at uart_tx.v(83): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002595326 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1522002595326 "|uart_control|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:mypll " "Elaborating entity \"pll\" for hierarchy \"pll:mypll\"" {  } { { "uart_control.v" "mypll" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:mypll\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/pll.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595361 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:mypll\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/pll.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522002595365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595370 ""}  } { { "pll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/pll.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522002595370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522002595425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522002595425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522002595426 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[0\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[2\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[3\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[4\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[5\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[6\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596014 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[0\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[0\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[2\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[2\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[3\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[3\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[4\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[4\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[5\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[5\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596775 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d2\|dout\[6\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d2\|dout\[6\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002596775 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1522002597370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[0\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597395 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[1\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597395 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[2\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597395 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[3\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597396 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[4\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597396 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[5\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597396 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d1\|dout\[6\] " "Latch bi2bcd:bcd\|decoder:d1\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\] " "Ports D and ENA on the latch are fed by the same signal dram_512:data_ram\|multiplexer:mux\|lpm_mux:LPM_MUX_component\|mux_hrc:auto_generated\|result_node\[6\]" {  } { { "db/mux_hrc.tdf" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/mux_hrc.tdf" 30 13 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597397 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[0\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597397 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[1\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597397 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597397 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[2\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597398 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[3\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597398 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[4\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597398 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597398 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[5\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597399 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bi2bcd:bcd\|decoder:d0\|dout\[6\] " "Latch bi2bcd:bcd\|decoder:d0\|dout\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux_out\[16\] " "Ports D and ENA on the latch are fed by the same signal mux_out\[16\]" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1522002597400 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1522002597400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522002597932 "|uart_control|hex2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522002597932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1522002598113 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[0\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[0\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[1\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[1\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[2\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[2\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[3\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[3\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[4\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[4\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[5\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[5\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bi2bcd:bcd\|decoder:d1\|dout\[6\] " "LATCH primitive \"bi2bcd:bcd\|decoder:d1\|dout\[6\]\" is permanently enabled" {  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1522002599331 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522002599483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522002599860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522002599860 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ram_mode " "No output dependent on input pin \"ram_mode\"" {  } { { "uart_control.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/uart_control.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522002599997 "|uart_control|ram_mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522002599997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "838 " "Implemented 838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522002599998 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522002599998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "534 " "Implemented 534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522002599998 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1522002599998 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522002599998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522002599998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522002600052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 00:00:00 2018 " "Processing ended: Mon Mar 26 00:00:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522002600052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522002600052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522002600052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522002600052 ""}
