// Seed: 2464812133
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input logic id_5
);
  logic id_6;
  logic id_7;
  assign id_1 = (1);
endmodule
