============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  02:30:12 pm
  Module:                 ripple_carry_adder_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[1]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    2275         -  
      Drv Adjust:+       0         0  
         Arrival:=    2275            
                                      
   Required Time:=    2275            
       Data Path:-    2275            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2275            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc    Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  B[1]                                -       -       F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g20/X                               -       A->X    F     sky130_fd_sc_hd__clkbuf_1      1  5.6    62   325     325    (-,-) 
  full_adder_loop[1].FA/g212/Y        -       A->Y    R     sky130_fd_sc_hd__inv_2         3 11.3    60    75     400    (-,-) 
  full_adder_loop[1].FA/g197__217/Y   -       B->Y    F     sky130_fd_sc_hd__nand2_2       1  9.6    50    67     467    (-,-) 
  full_adder_loop[1].FA/g194__8428/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.6    54    63     530    (-,-) 
  full_adder_loop[1].FA/g192__6260/Y  -       B->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    55     585    (-,-) 
  full_adder_loop[2].FA/g124__1705/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    55    56     642    (-,-) 
  full_adder_loop[2].FA/g122__1617/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    40    51     693    (-,-) 
  full_adder_loop[3].FA/g124__5115/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    54    57     750    (-,-) 
  full_adder_loop[3].FA/g122__6131/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    39    51     801    (-,-) 
  full_adder_loop[4].FA/g124__2883/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     858    (-,-) 
  full_adder_loop[4].FA/g122__9315/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     908    (-,-) 
  full_adder_loop[5].FA/g124__2398/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     964    (-,-) 
  full_adder_loop[5].FA/g122__6417/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1015    (-,-) 
  full_adder_loop[6].FA/g124__6783/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1071    (-,-) 
  full_adder_loop[6].FA/g122__8428/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1122    (-,-) 
  full_adder_loop[7].FA/g124__8246/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1178    (-,-) 
  full_adder_loop[7].FA/g122__1705/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1228    (-,-) 
  full_adder_loop[8].FA/g124__7482/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1285    (-,-) 
  full_adder_loop[8].FA/g122__5115/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1335    (-,-) 
  full_adder_loop[9].FA/g124__2346/Y  -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1392    (-,-) 
  full_adder_loop[9].FA/g122__9945/Y  -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1442    (-,-) 
  full_adder_loop[10].FA/g124__2398/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1498    (-,-) 
  full_adder_loop[10].FA/g122__6417/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1549    (-,-) 
  full_adder_loop[11].FA/g121__5526/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1605    (-,-) 
  full_adder_loop[11].FA/g119__4319/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1656    (-,-) 
  full_adder_loop[12].FA/g121__1705/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1712    (-,-) 
  full_adder_loop[12].FA/g119__1617/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1762    (-,-) 
  full_adder_loop[13].FA/g121__1881/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1819    (-,-) 
  full_adder_loop[13].FA/g119__7098/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       2 14.6    43    55    1874    (-,-) 
  full_adder_loop[14].FA/g122__9945/Y -       A->Y    R     sky130_fd_sc_hd__nand2_4       1 10.1    55    59    1932    (-,-) 
  full_adder_loop[14].FA/g120__6161/Y -       A->Y    F     sky130_fd_sc_hd__nand2_4       3 13.1    41    53    1986    (-,-) 
  full_adder_loop[15].FA/g115__6417/X -       A2_N->X R     sky130_fd_sc_hd__a2bb2o_4      1 51.3   168   289    2274    (-,-) 
  S[15]                               <<<     -       R     (port)                         -    -     -     0    2275    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

