ARM GAS  /tmp/ccsTeRy5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NMI_Handler:
  26              	.LFB124:
  27              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /**
   2:Src/stm32f3xx_it.c ****   ******************************************************************************
   3:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   4:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f3xx_it.c ****   ******************************************************************************
   6:Src/stm32f3xx_it.c ****   *
   7:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
   8:Src/stm32f3xx_it.c ****   *
   9:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f3xx_it.c ****   *
  20:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f3xx_it.c ****   *
  31:Src/stm32f3xx_it.c ****   ******************************************************************************
ARM GAS  /tmp/ccsTeRy5.s 			page 2


  32:Src/stm32f3xx_it.c ****   */
  33:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f3xx_it.c **** #include "stm32f3xx_hal.h"
  35:Src/stm32f3xx_it.c **** #include "stm32f3xx.h"
  36:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  37:Src/stm32f3xx_it.c **** 
  38:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f3xx_it.c **** 
  40:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  41:Src/stm32f3xx_it.c **** 
  42:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  43:Src/stm32f3xx_it.c **** extern UART_HandleTypeDef huart1;
  44:Src/stm32f3xx_it.c **** 
  45:Src/stm32f3xx_it.c **** /******************************************************************************/
  46:Src/stm32f3xx_it.c **** /*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
  47:Src/stm32f3xx_it.c **** /******************************************************************************/
  48:Src/stm32f3xx_it.c **** 
  49:Src/stm32f3xx_it.c **** /**
  50:Src/stm32f3xx_it.c **** * @brief This function handles Non maskable interrupt.
  51:Src/stm32f3xx_it.c **** */
  52:Src/stm32f3xx_it.c **** void NMI_Handler(void)
  53:Src/stm32f3xx_it.c **** {
  28              		.loc 1 53 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE124:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu fpv4-sp-d16
  45              	HardFault_Handler:
  46              	.LFB125:
  54:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  55:Src/stm32f3xx_it.c **** 
  56:Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  57:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  58:Src/stm32f3xx_it.c **** 
  59:Src/stm32f3xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  60:Src/stm32f3xx_it.c **** }
  61:Src/stm32f3xx_it.c **** 
  62:Src/stm32f3xx_it.c **** /**
  63:Src/stm32f3xx_it.c **** * @brief This function handles Hard fault interrupt.
  64:Src/stm32f3xx_it.c **** */
  65:Src/stm32f3xx_it.c **** void HardFault_Handler(void)
  66:Src/stm32f3xx_it.c **** {
  47              		.loc 1 66 0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccsTeRy5.s 			page 3


  52              		@ link register save eliminated.
  53              	.L3:
  54 0000 FEE7     		b	.L3
  55              		.cfi_endproc
  56              	.LFE125:
  58              		.section	.text.MemManage_Handler,"ax",%progbits
  59              		.align	1
  60              		.global	MemManage_Handler
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv4-sp-d16
  66              	MemManage_Handler:
  67              	.LFB126:
  67:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  68:Src/stm32f3xx_it.c **** 
  69:Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  70:Src/stm32f3xx_it.c ****   while (1)
  71:Src/stm32f3xx_it.c ****   {
  72:Src/stm32f3xx_it.c ****   }
  73:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  74:Src/stm32f3xx_it.c **** 
  75:Src/stm32f3xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  76:Src/stm32f3xx_it.c **** }
  77:Src/stm32f3xx_it.c **** 
  78:Src/stm32f3xx_it.c **** /**
  79:Src/stm32f3xx_it.c **** * @brief This function handles Memory management fault.
  80:Src/stm32f3xx_it.c **** */
  81:Src/stm32f3xx_it.c **** void MemManage_Handler(void)
  82:Src/stm32f3xx_it.c **** {
  68              		.loc 1 82 0
  69              		.cfi_startproc
  70              		@ Volatile: function does not return.
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
  74              	.L5:
  75 0000 FEE7     		b	.L5
  76              		.cfi_endproc
  77              	.LFE126:
  79              		.section	.text.BusFault_Handler,"ax",%progbits
  80              		.align	1
  81              		.global	BusFault_Handler
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu fpv4-sp-d16
  87              	BusFault_Handler:
  88              	.LFB127:
  83:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  84:Src/stm32f3xx_it.c **** 
  85:Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  86:Src/stm32f3xx_it.c ****   while (1)
  87:Src/stm32f3xx_it.c ****   {
  88:Src/stm32f3xx_it.c ****   }
  89:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  90:Src/stm32f3xx_it.c **** 
ARM GAS  /tmp/ccsTeRy5.s 			page 4


  91:Src/stm32f3xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 1 */
  92:Src/stm32f3xx_it.c **** }
  93:Src/stm32f3xx_it.c **** 
  94:Src/stm32f3xx_it.c **** /**
  95:Src/stm32f3xx_it.c **** * @brief This function handles Pre-fetch fault, memory access fault.
  96:Src/stm32f3xx_it.c **** */
  97:Src/stm32f3xx_it.c **** void BusFault_Handler(void)
  98:Src/stm32f3xx_it.c **** {
  89              		.loc 1 98 0
  90              		.cfi_startproc
  91              		@ Volatile: function does not return.
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.L7:
  96 0000 FEE7     		b	.L7
  97              		.cfi_endproc
  98              	.LFE127:
 100              		.section	.text.UsageFault_Handler,"ax",%progbits
 101              		.align	1
 102              		.global	UsageFault_Handler
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu fpv4-sp-d16
 108              	UsageFault_Handler:
 109              	.LFB128:
  99:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 100:Src/stm32f3xx_it.c **** 
 101:Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 102:Src/stm32f3xx_it.c ****   while (1)
 103:Src/stm32f3xx_it.c ****   {
 104:Src/stm32f3xx_it.c ****   }
 105:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 1 */
 106:Src/stm32f3xx_it.c **** 
 107:Src/stm32f3xx_it.c ****   /* USER CODE END BusFault_IRQn 1 */
 108:Src/stm32f3xx_it.c **** }
 109:Src/stm32f3xx_it.c **** 
 110:Src/stm32f3xx_it.c **** /**
 111:Src/stm32f3xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
 112:Src/stm32f3xx_it.c **** */
 113:Src/stm32f3xx_it.c **** void UsageFault_Handler(void)
 114:Src/stm32f3xx_it.c **** {
 110              		.loc 1 114 0
 111              		.cfi_startproc
 112              		@ Volatile: function does not return.
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116              	.L9:
 117 0000 FEE7     		b	.L9
 118              		.cfi_endproc
 119              	.LFE128:
 121              		.section	.text.DebugMon_Handler,"ax",%progbits
 122              		.align	1
 123              		.global	DebugMon_Handler
 124              		.syntax unified
ARM GAS  /tmp/ccsTeRy5.s 			page 5


 125              		.thumb
 126              		.thumb_func
 127              		.fpu fpv4-sp-d16
 129              	DebugMon_Handler:
 130              	.LFB129:
 115:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 116:Src/stm32f3xx_it.c **** 
 117:Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 118:Src/stm32f3xx_it.c ****   while (1)
 119:Src/stm32f3xx_it.c ****   {
 120:Src/stm32f3xx_it.c ****   }
 121:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 1 */
 122:Src/stm32f3xx_it.c **** 
 123:Src/stm32f3xx_it.c ****   /* USER CODE END UsageFault_IRQn 1 */
 124:Src/stm32f3xx_it.c **** }
 125:Src/stm32f3xx_it.c **** 
 126:Src/stm32f3xx_it.c **** /**
 127:Src/stm32f3xx_it.c **** * @brief This function handles System service call via SWI instruction.
 128:Src/stm32f3xx_it.c **** */
 129:Src/stm32f3xx_it.c **** 
 130:Src/stm32f3xx_it.c **** /**
 131:Src/stm32f3xx_it.c **** * @brief This function handles Debug monitor.
 132:Src/stm32f3xx_it.c **** */
 133:Src/stm32f3xx_it.c **** void DebugMon_Handler(void)
 134:Src/stm32f3xx_it.c **** {
 131              		.loc 1 134 0
 132              		.cfi_startproc
 133              		@ args = 0, pretend = 0, frame = 0
 134              		@ frame_needed = 0, uses_anonymous_args = 0
 135              		@ link register save eliminated.
 136 0000 7047     		bx	lr
 137              		.cfi_endproc
 138              	.LFE129:
 140              		.section	.text.USART1_IRQHandler,"ax",%progbits
 141              		.align	1
 142              		.global	USART1_IRQHandler
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 146              		.fpu fpv4-sp-d16
 148              	USART1_IRQHandler:
 149              	.LFB130:
 135:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 136:Src/stm32f3xx_it.c **** 
 137:Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 138:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 139:Src/stm32f3xx_it.c **** 
 140:Src/stm32f3xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 141:Src/stm32f3xx_it.c **** }
 142:Src/stm32f3xx_it.c **** 
 143:Src/stm32f3xx_it.c **** /**
 144:Src/stm32f3xx_it.c **** * @brief This function handles Pendable request for system service.
 145:Src/stm32f3xx_it.c **** */
 146:Src/stm32f3xx_it.c **** 
 147:Src/stm32f3xx_it.c **** /**
 148:Src/stm32f3xx_it.c **** * @brief This function handles System tick timer.
 149:Src/stm32f3xx_it.c **** */
ARM GAS  /tmp/ccsTeRy5.s 			page 6


 150:Src/stm32f3xx_it.c **** 
 151:Src/stm32f3xx_it.c **** /******************************************************************************/
 152:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
 153:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 154:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 155:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
 156:Src/stm32f3xx_it.c **** /******************************************************************************/
 157:Src/stm32f3xx_it.c **** 
 158:Src/stm32f3xx_it.c **** /**
 159:Src/stm32f3xx_it.c **** * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 
 160:Src/stm32f3xx_it.c **** */
 161:Src/stm32f3xx_it.c **** void USART1_IRQHandler(void)
 162:Src/stm32f3xx_it.c **** {
 150              		.loc 1 162 0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		.loc 1 162 0
 155 0000 08B5     		push	{r3, lr}
 156              	.LCFI0:
 157              		.cfi_def_cfa_offset 8
 158              		.cfi_offset 3, -8
 159              		.cfi_offset 14, -4
 163:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 164:Src/stm32f3xx_it.c **** 
 165:Src/stm32f3xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 166:Src/stm32f3xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 160              		.loc 1 166 0
 161 0002 0248     		ldr	r0, .L13
 162 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 163              	.LVL0:
 164 0008 08BD     		pop	{r3, pc}
 165              	.L14:
 166 000a 00BF     		.align	2
 167              	.L13:
 168 000c 00000000 		.word	huart1
 169              		.cfi_endproc
 170              	.LFE130:
 172              		.text
 173              	.Letext0:
 174              		.file 2 "/home/venturus/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_
 175              		.file 3 "/home/venturus/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_stdint.h"
 176              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 177              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 178              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f334x8.h"
 179              		.file 7 "/home/venturus/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/lock.h"
 180              		.file 8 "/home/venturus/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h"
 181              		.file 9 "/home/venturus/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/std
 182              		.file 10 "/home/venturus/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h"
 183              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 184              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 185              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
ARM GAS  /tmp/ccsTeRy5.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
     /tmp/ccsTeRy5.s:18     .text.NMI_Handler:0000000000000000 $t
     /tmp/ccsTeRy5.s:25     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/ccsTeRy5.s:38     .text.HardFault_Handler:0000000000000000 $t
     /tmp/ccsTeRy5.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/ccsTeRy5.s:59     .text.MemManage_Handler:0000000000000000 $t
     /tmp/ccsTeRy5.s:66     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/ccsTeRy5.s:80     .text.BusFault_Handler:0000000000000000 $t
     /tmp/ccsTeRy5.s:87     .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/ccsTeRy5.s:101    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/ccsTeRy5.s:108    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/ccsTeRy5.s:122    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/ccsTeRy5.s:129    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/ccsTeRy5.s:141    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccsTeRy5.s:148    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccsTeRy5.s:168    .text.USART1_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_UART_IRQHandler
huart1
