<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>MCUXpresso SDK API Reference Manual: mmc_extended_csd_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MCUXpresso SDK API Reference Manual
   &#160;<span id="projectnumber">Rev. 0</span>
   </div>
   <div id="projectbrief">NXP Semiconductors</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmmc__extended__csd__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mmc_extended_csd_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>MMC card Extended CSD register (unit: byte).  
 <a href="structmmc__extended__csd__t.html#details">More...</a></p>

<p><code>#include &lt;fsl_sdmmc_spec.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abd611cbecdc3df2e83d857dc9eccadff"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#abd611cbecdc3df2e83d857dc9eccadff">partitionAttribute</a></td></tr>
<tr class="memdesc:abd611cbecdc3df2e83d857dc9eccadff"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; secure removal type[16]  <a href="#abd611cbecdc3df2e83d857dc9eccadff">More...</a><br/></td></tr>
<tr class="separator:abd611cbecdc3df2e83d857dc9eccadff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb3b77ae5002d9d9eb737285206e19f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a9cb3b77ae5002d9d9eb737285206e19f">userWP</a></td></tr>
<tr class="memdesc:a9cb3b77ae5002d9d9eb737285206e19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; max enhance area size [159-157]  <a href="#a9cb3b77ae5002d9d9eb737285206e19f">More...</a><br/></td></tr>
<tr class="separator:a9cb3b77ae5002d9d9eb737285206e19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6857854ba8a61d5726b5ae6b38fb53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c6857854ba8a61d5726b5ae6b38fb53"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a3c6857854ba8a61d5726b5ae6b38fb53">bootPartitionWP</a></td></tr>
<tr class="memdesc:a3c6857854ba8a61d5726b5ae6b38fb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">boot write protect register[173] <br/></td></tr>
<tr class="separator:a3c6857854ba8a61d5726b5ae6b38fb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d5fdf861266f761af8b492bdfbff3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8d5fdf861266f761af8b492bdfbff3c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#af8d5fdf861266f761af8b492bdfbff3c">bootWPStatus</a></td></tr>
<tr class="memdesc:af8d5fdf861266f761af8b492bdfbff3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">boot write protect status register[174] <br/></td></tr>
<tr class="separator:af8d5fdf861266f761af8b492bdfbff3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3bb05b0530cd3a535866ae07ea7563"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b3bb05b0530cd3a535866ae07ea7563"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a6b3bb05b0530cd3a535866ae07ea7563">highDensityEraseGroupDefinition</a></td></tr>
<tr class="memdesc:a6b3bb05b0530cd3a535866ae07ea7563"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-density erase group definition [175]. <br/></td></tr>
<tr class="separator:a6b3bb05b0530cd3a535866ae07ea7563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacedc0ad5f62d802600d911b394db52e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacedc0ad5f62d802600d911b394db52e"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aacedc0ad5f62d802600d911b394db52e">bootDataBusConditions</a></td></tr>
<tr class="memdesc:aacedc0ad5f62d802600d911b394db52e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boot bus conditions [177]. <br/></td></tr>
<tr class="separator:aacedc0ad5f62d802600d911b394db52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1ff047a8ad483743275df81ce9e671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed1ff047a8ad483743275df81ce9e671"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aed1ff047a8ad483743275df81ce9e671">bootConfigProtect</a></td></tr>
<tr class="memdesc:aed1ff047a8ad483743275df81ce9e671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boot config protection [178]. <br/></td></tr>
<tr class="separator:aed1ff047a8ad483743275df81ce9e671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a059925fe3dbcd5323c929cf0aaabaf5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a059925fe3dbcd5323c929cf0aaabaf5a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a059925fe3dbcd5323c929cf0aaabaf5a">partitionConfig</a></td></tr>
<tr class="memdesc:a059925fe3dbcd5323c929cf0aaabaf5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Boot configuration [179]. <br/></td></tr>
<tr class="separator:a059925fe3dbcd5323c929cf0aaabaf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76697ee794964784228c6df7d6f74cfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76697ee794964784228c6df7d6f74cfa"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a76697ee794964784228c6df7d6f74cfa">eraseMemoryContent</a></td></tr>
<tr class="memdesc:a76697ee794964784228c6df7d6f74cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erased memory content [181]. <br/></td></tr>
<tr class="separator:a76697ee794964784228c6df7d6f74cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca808a8797525d8ad20acc9cf5481285"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca808a8797525d8ad20acc9cf5481285"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aca808a8797525d8ad20acc9cf5481285">dataBusWidth</a></td></tr>
<tr class="memdesc:aca808a8797525d8ad20acc9cf5481285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data bus width mode [183]. <br/></td></tr>
<tr class="separator:aca808a8797525d8ad20acc9cf5481285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b585dde3cac47b34f7c7da0324ac96c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b585dde3cac47b34f7c7da0324ac96c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a1b585dde3cac47b34f7c7da0324ac96c">highSpeedTiming</a></td></tr>
<tr class="memdesc:a1b585dde3cac47b34f7c7da0324ac96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-speed interface timing [185]. <br/></td></tr>
<tr class="separator:a1b585dde3cac47b34f7c7da0324ac96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4cb786e266578378c3954960088438"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a4cb786e266578378c3954960088438"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a2a4cb786e266578378c3954960088438">powerClass</a></td></tr>
<tr class="memdesc:a2a4cb786e266578378c3954960088438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power class [187]. <br/></td></tr>
<tr class="separator:a2a4cb786e266578378c3954960088438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf826d35c753ff9e6007f8cc11761b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cf826d35c753ff9e6007f8cc11761b5"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a4cf826d35c753ff9e6007f8cc11761b5">commandSetRevision</a></td></tr>
<tr class="memdesc:a4cf826d35c753ff9e6007f8cc11761b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command set revision [189]. <br/></td></tr>
<tr class="separator:a4cf826d35c753ff9e6007f8cc11761b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609a159c46e14245c414b293188ed2c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a609a159c46e14245c414b293188ed2c8"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a609a159c46e14245c414b293188ed2c8">commandSet</a></td></tr>
<tr class="memdesc:a609a159c46e14245c414b293188ed2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command set [191]. <br/></td></tr>
<tr class="separator:a609a159c46e14245c414b293188ed2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a98fdc06e0900cf27ef9edfa9bd18c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49a98fdc06e0900cf27ef9edfa9bd18c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a49a98fdc06e0900cf27ef9edfa9bd18c">extendecCsdVersion</a></td></tr>
<tr class="memdesc:a49a98fdc06e0900cf27ef9edfa9bd18c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended CSD revision [192]. <br/></td></tr>
<tr class="separator:a49a98fdc06e0900cf27ef9edfa9bd18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d467f87e702890e0a3607d1ce17f6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72d467f87e702890e0a3607d1ce17f6c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a72d467f87e702890e0a3607d1ce17f6c">csdStructureVersion</a></td></tr>
<tr class="memdesc:a72d467f87e702890e0a3607d1ce17f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSD structure version [194]. <br/></td></tr>
<tr class="separator:a72d467f87e702890e0a3607d1ce17f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ef66a9d325ea728ba0e3a9560aff1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56ef66a9d325ea728ba0e3a9560aff1c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a56ef66a9d325ea728ba0e3a9560aff1c">cardType</a></td></tr>
<tr class="memdesc:a56ef66a9d325ea728ba0e3a9560aff1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Card Type [196]. <br/></td></tr>
<tr class="separator:a56ef66a9d325ea728ba0e3a9560aff1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b15f838d4be6541efef1b9f3014801"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57b15f838d4be6541efef1b9f3014801"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a57b15f838d4be6541efef1b9f3014801">ioDriverStrength</a></td></tr>
<tr class="memdesc:a57b15f838d4be6541efef1b9f3014801"><td class="mdescLeft">&#160;</td><td class="mdescRight">IO driver strength [197]. <br/></td></tr>
<tr class="separator:a57b15f838d4be6541efef1b9f3014801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c385faeda25c97280f02afcc3fea8a"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a19c385faeda25c97280f02afcc3fea8a">powerClass52MHz195V</a></td></tr>
<tr class="memdesc:a19c385faeda25c97280f02afcc3fea8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; out of interrupt busy timing [198]  <a href="#a19c385faeda25c97280f02afcc3fea8a">More...</a><br/></td></tr>
<tr class="separator:a19c385faeda25c97280f02afcc3fea8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad100ed17091ece519db4d7cfe7d0c578"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad100ed17091ece519db4d7cfe7d0c578"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#ad100ed17091ece519db4d7cfe7d0c578">powerClass26MHz195V</a></td></tr>
<tr class="memdesc:ad100ed17091ece519db4d7cfe7d0c578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Class for 26MHz @ 1.95V [201]. <br/></td></tr>
<tr class="separator:ad100ed17091ece519db4d7cfe7d0c578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e4bbce973b0d28a5fa98335550f9cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8e4bbce973b0d28a5fa98335550f9cb"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aa8e4bbce973b0d28a5fa98335550f9cb">powerClass52MHz360V</a></td></tr>
<tr class="memdesc:aa8e4bbce973b0d28a5fa98335550f9cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Class for 52MHz @ 3.6V [202]. <br/></td></tr>
<tr class="separator:aa8e4bbce973b0d28a5fa98335550f9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30e5d047408daa32844eb2018f81bf74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30e5d047408daa32844eb2018f81bf74"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a30e5d047408daa32844eb2018f81bf74">powerClass26MHz360V</a></td></tr>
<tr class="memdesc:a30e5d047408daa32844eb2018f81bf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Class for 26MHz @ 3.6V [203]. <br/></td></tr>
<tr class="separator:a30e5d047408daa32844eb2018f81bf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3d16fdf26be174f335543752d36651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab3d16fdf26be174f335543752d36651"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aab3d16fdf26be174f335543752d36651">minimumReadPerformance4Bit26MHz</a></td></tr>
<tr class="memdesc:aab3d16fdf26be174f335543752d36651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum Read Performance for 4bit at 26MHz [205]. <br/></td></tr>
<tr class="separator:aab3d16fdf26be174f335543752d36651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d118cb80e77833e4647ccaffc757f68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d118cb80e77833e4647ccaffc757f68"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a0d118cb80e77833e4647ccaffc757f68">minimumWritePerformance4Bit26MHz</a></td></tr>
<tr class="memdesc:a0d118cb80e77833e4647ccaffc757f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum Write Performance for 4bit at 26MHz [206]. <br/></td></tr>
<tr class="separator:a0d118cb80e77833e4647ccaffc757f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9971c3fffb03b2a6ef247d1bd791fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef9971c3fffb03b2a6ef247d1bd791fc"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aef9971c3fffb03b2a6ef247d1bd791fc">minimumReadPerformance8Bit26MHz4Bit52MHz</a></td></tr>
<tr class="memdesc:aef9971c3fffb03b2a6ef247d1bd791fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum read Performance for 8bit at 26MHz/4bit @52MHz [207]. <br/></td></tr>
<tr class="separator:aef9971c3fffb03b2a6ef247d1bd791fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada954922e1b018131de0117007b3a3e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada954922e1b018131de0117007b3a3e9"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#ada954922e1b018131de0117007b3a3e9">minimumWritePerformance8Bit26MHz4Bit52MHz</a></td></tr>
<tr class="memdesc:ada954922e1b018131de0117007b3a3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum Write Performance for 8bit at 26MHz/4bit @52MHz [208]. <br/></td></tr>
<tr class="separator:ada954922e1b018131de0117007b3a3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf839edbf5ee51df689e8de68e592428"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf839edbf5ee51df689e8de68e592428"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#adf839edbf5ee51df689e8de68e592428">minimumReadPerformance8Bit52MHz</a></td></tr>
<tr class="memdesc:adf839edbf5ee51df689e8de68e592428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum Read Performance for 8bit at 52MHz [209]. <br/></td></tr>
<tr class="separator:adf839edbf5ee51df689e8de68e592428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503d82b0e4c9a6fb11db4618383948a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a503d82b0e4c9a6fb11db4618383948a5"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a503d82b0e4c9a6fb11db4618383948a5">minimumWritePerformance8Bit52MHz</a></td></tr>
<tr class="memdesc:a503d82b0e4c9a6fb11db4618383948a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum Write Performance for 8bit at 52MHz [210]. <br/></td></tr>
<tr class="separator:a503d82b0e4c9a6fb11db4618383948a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58931c73584fe4ed36d2b38c42a75171"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58931c73584fe4ed36d2b38c42a75171"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a58931c73584fe4ed36d2b38c42a75171">sectorCount</a></td></tr>
<tr class="memdesc:a58931c73584fe4ed36d2b38c42a75171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sector Count [215:212]. <br/></td></tr>
<tr class="separator:a58931c73584fe4ed36d2b38c42a75171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3dbceb5fa35fd460ef8c59c74cbaf07"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#ad3dbceb5fa35fd460ef8c59c74cbaf07">sleepAwakeTimeout</a></td></tr>
<tr class="memdesc:ad3dbceb5fa35fd460ef8c59c74cbaf07"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; sleep notification timeout [216]  <a href="#ad3dbceb5fa35fd460ef8c59c74cbaf07">More...</a><br/></td></tr>
<tr class="separator:ad3dbceb5fa35fd460ef8c59c74cbaf07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91f93080c2af72681bb6a38ca9470cc"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#af91f93080c2af72681bb6a38ca9470cc">sleepCurrentVCCQ</a></td></tr>
<tr class="memdesc:af91f93080c2af72681bb6a38ca9470cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; Production state awareness timeout [218]  <a href="#af91f93080c2af72681bb6a38ca9470cc">More...</a><br/></td></tr>
<tr class="separator:af91f93080c2af72681bb6a38ca9470cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4947abaa0c48dee6c8432af02e02e031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4947abaa0c48dee6c8432af02e02e031"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a4947abaa0c48dee6c8432af02e02e031">sleepCurrentVCC</a></td></tr>
<tr class="memdesc:a4947abaa0c48dee6c8432af02e02e031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep current (VCC) [220]. <br/></td></tr>
<tr class="separator:a4947abaa0c48dee6c8432af02e02e031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbac1473d8cecfc72f996eede359499b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbac1473d8cecfc72f996eede359499b"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#adbac1473d8cecfc72f996eede359499b">highCapacityWriteProtectGroupSize</a></td></tr>
<tr class="memdesc:adbac1473d8cecfc72f996eede359499b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-capacity write protect group size [221]. <br/></td></tr>
<tr class="separator:adbac1473d8cecfc72f996eede359499b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2412d3bf01129692cf7ec48be18b84c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2412d3bf01129692cf7ec48be18b84c"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#ad2412d3bf01129692cf7ec48be18b84c">reliableWriteSectorCount</a></td></tr>
<tr class="memdesc:ad2412d3bf01129692cf7ec48be18b84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reliable write sector count [222]. <br/></td></tr>
<tr class="separator:ad2412d3bf01129692cf7ec48be18b84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07aa9b22151a32ad73031f060b62f7ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07aa9b22151a32ad73031f060b62f7ac"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a07aa9b22151a32ad73031f060b62f7ac">highCapacityEraseTimeout</a></td></tr>
<tr class="memdesc:a07aa9b22151a32ad73031f060b62f7ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-capacity erase timeout [223]. <br/></td></tr>
<tr class="separator:a07aa9b22151a32ad73031f060b62f7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d81989d527041829710f2c05a6f1540"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d81989d527041829710f2c05a6f1540"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a3d81989d527041829710f2c05a6f1540">highCapacityEraseUnitSize</a></td></tr>
<tr class="memdesc:a3d81989d527041829710f2c05a6f1540"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-capacity erase unit size [224]. <br/></td></tr>
<tr class="separator:a3d81989d527041829710f2c05a6f1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2bc16d4d2c93c19c92c3791ba61a7d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2bc16d4d2c93c19c92c3791ba61a7d7"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#af2bc16d4d2c93c19c92c3791ba61a7d7">accessSize</a></td></tr>
<tr class="memdesc:af2bc16d4d2c93c19c92c3791ba61a7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access size [225]. <br/></td></tr>
<tr class="separator:af2bc16d4d2c93c19c92c3791ba61a7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fa078f66ad939cc2b9d46610d0e95b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a54fa078f66ad939cc2b9d46610d0e95b">minReadPerformance8bitAt52MHZDDR</a></td></tr>
<tr class="memdesc:a54fa078f66ad939cc2b9d46610d0e95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; secure trim multiplier[229]  <a href="#a54fa078f66ad939cc2b9d46610d0e95b">More...</a><br/></td></tr>
<tr class="separator:a54fa078f66ad939cc2b9d46610d0e95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c5ae936536e862ddec16dad9879045"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46c5ae936536e862ddec16dad9879045"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a46c5ae936536e862ddec16dad9879045">minWritePerformance8bitAt52MHZDDR</a></td></tr>
<tr class="memdesc:a46c5ae936536e862ddec16dad9879045"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum write performance for 8bit at DDR 52MHZ[235]. <br/></td></tr>
<tr class="separator:a46c5ae936536e862ddec16dad9879045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cd865128d113d6e44e1ce512d43255"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8cd865128d113d6e44e1ce512d43255"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#aa8cd865128d113d6e44e1ce512d43255">powerClass200MHZVCCQ130VVCC360V</a></td></tr>
<tr class="memdesc:aa8cd865128d113d6e44e1ce512d43255"><td class="mdescLeft">&#160;</td><td class="mdescRight">power class for 200MHZ, at VCCQ= 1.3V,VCC=3.6V[236] <br/></td></tr>
<tr class="separator:aa8cd865128d113d6e44e1ce512d43255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f87c7c5e84e2e5d5f342b11a4c2d32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50f87c7c5e84e2e5d5f342b11a4c2d32"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a50f87c7c5e84e2e5d5f342b11a4c2d32">powerClass200MHZVCCQ195VVCC360V</a></td></tr>
<tr class="memdesc:a50f87c7c5e84e2e5d5f342b11a4c2d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">power class for 200MHZ, at VCCQ= 1.95V,VCC=3.6V[237] <br/></td></tr>
<tr class="separator:a50f87c7c5e84e2e5d5f342b11a4c2d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1b26b9e039af64423b7e9f85810812"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a1b26b9e039af64423b7e9f85810812"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a2a1b26b9e039af64423b7e9f85810812">powerClass52MHZDDR195V</a></td></tr>
<tr class="memdesc:a2a1b26b9e039af64423b7e9f85810812"><td class="mdescLeft">&#160;</td><td class="mdescRight">power class for 52MHZ,DDR at Vcc 1.95V[238] <br/></td></tr>
<tr class="separator:a2a1b26b9e039af64423b7e9f85810812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75394cba2cdab264506044abcacfb1fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75394cba2cdab264506044abcacfb1fd"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a75394cba2cdab264506044abcacfb1fd">powerClass52MHZDDR360V</a></td></tr>
<tr class="memdesc:a75394cba2cdab264506044abcacfb1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">power class for 52MHZ,DDR at Vcc 3.6V[239] <br/></td></tr>
<tr class="separator:a75394cba2cdab264506044abcacfb1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53fdd11f70d7e462e28df41a964dfc9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#ad53fdd11f70d7e462e28df41a964dfc9">cacheSize</a></td></tr>
<tr class="memdesc:ad53fdd11f70d7e462e28df41a964dfc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1st initialization time after partitioning[241]  <a href="#ad53fdd11f70d7e462e28df41a964dfc9">More...</a><br/></td></tr>
<tr class="separator:ad53fdd11f70d7e462e28df41a964dfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352827093cb92c0e0062609b52f20def"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a352827093cb92c0e0062609b52f20def"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a352827093cb92c0e0062609b52f20def">powerClass200MHZDDR360V</a></td></tr>
<tr class="memdesc:a352827093cb92c0e0062609b52f20def"><td class="mdescLeft">&#160;</td><td class="mdescRight">power class for 200MHZ, DDR at VCC=2.6V[253] <br/></td></tr>
<tr class="separator:a352827093cb92c0e0062609b52f20def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c9e34d3666b1e9438c2309f5a8f957"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#ab6c9e34d3666b1e9438c2309f5a8f957">extPartitionSupport</a></td></tr>
<tr class="memdesc:ab6c9e34d3666b1e9438c2309f5a8f957"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; fw VERSION [261-254]  <a href="#ab6c9e34d3666b1e9438c2309f5a8f957">More...</a><br/></td></tr>
<tr class="separator:ab6c9e34d3666b1e9438c2309f5a8f957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe0c0ca05ea788af160261e08a70dae"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmmc__extended__csd__t.html#a4fe0c0ca05ea788af160261e08a70dae">supportedCommandSet</a></td></tr>
<tr class="memdesc:a4fe0c0ca05ea788af160261e08a70dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; large unit size[495]  <a href="#a4fe0c0ca05ea788af160261e08a70dae">More...</a><br/></td></tr>
<tr class="separator:a4fe0c0ca05ea788af160261e08a70dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"></div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="abd611cbecdc3df2e83d857dc9eccadff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::partitionAttribute</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; product state awareness enablement[17]</p>
<p>&lt; max preload data size[21-18]</p>
<p>&lt; pre-load data size[25-22]</p>
<p>&lt; FFU status [26]</p>
<p>&lt; mode operation code[29]</p>
<p>&lt; mode config [30]</p>
<p>&lt; control to turn on/off cache[33]</p>
<p>&lt; power off notification[34]</p>
<p>&lt; packed cmd fail index [35]</p>
<p>&lt; packed cmd status[36]</p>
<p>&lt; context configuration[51-37]</p>
<p>&lt; extended partitions attribut[53-52]</p>
<p>&lt; exception events status[55-54]</p>
<p>&lt; exception events control[57-56]</p>
<p>&lt; number of group to be released[58]</p>
<p>&lt; class 6 command control[59]</p>
<p>&lt; 1st initiallization after disabling sector size emu[60]</p>
<p>&lt; sector size[61]</p>
<p>&lt; sector size emulation[62]</p>
<p>&lt; native sector size[63]</p>
<p>&lt; period wakeup [131]</p>
<p>&lt; package case temperature is controlled[132]</p>
<p>&lt; production state awareness[133]</p>
<p>&lt; enhanced user data start addr [139-136]</p>
<p>&lt; enhanced user data area size[142-140]</p>
<p>&lt; general purpose partition size[154-143] partition attribute [156] </p>

</div>
</div>
<a class="anchor" id="a9cb3b77ae5002d9d9eb737285206e19f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::userWP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; HPI management [161]</p>
<p>&lt; write reliability parameter register[166]</p>
<p>&lt; write reliability setting register[167]</p>
<p>&lt; RPMB size multi [168]</p>
<p>&lt; FW configuration[169] user write protect register[171] </p>

</div>
</div>
<a class="anchor" id="a19c385faeda25c97280f02afcc3fea8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::powerClass52MHz195V</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; partition switch timing [199] Power Class for 52MHz @ 1.95V [200] </p>

</div>
</div>
<a class="anchor" id="ad3dbceb5fa35fd460ef8c59c74cbaf07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::sleepAwakeTimeout</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep/awake timeout [217] </p>

</div>
</div>
<a class="anchor" id="af91f93080c2af72681bb6a38ca9470cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::sleepCurrentVCCQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep current (VCCQ) [219] </p>

</div>
</div>
<a class="anchor" id="a54fa078f66ad939cc2b9d46610d0e95b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::minReadPerformance8bitAt52MHZDDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; secure erase multiplier[230]</p>
<p>&lt; secure feature support[231]</p>
<p>&lt; trim multiplier[232] Minimum read performance for 8bit at DDR 52MHZ[234] </p>

</div>
</div>
<a class="anchor" id="ad53fdd11f70d7e462e28df41a964dfc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t mmc_extended_csd_t::cacheSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; correct prg sectors number[245-242]</p>
<p>&lt; background operations status[246]</p>
<p>&lt; power off notification timeout[247]</p>
<p>&lt; generic CMD6 timeout[248] cache size[252-249] </p>

</div>
</div>
<a class="anchor" id="ab6c9e34d3666b1e9438c2309f5a8f957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::extPartitionSupport</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; device version[263-262]</p>
<p>&lt; optimal trim size[264]</p>
<p>&lt; optimal write size[265]</p>
<p>&lt; optimal read size[266]</p>
<p>&lt; pre EOL information[267]</p>
<p>&lt; device life time estimation typeA[268]</p>
<p>&lt; device life time estimation typeB[269]</p>
<p>&lt; number of FW sectors correctly programmed[305-302]</p>
<p>&lt; FFU argument[490-487]</p>
<p>&lt; operation code timeout[491]</p>
<p>&lt; support mode [493] extended partition attribute support[494] </p>

</div>
</div>
<a class="anchor" id="a4fe0c0ca05ea788af160261e08a70dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t mmc_extended_csd_t::supportedCommandSet</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; context management capability[496]</p>
<p>&lt; tag resource size[497]</p>
<p>&lt; tag unit size[498]</p>
<p>&lt; max packed write cmd[500]</p>
<p>&lt; max packed read cmd[501]</p>
<p>&lt; HPI feature[503] Supported Command Sets [504] </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">&copy; 2016 NXP Semiconductors. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
