Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Compact
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Setting FSM Encoding Algorithm to : OPT


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3516 - Found error in file "C:/workspace/digkon/project/host_cpld2/ctrl.vhd". 
WARNING:HDLParsers:3458 - Because of erroneous VHDL file(s), automatic determination of correct order of compilation of files in project file "C:/workspace/digkon/project/host_cpld2/top_vhdl.prj" may be inaccurate. Please put the files in the project file in correct order with keyword 'nosort' at end of the project file, or compile your vhdl file(s) individually to find and fix the error(s) in your vhdl file(s). 
Compiling vhdl file "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" in Library work.
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 89. parse error, unexpected CASE, expecting IF
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 91. parse error, unexpected PROCESS, expecting CASE
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 93. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 94. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 95. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 97. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 99. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 101. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 103. parse error, unexpected WHEN, expecting SEMICOLON
ERROR:HDLParsers:164 - "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" Line 105. parse error, unexpected WHEN, expecting SEMICOLON
--> 

Total memory usage is 232752 kilobytes

Number of errors   :   10 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

