Fitter report for DE0_NANO
Thu Mar 30 14:33:45 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ALTSYNCRAM
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. LAB Logic Elements
 33. LAB-wide Signals
 34. LAB Signals Sourced
 35. LAB Signals Sourced Out
 36. LAB Distinct Inputs
 37. I/O Rules Summary
 38. I/O Rules Details
 39. I/O Rules Matrix
 40. Fitter Device Options
 41. Operating Settings and Conditions
 42. Estimated Delay Added for Hold Timing Summary
 43. Estimated Delay Added for Hold Timing Details
 44. Fitter Messages
 45. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Mar 30 14:33:45 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_NANO                                    ;
; Top-level Entity Name              ; DE0_NANO                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,485 / 22,320 ( 25 % )                     ;
;     Total combinational functions  ; 4,953 / 22,320 ( 22 % )                     ;
;     Dedicated logic registers      ; 2,506 / 22,320 ( 11 % )                     ;
; Total registers                    ; 2575                                        ;
; Total pins                         ; 148 / 154 ( 96 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 15,360 / 608,256 ( 3 % )                    ;
; Embedded Multiplier 9-bit elements ; 66 / 132 ( 50 % )                           ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                        ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[0]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[1]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[2]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[3]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[4]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[5]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[7]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[8]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[9]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                  ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[10]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                 ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[11]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                 ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[12]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                 ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[0]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_bank[1]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                                       ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                     ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[0]                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                                       ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[1]                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                                       ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[2]                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                     ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_cmd[3]                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[0]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[1]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[2]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[3]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[4]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[5]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[6]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[7]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[8]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1                                                                                                                      ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[9]                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                    ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[10]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[11]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[12]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[13]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[14]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1                                                                                                                     ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_data[15]                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[0]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_dqm[1]                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                   ; I                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                             ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                            ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                    ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                            ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                   ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                            ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                   ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                            ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                   ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                            ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                   ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                            ; Q                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                   ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                   ; OE               ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[0]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[1]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[2]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[3]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[4]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[5]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[6]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[7]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[8]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[9]                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                     ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[10]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                    ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[11]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                    ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[12]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                    ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[13]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                    ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[14]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                    ; O                ;                       ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|za_data[15]                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                    ; O                ;                       ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                     ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity             ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; Nios_sopc_sdram_controller ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; Nios_sopc_sdram_controller ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8087 ) ; 0.00 % ( 0 / 8087 )        ; 0.00 % ( 0 / 8087 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8087 ) ; 0.00 % ( 0 / 8087 )        ; 0.00 % ( 0 / 8087 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7848 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 234 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 5,485 / 22,320 ( 25 % )   ;
;     -- Combinational with no register       ; 2979                      ;
;     -- Register only                        ; 532                       ;
;     -- Combinational with a register        ; 1974                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 2009                      ;
;     -- 3 input functions                    ; 1709                      ;
;     -- <=2 input functions                  ; 1235                      ;
;     -- Register only                        ; 532                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 3530                      ;
;     -- arithmetic mode                      ; 1423                      ;
;                                             ;                           ;
; Total registers*                            ; 2,575 / 23,018 ( 11 % )   ;
;     -- Dedicated logic registers            ; 2,506 / 22,320 ( 11 % )   ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )         ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 427 / 1,395 ( 31 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 148 / 154 ( 96 % )        ;
;     -- Clock pins                           ; 7 / 7 ( 100 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 7 / 66 ( 11 % )           ;
; Total block memory bits                     ; 15,360 / 608,256 ( 3 % )  ;
; Total block memory implementation bits      ; 64,512 / 608,256 ( 11 % ) ;
; Embedded Multiplier 9-bit elements          ; 66 / 132 ( 50 % )         ;
; PLLs                                        ; 2 / 4 ( 50 % )            ;
; Global signals                              ; 6                         ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 8.3% / 8.1% / 8.5%        ;
; Peak interconnect usage (total/H/V)         ; 26.1% / 25.0% / 27.6%     ;
; Maximum fan-out                             ; 2343                      ;
; Highest non-global fan-out                  ; 90                        ;
; Total fan-out                               ; 25524                     ;
; Average fan-out                             ; 3.07                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 5321 / 22320 ( 24 % ) ; 164 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 2900                  ; 79                    ; 0                              ;
;     -- Register only                         ; 517                   ; 15                    ; 0                              ;
;     -- Combinational with a register         ; 1904                  ; 70                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1938                  ; 71                    ; 0                              ;
;     -- 3 input functions                     ; 1672                  ; 37                    ; 0                              ;
;     -- <=2 input functions                   ; 1194                  ; 41                    ; 0                              ;
;     -- Register only                         ; 517                   ; 15                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 3389                  ; 141                   ; 0                              ;
;     -- arithmetic mode                       ; 1415                  ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 2490                  ; 85                    ; 0                              ;
;     -- Dedicated logic registers             ; 2421 / 22320 ( 11 % ) ; 85 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 416 / 1395 ( 30 % )   ; 14 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 148                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 66 / 132 ( 50 % )     ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 15360                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 64512                 ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; M9K                                          ; 7 / 66 ( 10 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 406                   ; 125                   ; 2                              ;
;     -- Registered Input Connections          ; 200                   ; 95                    ; 0                              ;
;     -- Output Connections                    ; 287                   ; 173                   ; 73                             ;
;     -- Registered Output Connections         ; 6                     ; 173                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 26441                 ; 939                   ; 80                             ;
;     -- Registered Connections                ; 8508                  ; 660                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 322                   ; 296                   ; 75                             ;
;     -- sld_hub:auto_hub                      ; 296                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 75                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 67                    ; 62                    ; 2                              ;
;     -- Output Ports                          ; 74                    ; 79                    ; 3                              ;
;     -- Bidir Ports                           ; 65                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                    ; 1                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_SDAT        ; A9    ; 7        ; 25           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; CLOCK_50        ; R8    ; 3        ; 27           ; 0            ; 21           ; 2345                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; EPCS_DATA0      ; H2    ; 1        ; 0            ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_IN[0]    ; A8    ; 8        ; 25           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_0_IN[1]    ; B8    ; 8        ; 25           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_2_IN[0]    ; E15   ; 6        ; 53           ; 17           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_2_IN[1]    ; E16   ; 6        ; 53           ; 17           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; GPIO_2_IN[2]    ; M16   ; 5        ; 53           ; 17           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; G_SENSOR_INT    ; M2    ; 2        ; 0            ; 16           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]          ; J15   ; 5        ; 53           ; 14           ; 0            ; 30                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[1]          ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; MTL_TOUCH_INT_n ; J13   ; 5        ; 53           ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[0]           ; M1    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]           ; T8    ; 3        ; 27           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]           ; B9    ; 7        ; 25           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]           ; M15   ; 5        ; 53           ; 17           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CS_N          ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SADDR         ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK          ; B14   ; 7        ; 45           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]      ; P2    ; 2        ; 0            ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10]     ; N2    ; 2        ; 0            ; 8            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11]     ; N1    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12]     ; L4    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]      ; N5    ; 3        ; 5            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]      ; N6    ; 3        ; 5            ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]      ; M8    ; 3        ; 20           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]      ; P8    ; 3        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]      ; T7    ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]      ; N8    ; 3        ; 20           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]      ; T6    ; 3        ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]      ; R1    ; 2        ; 0            ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]      ; P1    ; 2        ; 0            ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[0]        ; M7    ; 3        ; 11           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_BA[1]        ; M6    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CAS_N        ; L1    ; 2        ; 0            ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CKE          ; L7    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CLK          ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_CS_N         ; P6    ; 3        ; 11           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[0]       ; R6    ; 3        ; 14           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_DQM[1]       ; T5    ; 3        ; 14           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_RAS_N        ; L2    ; 2        ; 0            ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DRAM_WE_N         ; C2    ; 1        ; 0            ; 27           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_ASDO         ; C1    ; 1        ; 0            ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_DCLK         ; H1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; EPCS_NCSO         ; D2    ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G_SENSOR_CS_N     ; G5    ; 1        ; 0            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; I2C_SCLK          ; F2    ; 1        ; 0            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]            ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]            ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]            ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]            ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]            ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]            ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]            ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]            ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[0]          ; R16   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[1]          ; P15   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[2]          ; P16   ; 5        ; 53           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[3]          ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[4]          ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[5]          ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[6]          ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_B[7]          ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_DCLK          ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[0]          ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[1]          ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[2]          ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[3]          ; N12   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[4]          ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[5]          ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[6]          ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_G[7]          ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_HSD           ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[0]          ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[1]          ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[2]          ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[3]          ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[4]          ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[5]          ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[6]          ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_R[7]          ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_TOUCH_I2C_SCL ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MTL_VSD           ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRAM_DQ[0]        ; G2    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                                                                                                                                ;
; DRAM_DQ[10]       ; T3    ; 3        ; 1            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                  ;
; DRAM_DQ[11]       ; R3    ; 3        ; 1            ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                  ;
; DRAM_DQ[12]       ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                  ;
; DRAM_DQ[13]       ; P3    ; 3        ; 1            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                  ;
; DRAM_DQ[14]       ; N3    ; 3        ; 1            ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                  ;
; DRAM_DQ[15]       ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                  ;
; DRAM_DQ[1]        ; G1    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                   ;
; DRAM_DQ[2]        ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                   ;
; DRAM_DQ[3]        ; K5    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                   ;
; DRAM_DQ[4]        ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                   ;
; DRAM_DQ[5]        ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                   ;
; DRAM_DQ[6]        ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                   ;
; DRAM_DQ[7]        ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                   ;
; DRAM_DQ[8]        ; T4    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                   ;
; DRAM_DQ[9]        ; T2    ; 3        ; 3            ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                   ;
; GPIO_0[0]         ; D3    ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[10]        ; B6    ; 8        ; 16           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[11]        ; A6    ; 8        ; 16           ; 34           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[12]        ; B7    ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[13]        ; D6    ; 8        ; 9            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; GPIO_0[9]~input                                                                                                                                                                                                            ;
; GPIO_0[14]        ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[15]        ; C6    ; 8        ; 18           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[16]        ; C8    ; 8        ; 23           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[17]        ; E6    ; 8        ; 14           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[18]        ; E7    ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[19]        ; D8    ; 8        ; 23           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[1]         ; C3    ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[20]        ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[21]        ; F8    ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[22]        ; F9    ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[23]        ; E9    ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[24]        ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[25]        ; D9    ; 7        ; 31           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[26]        ; E11   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[27]        ; E10   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[28]        ; C11   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[29]        ; B11   ; 7        ; 40           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[2]         ; A2    ; 8        ; 7            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[30]        ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[31]        ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[32]        ; D12   ; 7        ; 51           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[33]        ; B12   ; 7        ; 43           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[3]         ; A3    ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[4]         ; B3    ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[5]         ; B4    ; 8        ; 7            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[6]         ; A4    ; 8        ; 9            ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[7]         ; B5    ; 8        ; 11           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[8]         ; A5    ; 8        ; 14           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_0[9]         ; D5    ; 8        ; 5            ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[0]         ; A14   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[10]        ; F14   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[11]        ; G16   ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[12]        ; G15   ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[1]         ; B16   ; 6        ; 53           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[2]         ; C14   ; 7        ; 51           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[3]         ; C16   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[4]         ; C15   ; 6        ; 53           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[5]         ; D16   ; 6        ; 53           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[6]         ; D15   ; 6        ; 53           ; 26           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[7]         ; D14   ; 7        ; 51           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[8]         ; F15   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; GPIO_2[9]         ; F16   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; I2C_SDAT          ; F1    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                          ;
; MTL_TOUCH_I2C_SDA ; K15   ; 5        ; 53           ; 13           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; Use as regular IO      ; EPCS_ASDO           ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; Use as regular IO      ; EPCS_NCSO           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; Use as regular IO      ; EPCS_DCLK           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; Use as regular IO      ; EPCS_DATA0          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                                      ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                                      ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                                      ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                                      ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                                      ; -                      ; -                   ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO      ; MTL_TOUCH_I2C_SCL   ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO      ; KEY[0]              ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                    ; Use as regular IO      ; GPIO_2[11]          ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                    ; Use as regular IO      ; GPIO_2[12]          ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin ; GPIO_2[9]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                       ; Use as regular IO      ; GPIO_2[8]           ; Dual Purpose Pin          ;
; D16      ;                                          ; Use as regular IO      ; GPIO_2[5]           ; Dual Purpose Pin          ;
; D15      ; PADD23                                   ; Use as regular IO      ; GPIO_2[6]           ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5   ; Use as regular IO      ; GPIO_2[3]           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO      ; GPIO_0[29]          ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                       ; Use as regular IO      ; LED[0]              ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO      ; GPIO_0[22]          ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                       ; Use as regular IO      ; ADC_CS_N            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO      ; ADC_SADDR           ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                       ; Use as regular IO      ; GPIO_0[24]          ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                       ; Use as regular IO      ; GPIO_0[25]          ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO      ; GPIO_0[23]          ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO      ; GPIO_0[16]          ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                       ; Use as regular IO      ; GPIO_0[20]          ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO      ; GPIO_0[21]          ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO      ; GPIO_0[14]          ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                        ; Use as regular IO      ; GPIO_0[12]          ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11  ; Use as regular IO      ; GPIO_0[11]          ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                       ; Use as regular IO      ; GPIO_0[10]          ; Dual Purpose Pin          ;
; E7       ; DATA5                                    ; Use as regular IO      ; GPIO_0[18]          ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                        ; Use as regular IO      ; GPIO_0[17]          ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                        ; Use as regular IO      ; GPIO_0[8]           ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                        ; Use as regular IO      ; GPIO_0[7]           ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                        ; Use as regular IO      ; GPIO_0[13]          ; Dual Purpose Pin          ;
; A4       ; DIFFIO_T3n, DATA10                       ; Use as regular IO      ; GPIO_0[6]           ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                       ; Use as regular IO      ; GPIO_0[5]           ; Dual Purpose Pin          ;
; B3       ; DATA12, DQS1T/CQ1T#,CDPCLK7              ; Use as regular IO      ; GPIO_0[4]           ; Dual Purpose Pin          ;
+----------+------------------------------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 16 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 16 / 20 ( 80 % )  ; 3.3V          ; --           ;
; 5        ; 16 / 18 ( 89 % )  ; 3.3V          ; --           ;
; 6        ; 13 / 13 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GPIO_0_IN[0]                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; ADC_SDAT                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 198        ; 7        ; ADC_CS_N                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 188        ; 7        ; LED[3]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; GPIO_2[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; LED[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 226        ; 8        ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GPIO_0_IN[1]                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; SW[2]                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; ADC_SADDR                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 189        ; 7        ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 187        ; 7        ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; GPIO_2[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; EPCS_ASDO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 6          ; 1        ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 245        ; 8        ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 200        ; 7        ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; GPIO_2[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 174        ; 6        ; GPIO_2[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; GPIO_2[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; LED[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; EPCS_NCSO                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 246        ; 8        ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 234        ; 8        ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 201        ; 7        ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; GPIO_2[7]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; GPIO_2[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; GPIO_2[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 218        ; 8        ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 184        ; 7        ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 183        ; 7        ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GPIO_2_IN[0]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; GPIO_2_IN[1]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 14         ; 1        ; I2C_SDAT                        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 13         ; 1        ; I2C_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 8          ; 1        ; LED[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; MTL_DCLK                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; GPIO_2[10]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; GPIO_2[8]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; GPIO_2[9]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 16         ; 1        ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 15         ; 1        ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; G_SENSOR_CS_N                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; GPIO_2[12]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; GPIO_2[11]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; EPCS_DCLK                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 18         ; 1        ; EPCS_DATA0                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; MTL_TOUCH_INT_n                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; MTL_TOUCH_I2C_SCL               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; MTL_TOUCH_I2C_SDA               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; MTL_G[6]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 38         ; 2        ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 40         ; 2        ; LED[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; MTL_VSD                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; MTL_B[7]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; MTL_G[7]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; MTL_G[5]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; SW[0]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; G_SENSOR_INT                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 68         ; 3        ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 81         ; 3        ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; MTL_HSD                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GPIO_2_IN[2]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 44         ; 2        ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 43         ; 2        ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 52         ; 3        ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 63         ; 3        ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; MTL_G[3]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; MTL_B[5]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; MTL_B[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 50         ; 2        ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 53         ; 3        ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 105        ; 4        ; MTL_G[4]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; MTL_G[1]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; MTL_B[6]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; MTL_B[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; MTL_B[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 60         ; 3        ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 71         ; 3        ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 73         ; 3        ; DRAM_DQM[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 76         ; 3        ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; MTL_G[2]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; MTL_G[0]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; MTL_R[5]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; MTL_R[3]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; MTL_B[3]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; MTL_B[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 55         ; 3        ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 61         ; 3        ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 72         ; 3        ; DRAM_DQM[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 74         ; 3        ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; MTL_R[7]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; MTL_R[6]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; MTL_R[4]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; MTL_R[2]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; MTL_R[1]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; MTL_R[0]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                  ;
+-------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 ; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; sdram_pll_inst|altpll_component|auto_generated|pll1                                   ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1                                                               ;
; PLL mode                      ; Normal                                                                                ; Normal                                                                                                                               ;
; Compensate clock              ; clock0                                                                                ; clock0                                                                                                                               ;
; Compensated input/output pins ; --                                                                                    ; --                                                                                                                                   ;
; Switchover type               ; --                                                                                    ; --                                                                                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                                              ; 50.0 MHz                                                                                                                             ;
; Input frequency 1             ; --                                                                                    ; --                                                                                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                                              ; 5.0 MHz                                                                                                                              ;
; Nominal VCO frequency         ; 650.0 MHz                                                                             ; 495.0 MHz                                                                                                                            ;
; VCO post scale K counter      ; 2                                                                                     ; 2                                                                                                                                    ;
; VCO frequency control         ; Auto                                                                                  ; Auto                                                                                                                                 ;
; VCO phase shift step          ; 192 ps                                                                                ; 252 ps                                                                                                                               ;
; VCO multiply                  ; --                                                                                    ; --                                                                                                                                   ;
; VCO divide                    ; --                                                                                    ; --                                                                                                                                   ;
; Freq min lock                 ; 23.08 MHz                                                                             ; 50.0 MHz                                                                                                                             ;
; Freq max lock                 ; 50.02 MHz                                                                             ; 65.68 MHz                                                                                                                            ;
; M VCO Tap                     ; 1                                                                                     ; 0                                                                                                                                    ;
; M Initial                     ; 1                                                                                     ; 1                                                                                                                                    ;
; M value                       ; 13                                                                                    ; 99                                                                                                                                   ;
; N value                       ; 1                                                                                     ; 10                                                                                                                                   ;
; Charge pump current           ; setting 1                                                                             ; setting 1                                                                                                                            ;
; Loop filter resistance        ; setting 27                                                                            ; setting 8                                                                                                                            ;
; Loop filter capacitance       ; setting 0                                                                             ; setting 0                                                                                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                    ; 300 kHz to 390 kHz                                                                                                                   ;
; Bandwidth type                ; Medium                                                                                ; Low                                                                                                                                  ;
; Real time reconfigurable      ; Off                                                                                   ; Off                                                                                                                                  ;
; Scan chain MIF file           ; --                                                                                    ; --                                                                                                                                   ;
; Preserve PLL counter order    ; Off                                                                                   ; Off                                                                                                                                  ;
; PLL location                  ; PLL_1                                                                                 ; PLL_4                                                                                                                                ;
; Inclk0 signal                 ; CLOCK_50                                                                              ; CLOCK_50                                                                                                                             ;
; Inclk1 signal                 ; --                                                                                    ; --                                                                                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                                         ; Dedicated Pin                                                                                                                        ;
; Inclk1 signal type            ; --                                                                                    ; --                                                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------+
; Name                                                                                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------+
; sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0]                                                ; clock0       ; 1    ; 1   ; 50.0 MHz         ; -3 (-192 ps)   ; 3.46 (192 ps)    ; 50/50      ; C0      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]                    ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 33   ; 50  ; 33.0 MHz         ; 0 (0 ps)       ; 3.00 (252 ps)    ; 50/50      ; C0      ; 15            ; 8/7 Odd    ; --            ; 1       ; 0       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 33   ; 50  ; 33.0 MHz         ; 120 (10101 ps) ; 3.00 (252 ps)    ; 50/50      ; C1      ; 15            ; 8/7 Odd    ; --            ; 6       ; 0       ; u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------------------------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+-------------------+------------------------+
; Pin Name          ; Reason                 ;
+-------------------+------------------------+
; LED[0]            ; Missing drive strength ;
; LED[1]            ; Missing drive strength ;
; LED[2]            ; Missing drive strength ;
; LED[3]            ; Missing drive strength ;
; LED[4]            ; Missing drive strength ;
; LED[5]            ; Missing drive strength ;
; LED[6]            ; Missing drive strength ;
; LED[7]            ; Missing drive strength ;
; DRAM_ADDR[0]      ; Missing drive strength ;
; DRAM_ADDR[1]      ; Missing drive strength ;
; DRAM_ADDR[2]      ; Missing drive strength ;
; DRAM_ADDR[3]      ; Missing drive strength ;
; DRAM_ADDR[4]      ; Missing drive strength ;
; DRAM_ADDR[5]      ; Missing drive strength ;
; DRAM_ADDR[6]      ; Missing drive strength ;
; DRAM_ADDR[7]      ; Missing drive strength ;
; DRAM_ADDR[8]      ; Missing drive strength ;
; DRAM_ADDR[9]      ; Missing drive strength ;
; DRAM_ADDR[10]     ; Missing drive strength ;
; DRAM_ADDR[11]     ; Missing drive strength ;
; DRAM_ADDR[12]     ; Missing drive strength ;
; DRAM_BA[0]        ; Missing drive strength ;
; DRAM_BA[1]        ; Missing drive strength ;
; DRAM_CAS_N        ; Missing drive strength ;
; DRAM_CKE          ; Missing drive strength ;
; DRAM_CLK          ; Missing drive strength ;
; DRAM_CS_N         ; Missing drive strength ;
; DRAM_DQM[0]       ; Missing drive strength ;
; DRAM_DQM[1]       ; Missing drive strength ;
; DRAM_RAS_N        ; Missing drive strength ;
; DRAM_WE_N         ; Missing drive strength ;
; EPCS_ASDO         ; Missing drive strength ;
; EPCS_DCLK         ; Missing drive strength ;
; EPCS_NCSO         ; Missing drive strength ;
; G_SENSOR_CS_N     ; Missing drive strength ;
; I2C_SCLK          ; Missing drive strength ;
; ADC_CS_N          ; Missing drive strength ;
; ADC_SADDR         ; Missing drive strength ;
; ADC_SCLK          ; Missing drive strength ;
; MTL_DCLK          ; Missing drive strength ;
; MTL_HSD           ; Missing drive strength ;
; MTL_VSD           ; Missing drive strength ;
; MTL_TOUCH_I2C_SCL ; Missing drive strength ;
; MTL_R[0]          ; Missing drive strength ;
; MTL_R[1]          ; Missing drive strength ;
; MTL_R[2]          ; Missing drive strength ;
; MTL_R[3]          ; Missing drive strength ;
; MTL_R[4]          ; Missing drive strength ;
; MTL_R[5]          ; Missing drive strength ;
; MTL_R[6]          ; Missing drive strength ;
; MTL_R[7]          ; Missing drive strength ;
; MTL_G[0]          ; Missing drive strength ;
; MTL_G[1]          ; Missing drive strength ;
; MTL_G[2]          ; Missing drive strength ;
; MTL_G[3]          ; Missing drive strength ;
; MTL_G[4]          ; Missing drive strength ;
; MTL_G[5]          ; Missing drive strength ;
; MTL_G[6]          ; Missing drive strength ;
; MTL_G[7]          ; Missing drive strength ;
; MTL_B[0]          ; Missing drive strength ;
; MTL_B[1]          ; Missing drive strength ;
; MTL_B[2]          ; Missing drive strength ;
; MTL_B[3]          ; Missing drive strength ;
; MTL_B[4]          ; Missing drive strength ;
; MTL_B[5]          ; Missing drive strength ;
; MTL_B[6]          ; Missing drive strength ;
; MTL_B[7]          ; Missing drive strength ;
; I2C_SDAT          ; Missing drive strength ;
; GPIO_2[0]         ; Missing drive strength ;
; GPIO_2[1]         ; Missing drive strength ;
; GPIO_2[2]         ; Missing drive strength ;
; GPIO_2[3]         ; Missing drive strength ;
; GPIO_2[4]         ; Missing drive strength ;
; GPIO_2[5]         ; Missing drive strength ;
; GPIO_2[6]         ; Missing drive strength ;
; GPIO_2[7]         ; Missing drive strength ;
; GPIO_2[8]         ; Missing drive strength ;
; GPIO_2[9]         ; Missing drive strength ;
; GPIO_2[10]        ; Missing drive strength ;
; GPIO_2[11]        ; Missing drive strength ;
; GPIO_2[12]        ; Missing drive strength ;
; GPIO_0[0]         ; Missing drive strength ;
; GPIO_0[1]         ; Missing drive strength ;
; GPIO_0[2]         ; Missing drive strength ;
; GPIO_0[3]         ; Missing drive strength ;
; GPIO_0[4]         ; Missing drive strength ;
; GPIO_0[5]         ; Missing drive strength ;
; GPIO_0[6]         ; Missing drive strength ;
; GPIO_0[7]         ; Missing drive strength ;
; GPIO_0[8]         ; Missing drive strength ;
; GPIO_0[10]        ; Missing drive strength ;
; GPIO_0[12]        ; Missing drive strength ;
; GPIO_0[14]        ; Missing drive strength ;
; GPIO_0[16]        ; Missing drive strength ;
; GPIO_0[17]        ; Missing drive strength ;
; GPIO_0[18]        ; Missing drive strength ;
; GPIO_0[19]        ; Missing drive strength ;
; GPIO_0[20]        ; Missing drive strength ;
; GPIO_0[21]        ; Missing drive strength ;
; GPIO_0[22]        ; Missing drive strength ;
; GPIO_0[23]        ; Missing drive strength ;
; GPIO_0[24]        ; Missing drive strength ;
; GPIO_0[25]        ; Missing drive strength ;
; GPIO_0[26]        ; Missing drive strength ;
; GPIO_0[27]        ; Missing drive strength ;
; GPIO_0[28]        ; Missing drive strength ;
; GPIO_0[29]        ; Missing drive strength ;
; GPIO_0[30]        ; Missing drive strength ;
; GPIO_0[31]        ; Missing drive strength ;
; GPIO_0[32]        ; Missing drive strength ;
; GPIO_0[33]        ; Missing drive strength ;
; DRAM_DQ[0]        ; Missing drive strength ;
; DRAM_DQ[1]        ; Missing drive strength ;
; DRAM_DQ[2]        ; Missing drive strength ;
; DRAM_DQ[3]        ; Missing drive strength ;
; DRAM_DQ[4]        ; Missing drive strength ;
; DRAM_DQ[5]        ; Missing drive strength ;
; DRAM_DQ[6]        ; Missing drive strength ;
; DRAM_DQ[7]        ; Missing drive strength ;
; DRAM_DQ[8]        ; Missing drive strength ;
; DRAM_DQ[9]        ; Missing drive strength ;
; DRAM_DQ[10]       ; Missing drive strength ;
; DRAM_DQ[11]       ; Missing drive strength ;
; DRAM_DQ[12]       ; Missing drive strength ;
; DRAM_DQ[13]       ; Missing drive strength ;
; DRAM_DQ[14]       ; Missing drive strength ;
; DRAM_DQ[15]       ; Missing drive strength ;
; GPIO_0[9]         ; Missing drive strength ;
; GPIO_0[11]        ; Missing drive strength ;
; GPIO_0[13]        ; Missing drive strength ;
; GPIO_0[15]        ; Missing drive strength ;
; MTL_TOUCH_I2C_SDA ; Missing drive strength ;
+-------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                   ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |DE0_NANO                                                                                                                               ; 5485 (1)    ; 2506 (0)                  ; 69 (69)       ; 15360       ; 7    ; 66           ; 0       ; 33        ; 148  ; 0            ; 2979 (1)     ; 532 (0)           ; 1974 (0)         ; |DE0_NANO                                                                                                                                                                                                                                                                                                                                            ; DE0_NANO                                      ; work         ;
;    |Nios_sopc:u0|                                                                                                                       ; 5291 (0)    ; 2394 (0)                  ; 0 (0)         ; 15360       ; 7    ; 66           ; 0       ; 33        ; 0    ; 0            ; 2897 (0)     ; 516 (0)           ; 1878 (0)         ; |DE0_NANO|Nios_sopc:u0                                                                                                                                                                                                                                                                                                                               ; Nios_sopc                                     ; Nios_sopc    ;
;       |MTL_ip:mtl_ip|                                                                                                                   ; 2659 (156)  ; 730 (209)                 ; 0 (0)         ; 0           ; 0    ; 66           ; 0       ; 33        ; 0    ; 0            ; 1929 (55)    ; 233 (31)          ; 497 (24)         ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip                                                                                                                                                                                                                                                                                                                 ; MTL_ip                                        ; Nios_sopc    ;
;          |mtl_controller:controller|                                                                                                    ; 2554 (0)    ; 521 (0)                   ; 0 (0)         ; 0           ; 0    ; 66           ; 0       ; 33        ; 0    ; 0            ; 1874 (0)     ; 202 (0)           ; 478 (0)          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller                                                                                                                                                                                                                                                                                       ; mtl_controller                                ; work         ;
;             |MTL_PLL:MTL_PLL_inst|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst                                                                                                                                                                                                                                                                  ; MTL_PLL                                       ; work         ;
;                |altpll:altpll_component|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                          ; altpll                                        ; work         ;
;                   |MTL_PLL_altpll:auto_generated|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated                                                                                                                                                                                                            ; MTL_PLL_altpll                                ; work         ;
;             |mtl_display_controller:mtl_display_controller_inst|                                                                        ; 1361 (1361) ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 66           ; 0       ; 33        ; 0    ; 0            ; 1131 (1131)  ; 23 (23)           ; 207 (207)        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst                                                                                                                                                                                                                                    ; mtl_display_controller                        ; work         ;
;                |lpm_mult:Mult0|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                             ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult10|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult11|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult12|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult13|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult14|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult15|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult16|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult17|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult18|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult19|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult1|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1|mult_p5t:auto_generated                                                                                                                                                                                             ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult25|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult26|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult28|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult2|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2|mult_t5t:auto_generated                                                                                                                                                                                             ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult30|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult31|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult35|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult36|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult38|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult39|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult3|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3|mult_p5t:auto_generated                                                                                                                                                                                             ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult43|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult44|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult46|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46|mult_t5t:auto_generated                                                                                                                                                                                            ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult47|                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47                                                                                                                                                                                                                    ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47|mult_p5t:auto_generated                                                                                                                                                                                            ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult4|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4|mult_t5t:auto_generated                                                                                                                                                                                             ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult5|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5|mult_p5t:auto_generated                                                                                                                                                                                             ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult6|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6|mult_t5t:auto_generated                                                                                                                                                                                             ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult7|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7|mult_p5t:auto_generated                                                                                                                                                                                             ; mult_p5t                                      ; work         ;
;                |lpm_mult:Mult8|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_t5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8|mult_t5t:auto_generated                                                                                                                                                                                             ; mult_t5t                                      ; work         ;
;                |lpm_mult:Mult9|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9                                                                                                                                                                                                                     ; lpm_mult                                      ; work         ;
;                   |mult_p5t:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9|mult_p5t:auto_generated                                                                                                                                                                                             ; mult_p5t                                      ; work         ;
;             |mtl_touch_controller:mtl_touch_controller_inst|                                                                            ; 1193 (0)    ; 450 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 743 (0)      ; 179 (0)           ; 271 (0)          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst                                                                                                                                                                                                                                        ; mtl_touch_controller                          ; work         ;
;                |i2c_touch_config:i2c_touch_config_inst|                                                                                 ; 1193 (428)  ; 450 (378)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 743 (79)     ; 179 (176)         ; 271 (111)        ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst                                                                                                                                                                                                 ; i2c_touch_config                              ; work         ;
;                   |i2c_master_byte_ctrl:byte_controller|                                                                                ; 146 (46)    ; 72 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (21)      ; 3 (0)             ; 69 (25)          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                            ; i2c_master_byte_ctrl                          ; work         ;
;                      |i2c_master_bit_ctrl:bit_controller|                                                                               ; 100 (100)   ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (53)      ; 3 (3)             ; 44 (44)          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                         ; i2c_master_bit_ctrl                           ; work         ;
;                   |lpm_divide:Div0|                                                                                                     ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0                                                                                                                                                                                 ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                                                                                   ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                       ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 9 (9)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                 ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_divide:Div1|                                                                                                     ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (0)      ; 0 (0)             ; 12 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1                                                                                                                                                                                 ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (0)      ; 0 (0)             ; 12 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated                                                                                                                                                   ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (0)      ; 0 (0)             ; 12 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                       ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 105 (105)    ; 0 (0)             ; 12 (12)          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div1|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                 ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_divide:Div2|                                                                                                     ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 10 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2                                                                                                                                                                                 ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 10 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2|lpm_divide_3jm:auto_generated                                                                                                                                                   ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (0)      ; 0 (0)             ; 10 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                       ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 10 (10)          ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div2|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                 ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_divide:Div3|                                                                                                     ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3                                                                                                                                                                                 ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3|lpm_divide_3jm:auto_generated                                                                                                                                                   ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                       ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 9 (9)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div3|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                 ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_divide:Div4|                                                                                                     ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4                                                                                                                                                                                 ; lpm_divide                                    ; work         ;
;                      |lpm_divide_3jm:auto_generated|                                                                                    ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4|lpm_divide_3jm:auto_generated                                                                                                                                                   ; lpm_divide_3jm                                ; work         ;
;                         |sign_div_unsign_rlh:divider|                                                                                   ; 117 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 9 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                                                                                       ; sign_div_unsign_rlh                           ; work         ;
;                            |alt_u_div_a7f:divider|                                                                                      ; 117 (117)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 9 (9)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_divide:Div4|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                                                                                 ; alt_u_div_a7f                                 ; work         ;
;                   |lpm_mult:Mult0|                                                                                                      ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (6)       ; 0 (0)             ; 12 (9)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                               ; multcore                                      ; work         ;
;                         |mpar_add:padder|                                                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                               ; mpar_add                                      ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                          ; lpm_add_sub                                   ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                              ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                               ; add_sub_bfh                                   ; work         ;
;                   |lpm_mult:Mult1|                                                                                                      ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 8 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 8 (5)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                               ; multcore                                      ; work         ;
;                         |mpar_add:padder|                                                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                               ; mpar_add                                      ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                          ; lpm_add_sub                                   ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                              ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                               ; add_sub_bfh                                   ; work         ;
;                   |lpm_mult:Mult2|                                                                                                      ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 11 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (7)       ; 0 (0)             ; 11 (8)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                               ; multcore                                      ; work         ;
;                         |mpar_add:padder|                                                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                               ; mpar_add                                      ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                          ; lpm_add_sub                                   ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                              ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                               ; add_sub_bfh                                   ; work         ;
;                   |lpm_mult:Mult3|                                                                                                      ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 11 (0)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3                                                                                                                                                                                  ; lpm_mult                                      ; work         ;
;                      |multcore:mult_core|                                                                                               ; 24 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (7)       ; 0 (0)             ; 11 (8)           ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                               ; multcore                                      ; work         ;
;                         |mpar_add:padder|                                                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                               ; mpar_add                                      ; work         ;
;                            |lpm_add_sub:adder[0]|                                                                                       ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                          ; lpm_add_sub                                   ; work         ;
;                               |add_sub_bfh:auto_generated|                                                                              ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated                                                                                               ; add_sub_bfh                                   ; work         ;
;       |Nios_sopc_cpu:cpu|                                                                                                               ; 1094 (0)    ; 590 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 496 (0)      ; 64 (0)            ; 534 (0)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu                                                                                                                                                                                                                                                                                                             ; Nios_sopc_cpu                                 ; Nios_sopc    ;
;          |Nios_sopc_cpu_cpu:cpu|                                                                                                        ; 1094 (701)  ; 590 (320)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 496 (373)    ; 64 (12)           ; 534 (316)        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu                                                                                                                                                                                                                                                                                       ; Nios_sopc_cpu_cpu                             ; Nios_sopc    ;
;             |Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|                                                               ; 393 (87)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (7)      ; 52 (4)            ; 218 (75)         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci                                                                                                                                                                                                                           ; Nios_sopc_cpu_cpu_nios2_oci                   ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|                                        ; 139 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 44 (0)            ; 52 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper                                                                                                                                           ; Nios_sopc_cpu_cpu_debug_slave_wrapper         ; Nios_sopc    ;
;                   |Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|                                       ; 51 (47)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 35 (32)           ; 14 (13)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk                                                             ; Nios_sopc_cpu_cpu_debug_slave_sysclk          ; Nios_sopc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3        ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4        ; altera_std_synchronizer                       ; work         ;
;                   |Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|                                             ; 92 (88)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 9 (5)             ; 45 (45)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck                                                                   ; Nios_sopc_cpu_cpu_debug_slave_tck             ; Nios_sopc    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1              ; altera_std_synchronizer                       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2              ; altera_std_synchronizer                       ; work         ;
;                   |sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|                                                            ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy                                                                                  ; sld_virtual_jtag_basic                        ; work         ;
;                |Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|                                              ; 11 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 5 (5)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg                                                                                                                                                 ; Nios_sopc_cpu_cpu_nios2_avalon_reg            ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|                                                ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break                                                                                                                                                   ; Nios_sopc_cpu_cpu_nios2_oci_break             ; Nios_sopc    ;
;                |Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|                                                ; 11 (9)      ; 8 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (1)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug                                                                                                                                                   ; Nios_sopc_cpu_cpu_nios2_oci_debug             ; Nios_sopc    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                               ; altera_std_synchronizer                       ; work         ;
;                |Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|                                                      ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 1 (1)             ; 49 (49)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem                                                                                                                                                         ; Nios_sopc_cpu_cpu_nios2_ocimem                ; Nios_sopc    ;
;                   |Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram                                                                                  ; Nios_sopc_cpu_cpu_ociram_sp_ram_module        ; Nios_sopc    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                        ; altsyncram                                    ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                         ; altsyncram_ac71                               ; work         ;
;             |Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a                                                                                                                                                                                                            ; Nios_sopc_cpu_cpu_register_bank_a_module      ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                  ; altsyncram                                    ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                   ; altsyncram_6mc1                               ; work         ;
;             |Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b                                                                                                                                                                                                            ; Nios_sopc_cpu_cpu_register_bank_b_module      ; Nios_sopc    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                  ; altsyncram                                    ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                   ; altsyncram_6mc1                               ; work         ;
;       |Nios_sopc_jtag_uart:jtag_uart|                                                                                                   ; 164 (40)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (17)      ; 25 (5)            ; 90 (18)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                 ; Nios_sopc_jtag_uart                           ; Nios_sopc    ;
;          |Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r                                                                                                                                                                                                                                   ; Nios_sopc_jtag_uart_scfifo_r                  ; Nios_sopc    ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                      ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                           ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                      ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                              ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                         ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                              ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                      ; cntr_1ob                                      ; work         ;
;          |Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w                                                                                                                                                                                                                                   ; Nios_sopc_jtag_uart_scfifo_w                  ; Nios_sopc    ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                      ; scfifo                                        ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                           ; scfifo_jr21                                   ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                      ; a_dpfifo_l011                                 ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                              ; a_fefifo_7cf                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                         ; cntr_do7                                      ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                              ; altsyncram_nio1                               ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                ; cntr_1ob                                      ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                      ; cntr_1ob                                      ; work         ;
;          |alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|                                                                      ; 73 (73)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 20 (20)           ; 32 (32)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                         ; alt_jtag_atlantic                             ; work         ;
;       |Nios_sopc_mem_Nios_PI:mem_nios_pi|                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi                                                                                                                                                                                                                                                                                             ; Nios_sopc_mem_Nios_PI                         ; Nios_sopc    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                    ; work         ;
;             |altsyncram_b132:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated                                                                                                                                                                                                                                    ; altsyncram_b132                               ; work         ;
;       |Nios_sopc_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 741 (0)     ; 451 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 204 (0)      ; 97 (0)            ; 440 (0)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                 ; Nios_sopc_mm_interconnect_0                   ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                 ; Nios_sopc_mm_interconnect_0_cmd_demux         ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                         ; Nios_sopc_mm_interconnect_0_cmd_demux_001     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                         ; Nios_sopc_mm_interconnect_0_cmd_demux_001     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006|                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_demux_001:rsp_demux_006                                                                                                                                                                                                                         ; Nios_sopc_mm_interconnect_0_cmd_demux_001     ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                          ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (1)             ; 49 (46)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                             ; Nios_sopc_mm_interconnect_0_cmd_mux_002       ; Nios_sopc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; altera_merlin_arbitrator                      ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                          ; 51 (49)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 47 (43)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                             ; Nios_sopc_mm_interconnect_0_cmd_mux_002       ; Nios_sopc    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                ; altera_merlin_arbitrator                      ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_router:router|                                                                                    ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router:router                                                                                                                                                                                                                                       ; Nios_sopc_mm_interconnect_0_router            ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_router_001:router_001|                                                                            ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                               ; Nios_sopc_mm_interconnect_0_router_001        ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 137 (137)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 75 (75)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                     ; Nios_sopc_mm_interconnect_0_rsp_mux           ; Nios_sopc    ;
;          |Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                             ; Nios_sopc_mm_interconnect_0_rsp_mux_001       ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 4 (4)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo|                                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_nios_pi_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo|                                                                               ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtl_ip_s0_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                   ; 187 (187)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 70 (70)           ; 101 (101)        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                     ; 74 (74)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 7 (7)             ; 57 (57)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo|                                                                         ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_system_s1_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo|                                                                      ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_timestamp_s1_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                         ; Nios_sopc    ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                    ; Nios_sopc    ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                      ; altera_merlin_master_translator               ; Nios_sopc    ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                               ; altera_merlin_master_translator               ; Nios_sopc    ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                          ; 16 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 0 (0)             ; 3 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor              ; Nios_sopc    ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                     ; Nios_sopc    ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:mem_nios_pi_s1_translator|                                                                     ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mem_nios_pi_s1_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:mtl_ip_s0_translator|                                                                          ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtl_ip_s0_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:timer_system_s1_translator|                                                                    ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_system_s1_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_slave_translator:timer_timestamp_s1_translator|                                                                 ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_timestamp_s1_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                ; Nios_sopc    ;
;          |altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|                                                            ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 85 (85)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                   ; Nios_sopc    ;
;          |altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter|                                                            ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter                                                                                                                                                                                                               ; altera_merlin_width_adapter                   ; Nios_sopc    ;
;       |Nios_sopc_sdram_controller:sdram_controller|                                                                                     ; 354 (239)   ; 210 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (137)    ; 45 (4)            ; 165 (79)         ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                                   ; Nios_sopc_sdram_controller                    ; Nios_sopc    ;
;          |Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|                              ; 137 (137)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 41 (41)           ; 89 (89)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module                                                                                                                                                                                   ; Nios_sopc_sdram_controller_input_efifo_module ; Nios_sopc    ;
;       |Nios_sopc_timer_system:timer_system|                                                                                             ; 150 (150)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 20 (20)           ; 100 (100)        ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_system                                                                                                                                                                                                                                                                                           ; Nios_sopc_timer_system                        ; Nios_sopc    ;
;       |Nios_sopc_timer_system:timer_timestamp|                                                                                          ; 145 (145)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 21 (21)           ; 99 (99)          ; |DE0_NANO|Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp                                                                                                                                                                                                                                                                                        ; Nios_sopc_timer_system                        ; Nios_sopc    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                        ; altera_reset_controller                       ; Nios_sopc    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                         ; altera_reset_synchronizer                     ; Nios_sopc    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |DE0_NANO|Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; altera_reset_synchronizer                     ; Nios_sopc    ;
;       |new_component:my_spi|                                                                                                            ; 71 (0)      ; 52 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 2 (0)             ; 50 (0)           ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi                                                                                                                                                                                                                                                                                                          ; new_component                                 ; Nios_sopc    ;
;          |spi_slave:spi_slave_instance|                                                                                                 ; 71 (71)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 2 (2)             ; 50 (50)          ; |DE0_NANO|Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance                                                                                                                                                                                                                                                                             ; spi_slave                                     ; work         ;
;    |reset_delay:reset_delay_inst|                                                                                                       ; 29 (29)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 26 (26)          ; |DE0_NANO|reset_delay:reset_delay_inst                                                                                                                                                                                                                                                                                                               ; reset_delay                                   ; work         ;
;    |sdram_pll:sdram_pll_inst|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sdram_pll:sdram_pll_inst                                                                                                                                                                                                                                                                                                                   ; sdram_pll                                     ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sdram_pll:sdram_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                           ; altpll                                        ; work         ;
;          |sdram_pll_altpll:auto_generated|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO|sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                                                                                                                                                                           ; sdram_pll_altpll                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 164 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (1)       ; 15 (0)            ; 70 (0)           ; |DE0_NANO|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                       ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 163 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 15 (0)            ; 70 (0)           ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                   ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 163 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 15 (0)            ; 70 (0)           ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                   ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 163 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (1)       ; 15 (4)            ; 70 (0)           ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 158 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (0)       ; 11 (0)            ; 70 (0)           ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric             ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 158 (114)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (61)      ; 11 (11)           ; 70 (44)          ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                  ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                    ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |DE0_NANO|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                        ;
+-------------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+-------------------+----------+---------------+---------------+-----------------------+----------+----------+
; LED[0]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]            ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; KEY[1]            ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[0]             ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[1]             ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[2]             ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; SW[3]             ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CKE          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CS_N         ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N        ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N         ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; EPCS_ASDO         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DATA0        ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_DCLK         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; EPCS_NCSO         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; G_SENSOR_CS_N     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; G_SENSOR_INT      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; I2C_SCLK          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_CS_N          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SADDR         ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SCLK          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; ADC_SDAT          ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2_IN[0]      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2_IN[1]      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2_IN[2]      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_IN[0]      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0_IN[1]      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; MTL_DCLK          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_HSD           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_VSD           ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_TOUCH_I2C_SCL ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[0]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[1]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[2]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[3]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[4]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[5]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[6]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_R[7]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[0]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[1]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[2]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[3]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[4]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[5]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[6]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_G[7]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[0]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[1]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[2]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[3]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[4]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[5]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[6]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; MTL_B[7]          ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; I2C_SDAT          ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[0]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[1]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[2]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[3]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[4]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[5]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[6]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[7]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[8]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[9]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[10]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[11]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_2[12]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[0]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[1]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[2]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[3]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[4]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[5]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[6]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[7]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[8]         ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[10]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[12]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[14]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[16]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[17]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[18]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[19]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[20]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[21]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[22]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[23]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[24]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[25]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[26]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[27]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[28]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[29]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[30]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[31]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[32]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[33]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_DQ[0]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]        ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]       ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; GPIO_0[9]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0[11]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; GPIO_0[13]        ; Bidir    ; --            ; --            ; --                    ; --       ; --       ;
; GPIO_0[15]        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; MTL_TOUCH_I2C_SDA ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; CLOCK_50          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; KEY[0]            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; MTL_TOUCH_INT_n   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
+-------------------+----------+---------------+---------------+-----------------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                                                                                           ;                   ;         ;
; SW[0]                                                                                                                                                                                                                            ;                   ;         ;
; SW[1]                                                                                                                                                                                                                            ;                   ;         ;
; SW[2]                                                                                                                                                                                                                            ;                   ;         ;
; SW[3]                                                                                                                                                                                                                            ;                   ;         ;
; EPCS_DATA0                                                                                                                                                                                                                       ;                   ;         ;
; G_SENSOR_INT                                                                                                                                                                                                                     ;                   ;         ;
; ADC_SDAT                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_2_IN[0]                                                                                                                                                                                                                     ;                   ;         ;
; GPIO_2_IN[1]                                                                                                                                                                                                                     ;                   ;         ;
; GPIO_2_IN[2]                                                                                                                                                                                                                     ;                   ;         ;
; GPIO_0_IN[0]                                                                                                                                                                                                                     ;                   ;         ;
; GPIO_0_IN[1]                                                                                                                                                                                                                     ;                   ;         ;
; I2C_SDAT                                                                                                                                                                                                                         ;                   ;         ;
; GPIO_2[0]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[1]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[2]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[3]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[4]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[5]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[6]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[7]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[8]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[9]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_2[10]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_2[11]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_2[12]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                      ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                                                        ;                   ;         ;
;      - GPIO_0[13]~output                                                                                                                                                                                                         ; 0                 ; 6       ;
;      - Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_CS_sync~feeder                                                                                                                                         ; 0                 ; 6       ;
; GPIO_0[11]                                                                                                                                                                                                                       ;                   ;         ;
;      - Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_CLK_sync                                                                                                                                               ; 0                 ; 6       ;
; GPIO_0[13]                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                                                       ;                   ;         ;
;      - Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg~8                                                                                                                                                  ; 0                 ; 6       ;
; MTL_TOUCH_I2C_SDA                                                                                                                                                                                                                ;                   ;         ;
;      - Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0 ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                                                                                         ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                           ;                   ;         ;
;      - reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[1]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[2]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[3]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[4]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[5]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[6]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[7]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[8]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[9]                                                                                                                                                                                      ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[10]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[11]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[12]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[13]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[14]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[15]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[16]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[17]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[18]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[19]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[20]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[21]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[22]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[23]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[24]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[25]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                     ; 0                 ; 6       ;
;      - Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                    ; 0                 ; 6       ;
;      - Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                     ; 0                 ; 6       ;
;      - Nios_sopc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                     ; 0                 ; 6       ;
; MTL_TOUCH_INT_n                                                                                                                                                                                                                  ;                   ;         ;
;      - Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|int_n                                                                          ; 1                 ; 6       ;
;      - Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n~0                                                              ; 1                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_R8                ; 2341    ; Clock                                 ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_R8                ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                   ; PIN_D5                ; 2       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                      ; PIN_J15               ; 30      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N26    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~10                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y12_N28    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~11                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y12_N6     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~2                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N4     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~3                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N10    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~4                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N24    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~6                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N8     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~7                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N14    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~8                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N12    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|Decoder0~9                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y12_N22    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                            ; PLL_4                 ; 71      ; Clock                                 ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|Equal20~3                                                                                                                                                                                                                                           ; LCCOMB_X21_Y9_N0      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~61                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~64                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~65                                                                                                                                                                                                      ; LCCOMB_X32_Y24_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~66                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~68                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~69                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N4     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~70                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~71                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N10    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~72                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N12    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~74                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~75                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~76                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~77                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~78                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N10    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~79                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N6     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~80                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~81                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~82                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N16    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~83                                                                                                                                                                                                      ; LCCOMB_X31_Y20_N22    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~84                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~85                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N26    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~86                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~87                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~88                                                                                                                                                                                                      ; LCCOMB_X32_Y24_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~89                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N2     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~90                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N28    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~91                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N22    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~92                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N0     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~93                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~94                                                                                                                                                                                                      ; LCCOMB_X32_Y24_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~95                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N16    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~96                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N14    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Selector24~1                                                                                                                                                                                                     ; LCCOMB_X36_Y24_N2     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                                                                     ; FF_X36_Y24_N21        ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[8]~21                                                                                                                                                                                                        ; LCCOMB_X36_Y24_N22    ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[8]~23                                                                                                                                                                                                        ; LCCOMB_X36_Y24_N18    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~5                                                                                                                                                               ; LCCOMB_X41_Y18_N24    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]~0                                                                                                                                                                   ; LCCOMB_X38_Y19_N2     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|WideNor0~4                                                                                                                               ; LCCOMB_X45_Y17_N26    ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                       ; FF_X44_Y18_N9         ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~2                                                                                                                                ; LCCOMB_X44_Y18_N6     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                           ; FF_X37_Y23_N21        ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]~10                                                                                                                                                                                                   ; LCCOMB_X36_Y24_N24    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|readdata[0]~5                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y12_N30    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y8_N26     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                ; FF_X26_Y9_N23         ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X29_Y8_N4      ; 61      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                             ; FF_X30_Y5_N1          ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                         ; FF_X30_Y5_N11         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y8_N12     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|jxuir                                                                        ; FF_X19_Y15_N11        ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a                                                         ; LCCOMB_X19_Y14_N4     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                       ; LCCOMB_X18_Y15_N30    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                       ; LCCOMB_X19_Y15_N30    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                         ; LCCOMB_X19_Y15_N6     ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_sysclk:the_Nios_sopc_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                            ; FF_X16_Y16_N17        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[33]~29                                                                          ; LCCOMB_X18_Y14_N30    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[36]~21                                                                          ; LCCOMB_X18_Y16_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|Nios_sopc_cpu_cpu_debug_slave_tck:the_Nios_sopc_cpu_cpu_debug_slave_tck|sr[3]~13                                                                           ; LCCOMB_X19_Y17_N0     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                                                               ; LCCOMB_X19_Y16_N20    ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_debug_slave_wrapper:the_Nios_sopc_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Nios_sopc_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                                                               ; LCCOMB_X19_Y19_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_avalon_reg:the_Nios_sopc_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                  ; LCCOMB_X24_Y15_N24    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_break:the_Nios_sopc_cpu_cpu_nios2_oci_break|break_readreg[6]~1                                                                                                                                                 ; LCCOMB_X19_Y15_N24    ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                                            ; LCCOMB_X19_Y15_N4     ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                         ; LCCOMB_X23_Y12_N6     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                                           ; LCCOMB_X23_Y14_N26    ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                 ; FF_X24_Y12_N13        ; 37      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                        ; FF_X31_Y6_N9          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                       ; FF_X29_Y6_N23         ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_src1~17                                                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y5_N14     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X27_Y8_N6      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y10_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y7_N28     ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                ; FF_X30_Y5_N31         ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y9_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y9_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y9_N16     ; 30      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                           ; LCCOMB_X27_Y15_N26    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                           ; LCCOMB_X25_Y17_N4     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y17_N30    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                            ; LCCOMB_X17_Y18_N26    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                          ; LCCOMB_X18_Y18_N8     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|alt_jtag_atlantic:Nios_sopc_jtag_uart_alt_jtag_atlantic|write~1                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y18_N18    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                        ; LCCOMB_X27_Y15_N24    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                          ; FF_X26_Y15_N19        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y15_N4     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y17_N28    ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                           ; FF_X26_Y15_N11        ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y16_N0     ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|wren~2                                                                                                                                                                                                                                                                                                       ; LCCOMB_X28_Y11_N30    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                           ; LCCOMB_X25_Y14_N16    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~1                                                                                                                                                                                                                               ; LCCOMB_X25_Y11_N20    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                           ; LCCOMB_X25_Y9_N26     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|Nios_sopc_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0                                                                                                                                                                                                                               ; LCCOMB_X25_Y9_N20     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                           ; LCCOMB_X25_Y13_N22    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                  ; LCCOMB_X11_Y6_N8      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~153                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~154                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~155                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~156                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~157                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~158                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~159                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem~160                                                                                                                                                                                                                               ; LCCOMB_X6_Y6_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                 ; LCCOMB_X6_Y6_N10      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                               ; LCCOMB_X16_Y10_N10    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                               ; LCCOMB_X16_Y10_N24    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y8_N28     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y10_N2     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y8_N22     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y8_N20     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                               ; LCCOMB_X17_Y8_N26     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[6]~4                                                                                                                                                                                                                           ; LCCOMB_X17_Y8_N16     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|comb~0                                                                                                                                                                                                                                       ; LCCOMB_X11_Y6_N24     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|rp_valid                                                                                                                                                                                                                                     ; LCCOMB_X11_Y6_N26     ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|data_reg[8]~0                                                                                                                                                                                                                  ; LCCOMB_X17_Y9_N30     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                        ; FF_X18_Y9_N3          ; 76      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_0[42]~0                                                                                                                                                                                      ; LCCOMB_X15_Y7_N16     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Nios_sopc_sdram_controller_input_efifo_module:the_Nios_sopc_sdram_controller_input_efifo_module|entry_1[42]~0                                                                                                                                                                                      ; LCCOMB_X15_Y7_N10     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Selector27~6                                                                                                                                                                                                                                                                                       ; LCCOMB_X9_Y3_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|Selector34~4                                                                                                                                                                                                                                                                                       ; LCCOMB_X8_Y4_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y2_N18     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|active_rnw~4                                                                                                                                                                                                                                                                                       ; LCCOMB_X8_Y4_N16      ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_addr[6]~2                                                                                                                                                                                                                                                                                        ; LCCOMB_X8_Y7_N28      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                                                                                  ; FF_X11_Y4_N13         ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                                                                                  ; FF_X9_Y4_N21          ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                                                                                  ; FF_X8_Y7_N13          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe                                                                                                                                                                                                                                                                                                 ; DDIOOECELL_X0_Y23_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_1                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y23_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_10                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_11                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_12                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_13                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_14                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X1_Y0_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_15                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_2                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_3                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y7_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_4                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_5                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_6                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_7                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_8                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X5_Y0_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|oe~_Duplicate_9                                                                                                                                                                                                                                                                                    ; DDIOOECELL_X3_Y0_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|always0~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X32_Y13_N20    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|always0~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X31_Y13_N4     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|control_wr_strobe                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y13_N14    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_h_wr_strobe                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y13_N6     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|period_l_wr_strobe                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y13_N28    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_system|snap_strobe~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y13_N10    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|always0~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y14_N0     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|always0~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X32_Y14_N28    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|control_wr_strobe                                                                                                                                                                                                                                                                                       ; LCCOMB_X32_Y14_N16    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_h_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y14_N24    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|period_l_wr_strobe                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y14_N26    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|Nios_sopc_timer_system:timer_timestamp|snap_strobe~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X32_Y14_N14    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                             ; FF_X24_Y13_N5         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X24_Y13_N25        ; 1085    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                              ; FF_X24_Y13_N25        ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|Data_WE~2                                                                                                                                                                                                                                                                                    ; LCCOMB_X20_Y11_N30    ; 9       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_cnt_reset~0                                                                                                                                                                                                                                                                              ; LCCOMB_X21_Y11_N20    ; 40      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]~45                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y11_N12    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[12]~5                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y11_N6     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0        ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                                       ; FF_X1_Y16_N25         ; 234     ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                                       ; FF_X1_Y16_N25         ; 42      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X20_Y17_N11        ; 59      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X20_Y18_N20    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X20_Y18_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X16_Y16_N2     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X17_Y17_N12    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                            ; LCCOMB_X18_Y19_N12    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                             ; LCCOMB_X17_Y19_N12    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18              ; LCCOMB_X20_Y18_N24    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X20_Y18_N16    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X17_Y17_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X17_Y17_N14    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                     ; LCCOMB_X18_Y19_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20      ; LCCOMB_X20_Y16_N16    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22 ; LCCOMB_X21_Y16_N26    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23 ; LCCOMB_X20_Y16_N6     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X16_Y17_N11        ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X20_Y17_N15        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X20_Y17_N7         ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X20_Y17_N3         ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X20_Y17_N22    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X16_Y17_N9         ; 31      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X20_Y18_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                             ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                         ; PIN_R8         ; 2341    ; 15                                   ; Global Clock         ; GCLK15           ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4          ; 71      ; 67                                   ; Global Clock         ; GCLK18           ; --                        ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_4          ; 1       ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                   ; FF_X24_Y13_N25 ; 1085    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                     ; JTAG_X1_Y17_N0 ; 171     ; 3                                    ; Global Clock         ; GCLK1            ; --                        ;
; reset_delay:reset_delay_inst|cont[26]                                                                                                            ; FF_X1_Y16_N25  ; 234     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                       ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_ocimem:the_Nios_sopc_cpu_cpu_nios2_ocimem|Nios_sopc_cpu_cpu_ociram_sp_ram_module:Nios_sopc_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                      ; M9K_X22_Y12_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_a_module:Nios_sopc_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                      ; M9K_X22_Y7_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_register_bank_b_module:Nios_sopc_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024 ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                      ; M9K_X22_Y6_N0                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                      ; M9K_X22_Y18_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                      ; M9K_X22_Y16_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ALTSYNCRAM                                                                                                                                                                                                            ; AUTO ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2    ; Nios_sopc_mem_Nios_PI.hex ; M9K_X22_Y11_N0, M9K_X22_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_NANO|Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ALTSYNCRAM                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 33          ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 33          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 66          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 33          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                         ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y10_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1|mult_p5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult1|mult_p5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y8_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2|mult_t5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult2|mult_t5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y3_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3|mult_p5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult3|mult_p5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X42_Y4_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult35|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult36|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult39|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y14_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult38|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult30|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult31|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult28|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult26|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult25|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult43|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y22_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult44|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y18_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult47|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y20_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult46|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y19_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult18|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y2_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult19|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y1_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult14|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y3_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult15|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y5_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult12|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y9_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult13|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8|mult_t5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult8|mult_t5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9|mult_p5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult9|mult_p5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y4_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult16|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y7_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult17|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y8_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4|mult_t5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult4|mult_t5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y2_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5|mult_p5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult5|mult_p5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y1_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6|mult_t5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult6|mult_t5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y12_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7|mult_p5t:auto_generated|mac_out2      ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult7|mult_p5t:auto_generated|mac_mult1  ;                            ; DSPMULT_X13_Y11_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10|mult_t5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult10|mult_t5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y6_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11|mult_p5t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|lpm_mult:Mult11|mult_p5t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y5_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 7,885 / 71,559 ( 11 % ) ;
; C16 interconnects     ; 92 / 2,597 ( 4 % )      ;
; C4 interconnects      ; 4,021 / 46,848 ( 9 % )  ;
; Direct links          ; 1,329 / 71,559 ( 2 % )  ;
; Global clocks         ; 6 / 20 ( 30 % )         ;
; Local interconnects   ; 2,836 / 24,624 ( 12 % ) ;
; R24 interconnects     ; 153 / 2,496 ( 6 % )     ;
; R4 interconnects      ; 4,839 / 62,424 ( 8 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.85) ; Number of LABs  (Total = 427) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 13                            ;
; 3                                           ; 9                             ;
; 4                                           ; 8                             ;
; 5                                           ; 5                             ;
; 6                                           ; 8                             ;
; 7                                           ; 8                             ;
; 8                                           ; 6                             ;
; 9                                           ; 4                             ;
; 10                                          ; 10                            ;
; 11                                          ; 6                             ;
; 12                                          ; 17                            ;
; 13                                          ; 14                            ;
; 14                                          ; 26                            ;
; 15                                          ; 57                            ;
; 16                                          ; 212                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.87) ; Number of LABs  (Total = 427) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 207                           ;
; 1 Clock                            ; 313                           ;
; 1 Clock enable                     ; 144                           ;
; 1 Sync. clear                      ; 20                            ;
; 1 Sync. load                       ; 34                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 69                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.63) ; Number of LABs  (Total = 427) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 12                            ;
; 2                                            ; 19                            ;
; 3                                            ; 8                             ;
; 4                                            ; 10                            ;
; 5                                            ; 3                             ;
; 6                                            ; 13                            ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 5                             ;
; 10                                           ; 5                             ;
; 11                                           ; 8                             ;
; 12                                           ; 10                            ;
; 13                                           ; 5                             ;
; 14                                           ; 17                            ;
; 15                                           ; 25                            ;
; 16                                           ; 53                            ;
; 17                                           ; 8                             ;
; 18                                           ; 17                            ;
; 19                                           ; 9                             ;
; 20                                           ; 8                             ;
; 21                                           ; 16                            ;
; 22                                           ; 18                            ;
; 23                                           ; 14                            ;
; 24                                           ; 31                            ;
; 25                                           ; 22                            ;
; 26                                           ; 30                            ;
; 27                                           ; 18                            ;
; 28                                           ; 7                             ;
; 29                                           ; 7                             ;
; 30                                           ; 5                             ;
; 31                                           ; 6                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.88) ; Number of LABs  (Total = 427) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 8                             ;
; 1                                               ; 39                            ;
; 2                                               ; 42                            ;
; 3                                               ; 22                            ;
; 4                                               ; 17                            ;
; 5                                               ; 18                            ;
; 6                                               ; 30                            ;
; 7                                               ; 29                            ;
; 8                                               ; 28                            ;
; 9                                               ; 29                            ;
; 10                                              ; 43                            ;
; 11                                              ; 17                            ;
; 12                                              ; 17                            ;
; 13                                              ; 22                            ;
; 14                                              ; 16                            ;
; 15                                              ; 24                            ;
; 16                                              ; 18                            ;
; 17                                              ; 1                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 4                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.36) ; Number of LABs  (Total = 427) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 8                             ;
; 3                                            ; 13                            ;
; 4                                            ; 14                            ;
; 5                                            ; 7                             ;
; 6                                            ; 13                            ;
; 7                                            ; 8                             ;
; 8                                            ; 15                            ;
; 9                                            ; 13                            ;
; 10                                           ; 11                            ;
; 11                                           ; 23                            ;
; 12                                           ; 12                            ;
; 13                                           ; 24                            ;
; 14                                           ; 26                            ;
; 15                                           ; 18                            ;
; 16                                           ; 9                             ;
; 17                                           ; 10                            ;
; 18                                           ; 11                            ;
; 19                                           ; 16                            ;
; 20                                           ; 16                            ;
; 21                                           ; 29                            ;
; 22                                           ; 18                            ;
; 23                                           ; 36                            ;
; 24                                           ; 19                            ;
; 25                                           ; 7                             ;
; 26                                           ; 9                             ;
; 27                                           ; 7                             ;
; 28                                           ; 9                             ;
; 29                                           ; 7                             ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
; 33                                           ; 2                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 3                             ;
; 37                                           ; 3                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 37           ; 148          ; 148          ; 0            ; 0            ; 152       ; 148          ; 0            ; 0            ; 4            ; 0            ; 49           ; 0            ; 0            ; 0            ; 0            ; 0            ; 80           ; 0            ; 0            ; 80           ; 4            ; 0            ; 0            ; 0            ; 152       ; 152       ; 152       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 115          ; 4            ; 4            ; 152          ; 152          ; 0         ; 4            ; 152          ; 152          ; 148          ; 152          ; 103          ; 152          ; 152          ; 152          ; 152          ; 152          ; 72           ; 152          ; 152          ; 72           ; 148          ; 152          ; 152          ; 152          ; 0         ; 0         ; 0         ; 152          ; 152          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; LED[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_ASDO           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DATA0          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_DCLK           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; EPCS_NCSO           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; G_SENSOR_CS_N       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; G_SENSOR_INT        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_CS_N            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SADDR           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SDAT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2_IN[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2_IN[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2_IN[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_IN[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0_IN[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_DCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_HSD             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_VSD             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_TOUCH_I2C_SCL   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_R[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_G[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[0]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[1]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[2]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[3]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[4]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[5]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[6]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_B[7]            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; I2C_SDAT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_2[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_TOUCH_I2C_SDA   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MTL_TOUCH_INT_n     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 6.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                ; Destination Register                                                                                                                                                                                                          ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[26]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a26~portb_datain_reg0                                                                                       ; 0.194             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[0]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a0~portb_datain_reg0                                                                                        ; 0.194             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[1]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a1~portb_datain_reg0                                                                                        ; 0.194             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[2]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a2~portb_datain_reg0                                                                                        ; 0.194             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[3]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a3~portb_datain_reg0                                                                                        ; 0.194             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[31]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a31~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[25]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a25~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[27]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a27~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[28]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a28~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[29]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a29~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[30]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a30~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[7]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a7~portb_datain_reg0                                                                                        ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[6]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a6~portb_datain_reg0                                                                                        ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[24]                                                                                                                                     ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a24~portb_datain_reg0                                                                                       ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[4]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a4~portb_datain_reg0                                                                                        ; 0.183             ;
; Nios_sopc:u0|new_component:my_spi|spi_slave:spi_slave_instance|SPI_reg[5]                                                                                                                                      ; Nios_sopc:u0|Nios_sopc_mem_Nios_PI:mem_nios_pi|altsyncram:the_altsyncram|altsyncram_b132:auto_generated|ram_block1a5~portb_datain_reg0                                                                                        ; 0.183             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.173             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_r:the_Nios_sopc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~porta_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.171             ;
; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; Nios_sopc:u0|Nios_sopc_jtag_uart:jtag_uart|Nios_sopc_jtag_uart_scfifo_w:the_Nios_sopc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a7~portb_address_reg0 ; 0.171             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 34 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "DE0_NANO"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sdram_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -3 degrees (-192 ps) for sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sdram_pll_altpll.v Line: 44
Info (15535): Implemented PLL "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[0] port File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 33, clock division of 50, and phase shift of 120 degrees (10101 ps) for Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[1] port File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 and the PLL sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 78
    Info (176120): The values of the parameter "M" do not match for the PLL atoms sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 and PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 is 13
        Info (176121): The value of the parameter "M" for the PLL atom Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 is 99
    Info (176120): The values of the parameter "N" do not match for the PLL atoms sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 and PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 is 10
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 and PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 is 14000
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 and PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 is 19994
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 is 15226
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 and PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 is 43329
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 is 20000
    Info (176120): The values of the parameter "M_PH" do not match for the PLL atoms sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 and PLL Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M_PH" for the PLL atom sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "M_PH" for the PLL atom Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1 is 0
Critical Warning (176598): PLL "sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated because it is fed by a remote clock pin "Pin_R8" File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 148
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.sdc'
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sdram_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -3.46 -duty_cycle 50.00 -name {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE0_NANO.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLOCK_50
    Info (332111):   20.000 sdram_pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   30.303 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   30.303 u0|mtl_ip|controller|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 71
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_4) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sdram_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Nios_sopc:u0|altera_reset_controller:rst_controller|r_sync_rst  File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|active_rnw~4 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 215
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|active_cs_n~0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 212
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|active_cs_n~1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 212
        Info (176357): Destination node Nios_sopc:u0|altera_reset_controller:rst_controller|WideOr0~0 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_refs[0] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 356
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_refs[2] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 356
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_sdram_controller:sdram_controller|i_refs[1] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_sdram_controller.v Line: 356
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|W_rf_wren File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/Nios_sopc/synthesis/submodules/Nios_sopc_cpu_cpu.v Line: 3451
        Info (176357): Destination node Nios_sopc:u0|Nios_sopc_cpu:cpu|Nios_sopc_cpu_cpu:cpu|Nios_sopc_cpu_cpu_nios2_oci:the_Nios_sopc_cpu_cpu_nios2_oci|Nios_sopc_cpu_cpu_nios2_oci_debug:the_Nios_sopc_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: /home/bilal/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node reset_delay:reset_delay_inst|cont[26]  File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_display_controller:mtl_display_controller_inst|read_red[5] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/mtl_display_controller.sv Line: 180
        Info (176357): Destination node reset_delay:reset_delay_inst|Add0~50 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 266
        Info (176357): Destination node Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~57 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 239
        Info (176357): Destination node Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|Decoder0~59 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/i2c_touch_config.v Line: 239
        Info (176357): Destination node reset_delay:reset_delay_inst|cont[25] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
        Info (176357): Destination node reset_delay:reset_delay_inst|cont[24] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
        Info (176357): Destination node reset_delay:reset_delay_inst|cont[23] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
        Info (176357): Destination node reset_delay:reset_delay_inst|cont[22] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
        Info (176357): Destination node reset_delay:reset_delay_inst|cont[21] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
        Info (176357): Destination node reset_delay:reset_delay_inst|cont[20] File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 265
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Warning (15058): PLL "sdram_pll:sdram_pll_inst|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/sdram_pll_altpll.v Line: 44
Warning (15064): PLL "Nios_sopc:u0|MTL_ip:mtl_ip|mtl_controller:controller|MTL_PLL:MTL_PLL_inst|altpll:altpll_component|MTL_PLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "MTL_DCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/db/MTL_PLL_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:09
Info (11888): Total time spent on timing analysis during the Fitter is 6.89 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:04
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 1 pins must use external clamping diodes.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 96
Warning (169177): 80 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 77
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 80
    Info (169178): Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 102
    Info (169178): Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 110
    Info (169178): Pin GPIO_2_IN[0] uses I/O standard 3.3-V LVTTL at E15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 114
    Info (169178): Pin GPIO_2_IN[1] uses I/O standard 3.3-V LVTTL at E16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 114
    Info (169178): Pin GPIO_2_IN[2] uses I/O standard 3.3-V LVTTL at M16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 114
    Info (169178): Pin GPIO_0_IN[0] uses I/O standard 3.3-V LVTTL at A8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 118
    Info (169178): Pin GPIO_0_IN[1] uses I/O standard 3.3-V LVTTL at B8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 118
    Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 104
    Info (169178): Pin GPIO_2[0] uses I/O standard 3.3-V LVTTL at A14 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[1] uses I/O standard 3.3-V LVTTL at B16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[2] uses I/O standard 3.3-V LVTTL at C14 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[3] uses I/O standard 3.3-V LVTTL at C16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[4] uses I/O standard 3.3-V LVTTL at C15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[5] uses I/O standard 3.3-V LVTTL at D16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[6] uses I/O standard 3.3-V LVTTL at D15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[7] uses I/O standard 3.3-V LVTTL at D14 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[8] uses I/O standard 3.3-V LVTTL at F15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[9] uses I/O standard 3.3-V LVTTL at F16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[10] uses I/O standard 3.3-V LVTTL at F14 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[11] uses I/O standard 3.3-V LVTTL at G16 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_2[12] uses I/O standard 3.3-V LVTTL at G15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169178): Pin GPIO_0[0] uses I/O standard 3.3-V LVTTL at D3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[1] uses I/O standard 3.3-V LVTTL at C3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[2] uses I/O standard 3.3-V LVTTL at A2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[3] uses I/O standard 3.3-V LVTTL at A3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[4] uses I/O standard 3.3-V LVTTL at B3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[5] uses I/O standard 3.3-V LVTTL at B4 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[6] uses I/O standard 3.3-V LVTTL at A4 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[7] uses I/O standard 3.3-V LVTTL at B5 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[8] uses I/O standard 3.3-V LVTTL at A5 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[10] uses I/O standard 3.3-V LVTTL at B6 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[12] uses I/O standard 3.3-V LVTTL at B7 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[14] uses I/O standard 3.3-V LVTTL at A7 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[16] uses I/O standard 3.3-V LVTTL at C8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[17] uses I/O standard 3.3-V LVTTL at E6 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[18] uses I/O standard 3.3-V LVTTL at E7 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[19] uses I/O standard 3.3-V LVTTL at D8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[20] uses I/O standard 3.3-V LVTTL at E8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[21] uses I/O standard 3.3-V LVTTL at F8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[22] uses I/O standard 3.3-V LVTTL at F9 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[23] uses I/O standard 3.3-V LVTTL at E9 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[24] uses I/O standard 3.3-V LVTTL at C9 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[25] uses I/O standard 3.3-V LVTTL at D9 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[26] uses I/O standard 3.3-V LVTTL at E11 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[27] uses I/O standard 3.3-V LVTTL at E10 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[28] uses I/O standard 3.3-V LVTTL at C11 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[29] uses I/O standard 3.3-V LVTTL at B11 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[30] uses I/O standard 3.3-V LVTTL at A12 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[31] uses I/O standard 3.3-V LVTTL at D11 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[32] uses I/O standard 3.3-V LVTTL at D12 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[33] uses I/O standard 3.3-V LVTTL at B12 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at G2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at G1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at L8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at K5 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at K2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at J2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at J1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at R7 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at T4 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at T2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at T3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at R5 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at P3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at N3 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at K1 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 89
    Info (169178): Pin GPIO_0[9] uses I/O standard 3.3-V LVTTL at D5 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[11] uses I/O standard 3.3-V LVTTL at A6 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[13] uses I/O standard 3.3-V LVTTL at D6 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin GPIO_0[15] uses I/O standard 3.3-V LVTTL at C6 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169178): Pin MTL_TOUCH_I2C_SDA uses I/O standard 3.3-V LVTTL at K15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 125
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 71
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 77
    Info (169178): Pin MTL_TOUCH_INT_n uses I/O standard 3.3-V LVTTL at J13 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 126
Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2 File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 96
Warning (169064): Following 47 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin I2C_SDAT has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 104
    Info (169065): Pin GPIO_2[0] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[1] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[2] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[3] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[4] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[5] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[6] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[7] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[8] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[9] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[10] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[11] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_2[12] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 113
    Info (169065): Pin GPIO_0[0] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[1] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[2] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[3] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[4] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[8] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[10] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[9] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.sv Line: 117
Info (144001): Generated suppressed messages file /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1257 megabytes
    Info: Processing ended: Thu Mar 30 14:33:46 2017
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:59


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/bilal/Master_1/ELEC2103-Gr4/MTL2-Baseline-Quartus-Project/DE0_NANO.fit.smsg.


