#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11fb0e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1245b00 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x11f9410 .functor NOT 1, L_0x12700f0, C4<0>, C4<0>, C4<0>;
L_0x1211f80 .functor XOR 8, L_0x126fc80, L_0x126fe40, C4<00000000>, C4<00000000>;
L_0x1246f20 .functor XOR 8, L_0x1211f80, L_0x126ff80, C4<00000000>, C4<00000000>;
v0x126d860_0 .net *"_ivl_10", 7 0, L_0x126ff80;  1 drivers
v0x126d960_0 .net *"_ivl_12", 7 0, L_0x1246f20;  1 drivers
v0x126da40_0 .net *"_ivl_2", 7 0, L_0x126fbe0;  1 drivers
v0x126db00_0 .net *"_ivl_4", 7 0, L_0x126fc80;  1 drivers
v0x126dbe0_0 .net *"_ivl_6", 7 0, L_0x126fe40;  1 drivers
v0x126dd10_0 .net *"_ivl_8", 7 0, L_0x1211f80;  1 drivers
v0x126ddf0_0 .net "areset", 0 0, L_0x11f9820;  1 drivers
v0x126de90_0 .var "clk", 0 0;
v0x126df30_0 .net "predict_history_dut", 6 0, v0x126cbf0_0;  1 drivers
v0x126e080_0 .net "predict_history_ref", 6 0, L_0x126fa50;  1 drivers
v0x126e120_0 .net "predict_pc", 6 0, L_0x126ece0;  1 drivers
v0x126e1c0_0 .net "predict_taken_dut", 0 0, v0x126ce30_0;  1 drivers
v0x126e260_0 .net "predict_taken_ref", 0 0, L_0x126f890;  1 drivers
v0x126e300_0 .net "predict_valid", 0 0, v0x1269f00_0;  1 drivers
v0x126e3a0_0 .var/2u "stats1", 223 0;
v0x126e440_0 .var/2u "strobe", 0 0;
v0x126e500_0 .net "tb_match", 0 0, L_0x12700f0;  1 drivers
v0x126e6b0_0 .net "tb_mismatch", 0 0, L_0x11f9410;  1 drivers
v0x126e750_0 .net "train_history", 6 0, L_0x126f290;  1 drivers
v0x126e810_0 .net "train_mispredicted", 0 0, L_0x126f130;  1 drivers
v0x126e8b0_0 .net "train_pc", 6 0, L_0x126f420;  1 drivers
v0x126e970_0 .net "train_taken", 0 0, L_0x126ef10;  1 drivers
v0x126ea10_0 .net "train_valid", 0 0, v0x126a880_0;  1 drivers
v0x126eab0_0 .net "wavedrom_enable", 0 0, v0x126a950_0;  1 drivers
v0x126eb50_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x126a9f0_0;  1 drivers
v0x126ebf0_0 .net "wavedrom_title", 511 0, v0x126aad0_0;  1 drivers
L_0x126fbe0 .concat [ 7 1 0 0], L_0x126fa50, L_0x126f890;
L_0x126fc80 .concat [ 7 1 0 0], L_0x126fa50, L_0x126f890;
L_0x126fe40 .concat [ 7 1 0 0], v0x126cbf0_0, v0x126ce30_0;
L_0x126ff80 .concat [ 7 1 0 0], L_0x126fa50, L_0x126f890;
L_0x12700f0 .cmp/eeq 8, L_0x126fbe0, L_0x1246f20;
S_0x11f8790 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1245b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x11fd150 .param/l "LNT" 0 3 22, C4<01>;
P_0x11fd190 .param/l "LT" 0 3 22, C4<10>;
P_0x11fd1d0 .param/l "SNT" 0 3 22, C4<00>;
P_0x11fd210 .param/l "ST" 0 3 22, C4<11>;
P_0x11fd250 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x11f9d00 .functor XOR 7, v0x12680a0_0, L_0x126ece0, C4<0000000>, C4<0000000>;
L_0x1223210 .functor XOR 7, L_0x126f290, L_0x126f420, C4<0000000>, C4<0000000>;
v0x1235ce0_0 .net *"_ivl_11", 0 0, L_0x126f7a0;  1 drivers
L_0x7f449d15b1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1235fb0_0 .net *"_ivl_12", 0 0, L_0x7f449d15b1c8;  1 drivers
L_0x7f449d15b210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x11f9480_0 .net *"_ivl_16", 6 0, L_0x7f449d15b210;  1 drivers
v0x11f96c0_0 .net *"_ivl_4", 1 0, L_0x126f5b0;  1 drivers
v0x11f9890_0 .net *"_ivl_6", 8 0, L_0x126f6b0;  1 drivers
L_0x7f449d15b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11f9df0_0 .net *"_ivl_9", 1 0, L_0x7f449d15b180;  1 drivers
v0x1267d80_0 .net "areset", 0 0, L_0x11f9820;  alias, 1 drivers
v0x1267e40_0 .net "clk", 0 0, v0x126de90_0;  1 drivers
v0x1267f00 .array "pht", 0 127, 1 0;
v0x1267fc0_0 .net "predict_history", 6 0, L_0x126fa50;  alias, 1 drivers
v0x12680a0_0 .var "predict_history_r", 6 0;
v0x1268180_0 .net "predict_index", 6 0, L_0x11f9d00;  1 drivers
v0x1268260_0 .net "predict_pc", 6 0, L_0x126ece0;  alias, 1 drivers
v0x1268340_0 .net "predict_taken", 0 0, L_0x126f890;  alias, 1 drivers
v0x1268400_0 .net "predict_valid", 0 0, v0x1269f00_0;  alias, 1 drivers
v0x12684c0_0 .net "train_history", 6 0, L_0x126f290;  alias, 1 drivers
v0x12685a0_0 .net "train_index", 6 0, L_0x1223210;  1 drivers
v0x1268680_0 .net "train_mispredicted", 0 0, L_0x126f130;  alias, 1 drivers
v0x1268740_0 .net "train_pc", 6 0, L_0x126f420;  alias, 1 drivers
v0x1268820_0 .net "train_taken", 0 0, L_0x126ef10;  alias, 1 drivers
v0x12688e0_0 .net "train_valid", 0 0, v0x126a880_0;  alias, 1 drivers
E_0x1208c00 .event posedge, v0x1267d80_0, v0x1267e40_0;
L_0x126f5b0 .array/port v0x1267f00, L_0x126f6b0;
L_0x126f6b0 .concat [ 7 2 0 0], L_0x11f9d00, L_0x7f449d15b180;
L_0x126f7a0 .part L_0x126f5b0, 1, 1;
L_0x126f890 .functor MUXZ 1, L_0x7f449d15b1c8, L_0x126f7a0, v0x1269f00_0, C4<>;
L_0x126fa50 .functor MUXZ 7, L_0x7f449d15b210, v0x12680a0_0, v0x1269f00_0, C4<>;
S_0x1222540 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x11f8790;
 .timescale -12 -12;
v0x12358c0_0 .var/i "i", 31 0;
S_0x1268b00 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1245b00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1268cb0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x11f9820 .functor BUFZ 1, v0x1269fd0_0, C4<0>, C4<0>, C4<0>;
L_0x7f449d15b0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1269790_0 .net *"_ivl_10", 0 0, L_0x7f449d15b0a8;  1 drivers
L_0x7f449d15b0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1269870_0 .net *"_ivl_14", 6 0, L_0x7f449d15b0f0;  1 drivers
L_0x7f449d15b138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1269950_0 .net *"_ivl_18", 6 0, L_0x7f449d15b138;  1 drivers
L_0x7f449d15b018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1269a10_0 .net *"_ivl_2", 6 0, L_0x7f449d15b018;  1 drivers
L_0x7f449d15b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1269af0_0 .net *"_ivl_6", 0 0, L_0x7f449d15b060;  1 drivers
v0x1269c20_0 .net "areset", 0 0, L_0x11f9820;  alias, 1 drivers
v0x1269cc0_0 .net "clk", 0 0, v0x126de90_0;  alias, 1 drivers
v0x1269d90_0 .net "predict_pc", 6 0, L_0x126ece0;  alias, 1 drivers
v0x1269e60_0 .var "predict_pc_r", 6 0;
v0x1269f00_0 .var "predict_valid", 0 0;
v0x1269fd0_0 .var "reset", 0 0;
v0x126a070_0 .net "tb_match", 0 0, L_0x12700f0;  alias, 1 drivers
v0x126a130_0 .net "train_history", 6 0, L_0x126f290;  alias, 1 drivers
v0x126a220_0 .var "train_history_r", 6 0;
v0x126a2e0_0 .net "train_mispredicted", 0 0, L_0x126f130;  alias, 1 drivers
v0x126a3b0_0 .var "train_mispredicted_r", 0 0;
v0x126a450_0 .net "train_pc", 6 0, L_0x126f420;  alias, 1 drivers
v0x126a650_0 .var "train_pc_r", 6 0;
v0x126a710_0 .net "train_taken", 0 0, L_0x126ef10;  alias, 1 drivers
v0x126a7e0_0 .var "train_taken_r", 0 0;
v0x126a880_0 .var "train_valid", 0 0;
v0x126a950_0 .var "wavedrom_enable", 0 0;
v0x126a9f0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x126aad0_0 .var "wavedrom_title", 511 0;
E_0x12080a0/0 .event negedge, v0x1267e40_0;
E_0x12080a0/1 .event posedge, v0x1267e40_0;
E_0x12080a0 .event/or E_0x12080a0/0, E_0x12080a0/1;
L_0x126ece0 .functor MUXZ 7, L_0x7f449d15b018, v0x1269e60_0, v0x1269f00_0, C4<>;
L_0x126ef10 .functor MUXZ 1, L_0x7f449d15b060, v0x126a7e0_0, v0x126a880_0, C4<>;
L_0x126f130 .functor MUXZ 1, L_0x7f449d15b0a8, v0x126a3b0_0, v0x126a880_0, C4<>;
L_0x126f290 .functor MUXZ 7, L_0x7f449d15b0f0, v0x126a220_0, v0x126a880_0, C4<>;
L_0x126f420 .functor MUXZ 7, L_0x7f449d15b138, v0x126a650_0, v0x126a880_0, C4<>;
S_0x1268d70 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1268b00;
 .timescale -12 -12;
v0x1268fd0_0 .var/2u "arfail", 0 0;
v0x12690b0_0 .var "async", 0 0;
v0x1269170_0 .var/2u "datafail", 0 0;
v0x1269210_0 .var/2u "srfail", 0 0;
E_0x1207e50 .event posedge, v0x1267e40_0;
E_0x11eb9f0 .event negedge, v0x1267e40_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1207e50;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1207e50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x11eb9f0;
    %load/vec4 v0x126a070_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1269170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %wait E_0x1207e50;
    %load/vec4 v0x126a070_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1268fd0_0, 0, 1;
    %wait E_0x1207e50;
    %load/vec4 v0x126a070_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1269210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %load/vec4 v0x1269210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1268fd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x12690b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1269170_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x12690b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x12692d0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1268b00;
 .timescale -12 -12;
v0x12694d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12695b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1268b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x126ad50 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1245b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x126af10 .param/l "PHT_SIZE" 1 4 17, +C4<00000000000000000000000010000000>;
v0x126b870_0 .net "areset", 0 0, L_0x11f9820;  alias, 1 drivers
v0x126b980_0 .net "clk", 0 0, v0x126de90_0;  alias, 1 drivers
v0x126ba90_0 .var "global_history", 6 0;
v0x126bb30 .array "pht", 0 127, 1 0;
v0x126cbf0_0 .var "predict_history", 6 0;
v0x126cd20_0 .net "predict_pc", 6 0, L_0x126ece0;  alias, 1 drivers
v0x126ce30_0 .var "predict_taken", 0 0;
v0x126cef0_0 .net "predict_valid", 0 0, v0x1269f00_0;  alias, 1 drivers
v0x126cfe0_0 .net "train_history", 6 0, L_0x126f290;  alias, 1 drivers
v0x126d0a0_0 .net "train_mispredicted", 0 0, L_0x126f130;  alias, 1 drivers
v0x126d190_0 .net "train_pc", 6 0, L_0x126f420;  alias, 1 drivers
v0x126d2a0_0 .net "train_taken", 0 0, L_0x126ef10;  alias, 1 drivers
v0x126d390_0 .net "train_valid", 0 0, v0x126a880_0;  alias, 1 drivers
v0x126bb30_0 .array/port v0x126bb30, 0;
E_0x124d980/0 .event anyedge, v0x1268400_0, v0x126ba90_0, v0x1268260_0, v0x126bb30_0;
v0x126bb30_1 .array/port v0x126bb30, 1;
v0x126bb30_2 .array/port v0x126bb30, 2;
v0x126bb30_3 .array/port v0x126bb30, 3;
v0x126bb30_4 .array/port v0x126bb30, 4;
E_0x124d980/1 .event anyedge, v0x126bb30_1, v0x126bb30_2, v0x126bb30_3, v0x126bb30_4;
v0x126bb30_5 .array/port v0x126bb30, 5;
v0x126bb30_6 .array/port v0x126bb30, 6;
v0x126bb30_7 .array/port v0x126bb30, 7;
v0x126bb30_8 .array/port v0x126bb30, 8;
E_0x124d980/2 .event anyedge, v0x126bb30_5, v0x126bb30_6, v0x126bb30_7, v0x126bb30_8;
v0x126bb30_9 .array/port v0x126bb30, 9;
v0x126bb30_10 .array/port v0x126bb30, 10;
v0x126bb30_11 .array/port v0x126bb30, 11;
v0x126bb30_12 .array/port v0x126bb30, 12;
E_0x124d980/3 .event anyedge, v0x126bb30_9, v0x126bb30_10, v0x126bb30_11, v0x126bb30_12;
v0x126bb30_13 .array/port v0x126bb30, 13;
v0x126bb30_14 .array/port v0x126bb30, 14;
v0x126bb30_15 .array/port v0x126bb30, 15;
v0x126bb30_16 .array/port v0x126bb30, 16;
E_0x124d980/4 .event anyedge, v0x126bb30_13, v0x126bb30_14, v0x126bb30_15, v0x126bb30_16;
v0x126bb30_17 .array/port v0x126bb30, 17;
v0x126bb30_18 .array/port v0x126bb30, 18;
v0x126bb30_19 .array/port v0x126bb30, 19;
v0x126bb30_20 .array/port v0x126bb30, 20;
E_0x124d980/5 .event anyedge, v0x126bb30_17, v0x126bb30_18, v0x126bb30_19, v0x126bb30_20;
v0x126bb30_21 .array/port v0x126bb30, 21;
v0x126bb30_22 .array/port v0x126bb30, 22;
v0x126bb30_23 .array/port v0x126bb30, 23;
v0x126bb30_24 .array/port v0x126bb30, 24;
E_0x124d980/6 .event anyedge, v0x126bb30_21, v0x126bb30_22, v0x126bb30_23, v0x126bb30_24;
v0x126bb30_25 .array/port v0x126bb30, 25;
v0x126bb30_26 .array/port v0x126bb30, 26;
v0x126bb30_27 .array/port v0x126bb30, 27;
v0x126bb30_28 .array/port v0x126bb30, 28;
E_0x124d980/7 .event anyedge, v0x126bb30_25, v0x126bb30_26, v0x126bb30_27, v0x126bb30_28;
v0x126bb30_29 .array/port v0x126bb30, 29;
v0x126bb30_30 .array/port v0x126bb30, 30;
v0x126bb30_31 .array/port v0x126bb30, 31;
v0x126bb30_32 .array/port v0x126bb30, 32;
E_0x124d980/8 .event anyedge, v0x126bb30_29, v0x126bb30_30, v0x126bb30_31, v0x126bb30_32;
v0x126bb30_33 .array/port v0x126bb30, 33;
v0x126bb30_34 .array/port v0x126bb30, 34;
v0x126bb30_35 .array/port v0x126bb30, 35;
v0x126bb30_36 .array/port v0x126bb30, 36;
E_0x124d980/9 .event anyedge, v0x126bb30_33, v0x126bb30_34, v0x126bb30_35, v0x126bb30_36;
v0x126bb30_37 .array/port v0x126bb30, 37;
v0x126bb30_38 .array/port v0x126bb30, 38;
v0x126bb30_39 .array/port v0x126bb30, 39;
v0x126bb30_40 .array/port v0x126bb30, 40;
E_0x124d980/10 .event anyedge, v0x126bb30_37, v0x126bb30_38, v0x126bb30_39, v0x126bb30_40;
v0x126bb30_41 .array/port v0x126bb30, 41;
v0x126bb30_42 .array/port v0x126bb30, 42;
v0x126bb30_43 .array/port v0x126bb30, 43;
v0x126bb30_44 .array/port v0x126bb30, 44;
E_0x124d980/11 .event anyedge, v0x126bb30_41, v0x126bb30_42, v0x126bb30_43, v0x126bb30_44;
v0x126bb30_45 .array/port v0x126bb30, 45;
v0x126bb30_46 .array/port v0x126bb30, 46;
v0x126bb30_47 .array/port v0x126bb30, 47;
v0x126bb30_48 .array/port v0x126bb30, 48;
E_0x124d980/12 .event anyedge, v0x126bb30_45, v0x126bb30_46, v0x126bb30_47, v0x126bb30_48;
v0x126bb30_49 .array/port v0x126bb30, 49;
v0x126bb30_50 .array/port v0x126bb30, 50;
v0x126bb30_51 .array/port v0x126bb30, 51;
v0x126bb30_52 .array/port v0x126bb30, 52;
E_0x124d980/13 .event anyedge, v0x126bb30_49, v0x126bb30_50, v0x126bb30_51, v0x126bb30_52;
v0x126bb30_53 .array/port v0x126bb30, 53;
v0x126bb30_54 .array/port v0x126bb30, 54;
v0x126bb30_55 .array/port v0x126bb30, 55;
v0x126bb30_56 .array/port v0x126bb30, 56;
E_0x124d980/14 .event anyedge, v0x126bb30_53, v0x126bb30_54, v0x126bb30_55, v0x126bb30_56;
v0x126bb30_57 .array/port v0x126bb30, 57;
v0x126bb30_58 .array/port v0x126bb30, 58;
v0x126bb30_59 .array/port v0x126bb30, 59;
v0x126bb30_60 .array/port v0x126bb30, 60;
E_0x124d980/15 .event anyedge, v0x126bb30_57, v0x126bb30_58, v0x126bb30_59, v0x126bb30_60;
v0x126bb30_61 .array/port v0x126bb30, 61;
v0x126bb30_62 .array/port v0x126bb30, 62;
v0x126bb30_63 .array/port v0x126bb30, 63;
v0x126bb30_64 .array/port v0x126bb30, 64;
E_0x124d980/16 .event anyedge, v0x126bb30_61, v0x126bb30_62, v0x126bb30_63, v0x126bb30_64;
v0x126bb30_65 .array/port v0x126bb30, 65;
v0x126bb30_66 .array/port v0x126bb30, 66;
v0x126bb30_67 .array/port v0x126bb30, 67;
v0x126bb30_68 .array/port v0x126bb30, 68;
E_0x124d980/17 .event anyedge, v0x126bb30_65, v0x126bb30_66, v0x126bb30_67, v0x126bb30_68;
v0x126bb30_69 .array/port v0x126bb30, 69;
v0x126bb30_70 .array/port v0x126bb30, 70;
v0x126bb30_71 .array/port v0x126bb30, 71;
v0x126bb30_72 .array/port v0x126bb30, 72;
E_0x124d980/18 .event anyedge, v0x126bb30_69, v0x126bb30_70, v0x126bb30_71, v0x126bb30_72;
v0x126bb30_73 .array/port v0x126bb30, 73;
v0x126bb30_74 .array/port v0x126bb30, 74;
v0x126bb30_75 .array/port v0x126bb30, 75;
v0x126bb30_76 .array/port v0x126bb30, 76;
E_0x124d980/19 .event anyedge, v0x126bb30_73, v0x126bb30_74, v0x126bb30_75, v0x126bb30_76;
v0x126bb30_77 .array/port v0x126bb30, 77;
v0x126bb30_78 .array/port v0x126bb30, 78;
v0x126bb30_79 .array/port v0x126bb30, 79;
v0x126bb30_80 .array/port v0x126bb30, 80;
E_0x124d980/20 .event anyedge, v0x126bb30_77, v0x126bb30_78, v0x126bb30_79, v0x126bb30_80;
v0x126bb30_81 .array/port v0x126bb30, 81;
v0x126bb30_82 .array/port v0x126bb30, 82;
v0x126bb30_83 .array/port v0x126bb30, 83;
v0x126bb30_84 .array/port v0x126bb30, 84;
E_0x124d980/21 .event anyedge, v0x126bb30_81, v0x126bb30_82, v0x126bb30_83, v0x126bb30_84;
v0x126bb30_85 .array/port v0x126bb30, 85;
v0x126bb30_86 .array/port v0x126bb30, 86;
v0x126bb30_87 .array/port v0x126bb30, 87;
v0x126bb30_88 .array/port v0x126bb30, 88;
E_0x124d980/22 .event anyedge, v0x126bb30_85, v0x126bb30_86, v0x126bb30_87, v0x126bb30_88;
v0x126bb30_89 .array/port v0x126bb30, 89;
v0x126bb30_90 .array/port v0x126bb30, 90;
v0x126bb30_91 .array/port v0x126bb30, 91;
v0x126bb30_92 .array/port v0x126bb30, 92;
E_0x124d980/23 .event anyedge, v0x126bb30_89, v0x126bb30_90, v0x126bb30_91, v0x126bb30_92;
v0x126bb30_93 .array/port v0x126bb30, 93;
v0x126bb30_94 .array/port v0x126bb30, 94;
v0x126bb30_95 .array/port v0x126bb30, 95;
v0x126bb30_96 .array/port v0x126bb30, 96;
E_0x124d980/24 .event anyedge, v0x126bb30_93, v0x126bb30_94, v0x126bb30_95, v0x126bb30_96;
v0x126bb30_97 .array/port v0x126bb30, 97;
v0x126bb30_98 .array/port v0x126bb30, 98;
v0x126bb30_99 .array/port v0x126bb30, 99;
v0x126bb30_100 .array/port v0x126bb30, 100;
E_0x124d980/25 .event anyedge, v0x126bb30_97, v0x126bb30_98, v0x126bb30_99, v0x126bb30_100;
v0x126bb30_101 .array/port v0x126bb30, 101;
v0x126bb30_102 .array/port v0x126bb30, 102;
v0x126bb30_103 .array/port v0x126bb30, 103;
v0x126bb30_104 .array/port v0x126bb30, 104;
E_0x124d980/26 .event anyedge, v0x126bb30_101, v0x126bb30_102, v0x126bb30_103, v0x126bb30_104;
v0x126bb30_105 .array/port v0x126bb30, 105;
v0x126bb30_106 .array/port v0x126bb30, 106;
v0x126bb30_107 .array/port v0x126bb30, 107;
v0x126bb30_108 .array/port v0x126bb30, 108;
E_0x124d980/27 .event anyedge, v0x126bb30_105, v0x126bb30_106, v0x126bb30_107, v0x126bb30_108;
v0x126bb30_109 .array/port v0x126bb30, 109;
v0x126bb30_110 .array/port v0x126bb30, 110;
v0x126bb30_111 .array/port v0x126bb30, 111;
v0x126bb30_112 .array/port v0x126bb30, 112;
E_0x124d980/28 .event anyedge, v0x126bb30_109, v0x126bb30_110, v0x126bb30_111, v0x126bb30_112;
v0x126bb30_113 .array/port v0x126bb30, 113;
v0x126bb30_114 .array/port v0x126bb30, 114;
v0x126bb30_115 .array/port v0x126bb30, 115;
v0x126bb30_116 .array/port v0x126bb30, 116;
E_0x124d980/29 .event anyedge, v0x126bb30_113, v0x126bb30_114, v0x126bb30_115, v0x126bb30_116;
v0x126bb30_117 .array/port v0x126bb30, 117;
v0x126bb30_118 .array/port v0x126bb30, 118;
v0x126bb30_119 .array/port v0x126bb30, 119;
v0x126bb30_120 .array/port v0x126bb30, 120;
E_0x124d980/30 .event anyedge, v0x126bb30_117, v0x126bb30_118, v0x126bb30_119, v0x126bb30_120;
v0x126bb30_121 .array/port v0x126bb30, 121;
v0x126bb30_122 .array/port v0x126bb30, 122;
v0x126bb30_123 .array/port v0x126bb30, 123;
v0x126bb30_124 .array/port v0x126bb30, 124;
E_0x124d980/31 .event anyedge, v0x126bb30_121, v0x126bb30_122, v0x126bb30_123, v0x126bb30_124;
v0x126bb30_125 .array/port v0x126bb30, 125;
v0x126bb30_126 .array/port v0x126bb30, 126;
v0x126bb30_127 .array/port v0x126bb30, 127;
E_0x124d980/32 .event anyedge, v0x126bb30_125, v0x126bb30_126, v0x126bb30_127;
E_0x124d980 .event/or E_0x124d980/0, E_0x124d980/1, E_0x124d980/2, E_0x124d980/3, E_0x124d980/4, E_0x124d980/5, E_0x124d980/6, E_0x124d980/7, E_0x124d980/8, E_0x124d980/9, E_0x124d980/10, E_0x124d980/11, E_0x124d980/12, E_0x124d980/13, E_0x124d980/14, E_0x124d980/15, E_0x124d980/16, E_0x124d980/17, E_0x124d980/18, E_0x124d980/19, E_0x124d980/20, E_0x124d980/21, E_0x124d980/22, E_0x124d980/23, E_0x124d980/24, E_0x124d980/25, E_0x124d980/26, E_0x124d980/27, E_0x124d980/28, E_0x124d980/29, E_0x124d980/30, E_0x124d980/31, E_0x124d980/32;
S_0x126b570 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x126ad50;
 .timescale 0 0;
v0x126b770_0 .var/2s "i", 31 0;
S_0x126d640 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1245b00;
 .timescale -12 -12;
E_0x124dc70 .event anyedge, v0x126e440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x126e440_0;
    %nor/r;
    %assign/vec4 v0x126e440_0, 0;
    %wait E_0x124dc70;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1268b00;
T_4 ;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a3b0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x126a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269f00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1269e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12690b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1268d70;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12695b0;
    %join;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1269f00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1269e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269f00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x126a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a3b0_0, 0;
    %wait E_0x11eb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1207e50;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1207e50;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12695b0;
    %join;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1269e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1269f00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x126a650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a3b0_0, 0;
    %wait E_0x11eb9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1269fd0_0, 0;
    %wait E_0x1207e50;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1207e50;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x126a220_0, 0;
    %wait E_0x1207e50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x126a880_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1207e50;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12695b0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12080a0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x126a880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x126a7e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x126a650_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1269e60_0, 0;
    %assign/vec4 v0x1269f00_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x126a220_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x126a3b0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x11f8790;
T_5 ;
    %wait E_0x1208c00;
    %load/vec4 v0x1267d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1222540;
    %jmp t_0;
    .scope S_0x1222540;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12358c0_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x12358c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x12358c0_0;
    %store/vec4a v0x1267f00, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x12358c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12358c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x11f8790;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x12680a0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1268400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x12680a0_0;
    %load/vec4 v0x1268340_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x12680a0_0, 0;
T_5.5 ;
    %load/vec4 v0x12688e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x12685a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1267f00, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1268820_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x12685a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1267f00, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x12685a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1267f00, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x12685a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1267f00, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1268820_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x12685a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1267f00, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x12685a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1267f00, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1268680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x12684c0_0;
    %load/vec4 v0x1268820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x12680a0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x126ad50;
T_6 ;
    %wait E_0x124d980;
    %load/vec4 v0x126cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x126ba90_0;
    %store/vec4 v0x126cbf0_0, 0, 7;
    %load/vec4 v0x126cd20_0;
    %load/vec4 v0x126ba90_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x126bb30, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x126ce30_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126ce30_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x126cbf0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x126ad50;
T_7 ;
    %wait E_0x1208c00;
    %load/vec4 v0x126b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x126ba90_0, 0;
    %fork t_3, S_0x126b570;
    %jmp t_2;
    .scope S_0x126b570;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126b770_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x126b770_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x126b770_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126bb30, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126b770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x126b770_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x126ad50;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x126d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x126d2a0_0;
    %load/vec4 v0x126d190_0;
    %load/vec4 v0x126cfe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x126bb30, 4, 5;
    %load/vec4 v0x126d2a0_0;
    %load/vec4 v0x126d190_0;
    %load/vec4 v0x126cfe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x126bb30, 0, 4;
    %load/vec4 v0x126d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x126cfe0_0;
    %assign/vec4 v0x126ba90_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x126ba90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x126d2a0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x126ba90_0, 0;
T_7.8 ;
T_7.5 ;
    %load/vec4 v0x126cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0x126ba90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x126ce30_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x126ba90_0, 0;
T_7.9 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1245b00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126de90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126e440_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1245b00;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x126de90_0;
    %inv;
    %store/vec4 v0x126de90_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1245b00;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1269cc0_0, v0x126e6b0_0, v0x126de90_0, v0x126ddf0_0, v0x126e300_0, v0x126e120_0, v0x126ea10_0, v0x126e970_0, v0x126e810_0, v0x126e750_0, v0x126e8b0_0, v0x126e260_0, v0x126e1c0_0, v0x126e080_0, v0x126df30_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1245b00;
T_11 ;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1245b00;
T_12 ;
    %wait E_0x12080a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126e3a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
    %load/vec4 v0x126e500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126e3a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x126e260_0;
    %load/vec4 v0x126e260_0;
    %load/vec4 v0x126e1c0_0;
    %xor;
    %load/vec4 v0x126e260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x126e080_0;
    %load/vec4 v0x126e080_0;
    %load/vec4 v0x126df30_0;
    %xor;
    %load/vec4 v0x126e080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x126e3a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x126e3a0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/gshare/iter0/response34/top_module.sv";
