ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f1xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	2
  21              		.global	HAL_RCC_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCC_DeInit:
  26              	.LFB64:
  27              		.file 1 "Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c"
   1:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
   2:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @file    stm32f1xx_hal_rcc.c
   4:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @version V1.0.4
   6:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @date    29-April-2016
   7:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   8:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   9:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
  10:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
  11:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Peripheral Control functions
  12:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *       
  13:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim                
  14:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC specific features #####
  16:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  17:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]  
  18:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  19:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  20:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  21:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  22:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  23:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  24:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  25:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  26:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  27:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  28:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  29:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  30:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  31:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 2


  32:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  33:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS) 
  34:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  35:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC Limitations #####
  36:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  37:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]  
  38:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  39:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  40:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       from/to registers.
  41:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  42:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  43:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  44:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]  
  45:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       Workarounds:
  46:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  47:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  48:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  49:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
  50:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
  51:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @attention
  52:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  53:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  54:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  55:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  56:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  57:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  58:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  59:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  60:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  61:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  62:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  63:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  64:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *      without specific prior written permission.
  65:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  66:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  67:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  68:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  69:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  70:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  71:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  72:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  73:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  74:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  75:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  76:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  77:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************  
  78:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** */
  79:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
  80:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  81:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #include "stm32f1xx_hal.h"
  82:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  83:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @addtogroup STM32F1xx_HAL_Driver
  84:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  85:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  86:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  87:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC RCC
  88:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** * @brief RCC HAL module driver
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 3


  89:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  90:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  91:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  92:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  93:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  94:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  95:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  96:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  97:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  * @{
  98:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  */
  99:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
 100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
 101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
 102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
 103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
 108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
 112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim    
 138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and APB2).
 145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 4


 146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the PLL as System clock source.
 149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source.
 151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 24 MHz (STM32F100xx) or 4 to 16 MHz (STM32F101x/STM32F102
 153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz for STM
 159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M3 NMI 
 165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI,  
 168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE or PLL clock (divided by 2) on PA8 pin + PLL2CLK, PLL3CLK/2, PLL3CLK and XTI for STM3
 169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE and PLL.
 173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               divided by 128. 
 183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) USB OTG FS and RTC: USB OTG FS require a frequency equal to 48 MHz
 184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               to work correctly. This clock is derived of the main PLL through PLL Multiplier.
 185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) I2S interface on STM32F105x/STM32F107x can be derived from PLL3CLK
 186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For STM32F10xxx, the maximum frequency of the SYSCLK and HCLK/PCLK2 is 72 MHz, PCLK1 36 M
 189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           For STM32F100xx, the maximum frequency of the SYSCLK and HCLK/PCLK1/PCLK2 is 24 MHz.  
 190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*
 196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 5


 203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSE and PLL OFF
 213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - All interrupts disabled
 216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - Peripheral clocks
 218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_DeInit(void)
 222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
  28              		.loc 1 222 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
 223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Switch SYSCLK to HSI */
 224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW);
  43              		.loc 1 224 0
  44 0006 1A4A     		ldr	r2, .L3
  45 0008 194B     		ldr	r3, .L3
  46 000a 5B68     		ldr	r3, [r3, #4]
  47 000c 23F00303 		bic	r3, r3, #3
  48 0010 5360     		str	r3, [r2, #4]
 225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEON, CSSON, & PLLON bits */
 227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
  49              		.loc 1 227 0
  50 0012 174A     		ldr	r2, .L3
  51 0014 164B     		ldr	r3, .L3
  52 0016 1B68     		ldr	r3, [r3]
  53 0018 23F08473 		bic	r3, r3, #17301504
  54 001c 23F48033 		bic	r3, r3, #65536
  55 0020 1360     		str	r3, [r2]
 228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
  56              		.loc 1 230 0
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 6


  57 0022 134A     		ldr	r2, .L3
  58 0024 124B     		ldr	r3, .L3
  59 0026 1B68     		ldr	r3, [r3]
  60 0028 23F48023 		bic	r3, r3, #262144
  61 002c 1360     		str	r3, [r2]
 231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR register */
 233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  62              		.loc 1 233 0
  63 002e 104B     		ldr	r3, .L3
  64 0030 0022     		movs	r2, #0
  65 0032 5A60     		str	r2, [r3, #4]
 234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set HSITRIM bits to the reset value */
 236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, ((uint32_t)0x10 << POSITION_VAL(RCC_CR_HSITRIM)));
  66              		.loc 1 236 0
  67 0034 0E49     		ldr	r1, .L3
  68 0036 0E4B     		ldr	r3, .L3
  69 0038 1B68     		ldr	r3, [r3]
  70 003a 23F0F802 		bic	r2, r3, #248
  71 003e F823     		movs	r3, #248
  72 0040 7B60     		str	r3, [r7, #4]
  73              	.LBB135:
  74              	.LBB136:
  75              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V4.30
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     20. October 2015
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:Drivers/CMSIS/Include/cmsis_gcc.h **** 
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****    All rights reserved.
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****      specific prior written permission.
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****    *
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/Include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/Include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/Include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/Include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/Include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/Include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:Drivers/CMSIS/Include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 7


  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  47:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
  51:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  53:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  54:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  60:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  62:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:Drivers/CMSIS/Include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  73:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  74:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  75:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
  77:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  80:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
  83:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  87:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  88:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  89:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 8


  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:Drivers/CMSIS/Include/cmsis_gcc.h **** }
  98:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  99:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 100:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 101:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 105:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 109:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 114:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 123:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 132:Drivers/CMSIS/Include/cmsis_gcc.h ****     \return               xPSR Register value
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 137:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 9


 147:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 148:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 155:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 169:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 172:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:Drivers/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 10


 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 222:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 228:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 231:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 232:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 11


 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 266:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 279:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 288:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 291:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 299:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 301:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 306:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 12


 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(0);
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 329:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("");
 342:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 345:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 352:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 358:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 368:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 369:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 13


 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 378:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 379:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:Drivers/CMSIS/Include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 399:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 408:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 409:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 410:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 14


 432:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 455:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 459:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 463:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 467:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 468:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 478:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 482:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 483:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 488:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 15


 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Number of Bits to rotate
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 505:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 516:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 526:Drivers/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 528:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
  76              		.loc 2 531 0
  77 0042 7B68     		ldr	r3, [r7, #4]
  78              		.syntax unified
  79              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  80 0044 93FAA3F3 		rbit r3, r3
  81              	@ 0 "" 2
  82              		.thumb
  83              		.syntax unified
  84 0048 3B60     		str	r3, [r7]
 532:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 533:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 536:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 16


 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
  85              		.loc 2 544 0
  86 004a 3B68     		ldr	r3, [r7]
  87              	.LBE136:
  88              	.LBE135:
  89              		.loc 1 236 0
  90 004c B3FA83F3 		clz	r3, r3
  91 0050 1020     		movs	r0, #16
  92 0052 00FA03F3 		lsl	r3, r0, r3
  93 0056 1343     		orrs	r3, r3, r2
  94 0058 0B60     		str	r3, [r1]
 237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if (defined(STM32F105xC) || defined(STM32F107xC) || defined (STM32F100xB) || defined (STM32F100xE)
 239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR2 register */
 240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
 243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Disable all interrupts */
 244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
  95              		.loc 1 244 0
  96 005a 054B     		ldr	r3, .L3
  97 005c 0022     		movs	r2, #0
  98 005e 9A60     		str	r2, [r3, #8]
 245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
  99              		.loc 1 247 0
 100 0060 044B     		ldr	r3, .L3+4
 101 0062 054A     		ldr	r2, .L3+8
 102 0064 1A60     		str	r2, [r3]
 248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 103              		.loc 1 248 0
 104 0066 00BF     		nop
 105 0068 0C37     		adds	r7, r7, #12
 106              	.LCFI3:
 107              		.cfi_def_cfa_offset 4
 108 006a BD46     		mov	sp, r7
 109              	.LCFI4:
 110              		.cfi_def_cfa_register 13
 111              		@ sp needed
 112 006c 80BC     		pop	{r7}
 113              	.LCFI5:
 114              		.cfi_restore 7
 115              		.cfi_def_cfa_offset 0
 116 006e 7047     		bx	lr
 117              	.L4:
 118              		.align	2
 119              	.L3:
 120 0070 00100240 		.word	1073876992
 121 0074 00000000 		.word	SystemCoreClock
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 17


 122 0078 00127A00 		.word	8000000
 123              		.cfi_endproc
 124              	.LFE64:
 126              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 127              		.align	2
 128              		.global	HAL_RCC_OscConfig
 129              		.thumb
 130              		.thumb_func
 132              	HAL_RCC_OscConfig:
 133              	.LFB65:
 249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 252:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 253:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 254:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 255:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 256:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB 
 257:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 258:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 259:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 260:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 261:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 262:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 263:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 264:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 265:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 266:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 134              		.loc 1 266 0
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 400
 137              		@ frame_needed = 1, uses_anonymous_args = 0
 138 0000 90B5     		push	{r4, r7, lr}
 139              	.LCFI6:
 140              		.cfi_def_cfa_offset 12
 141              		.cfi_offset 4, -12
 142              		.cfi_offset 7, -8
 143              		.cfi_offset 14, -4
 144 0002 E5B0     		sub	sp, sp, #404
 145              	.LCFI7:
 146              		.cfi_def_cfa_offset 416
 147 0004 00AF     		add	r7, sp, #0
 148              	.LCFI8:
 149              		.cfi_def_cfa_register 7
 150 0006 3B1D     		adds	r3, r7, #4
 151 0008 1860     		str	r0, [r3]
 267:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****    uint32_t tickstart = 0;
 152              		.loc 1 267 0
 153 000a 0023     		movs	r3, #0
 154 000c C7F88C31 		str	r3, [r7, #396]
 268:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 269:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 270:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 271:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 272:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 273:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 274:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 18


 155              		.loc 1 274 0
 156 0010 3B1D     		adds	r3, r7, #4
 157 0012 1B68     		ldr	r3, [r3]
 158 0014 1B68     		ldr	r3, [r3]
 159 0016 03F00103 		and	r3, r3, #1
 160 001a 002B     		cmp	r3, #0
 161 001c 00F07581 		beq	.L6
 275:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 276:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 277:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 278:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 279:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 280:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 162              		.loc 1 280 0
 163 0020 B84B     		ldr	r3, .L158
 164 0022 5B68     		ldr	r3, [r3, #4]
 165 0024 03F00C03 		and	r3, r3, #12
 166 0028 042B     		cmp	r3, #4
 167 002a 0BD0     		beq	.L7
 281:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 168              		.loc 1 281 0
 169 002c B54B     		ldr	r3, .L158
 170 002e 5B68     		ldr	r3, [r3, #4]
 171 0030 03F00C03 		and	r3, r3, #12
 172 0034 082B     		cmp	r3, #8
 173 0036 5FD1     		bne	.L8
 174              		.loc 1 281 0 is_stmt 0 discriminator 1
 175 0038 B24B     		ldr	r3, .L158
 176 003a 5B68     		ldr	r3, [r3, #4]
 177 003c 03F48033 		and	r3, r3, #65536
 178 0040 002B     		cmp	r3, #0
 179 0042 59D0     		beq	.L8
 180              	.L7:
 181 0044 4FF40033 		mov	r3, #131072
 182 0048 C7F8CC30 		str	r3, [r7, #204]
 183              	.LBB137:
 184              	.LBB138:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 185              		.loc 2 531 0 is_stmt 1
 186 004c D7F8CC30 		ldr	r3, [r7, #204]
 187              		.syntax unified
 188              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 189 0050 93FAA3F3 		rbit r3, r3
 190              	@ 0 "" 2
 191              		.thumb
 192              		.syntax unified
 193 0054 C7F8C830 		str	r3, [r7, #200]
 194              		.loc 2 544 0
 195 0058 D7F8C830 		ldr	r3, [r7, #200]
 196              	.LBE138:
 197              	.LBE137:
 282:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 198              		.loc 1 283 0
 199 005c B3FA83F3 		clz	r3, r3
 200 0060 5BB2     		sxtb	r3, r3
 201 0062 43F02003 		orr	r3, r3, #32
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 19


 202 0066 5BB2     		sxtb	r3, r3
 203 0068 DBB2     		uxtb	r3, r3
 204 006a 5B09     		lsrs	r3, r3, #5
 205 006c DBB2     		uxtb	r3, r3
 206 006e 012B     		cmp	r3, #1
 207 0070 02D1     		bne	.L10
 208              		.loc 1 283 0 is_stmt 0 discriminator 1
 209 0072 A44B     		ldr	r3, .L158
 210 0074 1B68     		ldr	r3, [r3]
 211 0076 1BE0     		b	.L11
 212              	.L10:
 213 0078 4FF40033 		mov	r3, #131072
 214 007c C7F87031 		str	r3, [r7, #368]
 215              	.LBB139:
 216              	.LBB140:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 217              		.loc 2 531 0 is_stmt 1 discriminator 2
 218 0080 D7F87031 		ldr	r3, [r7, #368]
 219              		.syntax unified
 220              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 221 0084 93FAA3F3 		rbit r3, r3
 222              	@ 0 "" 2
 223              		.thumb
 224              		.syntax unified
 225 0088 C7F8C430 		str	r3, [r7, #196]
 226              		.loc 2 544 0 discriminator 2
 227 008c D7F8C430 		ldr	r3, [r7, #196]
 228              	.LBE140:
 229              	.LBE139:
 230              		.loc 1 283 0 discriminator 2
 231 0090 B3FA83F3 		clz	r3, r3
 232 0094 5BB2     		sxtb	r3, r3
 233 0096 43F02003 		orr	r3, r3, #32
 234 009a 5BB2     		sxtb	r3, r3
 235 009c DBB2     		uxtb	r3, r3
 236 009e 5B09     		lsrs	r3, r3, #5
 237 00a0 DBB2     		uxtb	r3, r3
 238 00a2 022B     		cmp	r3, #2
 239 00a4 02D1     		bne	.L13
 240              		.loc 1 283 0 is_stmt 0 discriminator 4
 241 00a6 974B     		ldr	r3, .L158
 242 00a8 1B6A     		ldr	r3, [r3, #32]
 243 00aa 01E0     		b	.L11
 244              	.L13:
 245              		.loc 1 283 0 discriminator 5
 246 00ac 954B     		ldr	r3, .L158
 247 00ae 5B6A     		ldr	r3, [r3, #36]
 248              	.L11:
 249 00b0 4FF40032 		mov	r2, #131072
 250 00b4 C7F86C21 		str	r2, [r7, #364]
 251              	.LBB141:
 252              	.LBB142:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 253              		.loc 2 531 0 is_stmt 1 discriminator 8
 254 00b8 D7F86C21 		ldr	r2, [r7, #364]
 255              		.syntax unified
 256              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 20


 257 00bc 92FAA2F2 		rbit r2, r2
 258              	@ 0 "" 2
 259              		.thumb
 260              		.syntax unified
 261 00c0 C7F8C020 		str	r2, [r7, #192]
 262              		.loc 2 544 0 discriminator 8
 263 00c4 D7F8C020 		ldr	r2, [r7, #192]
 264              	.LBE142:
 265              	.LBE141:
 266              		.loc 1 283 0 discriminator 8
 267 00c8 B2FA82F2 		clz	r2, r2
 268 00cc 52B2     		sxtb	r2, r2
 269 00ce 42F02002 		orr	r2, r2, #32
 270 00d2 52B2     		sxtb	r2, r2
 271 00d4 D2B2     		uxtb	r2, r2
 272 00d6 02F01F02 		and	r2, r2, #31
 273 00da D340     		lsrs	r3, r3, r2
 274 00dc 03F00103 		and	r3, r3, #1
 275 00e0 002B     		cmp	r3, #0
 276 00e2 00F01181 		beq	.L157
 277              		.loc 1 283 0 is_stmt 0 discriminator 9
 278 00e6 3B1D     		adds	r3, r7, #4
 279 00e8 1B68     		ldr	r3, [r3]
 280 00ea 5B68     		ldr	r3, [r3, #4]
 281 00ec 002B     		cmp	r3, #0
 282 00ee 40F00B81 		bne	.L157
 284:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 285:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 283              		.loc 1 285 0 is_stmt 1
 284 00f2 0123     		movs	r3, #1
 285 00f4 00F09DBE 		b	.L17
 286              	.L8:
 286:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 287:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 288:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 289:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 290:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 291:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 287              		.loc 1 291 0
 288 00f8 3B1D     		adds	r3, r7, #4
 289 00fa 1B68     		ldr	r3, [r3]
 290 00fc 5B68     		ldr	r3, [r3, #4]
 291 00fe B3F5803F 		cmp	r3, #65536
 292 0102 06D1     		bne	.L18
 293              		.loc 1 291 0 is_stmt 0 discriminator 1
 294 0104 7F4A     		ldr	r2, .L158
 295 0106 7F4B     		ldr	r3, .L158
 296 0108 1B68     		ldr	r3, [r3]
 297 010a 43F48033 		orr	r3, r3, #65536
 298 010e 1360     		str	r3, [r2]
 299 0110 30E0     		b	.L19
 300              	.L18:
 301              		.loc 1 291 0 discriminator 2
 302 0112 3B1D     		adds	r3, r7, #4
 303 0114 1B68     		ldr	r3, [r3]
 304 0116 5B68     		ldr	r3, [r3, #4]
 305 0118 002B     		cmp	r3, #0
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 21


 306 011a 0CD1     		bne	.L20
 307              		.loc 1 291 0 discriminator 3
 308 011c 794A     		ldr	r2, .L158
 309 011e 794B     		ldr	r3, .L158
 310 0120 1B68     		ldr	r3, [r3]
 311 0122 23F48033 		bic	r3, r3, #65536
 312 0126 1360     		str	r3, [r2]
 313 0128 764A     		ldr	r2, .L158
 314 012a 764B     		ldr	r3, .L158
 315 012c 1B68     		ldr	r3, [r3]
 316 012e 23F48023 		bic	r3, r3, #262144
 317 0132 1360     		str	r3, [r2]
 318 0134 1EE0     		b	.L19
 319              	.L20:
 320              		.loc 1 291 0 discriminator 4
 321 0136 3B1D     		adds	r3, r7, #4
 322 0138 1B68     		ldr	r3, [r3]
 323 013a 5B68     		ldr	r3, [r3, #4]
 324 013c B3F5A02F 		cmp	r3, #327680
 325 0140 0CD1     		bne	.L21
 326              		.loc 1 291 0 discriminator 5
 327 0142 704A     		ldr	r2, .L158
 328 0144 6F4B     		ldr	r3, .L158
 329 0146 1B68     		ldr	r3, [r3]
 330 0148 43F48023 		orr	r3, r3, #262144
 331 014c 1360     		str	r3, [r2]
 332 014e 6D4A     		ldr	r2, .L158
 333 0150 6C4B     		ldr	r3, .L158
 334 0152 1B68     		ldr	r3, [r3]
 335 0154 43F48033 		orr	r3, r3, #65536
 336 0158 1360     		str	r3, [r2]
 337 015a 0BE0     		b	.L19
 338              	.L21:
 339              		.loc 1 291 0 discriminator 6
 340 015c 694A     		ldr	r2, .L158
 341 015e 694B     		ldr	r3, .L158
 342 0160 1B68     		ldr	r3, [r3]
 343 0162 23F48033 		bic	r3, r3, #65536
 344 0166 1360     		str	r3, [r2]
 345 0168 664A     		ldr	r2, .L158
 346 016a 664B     		ldr	r3, .L158
 347 016c 1B68     		ldr	r3, [r3]
 348 016e 23F48023 		bic	r3, r3, #262144
 349 0172 1360     		str	r3, [r2]
 350              	.L19:
 292:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 293:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 294:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        /* Check the HSE State */
 295:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 351              		.loc 1 295 0 is_stmt 1
 352 0174 3B1D     		adds	r3, r7, #4
 353 0176 1B68     		ldr	r3, [r3]
 354 0178 5B68     		ldr	r3, [r3, #4]
 355 017a 002B     		cmp	r3, #0
 356 017c 60D0     		beq	.L22
 296:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 297:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 22


 298:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 357              		.loc 1 298 0
 358 017e FFF7FEFF 		bl	HAL_GetTick
 359 0182 C7F88C01 		str	r0, [r7, #396]
 299:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 300:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is ready */
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 360              		.loc 1 301 0
 361 0186 0AE0     		b	.L23
 362              	.L31:
 302:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 303:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 363              		.loc 1 303 0
 364 0188 FFF7FEFF 		bl	HAL_GetTick
 365 018c 0246     		mov	r2, r0
 366 018e D7F88C31 		ldr	r3, [r7, #396]
 367 0192 D31A     		subs	r3, r2, r3
 368 0194 642B     		cmp	r3, #100
 369 0196 02D9     		bls	.L23
 304:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 305:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 370              		.loc 1 305 0
 371 0198 0323     		movs	r3, #3
 372 019a 00F04ABE 		b	.L17
 373              	.L23:
 374 019e 4FF40033 		mov	r3, #131072
 375 01a2 C7F86831 		str	r3, [r7, #360]
 376              	.LBB143:
 377              	.LBB144:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 378              		.loc 2 531 0
 379 01a6 D7F86831 		ldr	r3, [r7, #360]
 380              		.syntax unified
 381              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 382 01aa 93FAA3F3 		rbit r3, r3
 383              	@ 0 "" 2
 384              		.thumb
 385              		.syntax unified
 386 01ae C7F8BC30 		str	r3, [r7, #188]
 387              		.loc 2 544 0
 388 01b2 D7F8BC30 		ldr	r3, [r7, #188]
 389              	.LBE144:
 390              	.LBE143:
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 391              		.loc 1 301 0
 392 01b6 B3FA83F3 		clz	r3, r3
 393 01ba 5BB2     		sxtb	r3, r3
 394 01bc 43F02003 		orr	r3, r3, #32
 395 01c0 5BB2     		sxtb	r3, r3
 396 01c2 DBB2     		uxtb	r3, r3
 397 01c4 5B09     		lsrs	r3, r3, #5
 398 01c6 DBB2     		uxtb	r3, r3
 399 01c8 012B     		cmp	r3, #1
 400 01ca 02D1     		bne	.L25
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 401              		.loc 1 301 0 is_stmt 0 discriminator 1
 402 01cc 4D4B     		ldr	r3, .L158
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 23


 403 01ce 1B68     		ldr	r3, [r3]
 404 01d0 1BE0     		b	.L26
 405              	.L25:
 406 01d2 4FF40033 		mov	r3, #131072
 407 01d6 C7F88831 		str	r3, [r7, #392]
 408              	.LBB145:
 409              	.LBB146:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 410              		.loc 2 531 0 is_stmt 1 discriminator 2
 411 01da D7F88831 		ldr	r3, [r7, #392]
 412              		.syntax unified
 413              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 414 01de 93FAA3F3 		rbit r3, r3
 415              	@ 0 "" 2
 416              		.thumb
 417              		.syntax unified
 418 01e2 C7F8B830 		str	r3, [r7, #184]
 419              		.loc 2 544 0 discriminator 2
 420 01e6 D7F8B830 		ldr	r3, [r7, #184]
 421              	.LBE146:
 422              	.LBE145:
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 423              		.loc 1 301 0 discriminator 2
 424 01ea B3FA83F3 		clz	r3, r3
 425 01ee 5BB2     		sxtb	r3, r3
 426 01f0 43F02003 		orr	r3, r3, #32
 427 01f4 5BB2     		sxtb	r3, r3
 428 01f6 DBB2     		uxtb	r3, r3
 429 01f8 5B09     		lsrs	r3, r3, #5
 430 01fa DBB2     		uxtb	r3, r3
 431 01fc 022B     		cmp	r3, #2
 432 01fe 02D1     		bne	.L28
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 433              		.loc 1 301 0 is_stmt 0 discriminator 4
 434 0200 404B     		ldr	r3, .L158
 435 0202 1B6A     		ldr	r3, [r3, #32]
 436 0204 01E0     		b	.L26
 437              	.L28:
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 438              		.loc 1 301 0 discriminator 5
 439 0206 3F4B     		ldr	r3, .L158
 440 0208 5B6A     		ldr	r3, [r3, #36]
 441              	.L26:
 442 020a 4FF40032 		mov	r2, #131072
 443 020e C7F88421 		str	r2, [r7, #388]
 444              	.LBB147:
 445              	.LBB148:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 446              		.loc 2 531 0 is_stmt 1 discriminator 8
 447 0212 D7F88421 		ldr	r2, [r7, #388]
 448              		.syntax unified
 449              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 450 0216 92FAA2F2 		rbit r2, r2
 451              	@ 0 "" 2
 452              		.thumb
 453              		.syntax unified
 454 021a C7F8B420 		str	r2, [r7, #180]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 24


 455              		.loc 2 544 0 discriminator 8
 456 021e D7F8B420 		ldr	r2, [r7, #180]
 457              	.LBE148:
 458              	.LBE147:
 301:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 459              		.loc 1 301 0 discriminator 8
 460 0222 B2FA82F2 		clz	r2, r2
 461 0226 52B2     		sxtb	r2, r2
 462 0228 42F02002 		orr	r2, r2, #32
 463 022c 52B2     		sxtb	r2, r2
 464 022e D2B2     		uxtb	r2, r2
 465 0230 02F01F02 		and	r2, r2, #31
 466 0234 D340     		lsrs	r3, r3, r2
 467 0236 03F00103 		and	r3, r3, #1
 468 023a 002B     		cmp	r3, #0
 469 023c A4D0     		beq	.L31
 470 023e 64E0     		b	.L6
 471              	.L22:
 306:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 307:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 308:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 309:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 310:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 311:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 312:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 472              		.loc 1 312 0
 473 0240 FFF7FEFF 		bl	HAL_GetTick
 474 0244 C7F88C01 		str	r0, [r7, #396]
 313:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 314:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 475              		.loc 1 315 0
 476 0248 0AE0     		b	.L32
 477              	.L40:
 316:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 317:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 478              		.loc 1 317 0
 479 024a FFF7FEFF 		bl	HAL_GetTick
 480 024e 0246     		mov	r2, r0
 481 0250 D7F88C31 		ldr	r3, [r7, #396]
 482 0254 D31A     		subs	r3, r2, r3
 483 0256 642B     		cmp	r3, #100
 484 0258 02D9     		bls	.L32
 318:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 319:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 485              		.loc 1 319 0
 486 025a 0323     		movs	r3, #3
 487 025c 00F0E9BD 		b	.L17
 488              	.L32:
 489 0260 4FF40033 		mov	r3, #131072
 490 0264 C7F88031 		str	r3, [r7, #384]
 491              	.LBB149:
 492              	.LBB150:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 493              		.loc 2 531 0
 494 0268 D7F88031 		ldr	r3, [r7, #384]
 495              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 25


 496              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 497 026c 93FAA3F3 		rbit r3, r3
 498              	@ 0 "" 2
 499              		.thumb
 500              		.syntax unified
 501 0270 C7F8B030 		str	r3, [r7, #176]
 502              		.loc 2 544 0
 503 0274 D7F8B030 		ldr	r3, [r7, #176]
 504              	.LBE150:
 505              	.LBE149:
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 506              		.loc 1 315 0
 507 0278 B3FA83F3 		clz	r3, r3
 508 027c 5BB2     		sxtb	r3, r3
 509 027e 43F02003 		orr	r3, r3, #32
 510 0282 5BB2     		sxtb	r3, r3
 511 0284 DBB2     		uxtb	r3, r3
 512 0286 5B09     		lsrs	r3, r3, #5
 513 0288 DBB2     		uxtb	r3, r3
 514 028a 012B     		cmp	r3, #1
 515 028c 02D1     		bne	.L34
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 516              		.loc 1 315 0 is_stmt 0 discriminator 1
 517 028e 1D4B     		ldr	r3, .L158
 518 0290 1B68     		ldr	r3, [r3]
 519 0292 1BE0     		b	.L35
 520              	.L34:
 521 0294 4FF40033 		mov	r3, #131072
 522 0298 C7F87C31 		str	r3, [r7, #380]
 523              	.LBB151:
 524              	.LBB152:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 525              		.loc 2 531 0 is_stmt 1 discriminator 2
 526 029c D7F87C31 		ldr	r3, [r7, #380]
 527              		.syntax unified
 528              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 529 02a0 93FAA3F3 		rbit r3, r3
 530              	@ 0 "" 2
 531              		.thumb
 532              		.syntax unified
 533 02a4 C7F8AC30 		str	r3, [r7, #172]
 534              		.loc 2 544 0 discriminator 2
 535 02a8 D7F8AC30 		ldr	r3, [r7, #172]
 536              	.LBE152:
 537              	.LBE151:
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 538              		.loc 1 315 0 discriminator 2
 539 02ac B3FA83F3 		clz	r3, r3
 540 02b0 5BB2     		sxtb	r3, r3
 541 02b2 43F02003 		orr	r3, r3, #32
 542 02b6 5BB2     		sxtb	r3, r3
 543 02b8 DBB2     		uxtb	r3, r3
 544 02ba 5B09     		lsrs	r3, r3, #5
 545 02bc DBB2     		uxtb	r3, r3
 546 02be 022B     		cmp	r3, #2
 547 02c0 02D1     		bne	.L37
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 26


 548              		.loc 1 315 0 is_stmt 0 discriminator 4
 549 02c2 104B     		ldr	r3, .L158
 550 02c4 1B6A     		ldr	r3, [r3, #32]
 551 02c6 01E0     		b	.L35
 552              	.L37:
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 553              		.loc 1 315 0 discriminator 5
 554 02c8 0E4B     		ldr	r3, .L158
 555 02ca 5B6A     		ldr	r3, [r3, #36]
 556              	.L35:
 557 02cc 4FF40032 		mov	r2, #131072
 558 02d0 C7F87821 		str	r2, [r7, #376]
 559              	.LBB153:
 560              	.LBB154:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 561              		.loc 2 531 0 is_stmt 1 discriminator 8
 562 02d4 D7F87821 		ldr	r2, [r7, #376]
 563              		.syntax unified
 564              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 565 02d8 92FAA2F2 		rbit r2, r2
 566              	@ 0 "" 2
 567              		.thumb
 568              		.syntax unified
 569 02dc C7F8A820 		str	r2, [r7, #168]
 570              		.loc 2 544 0 discriminator 8
 571 02e0 D7F8A820 		ldr	r2, [r7, #168]
 572              	.LBE154:
 573              	.LBE153:
 315:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 574              		.loc 1 315 0 discriminator 8
 575 02e4 B2FA82F2 		clz	r2, r2
 576 02e8 52B2     		sxtb	r2, r2
 577 02ea 42F02002 		orr	r2, r2, #32
 578 02ee 52B2     		sxtb	r2, r2
 579 02f0 D2B2     		uxtb	r2, r2
 580 02f2 02F01F02 		and	r2, r2, #31
 581 02f6 D340     		lsrs	r3, r3, r2
 582 02f8 03F00103 		and	r3, r3, #1
 583 02fc 002B     		cmp	r3, #0
 584 02fe A4D1     		bne	.L40
 585 0300 03E0     		b	.L6
 586              	.L159:
 587 0302 00BF     		.align	2
 588              	.L158:
 589 0304 00100240 		.word	1073876992
 590              	.L157:
 283:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 591              		.loc 1 283 0
 592 0308 00BF     		nop
 593              	.L6:
 320:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 321:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 322:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 323:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 324:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 325:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 326:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 27


 594              		.loc 1 326 0
 595 030a 3B1D     		adds	r3, r7, #4
 596 030c 1B68     		ldr	r3, [r3]
 597 030e 1B68     		ldr	r3, [r3]
 598 0310 03F00203 		and	r3, r3, #2
 599 0314 002B     		cmp	r3, #0
 600 0316 00F09881 		beq	.L41
 327:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 328:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 329:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 330:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 331:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 332:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 333:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 601              		.loc 1 333 0
 602 031a BC4B     		ldr	r3, .L160
 603 031c 5B68     		ldr	r3, [r3, #4]
 604 031e 03F00C03 		and	r3, r3, #12
 605 0322 002B     		cmp	r3, #0
 606 0324 0BD0     		beq	.L42
 334:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 607              		.loc 1 334 0
 608 0326 B94B     		ldr	r3, .L160
 609 0328 5B68     		ldr	r3, [r3, #4]
 610 032a 03F00C03 		and	r3, r3, #12
 611 032e 082B     		cmp	r3, #8
 612 0330 74D1     		bne	.L43
 613              		.loc 1 334 0 is_stmt 0 discriminator 1
 614 0332 B64B     		ldr	r3, .L160
 615 0334 5B68     		ldr	r3, [r3, #4]
 616 0336 03F48033 		and	r3, r3, #65536
 617 033a 002B     		cmp	r3, #0
 618 033c 6ED1     		bne	.L43
 619              	.L42:
 620 033e 0223     		movs	r3, #2
 621 0340 C7F87431 		str	r3, [r7, #372]
 622              	.LBB155:
 623              	.LBB156:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 624              		.loc 2 531 0 is_stmt 1
 625 0344 D7F87431 		ldr	r3, [r7, #372]
 626              		.syntax unified
 627              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 628 0348 93FAA3F3 		rbit r3, r3
 629              	@ 0 "" 2
 630              		.thumb
 631              		.syntax unified
 632 034c C7F8A430 		str	r3, [r7, #164]
 633              		.loc 2 544 0
 634 0350 D7F8A430 		ldr	r3, [r7, #164]
 635              	.LBE156:
 636              	.LBE155:
 335:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 336:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 637              		.loc 1 337 0
 638 0354 B3FA83F3 		clz	r3, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 28


 639 0358 5BB2     		sxtb	r3, r3
 640 035a 43F02003 		orr	r3, r3, #32
 641 035e 5BB2     		sxtb	r3, r3
 642 0360 DBB2     		uxtb	r3, r3
 643 0362 5B09     		lsrs	r3, r3, #5
 644 0364 DBB2     		uxtb	r3, r3
 645 0366 012B     		cmp	r3, #1
 646 0368 02D1     		bne	.L45
 647              		.loc 1 337 0 is_stmt 0 discriminator 1
 648 036a A84B     		ldr	r3, .L160
 649 036c 1B68     		ldr	r3, [r3]
 650 036e 1AE0     		b	.L46
 651              	.L45:
 652 0370 0223     		movs	r3, #2
 653 0372 C7F84031 		str	r3, [r7, #320]
 654              	.LBB157:
 655              	.LBB158:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 656              		.loc 2 531 0 is_stmt 1 discriminator 2
 657 0376 D7F84031 		ldr	r3, [r7, #320]
 658              		.syntax unified
 659              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 660 037a 93FAA3F3 		rbit r3, r3
 661              	@ 0 "" 2
 662              		.thumb
 663              		.syntax unified
 664 037e C7F8A030 		str	r3, [r7, #160]
 665              		.loc 2 544 0 discriminator 2
 666 0382 D7F8A030 		ldr	r3, [r7, #160]
 667              	.LBE158:
 668              	.LBE157:
 669              		.loc 1 337 0 discriminator 2
 670 0386 B3FA83F3 		clz	r3, r3
 671 038a 5BB2     		sxtb	r3, r3
 672 038c 43F02003 		orr	r3, r3, #32
 673 0390 5BB2     		sxtb	r3, r3
 674 0392 DBB2     		uxtb	r3, r3
 675 0394 5B09     		lsrs	r3, r3, #5
 676 0396 DBB2     		uxtb	r3, r3
 677 0398 022B     		cmp	r3, #2
 678 039a 02D1     		bne	.L48
 679              		.loc 1 337 0 is_stmt 0 discriminator 4
 680 039c 9B4B     		ldr	r3, .L160
 681 039e 1B6A     		ldr	r3, [r3, #32]
 682 03a0 01E0     		b	.L46
 683              	.L48:
 684              		.loc 1 337 0 discriminator 5
 685 03a2 9A4B     		ldr	r3, .L160
 686 03a4 5B6A     		ldr	r3, [r3, #36]
 687              	.L46:
 688 03a6 0222     		movs	r2, #2
 689 03a8 C7F83C21 		str	r2, [r7, #316]
 690              	.LBB159:
 691              	.LBB160:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 692              		.loc 2 531 0 is_stmt 1 discriminator 8
 693 03ac D7F83C21 		ldr	r2, [r7, #316]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 29


 694              		.syntax unified
 695              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 696 03b0 92FAA2F2 		rbit r2, r2
 697              	@ 0 "" 2
 698              		.thumb
 699              		.syntax unified
 700 03b4 C7F89C20 		str	r2, [r7, #156]
 701              		.loc 2 544 0 discriminator 8
 702 03b8 D7F89C20 		ldr	r2, [r7, #156]
 703              	.LBE160:
 704              	.LBE159:
 705              		.loc 1 337 0 discriminator 8
 706 03bc B2FA82F2 		clz	r2, r2
 707 03c0 52B2     		sxtb	r2, r2
 708 03c2 42F02002 		orr	r2, r2, #32
 709 03c6 52B2     		sxtb	r2, r2
 710 03c8 D2B2     		uxtb	r2, r2
 711 03ca 02F01F02 		and	r2, r2, #31
 712 03ce D340     		lsrs	r3, r3, r2
 713 03d0 03F00103 		and	r3, r3, #1
 714 03d4 002B     		cmp	r3, #0
 715 03d6 07D0     		beq	.L51
 716              		.loc 1 337 0 is_stmt 0 discriminator 9
 717 03d8 3B1D     		adds	r3, r7, #4
 718 03da 1B68     		ldr	r3, [r3]
 719 03dc 1B69     		ldr	r3, [r3, #16]
 720 03de 012B     		cmp	r3, #1
 721 03e0 02D0     		beq	.L51
 338:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 339:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 722              		.loc 1 339 0 is_stmt 1
 723 03e2 0123     		movs	r3, #1
 724 03e4 00F025BD 		b	.L17
 725              	.L51:
 340:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 341:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 342:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 343:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 344:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 345:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 726              		.loc 1 345 0
 727 03e8 8848     		ldr	r0, .L160
 728 03ea 884B     		ldr	r3, .L160
 729 03ec 1B68     		ldr	r3, [r3]
 730 03ee 23F0F802 		bic	r2, r3, #248
 731 03f2 3B1D     		adds	r3, r7, #4
 732 03f4 1B68     		ldr	r3, [r3]
 733 03f6 5969     		ldr	r1, [r3, #20]
 734 03f8 F823     		movs	r3, #248
 735 03fa C7F83831 		str	r3, [r7, #312]
 736              	.LBB161:
 737              	.LBB162:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 738              		.loc 2 531 0
 739 03fe D7F83831 		ldr	r3, [r7, #312]
 740              		.syntax unified
 741              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 30


 742 0402 93FAA3F3 		rbit r3, r3
 743              	@ 0 "" 2
 744              		.thumb
 745              		.syntax unified
 746 0406 C7F89830 		str	r3, [r7, #152]
 747              		.loc 2 544 0
 748 040a D7F89830 		ldr	r3, [r7, #152]
 749              	.LBE162:
 750              	.LBE161:
 751              		.loc 1 345 0
 752 040e B3FA83F3 		clz	r3, r3
 753 0412 01FA03F3 		lsl	r3, r1, r3
 754 0416 1343     		orrs	r3, r3, r2
 755 0418 0360     		str	r3, [r0]
 337:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 756              		.loc 1 337 0
 757 041a 16E1     		b	.L41
 758              	.L43:
 346:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 347:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 348:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 349:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 350:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI State */
 351:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 759              		.loc 1 351 0
 760 041c 3B1D     		adds	r3, r7, #4
 761 041e 1B68     		ldr	r3, [r3]
 762 0420 1B69     		ldr	r3, [r3, #16]
 763 0422 002B     		cmp	r3, #0
 764 0424 00F09480 		beq	.L53
 765 0428 0123     		movs	r3, #1
 766 042a C7F83431 		str	r3, [r7, #308]
 767              	.LBB163:
 768              	.LBB164:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 769              		.loc 2 531 0
 770 042e D7F83431 		ldr	r3, [r7, #308]
 771              		.syntax unified
 772              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 773 0432 93FAA3F3 		rbit r3, r3
 774              	@ 0 "" 2
 775              		.thumb
 776              		.syntax unified
 777 0436 C7F89430 		str	r3, [r7, #148]
 778              		.loc 2 544 0
 779 043a D7F89430 		ldr	r3, [r7, #148]
 780              	.LBE164:
 781              	.LBE163:
 352:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 353:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 354:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 782              		.loc 1 354 0
 783 043e B3FA83F3 		clz	r3, r3
 784 0442 9B00     		lsls	r3, r3, #2
 785 0444 03F18443 		add	r3, r3, #1107296256
 786 0448 03F58403 		add	r3, r3, #4325376
 787 044c 1A46     		mov	r2, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 31


 788 044e 0123     		movs	r3, #1
 789 0450 1360     		str	r3, [r2]
 355:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 356:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 357:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 790              		.loc 1 357 0
 791 0452 FFF7FEFF 		bl	HAL_GetTick
 792 0456 C7F88C01 		str	r0, [r7, #396]
 358:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 359:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is ready */
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 793              		.loc 1 360 0
 794 045a 0AE0     		b	.L55
 795              	.L63:
 361:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 362:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 796              		.loc 1 362 0
 797 045c FFF7FEFF 		bl	HAL_GetTick
 798 0460 0246     		mov	r2, r0
 799 0462 D7F88C31 		ldr	r3, [r7, #396]
 800 0466 D31A     		subs	r3, r2, r3
 801 0468 022B     		cmp	r3, #2
 802 046a 02D9     		bls	.L55
 363:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 364:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 803              		.loc 1 364 0
 804 046c 0323     		movs	r3, #3
 805 046e 00F0E0BC 		b	.L17
 806              	.L55:
 807 0472 0223     		movs	r3, #2
 808 0474 C7F86431 		str	r3, [r7, #356]
 809              	.LBB165:
 810              	.LBB166:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 811              		.loc 2 531 0
 812 0478 D7F86431 		ldr	r3, [r7, #356]
 813              		.syntax unified
 814              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 815 047c 93FAA3F2 		rbit r2, r3
 816              	@ 0 "" 2
 817              		.thumb
 818              		.syntax unified
 819 0480 07F19003 		add	r3, r7, #144
 820 0484 1A60     		str	r2, [r3]
 821              		.loc 2 544 0
 822 0486 07F19003 		add	r3, r7, #144
 823 048a 1B68     		ldr	r3, [r3]
 824              	.LBE166:
 825              	.LBE165:
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 826              		.loc 1 360 0
 827 048c B3FA83F3 		clz	r3, r3
 828 0490 5BB2     		sxtb	r3, r3
 829 0492 43F02003 		orr	r3, r3, #32
 830 0496 5BB2     		sxtb	r3, r3
 831 0498 DBB2     		uxtb	r3, r3
 832 049a 5B09     		lsrs	r3, r3, #5
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 32


 833 049c DBB2     		uxtb	r3, r3
 834 049e 012B     		cmp	r3, #1
 835 04a0 02D1     		bne	.L57
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 836              		.loc 1 360 0 is_stmt 0 discriminator 1
 837 04a2 5A4B     		ldr	r3, .L160
 838 04a4 1B68     		ldr	r3, [r3]
 839 04a6 1CE0     		b	.L58
 840              	.L57:
 841 04a8 0223     		movs	r3, #2
 842 04aa C7F86031 		str	r3, [r7, #352]
 843              	.LBB167:
 844              	.LBB168:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 845              		.loc 2 531 0 is_stmt 1 discriminator 2
 846 04ae D7F86031 		ldr	r3, [r7, #352]
 847              		.syntax unified
 848              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 849 04b2 93FAA3F2 		rbit r2, r3
 850              	@ 0 "" 2
 851              		.thumb
 852              		.syntax unified
 853 04b6 07F18C03 		add	r3, r7, #140
 854 04ba 1A60     		str	r2, [r3]
 855              		.loc 2 544 0 discriminator 2
 856 04bc 07F18C03 		add	r3, r7, #140
 857 04c0 1B68     		ldr	r3, [r3]
 858              	.LBE168:
 859              	.LBE167:
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 860              		.loc 1 360 0 discriminator 2
 861 04c2 B3FA83F3 		clz	r3, r3
 862 04c6 5BB2     		sxtb	r3, r3
 863 04c8 43F02003 		orr	r3, r3, #32
 864 04cc 5BB2     		sxtb	r3, r3
 865 04ce DBB2     		uxtb	r3, r3
 866 04d0 5B09     		lsrs	r3, r3, #5
 867 04d2 DBB2     		uxtb	r3, r3
 868 04d4 022B     		cmp	r3, #2
 869 04d6 02D1     		bne	.L60
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 870              		.loc 1 360 0 is_stmt 0 discriminator 4
 871 04d8 4C4B     		ldr	r3, .L160
 872 04da 1B6A     		ldr	r3, [r3, #32]
 873 04dc 01E0     		b	.L58
 874              	.L60:
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 875              		.loc 1 360 0 discriminator 5
 876 04de 4B4B     		ldr	r3, .L160
 877 04e0 5B6A     		ldr	r3, [r3, #36]
 878              	.L58:
 879 04e2 0222     		movs	r2, #2
 880 04e4 C7F85C21 		str	r2, [r7, #348]
 881              	.LBB169:
 882              	.LBB170:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 883              		.loc 2 531 0 is_stmt 1 discriminator 8
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 33


 884 04e8 D7F85C21 		ldr	r2, [r7, #348]
 885              		.syntax unified
 886              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 887 04ec 92FAA2F1 		rbit r1, r2
 888              	@ 0 "" 2
 889              		.thumb
 890              		.syntax unified
 891 04f0 07F18802 		add	r2, r7, #136
 892 04f4 1160     		str	r1, [r2]
 893              		.loc 2 544 0 discriminator 8
 894 04f6 07F18802 		add	r2, r7, #136
 895 04fa 1268     		ldr	r2, [r2]
 896              	.LBE170:
 897              	.LBE169:
 360:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 898              		.loc 1 360 0 discriminator 8
 899 04fc B2FA82F2 		clz	r2, r2
 900 0500 52B2     		sxtb	r2, r2
 901 0502 42F02002 		orr	r2, r2, #32
 902 0506 52B2     		sxtb	r2, r2
 903 0508 D2B2     		uxtb	r2, r2
 904 050a 02F01F02 		and	r2, r2, #31
 905 050e D340     		lsrs	r3, r3, r2
 906 0510 03F00103 		and	r3, r3, #1
 907 0514 002B     		cmp	r3, #0
 908 0516 A1D0     		beq	.L63
 365:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 366:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 367:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                 
 368:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 369:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 909              		.loc 1 369 0
 910 0518 3C4C     		ldr	r4, .L160
 911 051a 3C4B     		ldr	r3, .L160
 912 051c 1B68     		ldr	r3, [r3]
 913 051e 23F0F802 		bic	r2, r3, #248
 914 0522 3B1D     		adds	r3, r7, #4
 915 0524 1B68     		ldr	r3, [r3]
 916 0526 5969     		ldr	r1, [r3, #20]
 917 0528 F823     		movs	r3, #248
 918 052a C7F85831 		str	r3, [r7, #344]
 919              	.LBB171:
 920              	.LBB172:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 921              		.loc 2 531 0
 922 052e D7F85831 		ldr	r3, [r7, #344]
 923              		.syntax unified
 924              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 925 0532 93FAA3F0 		rbit r0, r3
 926              	@ 0 "" 2
 927              		.thumb
 928              		.syntax unified
 929 0536 07F18403 		add	r3, r7, #132
 930 053a 1860     		str	r0, [r3]
 931              		.loc 2 544 0
 932 053c 07F18403 		add	r3, r7, #132
 933 0540 1B68     		ldr	r3, [r3]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 34


 934              	.LBE172:
 935              	.LBE171:
 936              		.loc 1 369 0
 937 0542 B3FA83F3 		clz	r3, r3
 938 0546 01FA03F3 		lsl	r3, r1, r3
 939 054a 1343     		orrs	r3, r3, r2
 940 054c 2360     		str	r3, [r4]
 941 054e 7CE0     		b	.L41
 942              	.L53:
 943 0550 0123     		movs	r3, #1
 944 0552 C7F85431 		str	r3, [r7, #340]
 945              	.LBB173:
 946              	.LBB174:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 947              		.loc 2 531 0
 948 0556 D7F85431 		ldr	r3, [r7, #340]
 949              		.syntax unified
 950              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 951 055a 93FAA3F2 		rbit r2, r3
 952              	@ 0 "" 2
 953              		.thumb
 954              		.syntax unified
 955 055e 07F18003 		add	r3, r7, #128
 956 0562 1A60     		str	r2, [r3]
 957              		.loc 2 544 0
 958 0564 07F18003 		add	r3, r7, #128
 959 0568 1B68     		ldr	r3, [r3]
 960              	.LBE174:
 961              	.LBE173:
 370:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 371:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 372:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 373:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 374:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 962              		.loc 1 374 0
 963 056a B3FA83F3 		clz	r3, r3
 964 056e 9B00     		lsls	r3, r3, #2
 965 0570 03F18443 		add	r3, r3, #1107296256
 966 0574 03F58403 		add	r3, r3, #4325376
 967 0578 1A46     		mov	r2, r3
 968 057a 0023     		movs	r3, #0
 969 057c 1360     		str	r3, [r2]
 375:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 376:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 377:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 970              		.loc 1 377 0
 971 057e FFF7FEFF 		bl	HAL_GetTick
 972 0582 C7F88C01 		str	r0, [r7, #396]
 378:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 379:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 973              		.loc 1 380 0
 974 0586 0AE0     		b	.L66
 975              	.L74:
 381:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 382:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 976              		.loc 1 382 0
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 35


 977 0588 FFF7FEFF 		bl	HAL_GetTick
 978 058c 0246     		mov	r2, r0
 979 058e D7F88C31 		ldr	r3, [r7, #396]
 980 0592 D31A     		subs	r3, r2, r3
 981 0594 022B     		cmp	r3, #2
 982 0596 02D9     		bls	.L66
 383:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 384:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 983              		.loc 1 384 0
 984 0598 0323     		movs	r3, #3
 985 059a 00F04ABC 		b	.L17
 986              	.L66:
 987 059e 0223     		movs	r3, #2
 988 05a0 C7F85031 		str	r3, [r7, #336]
 989              	.LBB175:
 990              	.LBB176:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 991              		.loc 2 531 0
 992 05a4 D7F85031 		ldr	r3, [r7, #336]
 993              		.syntax unified
 994              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 995 05a8 93FAA3F2 		rbit r2, r3
 996              	@ 0 "" 2
 997              		.thumb
 998              		.syntax unified
 999 05ac 07F17C03 		add	r3, r7, #124
 1000 05b0 1A60     		str	r2, [r3]
 1001              		.loc 2 544 0
 1002 05b2 07F17C03 		add	r3, r7, #124
 1003 05b6 1B68     		ldr	r3, [r3]
 1004              	.LBE176:
 1005              	.LBE175:
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1006              		.loc 1 380 0
 1007 05b8 B3FA83F3 		clz	r3, r3
 1008 05bc 5BB2     		sxtb	r3, r3
 1009 05be 43F02003 		orr	r3, r3, #32
 1010 05c2 5BB2     		sxtb	r3, r3
 1011 05c4 DBB2     		uxtb	r3, r3
 1012 05c6 5B09     		lsrs	r3, r3, #5
 1013 05c8 DBB2     		uxtb	r3, r3
 1014 05ca 012B     		cmp	r3, #1
 1015 05cc 02D1     		bne	.L68
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1016              		.loc 1 380 0 is_stmt 0 discriminator 1
 1017 05ce 0F4B     		ldr	r3, .L160
 1018 05d0 1B68     		ldr	r3, [r3]
 1019 05d2 1FE0     		b	.L69
 1020              	.L68:
 1021 05d4 0223     		movs	r3, #2
 1022 05d6 C7F84C31 		str	r3, [r7, #332]
 1023              	.LBB177:
 1024              	.LBB178:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1025              		.loc 2 531 0 is_stmt 1 discriminator 2
 1026 05da D7F84C31 		ldr	r3, [r7, #332]
 1027              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 36


 1028              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1029 05de 93FAA3F2 		rbit r2, r3
 1030              	@ 0 "" 2
 1031              		.thumb
 1032              		.syntax unified
 1033 05e2 07F17803 		add	r3, r7, #120
 1034 05e6 1A60     		str	r2, [r3]
 1035              		.loc 2 544 0 discriminator 2
 1036 05e8 07F17803 		add	r3, r7, #120
 1037 05ec 1B68     		ldr	r3, [r3]
 1038              	.LBE178:
 1039              	.LBE177:
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1040              		.loc 1 380 0 discriminator 2
 1041 05ee B3FA83F3 		clz	r3, r3
 1042 05f2 5BB2     		sxtb	r3, r3
 1043 05f4 43F02003 		orr	r3, r3, #32
 1044 05f8 5BB2     		sxtb	r3, r3
 1045 05fa DBB2     		uxtb	r3, r3
 1046 05fc 5B09     		lsrs	r3, r3, #5
 1047 05fe DBB2     		uxtb	r3, r3
 1048 0600 022B     		cmp	r3, #2
 1049 0602 05D1     		bne	.L71
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1050              		.loc 1 380 0 is_stmt 0 discriminator 4
 1051 0604 014B     		ldr	r3, .L160
 1052 0606 1B6A     		ldr	r3, [r3, #32]
 1053 0608 04E0     		b	.L69
 1054              	.L161:
 1055 060a 00BF     		.align	2
 1056              	.L160:
 1057 060c 00100240 		.word	1073876992
 1058              	.L71:
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1059              		.loc 1 380 0 discriminator 5
 1060 0610 B74B     		ldr	r3, .L162
 1061 0612 5B6A     		ldr	r3, [r3, #36]
 1062              	.L69:
 1063 0614 0222     		movs	r2, #2
 1064 0616 C7F84821 		str	r2, [r7, #328]
 1065              	.LBB179:
 1066              	.LBB180:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1067              		.loc 2 531 0 is_stmt 1 discriminator 8
 1068 061a D7F84821 		ldr	r2, [r7, #328]
 1069              		.syntax unified
 1070              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1071 061e 92FAA2F1 		rbit r1, r2
 1072              	@ 0 "" 2
 1073              		.thumb
 1074              		.syntax unified
 1075 0622 07F17402 		add	r2, r7, #116
 1076 0626 1160     		str	r1, [r2]
 1077              		.loc 2 544 0 discriminator 8
 1078 0628 07F17402 		add	r2, r7, #116
 1079 062c 1268     		ldr	r2, [r2]
 1080              	.LBE180:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 37


 1081              	.LBE179:
 380:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1082              		.loc 1 380 0 discriminator 8
 1083 062e B2FA82F2 		clz	r2, r2
 1084 0632 52B2     		sxtb	r2, r2
 1085 0634 42F02002 		orr	r2, r2, #32
 1086 0638 52B2     		sxtb	r2, r2
 1087 063a D2B2     		uxtb	r2, r2
 1088 063c 02F01F02 		and	r2, r2, #31
 1089 0640 D340     		lsrs	r3, r3, r2
 1090 0642 03F00103 		and	r3, r3, #1
 1091 0646 002B     		cmp	r3, #0
 1092 0648 9ED1     		bne	.L74
 1093              	.L41:
 385:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 386:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 387:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 388:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 389:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 390:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 391:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 1094              		.loc 1 391 0
 1095 064a 3B1D     		adds	r3, r7, #4
 1096 064c 1B68     		ldr	r3, [r3]
 1097 064e 1B68     		ldr	r3, [r3]
 1098 0650 03F00803 		and	r3, r3, #8
 1099 0654 002B     		cmp	r3, #0
 1100 0656 00F0F980 		beq	.L75
 392:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 393:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 394:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 395:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 396:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSI State */
 397:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 1101              		.loc 1 397 0
 1102 065a 3B1D     		adds	r3, r7, #4
 1103 065c 1B68     		ldr	r3, [r3]
 1104 065e 9B69     		ldr	r3, [r3, #24]
 1105 0660 002B     		cmp	r3, #0
 1106 0662 7BD0     		beq	.L76
 1107 0664 0123     		movs	r3, #1
 1108 0666 C7F84431 		str	r3, [r7, #324]
 1109              	.LBB181:
 1110              	.LBB182:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1111              		.loc 2 531 0
 1112 066a D7F84431 		ldr	r3, [r7, #324]
 1113              		.syntax unified
 1114              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1115 066e 93FAA3F2 		rbit r2, r3
 1116              	@ 0 "" 2
 1117              		.thumb
 1118              		.syntax unified
 1119 0672 07F17003 		add	r3, r7, #112
 1120 0676 1A60     		str	r2, [r3]
 1121              		.loc 2 544 0
 1122 0678 07F17003 		add	r3, r7, #112
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 38


 1123 067c 1B68     		ldr	r3, [r3]
 1124              	.LBE182:
 1125              	.LBE181:
 398:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 399:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 400:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 1126              		.loc 1 400 0
 1127 067e B3FA83F3 		clz	r3, r3
 1128 0682 9B00     		lsls	r3, r3, #2
 1129 0684 1A46     		mov	r2, r3
 1130 0686 9B4B     		ldr	r3, .L162+4
 1131 0688 1344     		add	r3, r3, r2
 1132 068a 1A46     		mov	r2, r3
 1133 068c 0123     		movs	r3, #1
 1134 068e 1360     		str	r3, [r2]
 401:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 402:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 403:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1135              		.loc 1 403 0
 1136 0690 FFF7FEFF 		bl	HAL_GetTick
 1137 0694 C7F88C01 		str	r0, [r7, #396]
 404:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 405:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 1138              		.loc 1 406 0
 1139 0698 09E0     		b	.L78
 1140              	.L86:
 407:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 408:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1141              		.loc 1 408 0
 1142 069a FFF7FEFF 		bl	HAL_GetTick
 1143 069e 0246     		mov	r2, r0
 1144 06a0 D7F88C31 		ldr	r3, [r7, #396]
 1145 06a4 D31A     		subs	r3, r2, r3
 1146 06a6 022B     		cmp	r3, #2
 1147 06a8 01D9     		bls	.L78
 409:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 410:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1148              		.loc 1 410 0
 1149 06aa 0323     		movs	r3, #3
 1150 06ac C1E3     		b	.L17
 1151              	.L78:
 1152 06ae 0223     		movs	r3, #2
 1153 06b0 C7F83031 		str	r3, [r7, #304]
 1154              	.LBB183:
 1155              	.LBB184:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1156              		.loc 2 531 0
 1157 06b4 D7F83031 		ldr	r3, [r7, #304]
 1158              		.syntax unified
 1159              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1160 06b8 93FAA3F2 		rbit r2, r3
 1161              	@ 0 "" 2
 1162              		.thumb
 1163              		.syntax unified
 1164 06bc 07F16C03 		add	r3, r7, #108
 1165 06c0 1A60     		str	r2, [r3]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 39


 1166              		.loc 2 544 0
 1167 06c2 07F16C03 		add	r3, r7, #108
 1168 06c6 1B68     		ldr	r3, [r3]
 1169              	.LBE184:
 1170              	.LBE183:
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1171              		.loc 1 406 0
 1172 06c8 B3FA83F3 		clz	r3, r3
 1173 06cc 5BB2     		sxtb	r3, r3
 1174 06ce 43F06003 		orr	r3, r3, #96
 1175 06d2 5BB2     		sxtb	r3, r3
 1176 06d4 DBB2     		uxtb	r3, r3
 1177 06d6 5B09     		lsrs	r3, r3, #5
 1178 06d8 DBB2     		uxtb	r3, r3
 1179 06da 012B     		cmp	r3, #1
 1180 06dc 02D1     		bne	.L80
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1181              		.loc 1 406 0 is_stmt 0 discriminator 1
 1182 06de 844B     		ldr	r3, .L162
 1183 06e0 1B68     		ldr	r3, [r3]
 1184 06e2 1CE0     		b	.L81
 1185              	.L80:
 1186 06e4 0223     		movs	r3, #2
 1187 06e6 C7F82C31 		str	r3, [r7, #300]
 1188              	.LBB185:
 1189              	.LBB186:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1190              		.loc 2 531 0 is_stmt 1 discriminator 2
 1191 06ea D7F82C31 		ldr	r3, [r7, #300]
 1192              		.syntax unified
 1193              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1194 06ee 93FAA3F2 		rbit r2, r3
 1195              	@ 0 "" 2
 1196              		.thumb
 1197              		.syntax unified
 1198 06f2 07F16803 		add	r3, r7, #104
 1199 06f6 1A60     		str	r2, [r3]
 1200              		.loc 2 544 0 discriminator 2
 1201 06f8 07F16803 		add	r3, r7, #104
 1202 06fc 1B68     		ldr	r3, [r3]
 1203              	.LBE186:
 1204              	.LBE185:
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1205              		.loc 1 406 0 discriminator 2
 1206 06fe B3FA83F3 		clz	r3, r3
 1207 0702 5BB2     		sxtb	r3, r3
 1208 0704 43F06003 		orr	r3, r3, #96
 1209 0708 5BB2     		sxtb	r3, r3
 1210 070a DBB2     		uxtb	r3, r3
 1211 070c 5B09     		lsrs	r3, r3, #5
 1212 070e DBB2     		uxtb	r3, r3
 1213 0710 022B     		cmp	r3, #2
 1214 0712 02D1     		bne	.L83
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1215              		.loc 1 406 0 is_stmt 0 discriminator 4
 1216 0714 764B     		ldr	r3, .L162
 1217 0716 1B6A     		ldr	r3, [r3, #32]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 40


 1218 0718 01E0     		b	.L81
 1219              	.L83:
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1220              		.loc 1 406 0 discriminator 5
 1221 071a 754B     		ldr	r3, .L162
 1222 071c 5B6A     		ldr	r3, [r3, #36]
 1223              	.L81:
 1224 071e 0222     		movs	r2, #2
 1225 0720 C7F82821 		str	r2, [r7, #296]
 1226              	.LBB187:
 1227              	.LBB188:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1228              		.loc 2 531 0 is_stmt 1 discriminator 8
 1229 0724 D7F82821 		ldr	r2, [r7, #296]
 1230              		.syntax unified
 1231              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1232 0728 92FAA2F1 		rbit r1, r2
 1233              	@ 0 "" 2
 1234              		.thumb
 1235              		.syntax unified
 1236 072c 07F16402 		add	r2, r7, #100
 1237 0730 1160     		str	r1, [r2]
 1238              		.loc 2 544 0 discriminator 8
 1239 0732 07F16402 		add	r2, r7, #100
 1240 0736 1268     		ldr	r2, [r2]
 1241              	.LBE188:
 1242              	.LBE187:
 406:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1243              		.loc 1 406 0 discriminator 8
 1244 0738 B2FA82F2 		clz	r2, r2
 1245 073c 52B2     		sxtb	r2, r2
 1246 073e 42F06002 		orr	r2, r2, #96
 1247 0742 52B2     		sxtb	r2, r2
 1248 0744 D2B2     		uxtb	r2, r2
 1249 0746 02F01F02 		and	r2, r2, #31
 1250 074a D340     		lsrs	r3, r3, r2
 1251 074c 03F00103 		and	r3, r3, #1
 1252 0750 002B     		cmp	r3, #0
 1253 0752 A2D0     		beq	.L86
 411:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 412:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 413:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
 414:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           should be added.*/
 415:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       HAL_Delay(1);
 1254              		.loc 1 415 0
 1255 0754 0120     		movs	r0, #1
 1256 0756 FFF7FEFF 		bl	HAL_Delay
 1257 075a 77E0     		b	.L75
 1258              	.L76:
 1259 075c 0123     		movs	r3, #1
 1260 075e C7F82431 		str	r3, [r7, #292]
 1261              	.LBB189:
 1262              	.LBB190:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1263              		.loc 2 531 0
 1264 0762 D7F82431 		ldr	r3, [r7, #292]
 1265              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 41


 1266              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1267 0766 93FAA3F2 		rbit r2, r3
 1268              	@ 0 "" 2
 1269              		.thumb
 1270              		.syntax unified
 1271 076a 07F16003 		add	r3, r7, #96
 1272 076e 1A60     		str	r2, [r3]
 1273              		.loc 2 544 0
 1274 0770 07F16003 		add	r3, r7, #96
 1275 0774 1B68     		ldr	r3, [r3]
 1276              	.LBE190:
 1277              	.LBE189:
 416:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 417:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 418:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 419:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 420:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 1278              		.loc 1 420 0
 1279 0776 B3FA83F3 		clz	r3, r3
 1280 077a 9B00     		lsls	r3, r3, #2
 1281 077c 1A46     		mov	r2, r3
 1282 077e 5D4B     		ldr	r3, .L162+4
 1283 0780 1344     		add	r3, r3, r2
 1284 0782 1A46     		mov	r2, r3
 1285 0784 0023     		movs	r3, #0
 1286 0786 1360     		str	r3, [r2]
 421:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 422:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 423:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1287              		.loc 1 423 0
 1288 0788 FFF7FEFF 		bl	HAL_GetTick
 1289 078c C7F88C01 		str	r0, [r7, #396]
 424:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 425:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 1290              		.loc 1 426 0
 1291 0790 09E0     		b	.L88
 1292              	.L96:
 427:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 428:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 1293              		.loc 1 428 0
 1294 0792 FFF7FEFF 		bl	HAL_GetTick
 1295 0796 0246     		mov	r2, r0
 1296 0798 D7F88C31 		ldr	r3, [r7, #396]
 1297 079c D31A     		subs	r3, r2, r3
 1298 079e 022B     		cmp	r3, #2
 1299 07a0 01D9     		bls	.L88
 429:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 430:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1300              		.loc 1 430 0
 1301 07a2 0323     		movs	r3, #3
 1302 07a4 45E3     		b	.L17
 1303              	.L88:
 1304 07a6 0223     		movs	r3, #2
 1305 07a8 C7F82031 		str	r3, [r7, #288]
 1306              	.LBB191:
 1307              	.LBB192:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 42


 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1308              		.loc 2 531 0
 1309 07ac D7F82031 		ldr	r3, [r7, #288]
 1310              		.syntax unified
 1311              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1312 07b0 93FAA3F2 		rbit r2, r3
 1313              	@ 0 "" 2
 1314              		.thumb
 1315              		.syntax unified
 1316 07b4 07F15C03 		add	r3, r7, #92
 1317 07b8 1A60     		str	r2, [r3]
 1318              		.loc 2 544 0
 1319 07ba 07F15C03 		add	r3, r7, #92
 1320 07be 1B68     		ldr	r3, [r3]
 1321              	.LBE192:
 1322              	.LBE191:
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1323              		.loc 1 426 0
 1324 07c0 B3FA83F3 		clz	r3, r3
 1325 07c4 5BB2     		sxtb	r3, r3
 1326 07c6 43F06003 		orr	r3, r3, #96
 1327 07ca 5BB2     		sxtb	r3, r3
 1328 07cc DBB2     		uxtb	r3, r3
 1329 07ce 5B09     		lsrs	r3, r3, #5
 1330 07d0 DBB2     		uxtb	r3, r3
 1331 07d2 012B     		cmp	r3, #1
 1332 07d4 02D1     		bne	.L90
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1333              		.loc 1 426 0 is_stmt 0 discriminator 1
 1334 07d6 464B     		ldr	r3, .L162
 1335 07d8 1B68     		ldr	r3, [r3]
 1336 07da 1CE0     		b	.L91
 1337              	.L90:
 1338 07dc 0223     		movs	r3, #2
 1339 07de C7F81C31 		str	r3, [r7, #284]
 1340              	.LBB193:
 1341              	.LBB194:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1342              		.loc 2 531 0 is_stmt 1 discriminator 2
 1343 07e2 D7F81C31 		ldr	r3, [r7, #284]
 1344              		.syntax unified
 1345              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1346 07e6 93FAA3F2 		rbit r2, r3
 1347              	@ 0 "" 2
 1348              		.thumb
 1349              		.syntax unified
 1350 07ea 07F15803 		add	r3, r7, #88
 1351 07ee 1A60     		str	r2, [r3]
 1352              		.loc 2 544 0 discriminator 2
 1353 07f0 07F15803 		add	r3, r7, #88
 1354 07f4 1B68     		ldr	r3, [r3]
 1355              	.LBE194:
 1356              	.LBE193:
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1357              		.loc 1 426 0 discriminator 2
 1358 07f6 B3FA83F3 		clz	r3, r3
 1359 07fa 5BB2     		sxtb	r3, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 43


 1360 07fc 43F06003 		orr	r3, r3, #96
 1361 0800 5BB2     		sxtb	r3, r3
 1362 0802 DBB2     		uxtb	r3, r3
 1363 0804 5B09     		lsrs	r3, r3, #5
 1364 0806 DBB2     		uxtb	r3, r3
 1365 0808 022B     		cmp	r3, #2
 1366 080a 02D1     		bne	.L93
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1367              		.loc 1 426 0 is_stmt 0 discriminator 4
 1368 080c 384B     		ldr	r3, .L162
 1369 080e 1B6A     		ldr	r3, [r3, #32]
 1370 0810 01E0     		b	.L91
 1371              	.L93:
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1372              		.loc 1 426 0 discriminator 5
 1373 0812 374B     		ldr	r3, .L162
 1374 0814 5B6A     		ldr	r3, [r3, #36]
 1375              	.L91:
 1376 0816 0222     		movs	r2, #2
 1377 0818 C7F81821 		str	r2, [r7, #280]
 1378              	.LBB195:
 1379              	.LBB196:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1380              		.loc 2 531 0 is_stmt 1 discriminator 8
 1381 081c D7F81821 		ldr	r2, [r7, #280]
 1382              		.syntax unified
 1383              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1384 0820 92FAA2F1 		rbit r1, r2
 1385              	@ 0 "" 2
 1386              		.thumb
 1387              		.syntax unified
 1388 0824 07F15402 		add	r2, r7, #84
 1389 0828 1160     		str	r1, [r2]
 1390              		.loc 2 544 0 discriminator 8
 1391 082a 07F15402 		add	r2, r7, #84
 1392 082e 1268     		ldr	r2, [r2]
 1393              	.LBE196:
 1394              	.LBE195:
 426:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1395              		.loc 1 426 0 discriminator 8
 1396 0830 B2FA82F2 		clz	r2, r2
 1397 0834 52B2     		sxtb	r2, r2
 1398 0836 42F06002 		orr	r2, r2, #96
 1399 083a 52B2     		sxtb	r2, r2
 1400 083c D2B2     		uxtb	r2, r2
 1401 083e 02F01F02 		and	r2, r2, #31
 1402 0842 D340     		lsrs	r3, r3, r2
 1403 0844 03F00103 		and	r3, r3, #1
 1404 0848 002B     		cmp	r3, #0
 1405 084a A2D1     		bne	.L96
 1406              	.L75:
 431:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 432:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 433:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 434:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 435:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 436:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 44


 1407              		.loc 1 436 0
 1408 084c 3B1D     		adds	r3, r7, #4
 1409 084e 1B68     		ldr	r3, [r3]
 1410 0850 1B68     		ldr	r3, [r3]
 1411 0852 03F00403 		and	r3, r3, #4
 1412 0856 002B     		cmp	r3, #0
 1413 0858 00F03C81 		beq	.L97
 1414              	.LBB197:
 437:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 438:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 439:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 440:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 441:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Enable Power Clock*/
 442:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1415              		.loc 1 442 0
 1416 085c 244A     		ldr	r2, .L162
 1417 085e 244B     		ldr	r3, .L162
 1418 0860 DB69     		ldr	r3, [r3, #28]
 1419 0862 43F08053 		orr	r3, r3, #268435456
 1420 0866 D361     		str	r3, [r2, #28]
 1421 0868 214B     		ldr	r3, .L162
 1422 086a DB69     		ldr	r3, [r3, #28]
 1423 086c 03F08052 		and	r2, r3, #268435456
 1424 0870 07F10803 		add	r3, r7, #8
 1425 0874 1A60     		str	r2, [r3]
 1426 0876 07F10803 		add	r3, r7, #8
 1427 087a 1B68     		ldr	r3, [r3]
 1428              	.LBE197:
 443:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 444:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 445:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 1429              		.loc 1 445 0
 1430 087c 1E4A     		ldr	r2, .L162+8
 1431 087e 1E4B     		ldr	r3, .L162+8
 1432 0880 1B68     		ldr	r3, [r3]
 1433 0882 43F48073 		orr	r3, r3, #256
 1434 0886 1360     		str	r3, [r2]
 446:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 447:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 448:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1435              		.loc 1 448 0
 1436 0888 FFF7FEFF 		bl	HAL_GetTick
 1437 088c C7F88C01 		str	r0, [r7, #396]
 449:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     while((PWR->CR & PWR_CR_DBP) == RESET)
 1438              		.loc 1 450 0
 1439 0890 09E0     		b	.L98
 1440              	.L99:
 451:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 452:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 1441              		.loc 1 452 0
 1442 0892 FFF7FEFF 		bl	HAL_GetTick
 1443 0896 0246     		mov	r2, r0
 1444 0898 D7F88C31 		ldr	r3, [r7, #396]
 1445 089c D31A     		subs	r3, r2, r3
 1446 089e 642B     		cmp	r3, #100
 1447 08a0 01D9     		bls	.L98
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 45


 453:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 454:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1448              		.loc 1 454 0
 1449 08a2 0323     		movs	r3, #3
 1450 08a4 C5E2     		b	.L17
 1451              	.L98:
 450:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1452              		.loc 1 450 0
 1453 08a6 144B     		ldr	r3, .L162+8
 1454 08a8 1B68     		ldr	r3, [r3]
 1455 08aa 03F48073 		and	r3, r3, #256
 1456 08ae 002B     		cmp	r3, #0
 1457 08b0 EFD0     		beq	.L99
 455:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 456:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 457:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 458:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 459:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 1458              		.loc 1 459 0
 1459 08b2 3B1D     		adds	r3, r7, #4
 1460 08b4 1B68     		ldr	r3, [r3]
 1461 08b6 DB68     		ldr	r3, [r3, #12]
 1462 08b8 012B     		cmp	r3, #1
 1463 08ba 06D1     		bne	.L100
 1464              		.loc 1 459 0 is_stmt 0 discriminator 1
 1465 08bc 0C4A     		ldr	r2, .L162
 1466 08be 0C4B     		ldr	r3, .L162
 1467 08c0 1B6A     		ldr	r3, [r3, #32]
 1468 08c2 43F00103 		orr	r3, r3, #1
 1469 08c6 1362     		str	r3, [r2, #32]
 1470 08c8 36E0     		b	.L101
 1471              	.L100:
 1472              		.loc 1 459 0 discriminator 2
 1473 08ca 3B1D     		adds	r3, r7, #4
 1474 08cc 1B68     		ldr	r3, [r3]
 1475 08ce DB68     		ldr	r3, [r3, #12]
 1476 08d0 002B     		cmp	r3, #0
 1477 08d2 13D1     		bne	.L102
 1478              		.loc 1 459 0 discriminator 3
 1479 08d4 064A     		ldr	r2, .L162
 1480 08d6 064B     		ldr	r3, .L162
 1481 08d8 1B6A     		ldr	r3, [r3, #32]
 1482 08da 23F00103 		bic	r3, r3, #1
 1483 08de 1362     		str	r3, [r2, #32]
 1484 08e0 034A     		ldr	r2, .L162
 1485 08e2 034B     		ldr	r3, .L162
 1486 08e4 1B6A     		ldr	r3, [r3, #32]
 1487 08e6 23F00403 		bic	r3, r3, #4
 1488 08ea 1362     		str	r3, [r2, #32]
 1489 08ec 24E0     		b	.L101
 1490              	.L163:
 1491 08ee 00BF     		.align	2
 1492              	.L162:
 1493 08f0 00100240 		.word	1073876992
 1494 08f4 80044242 		.word	1111622784
 1495 08f8 00700040 		.word	1073770496
 1496              	.L102:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 46


 1497              		.loc 1 459 0 discriminator 4
 1498 08fc 3B1D     		adds	r3, r7, #4
 1499 08fe 1B68     		ldr	r3, [r3]
 1500 0900 DB68     		ldr	r3, [r3, #12]
 1501 0902 052B     		cmp	r3, #5
 1502 0904 0CD1     		bne	.L103
 1503              		.loc 1 459 0 discriminator 5
 1504 0906 AC4A     		ldr	r2, .L164
 1505 0908 AB4B     		ldr	r3, .L164
 1506 090a 1B6A     		ldr	r3, [r3, #32]
 1507 090c 43F00403 		orr	r3, r3, #4
 1508 0910 1362     		str	r3, [r2, #32]
 1509 0912 A94A     		ldr	r2, .L164
 1510 0914 A84B     		ldr	r3, .L164
 1511 0916 1B6A     		ldr	r3, [r3, #32]
 1512 0918 43F00103 		orr	r3, r3, #1
 1513 091c 1362     		str	r3, [r2, #32]
 1514 091e 0BE0     		b	.L101
 1515              	.L103:
 1516              		.loc 1 459 0 discriminator 6
 1517 0920 A54A     		ldr	r2, .L164
 1518 0922 A54B     		ldr	r3, .L164
 1519 0924 1B6A     		ldr	r3, [r3, #32]
 1520 0926 23F00103 		bic	r3, r3, #1
 1521 092a 1362     		str	r3, [r2, #32]
 1522 092c A24A     		ldr	r2, .L164
 1523 092e A24B     		ldr	r3, .L164
 1524 0930 1B6A     		ldr	r3, [r3, #32]
 1525 0932 23F00403 		bic	r3, r3, #4
 1526 0936 1362     		str	r3, [r2, #32]
 1527              	.L101:
 460:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 461:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 1528              		.loc 1 461 0 is_stmt 1
 1529 0938 3B1D     		adds	r3, r7, #4
 1530 093a 1B68     		ldr	r3, [r3]
 1531 093c DB68     		ldr	r3, [r3, #12]
 1532 093e 002B     		cmp	r3, #0
 1533 0940 64D0     		beq	.L104
 462:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 463:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 464:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1534              		.loc 1 464 0
 1535 0942 FFF7FEFF 		bl	HAL_GetTick
 1536 0946 C7F88C01 		str	r0, [r7, #396]
 465:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 466:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 1537              		.loc 1 467 0
 1538 094a 0BE0     		b	.L105
 1539              	.L113:
 468:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 469:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1540              		.loc 1 469 0
 1541 094c FFF7FEFF 		bl	HAL_GetTick
 1542 0950 0246     		mov	r2, r0
 1543 0952 D7F88C31 		ldr	r3, [r7, #396]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 47


 1544 0956 D31A     		subs	r3, r2, r3
 1545 0958 41F28832 		movw	r2, #5000
 1546 095c 9342     		cmp	r3, r2
 1547 095e 01D9     		bls	.L105
 470:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 471:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1548              		.loc 1 471 0
 1549 0960 0323     		movs	r3, #3
 1550 0962 66E2     		b	.L17
 1551              	.L105:
 1552 0964 0223     		movs	r3, #2
 1553 0966 C7F81431 		str	r3, [r7, #276]
 1554              	.LBB198:
 1555              	.LBB199:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1556              		.loc 2 531 0
 1557 096a D7F81431 		ldr	r3, [r7, #276]
 1558              		.syntax unified
 1559              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1560 096e 93FAA3F2 		rbit r2, r3
 1561              	@ 0 "" 2
 1562              		.thumb
 1563              		.syntax unified
 1564 0972 07F15003 		add	r3, r7, #80
 1565 0976 1A60     		str	r2, [r3]
 1566              		.loc 2 544 0
 1567 0978 07F15003 		add	r3, r7, #80
 1568 097c 1B68     		ldr	r3, [r3]
 1569              	.LBE199:
 1570              	.LBE198:
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1571              		.loc 1 467 0
 1572 097e B3FA83F3 		clz	r3, r3
 1573 0982 5BB2     		sxtb	r3, r3
 1574 0984 43F04003 		orr	r3, r3, #64
 1575 0988 5BB2     		sxtb	r3, r3
 1576 098a DBB2     		uxtb	r3, r3
 1577 098c 5B09     		lsrs	r3, r3, #5
 1578 098e DBB2     		uxtb	r3, r3
 1579 0990 012B     		cmp	r3, #1
 1580 0992 02D1     		bne	.L107
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1581              		.loc 1 467 0 is_stmt 0 discriminator 1
 1582 0994 884B     		ldr	r3, .L164
 1583 0996 1B68     		ldr	r3, [r3]
 1584 0998 1CE0     		b	.L108
 1585              	.L107:
 1586 099a 0223     		movs	r3, #2
 1587 099c C7F81031 		str	r3, [r7, #272]
 1588              	.LBB200:
 1589              	.LBB201:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1590              		.loc 2 531 0 is_stmt 1 discriminator 2
 1591 09a0 D7F81031 		ldr	r3, [r7, #272]
 1592              		.syntax unified
 1593              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1594 09a4 93FAA3F2 		rbit r2, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 48


 1595              	@ 0 "" 2
 1596              		.thumb
 1597              		.syntax unified
 1598 09a8 07F14C03 		add	r3, r7, #76
 1599 09ac 1A60     		str	r2, [r3]
 1600              		.loc 2 544 0 discriminator 2
 1601 09ae 07F14C03 		add	r3, r7, #76
 1602 09b2 1B68     		ldr	r3, [r3]
 1603              	.LBE201:
 1604              	.LBE200:
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1605              		.loc 1 467 0 discriminator 2
 1606 09b4 B3FA83F3 		clz	r3, r3
 1607 09b8 5BB2     		sxtb	r3, r3
 1608 09ba 43F04003 		orr	r3, r3, #64
 1609 09be 5BB2     		sxtb	r3, r3
 1610 09c0 DBB2     		uxtb	r3, r3
 1611 09c2 5B09     		lsrs	r3, r3, #5
 1612 09c4 DBB2     		uxtb	r3, r3
 1613 09c6 022B     		cmp	r3, #2
 1614 09c8 02D1     		bne	.L110
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1615              		.loc 1 467 0 is_stmt 0 discriminator 4
 1616 09ca 7B4B     		ldr	r3, .L164
 1617 09cc 1B6A     		ldr	r3, [r3, #32]
 1618 09ce 01E0     		b	.L108
 1619              	.L110:
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1620              		.loc 1 467 0 discriminator 5
 1621 09d0 794B     		ldr	r3, .L164
 1622 09d2 5B6A     		ldr	r3, [r3, #36]
 1623              	.L108:
 1624 09d4 0222     		movs	r2, #2
 1625 09d6 C7F80C21 		str	r2, [r7, #268]
 1626              	.LBB202:
 1627              	.LBB203:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1628              		.loc 2 531 0 is_stmt 1 discriminator 8
 1629 09da D7F80C21 		ldr	r2, [r7, #268]
 1630              		.syntax unified
 1631              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1632 09de 92FAA2F1 		rbit r1, r2
 1633              	@ 0 "" 2
 1634              		.thumb
 1635              		.syntax unified
 1636 09e2 07F14802 		add	r2, r7, #72
 1637 09e6 1160     		str	r1, [r2]
 1638              		.loc 2 544 0 discriminator 8
 1639 09e8 07F14802 		add	r2, r7, #72
 1640 09ec 1268     		ldr	r2, [r2]
 1641              	.LBE203:
 1642              	.LBE202:
 467:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1643              		.loc 1 467 0 discriminator 8
 1644 09ee B2FA82F2 		clz	r2, r2
 1645 09f2 52B2     		sxtb	r2, r2
 1646 09f4 42F04002 		orr	r2, r2, #64
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 49


 1647 09f8 52B2     		sxtb	r2, r2
 1648 09fa D2B2     		uxtb	r2, r2
 1649 09fc 02F01F02 		and	r2, r2, #31
 1650 0a00 D340     		lsrs	r3, r3, r2
 1651 0a02 03F00103 		and	r3, r3, #1
 1652 0a06 002B     		cmp	r3, #0
 1653 0a08 A0D0     		beq	.L113
 1654 0a0a 63E0     		b	.L97
 1655              	.L104:
 472:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 473:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 474:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 475:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 476:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 477:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 478:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 1656              		.loc 1 478 0
 1657 0a0c FFF7FEFF 		bl	HAL_GetTick
 1658 0a10 C7F88C01 		str	r0, [r7, #396]
 479:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       
 480:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 1659              		.loc 1 481 0
 1660 0a14 0BE0     		b	.L114
 1661              	.L122:
 482:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 483:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 1662              		.loc 1 483 0
 1663 0a16 FFF7FEFF 		bl	HAL_GetTick
 1664 0a1a 0246     		mov	r2, r0
 1665 0a1c D7F88C31 		ldr	r3, [r7, #396]
 1666 0a20 D31A     		subs	r3, r2, r3
 1667 0a22 41F28832 		movw	r2, #5000
 1668 0a26 9342     		cmp	r3, r2
 1669 0a28 01D9     		bls	.L114
 484:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 485:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 1670              		.loc 1 485 0
 1671 0a2a 0323     		movs	r3, #3
 1672 0a2c 01E2     		b	.L17
 1673              	.L114:
 1674 0a2e 0223     		movs	r3, #2
 1675 0a30 C7F80831 		str	r3, [r7, #264]
 1676              	.LBB204:
 1677              	.LBB205:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1678              		.loc 2 531 0
 1679 0a34 D7F80831 		ldr	r3, [r7, #264]
 1680              		.syntax unified
 1681              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1682 0a38 93FAA3F2 		rbit r2, r3
 1683              	@ 0 "" 2
 1684              		.thumb
 1685              		.syntax unified
 1686 0a3c 07F14403 		add	r3, r7, #68
 1687 0a40 1A60     		str	r2, [r3]
 1688              		.loc 2 544 0
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 50


 1689 0a42 07F14403 		add	r3, r7, #68
 1690 0a46 1B68     		ldr	r3, [r3]
 1691              	.LBE205:
 1692              	.LBE204:
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1693              		.loc 1 481 0
 1694 0a48 B3FA83F3 		clz	r3, r3
 1695 0a4c 5BB2     		sxtb	r3, r3
 1696 0a4e 43F04003 		orr	r3, r3, #64
 1697 0a52 5BB2     		sxtb	r3, r3
 1698 0a54 DBB2     		uxtb	r3, r3
 1699 0a56 5B09     		lsrs	r3, r3, #5
 1700 0a58 DBB2     		uxtb	r3, r3
 1701 0a5a 012B     		cmp	r3, #1
 1702 0a5c 02D1     		bne	.L116
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1703              		.loc 1 481 0 is_stmt 0 discriminator 1
 1704 0a5e 564B     		ldr	r3, .L164
 1705 0a60 1B68     		ldr	r3, [r3]
 1706 0a62 1CE0     		b	.L117
 1707              	.L116:
 1708 0a64 0223     		movs	r3, #2
 1709 0a66 C7F80431 		str	r3, [r7, #260]
 1710              	.LBB206:
 1711              	.LBB207:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1712              		.loc 2 531 0 is_stmt 1 discriminator 2
 1713 0a6a D7F80431 		ldr	r3, [r7, #260]
 1714              		.syntax unified
 1715              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1716 0a6e 93FAA3F2 		rbit r2, r3
 1717              	@ 0 "" 2
 1718              		.thumb
 1719              		.syntax unified
 1720 0a72 07F14003 		add	r3, r7, #64
 1721 0a76 1A60     		str	r2, [r3]
 1722              		.loc 2 544 0 discriminator 2
 1723 0a78 07F14003 		add	r3, r7, #64
 1724 0a7c 1B68     		ldr	r3, [r3]
 1725              	.LBE207:
 1726              	.LBE206:
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1727              		.loc 1 481 0 discriminator 2
 1728 0a7e B3FA83F3 		clz	r3, r3
 1729 0a82 5BB2     		sxtb	r3, r3
 1730 0a84 43F04003 		orr	r3, r3, #64
 1731 0a88 5BB2     		sxtb	r3, r3
 1732 0a8a DBB2     		uxtb	r3, r3
 1733 0a8c 5B09     		lsrs	r3, r3, #5
 1734 0a8e DBB2     		uxtb	r3, r3
 1735 0a90 022B     		cmp	r3, #2
 1736 0a92 02D1     		bne	.L119
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1737              		.loc 1 481 0 is_stmt 0 discriminator 4
 1738 0a94 484B     		ldr	r3, .L164
 1739 0a96 1B6A     		ldr	r3, [r3, #32]
 1740 0a98 01E0     		b	.L117
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 51


 1741              	.L119:
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1742              		.loc 1 481 0 discriminator 5
 1743 0a9a 474B     		ldr	r3, .L164
 1744 0a9c 5B6A     		ldr	r3, [r3, #36]
 1745              	.L117:
 1746 0a9e 0222     		movs	r2, #2
 1747 0aa0 C7F80021 		str	r2, [r7, #256]
 1748              	.LBB208:
 1749              	.LBB209:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1750              		.loc 2 531 0 is_stmt 1 discriminator 8
 1751 0aa4 D7F80021 		ldr	r2, [r7, #256]
 1752              		.syntax unified
 1753              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1754 0aa8 92FAA2F1 		rbit r1, r2
 1755              	@ 0 "" 2
 1756              		.thumb
 1757              		.syntax unified
 1758 0aac 07F13C02 		add	r2, r7, #60
 1759 0ab0 1160     		str	r1, [r2]
 1760              		.loc 2 544 0 discriminator 8
 1761 0ab2 07F13C02 		add	r2, r7, #60
 1762 0ab6 1268     		ldr	r2, [r2]
 1763              	.LBE209:
 1764              	.LBE208:
 481:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1765              		.loc 1 481 0 discriminator 8
 1766 0ab8 B2FA82F2 		clz	r2, r2
 1767 0abc 52B2     		sxtb	r2, r2
 1768 0abe 42F04002 		orr	r2, r2, #64
 1769 0ac2 52B2     		sxtb	r2, r2
 1770 0ac4 D2B2     		uxtb	r2, r2
 1771 0ac6 02F01F02 		and	r2, r2, #31
 1772 0aca D340     		lsrs	r3, r3, r2
 1773 0acc 03F00103 		and	r3, r3, #1
 1774 0ad0 002B     		cmp	r3, #0
 1775 0ad2 A0D1     		bne	.L122
 1776              	.L97:
 486:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 487:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 488:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 489:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 490:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 491:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 492:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL2 Configuration -----------------------*/
 493:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 494:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
 495:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 496:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 497:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* This bit can not be cleared if the PLL2 clock is used indirectly as system 
 498:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       clock (i.e. it is used as PLL clock entry that is used as system clock). */
 499:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 500:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 501:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         ((READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 502:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 503:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 52


 504:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 505:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 506:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 507:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 508:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 509:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 510:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
 511:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));
 512:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 513:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Prediv2 can be written only when the PLLI2S is disabled. */
 514:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Return an error only if new value is different from the programmed value */
 515:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLL3ON) && \
 516:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 517:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 518:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_ERROR;
 519:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 520:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 521:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 522:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 523:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 524:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 525:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 526:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 527:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */
 528:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 529:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 530:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 531:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 532:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 533:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 534:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 535:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 536:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv2 factor --------------------------------*/
 537:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 538:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 539:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL2 multiplication factors. */
 540:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 541:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 542:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL2. */
 543:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_ENABLE();
 544:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 545:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 546:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 547:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 548:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is ready */
 549:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 550:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 551:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 552:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 553:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 554:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 555:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 556:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 557:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 558:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 559:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****        /* Set PREDIV1 source to HSE */
 560:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 53


 561:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 562:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 563:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 564:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 565:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 566:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 567:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 568:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */  
 569:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 570:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 571:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 572:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 573:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 574:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 575:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 576:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 577:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 578:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 579:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 580:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
 581:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 582:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 583:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 584:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 1777              		.loc 1 584 0
 1778 0ad4 3B1D     		adds	r3, r7, #4
 1779 0ad6 1B68     		ldr	r3, [r3]
 1780 0ad8 DB69     		ldr	r3, [r3, #28]
 1781 0ada 002B     		cmp	r3, #0
 1782 0adc 00F0A881 		beq	.L123
 585:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 586:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 587:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 1783              		.loc 1 587 0
 1784 0ae0 354B     		ldr	r3, .L164
 1785 0ae2 5B68     		ldr	r3, [r3, #4]
 1786 0ae4 03F00C03 		and	r3, r3, #12
 1787 0ae8 082B     		cmp	r3, #8
 1788 0aea 00F09F81 		beq	.L124
 588:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     { 
 589:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 1789              		.loc 1 589 0
 1790 0aee 3B1D     		adds	r3, r7, #4
 1791 0af0 1B68     		ldr	r3, [r3]
 1792 0af2 DB69     		ldr	r3, [r3, #28]
 1793 0af4 022B     		cmp	r3, #2
 1794 0af6 40F01B81 		bne	.L125
 1795 0afa 4FF08073 		mov	r3, #16777216
 1796 0afe C7F8FC30 		str	r3, [r7, #252]
 1797              	.LBB210:
 1798              	.LBB211:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1799              		.loc 2 531 0
 1800 0b02 D7F8FC30 		ldr	r3, [r7, #252]
 1801              		.syntax unified
 1802              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1803 0b06 93FAA3F2 		rbit r2, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 54


 1804              	@ 0 "" 2
 1805              		.thumb
 1806              		.syntax unified
 1807 0b0a 07F13803 		add	r3, r7, #56
 1808 0b0e 1A60     		str	r2, [r3]
 1809              		.loc 2 544 0
 1810 0b10 07F13803 		add	r3, r7, #56
 1811 0b14 1B68     		ldr	r3, [r3]
 1812              	.LBE211:
 1813              	.LBE210:
 590:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 591:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 592:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 593:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 594:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 595:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 596:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 1814              		.loc 1 596 0
 1815 0b16 B3FA83F3 		clz	r3, r3
 1816 0b1a 9B00     		lsls	r3, r3, #2
 1817 0b1c 03F18443 		add	r3, r3, #1107296256
 1818 0b20 03F58403 		add	r3, r3, #4325376
 1819 0b24 1A46     		mov	r2, r3
 1820 0b26 0023     		movs	r3, #0
 1821 0b28 1360     		str	r3, [r2]
 597:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 598:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 599:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 1822              		.loc 1 599 0
 1823 0b2a FFF7FEFF 		bl	HAL_GetTick
 1824 0b2e C7F88C01 		str	r0, [r7, #396]
 600:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 601:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 1825              		.loc 1 602 0
 1826 0b32 09E0     		b	.L127
 1827              	.L135:
 603:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 604:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 1828              		.loc 1 604 0
 1829 0b34 FFF7FEFF 		bl	HAL_GetTick
 1830 0b38 0246     		mov	r2, r0
 1831 0b3a D7F88C31 		ldr	r3, [r7, #396]
 1832 0b3e D31A     		subs	r3, r2, r3
 1833 0b40 022B     		cmp	r3, #2
 1834 0b42 01D9     		bls	.L127
 605:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 606:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 1835              		.loc 1 606 0
 1836 0b44 0323     		movs	r3, #3
 1837 0b46 74E1     		b	.L17
 1838              	.L127:
 1839 0b48 4FF00073 		mov	r3, #33554432
 1840 0b4c C7F8F830 		str	r3, [r7, #248]
 1841              	.LBB212:
 1842              	.LBB213:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 55


 1843              		.loc 2 531 0
 1844 0b50 D7F8F830 		ldr	r3, [r7, #248]
 1845              		.syntax unified
 1846              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1847 0b54 93FAA3F2 		rbit r2, r3
 1848              	@ 0 "" 2
 1849              		.thumb
 1850              		.syntax unified
 1851 0b58 07F13403 		add	r3, r7, #52
 1852 0b5c 1A60     		str	r2, [r3]
 1853              		.loc 2 544 0
 1854 0b5e 07F13403 		add	r3, r7, #52
 1855 0b62 1B68     		ldr	r3, [r3]
 1856              	.LBE213:
 1857              	.LBE212:
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1858              		.loc 1 602 0
 1859 0b64 B3FA83F3 		clz	r3, r3
 1860 0b68 5BB2     		sxtb	r3, r3
 1861 0b6a 43F02003 		orr	r3, r3, #32
 1862 0b6e 5BB2     		sxtb	r3, r3
 1863 0b70 DBB2     		uxtb	r3, r3
 1864 0b72 5B09     		lsrs	r3, r3, #5
 1865 0b74 DBB2     		uxtb	r3, r3
 1866 0b76 012B     		cmp	r3, #1
 1867 0b78 02D1     		bne	.L129
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1868              		.loc 1 602 0 is_stmt 0 discriminator 1
 1869 0b7a 0F4B     		ldr	r3, .L164
 1870 0b7c 1B68     		ldr	r3, [r3]
 1871 0b7e 1FE0     		b	.L130
 1872              	.L129:
 1873 0b80 4FF00073 		mov	r3, #33554432
 1874 0b84 C7F8F430 		str	r3, [r7, #244]
 1875              	.LBB214:
 1876              	.LBB215:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1877              		.loc 2 531 0 is_stmt 1 discriminator 2
 1878 0b88 D7F8F430 		ldr	r3, [r7, #244]
 1879              		.syntax unified
 1880              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1881 0b8c 93FAA3F2 		rbit r2, r3
 1882              	@ 0 "" 2
 1883              		.thumb
 1884              		.syntax unified
 1885 0b90 07F13003 		add	r3, r7, #48
 1886 0b94 1A60     		str	r2, [r3]
 1887              		.loc 2 544 0 discriminator 2
 1888 0b96 07F13003 		add	r3, r7, #48
 1889 0b9a 1B68     		ldr	r3, [r3]
 1890              	.LBE215:
 1891              	.LBE214:
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1892              		.loc 1 602 0 discriminator 2
 1893 0b9c B3FA83F3 		clz	r3, r3
 1894 0ba0 5BB2     		sxtb	r3, r3
 1895 0ba2 43F02003 		orr	r3, r3, #32
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 56


 1896 0ba6 5BB2     		sxtb	r3, r3
 1897 0ba8 DBB2     		uxtb	r3, r3
 1898 0baa 5B09     		lsrs	r3, r3, #5
 1899 0bac DBB2     		uxtb	r3, r3
 1900 0bae 022B     		cmp	r3, #2
 1901 0bb0 04D1     		bne	.L132
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1902              		.loc 1 602 0 is_stmt 0 discriminator 4
 1903 0bb2 014B     		ldr	r3, .L164
 1904 0bb4 1B6A     		ldr	r3, [r3, #32]
 1905 0bb6 03E0     		b	.L130
 1906              	.L165:
 1907              		.align	2
 1908              	.L164:
 1909 0bb8 00100240 		.word	1073876992
 1910              	.L132:
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1911              		.loc 1 602 0 discriminator 5
 1912 0bbc 9F4B     		ldr	r3, .L166
 1913 0bbe 5B6A     		ldr	r3, [r3, #36]
 1914              	.L130:
 1915 0bc0 4FF00072 		mov	r2, #33554432
 1916 0bc4 C7F8F020 		str	r2, [r7, #240]
 1917              	.LBB216:
 1918              	.LBB217:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1919              		.loc 2 531 0 is_stmt 1 discriminator 8
 1920 0bc8 D7F8F020 		ldr	r2, [r7, #240]
 1921              		.syntax unified
 1922              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1923 0bcc 92FAA2F1 		rbit r1, r2
 1924              	@ 0 "" 2
 1925              		.thumb
 1926              		.syntax unified
 1927 0bd0 07F12C02 		add	r2, r7, #44
 1928 0bd4 1160     		str	r1, [r2]
 1929              		.loc 2 544 0 discriminator 8
 1930 0bd6 07F12C02 		add	r2, r7, #44
 1931 0bda 1268     		ldr	r2, [r2]
 1932              	.LBE217:
 1933              	.LBE216:
 602:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 1934              		.loc 1 602 0 discriminator 8
 1935 0bdc B2FA82F2 		clz	r2, r2
 1936 0be0 52B2     		sxtb	r2, r2
 1937 0be2 42F02002 		orr	r2, r2, #32
 1938 0be6 52B2     		sxtb	r2, r2
 1939 0be8 D2B2     		uxtb	r2, r2
 1940 0bea 02F01F02 		and	r2, r2, #31
 1941 0bee D340     		lsrs	r3, r3, r2
 1942 0bf0 03F00103 		and	r3, r3, #1
 1943 0bf4 002B     		cmp	r3, #0
 1944 0bf6 9DD1     		bne	.L135
 607:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 608:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 609:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 610:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv factor --------------------------------*/
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 57


 611:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* It can be written only when the PLL is disabled. Not used in PLL source is different tha
 612:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 1945              		.loc 1 612 0
 1946 0bf8 3B1D     		adds	r3, r7, #4
 1947 0bfa 1B68     		ldr	r3, [r3]
 1948 0bfc 1B6A     		ldr	r3, [r3, #32]
 1949 0bfe B3F5803F 		cmp	r3, #65536
 1950 0c02 09D1     		bne	.L136
 613:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 614:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Check the parameter */
 615:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 616:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 617:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
 618:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           
 619:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 source */
 620:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 621:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
 622:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 623:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 Value */
 624:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 1951              		.loc 1 624 0
 1952 0c04 8D49     		ldr	r1, .L166
 1953 0c06 8D4B     		ldr	r3, .L166
 1954 0c08 5B68     		ldr	r3, [r3, #4]
 1955 0c0a 23F40032 		bic	r2, r3, #131072
 1956 0c0e 3B1D     		adds	r3, r7, #4
 1957 0c10 1B68     		ldr	r3, [r3]
 1958 0c12 9B68     		ldr	r3, [r3, #8]
 1959 0c14 1343     		orrs	r3, r3, r2
 1960 0c16 4B60     		str	r3, [r1, #4]
 1961              	.L136:
 625:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 626:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 627:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL clock source and multiplication factors. */
 628:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 1962              		.loc 1 628 0
 1963 0c18 8848     		ldr	r0, .L166
 1964 0c1a 884B     		ldr	r3, .L166
 1965 0c1c 5B68     		ldr	r3, [r3, #4]
 1966 0c1e 23F47412 		bic	r2, r3, #3997696
 1967 0c22 3B1D     		adds	r3, r7, #4
 1968 0c24 1B68     		ldr	r3, [r3]
 1969 0c26 196A     		ldr	r1, [r3, #32]
 1970 0c28 3B1D     		adds	r3, r7, #4
 1971 0c2a 1B68     		ldr	r3, [r3]
 1972 0c2c 5B6A     		ldr	r3, [r3, #36]
 1973 0c2e 0B43     		orrs	r3, r3, r1
 1974 0c30 1343     		orrs	r3, r3, r2
 1975 0c32 4360     		str	r3, [r0, #4]
 1976 0c34 4FF08073 		mov	r3, #16777216
 1977 0c38 C7F8EC30 		str	r3, [r7, #236]
 1978              	.LBB218:
 1979              	.LBB219:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1980              		.loc 2 531 0
 1981 0c3c D7F8EC30 		ldr	r3, [r7, #236]
 1982              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 58


 1983              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1984 0c40 93FAA3F2 		rbit r2, r3
 1985              	@ 0 "" 2
 1986              		.thumb
 1987              		.syntax unified
 1988 0c44 07F12803 		add	r3, r7, #40
 1989 0c48 1A60     		str	r2, [r3]
 1990              		.loc 2 544 0
 1991 0c4a 07F12803 		add	r3, r7, #40
 1992 0c4e 1B68     		ldr	r3, [r3]
 1993              	.LBE219:
 1994              	.LBE218:
 629:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 630:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL. */
 631:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 1995              		.loc 1 631 0
 1996 0c50 B3FA83F3 		clz	r3, r3
 1997 0c54 9B00     		lsls	r3, r3, #2
 1998 0c56 03F18443 		add	r3, r3, #1107296256
 1999 0c5a 03F58403 		add	r3, r3, #4325376
 2000 0c5e 1A46     		mov	r2, r3
 2001 0c60 0123     		movs	r3, #1
 2002 0c62 1360     		str	r3, [r2]
 632:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 633:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 634:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2003              		.loc 1 634 0
 2004 0c64 FFF7FEFF 		bl	HAL_GetTick
 2005 0c68 C7F88C01 		str	r0, [r7, #396]
 635:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 636:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is ready */
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 2006              		.loc 1 637 0
 2007 0c6c 09E0     		b	.L138
 2008              	.L146:
 638:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 639:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2009              		.loc 1 639 0
 2010 0c6e FFF7FEFF 		bl	HAL_GetTick
 2011 0c72 0246     		mov	r2, r0
 2012 0c74 D7F88C31 		ldr	r3, [r7, #396]
 2013 0c78 D31A     		subs	r3, r2, r3
 2014 0c7a 022B     		cmp	r3, #2
 2015 0c7c 01D9     		bls	.L138
 640:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 641:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2016              		.loc 1 641 0
 2017 0c7e 0323     		movs	r3, #3
 2018 0c80 D7E0     		b	.L17
 2019              	.L138:
 2020 0c82 4FF00073 		mov	r3, #33554432
 2021 0c86 C7F8E830 		str	r3, [r7, #232]
 2022              	.LBB220:
 2023              	.LBB221:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2024              		.loc 2 531 0
 2025 0c8a D7F8E830 		ldr	r3, [r7, #232]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 59


 2026              		.syntax unified
 2027              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2028 0c8e 93FAA3F2 		rbit r2, r3
 2029              	@ 0 "" 2
 2030              		.thumb
 2031              		.syntax unified
 2032 0c92 07F12403 		add	r3, r7, #36
 2033 0c96 1A60     		str	r2, [r3]
 2034              		.loc 2 544 0
 2035 0c98 07F12403 		add	r3, r7, #36
 2036 0c9c 1B68     		ldr	r3, [r3]
 2037              	.LBE221:
 2038              	.LBE220:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2039              		.loc 1 637 0
 2040 0c9e B3FA83F3 		clz	r3, r3
 2041 0ca2 5BB2     		sxtb	r3, r3
 2042 0ca4 43F02003 		orr	r3, r3, #32
 2043 0ca8 5BB2     		sxtb	r3, r3
 2044 0caa DBB2     		uxtb	r3, r3
 2045 0cac 5B09     		lsrs	r3, r3, #5
 2046 0cae DBB2     		uxtb	r3, r3
 2047 0cb0 012B     		cmp	r3, #1
 2048 0cb2 02D1     		bne	.L140
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2049              		.loc 1 637 0 is_stmt 0 discriminator 1
 2050 0cb4 614B     		ldr	r3, .L166
 2051 0cb6 1B68     		ldr	r3, [r3]
 2052 0cb8 1DE0     		b	.L141
 2053              	.L140:
 2054 0cba 4FF00073 		mov	r3, #33554432
 2055 0cbe C7F8E430 		str	r3, [r7, #228]
 2056              	.LBB222:
 2057              	.LBB223:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2058              		.loc 2 531 0 is_stmt 1 discriminator 2
 2059 0cc2 D7F8E430 		ldr	r3, [r7, #228]
 2060              		.syntax unified
 2061              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2062 0cc6 93FAA3F2 		rbit r2, r3
 2063              	@ 0 "" 2
 2064              		.thumb
 2065              		.syntax unified
 2066 0cca 07F12003 		add	r3, r7, #32
 2067 0cce 1A60     		str	r2, [r3]
 2068              		.loc 2 544 0 discriminator 2
 2069 0cd0 07F12003 		add	r3, r7, #32
 2070 0cd4 1B68     		ldr	r3, [r3]
 2071              	.LBE223:
 2072              	.LBE222:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2073              		.loc 1 637 0 discriminator 2
 2074 0cd6 B3FA83F3 		clz	r3, r3
 2075 0cda 5BB2     		sxtb	r3, r3
 2076 0cdc 43F02003 		orr	r3, r3, #32
 2077 0ce0 5BB2     		sxtb	r3, r3
 2078 0ce2 DBB2     		uxtb	r3, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 60


 2079 0ce4 5B09     		lsrs	r3, r3, #5
 2080 0ce6 DBB2     		uxtb	r3, r3
 2081 0ce8 022B     		cmp	r3, #2
 2082 0cea 02D1     		bne	.L143
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2083              		.loc 1 637 0 is_stmt 0 discriminator 4
 2084 0cec 534B     		ldr	r3, .L166
 2085 0cee 1B6A     		ldr	r3, [r3, #32]
 2086 0cf0 01E0     		b	.L141
 2087              	.L143:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2088              		.loc 1 637 0 discriminator 5
 2089 0cf2 524B     		ldr	r3, .L166
 2090 0cf4 5B6A     		ldr	r3, [r3, #36]
 2091              	.L141:
 2092 0cf6 4FF00072 		mov	r2, #33554432
 2093 0cfa C7F8E020 		str	r2, [r7, #224]
 2094              	.LBB224:
 2095              	.LBB225:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2096              		.loc 2 531 0 is_stmt 1 discriminator 8
 2097 0cfe D7F8E020 		ldr	r2, [r7, #224]
 2098              		.syntax unified
 2099              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2100 0d02 92FAA2F1 		rbit r1, r2
 2101              	@ 0 "" 2
 2102              		.thumb
 2103              		.syntax unified
 2104 0d06 07F11C02 		add	r2, r7, #28
 2105 0d0a 1160     		str	r1, [r2]
 2106              		.loc 2 544 0 discriminator 8
 2107 0d0c 07F11C02 		add	r2, r7, #28
 2108 0d10 1268     		ldr	r2, [r2]
 2109              	.LBE225:
 2110              	.LBE224:
 637:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2111              		.loc 1 637 0 discriminator 8
 2112 0d12 B2FA82F2 		clz	r2, r2
 2113 0d16 52B2     		sxtb	r2, r2
 2114 0d18 42F02002 		orr	r2, r2, #32
 2115 0d1c 52B2     		sxtb	r2, r2
 2116 0d1e D2B2     		uxtb	r2, r2
 2117 0d20 02F01F02 		and	r2, r2, #31
 2118 0d24 D340     		lsrs	r3, r3, r2
 2119 0d26 03F00103 		and	r3, r3, #1
 2120 0d2a 002B     		cmp	r3, #0
 2121 0d2c 9FD0     		beq	.L146
 2122 0d2e 7FE0     		b	.L123
 2123              	.L125:
 2124 0d30 4FF08073 		mov	r3, #16777216
 2125 0d34 C7F8DC30 		str	r3, [r7, #220]
 2126              	.LBB226:
 2127              	.LBB227:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2128              		.loc 2 531 0
 2129 0d38 D7F8DC30 		ldr	r3, [r7, #220]
 2130              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 61


 2131              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2132 0d3c 93FAA3F2 		rbit r2, r3
 2133              	@ 0 "" 2
 2134              		.thumb
 2135              		.syntax unified
 2136 0d40 07F11803 		add	r3, r7, #24
 2137 0d44 1A60     		str	r2, [r3]
 2138              		.loc 2 544 0
 2139 0d46 07F11803 		add	r3, r7, #24
 2140 0d4a 1B68     		ldr	r3, [r3]
 2141              	.LBE227:
 2142              	.LBE226:
 642:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 643:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 644:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 645:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 646:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 647:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 648:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 2143              		.loc 1 648 0
 2144 0d4c B3FA83F3 		clz	r3, r3
 2145 0d50 9B00     		lsls	r3, r3, #2
 2146 0d52 03F18443 		add	r3, r3, #1107296256
 2147 0d56 03F58403 		add	r3, r3, #4325376
 2148 0d5a 1A46     		mov	r2, r3
 2149 0d5c 0023     		movs	r3, #0
 2150 0d5e 1360     		str	r3, [r2]
 649:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 650:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 651:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 2151              		.loc 1 651 0
 2152 0d60 FFF7FEFF 		bl	HAL_GetTick
 2153 0d64 C7F88C01 		str	r0, [r7, #396]
 652:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
 653:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 2154              		.loc 1 654 0
 2155 0d68 09E0     		b	.L148
 2156              	.L156:
 655:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 656:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 2157              		.loc 1 656 0
 2158 0d6a FFF7FEFF 		bl	HAL_GetTick
 2159 0d6e 0246     		mov	r2, r0
 2160 0d70 D7F88C31 		ldr	r3, [r7, #396]
 2161 0d74 D31A     		subs	r3, r2, r3
 2162 0d76 022B     		cmp	r3, #2
 2163 0d78 01D9     		bls	.L148
 657:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 658:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 2164              		.loc 1 658 0
 2165 0d7a 0323     		movs	r3, #3
 2166 0d7c 59E0     		b	.L17
 2167              	.L148:
 2168 0d7e 4FF00073 		mov	r3, #33554432
 2169 0d82 C7F8D830 		str	r3, [r7, #216]
 2170              	.LBB228:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 62


 2171              	.LBB229:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2172              		.loc 2 531 0
 2173 0d86 D7F8D830 		ldr	r3, [r7, #216]
 2174              		.syntax unified
 2175              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2176 0d8a 93FAA3F2 		rbit r2, r3
 2177              	@ 0 "" 2
 2178              		.thumb
 2179              		.syntax unified
 2180 0d8e 07F11403 		add	r3, r7, #20
 2181 0d92 1A60     		str	r2, [r3]
 2182              		.loc 2 544 0
 2183 0d94 07F11403 		add	r3, r7, #20
 2184 0d98 1B68     		ldr	r3, [r3]
 2185              	.LBE229:
 2186              	.LBE228:
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2187              		.loc 1 654 0
 2188 0d9a B3FA83F3 		clz	r3, r3
 2189 0d9e 5BB2     		sxtb	r3, r3
 2190 0da0 43F02003 		orr	r3, r3, #32
 2191 0da4 5BB2     		sxtb	r3, r3
 2192 0da6 DBB2     		uxtb	r3, r3
 2193 0da8 5B09     		lsrs	r3, r3, #5
 2194 0daa DBB2     		uxtb	r3, r3
 2195 0dac 012B     		cmp	r3, #1
 2196 0dae 02D1     		bne	.L150
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2197              		.loc 1 654 0 is_stmt 0 discriminator 1
 2198 0db0 224B     		ldr	r3, .L166
 2199 0db2 1B68     		ldr	r3, [r3]
 2200 0db4 1DE0     		b	.L151
 2201              	.L150:
 2202 0db6 4FF00073 		mov	r3, #33554432
 2203 0dba C7F8D430 		str	r3, [r7, #212]
 2204              	.LBB230:
 2205              	.LBB231:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2206              		.loc 2 531 0 is_stmt 1 discriminator 2
 2207 0dbe D7F8D430 		ldr	r3, [r7, #212]
 2208              		.syntax unified
 2209              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2210 0dc2 93FAA3F2 		rbit r2, r3
 2211              	@ 0 "" 2
 2212              		.thumb
 2213              		.syntax unified
 2214 0dc6 07F11003 		add	r3, r7, #16
 2215 0dca 1A60     		str	r2, [r3]
 2216              		.loc 2 544 0 discriminator 2
 2217 0dcc 07F11003 		add	r3, r7, #16
 2218 0dd0 1B68     		ldr	r3, [r3]
 2219              	.LBE231:
 2220              	.LBE230:
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2221              		.loc 1 654 0 discriminator 2
 2222 0dd2 B3FA83F3 		clz	r3, r3
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 63


 2223 0dd6 5BB2     		sxtb	r3, r3
 2224 0dd8 43F02003 		orr	r3, r3, #32
 2225 0ddc 5BB2     		sxtb	r3, r3
 2226 0dde DBB2     		uxtb	r3, r3
 2227 0de0 5B09     		lsrs	r3, r3, #5
 2228 0de2 DBB2     		uxtb	r3, r3
 2229 0de4 022B     		cmp	r3, #2
 2230 0de6 02D1     		bne	.L153
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2231              		.loc 1 654 0 is_stmt 0 discriminator 4
 2232 0de8 144B     		ldr	r3, .L166
 2233 0dea 1B6A     		ldr	r3, [r3, #32]
 2234 0dec 01E0     		b	.L151
 2235              	.L153:
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2236              		.loc 1 654 0 discriminator 5
 2237 0dee 134B     		ldr	r3, .L166
 2238 0df0 5B6A     		ldr	r3, [r3, #36]
 2239              	.L151:
 2240 0df2 4FF00072 		mov	r2, #33554432
 2241 0df6 C7F8D020 		str	r2, [r7, #208]
 2242              	.LBB232:
 2243              	.LBB233:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2244              		.loc 2 531 0 is_stmt 1 discriminator 8
 2245 0dfa D7F8D020 		ldr	r2, [r7, #208]
 2246              		.syntax unified
 2247              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2248 0dfe 92FAA2F1 		rbit r1, r2
 2249              	@ 0 "" 2
 2250              		.thumb
 2251              		.syntax unified
 2252 0e02 07F10C02 		add	r2, r7, #12
 2253 0e06 1160     		str	r1, [r2]
 2254              		.loc 2 544 0 discriminator 8
 2255 0e08 07F10C02 		add	r2, r7, #12
 2256 0e0c 1268     		ldr	r2, [r2]
 2257              	.LBE233:
 2258              	.LBE232:
 654:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 2259              		.loc 1 654 0 discriminator 8
 2260 0e0e B2FA82F2 		clz	r2, r2
 2261 0e12 52B2     		sxtb	r2, r2
 2262 0e14 42F02002 		orr	r2, r2, #32
 2263 0e18 52B2     		sxtb	r2, r2
 2264 0e1a D2B2     		uxtb	r2, r2
 2265 0e1c 02F01F02 		and	r2, r2, #31
 2266 0e20 D340     		lsrs	r3, r3, r2
 2267 0e22 03F00103 		and	r3, r3, #1
 2268 0e26 002B     		cmp	r3, #0
 2269 0e28 9FD1     		bne	.L156
 2270 0e2a 01E0     		b	.L123
 2271              	.L124:
 659:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 660:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 661:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 662:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 64


 663:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 664:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 665:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 2272              		.loc 1 665 0
 2273 0e2c 0123     		movs	r3, #1
 2274 0e2e 00E0     		b	.L17
 2275              	.L123:
 666:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 667:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 668:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 669:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 2276              		.loc 1 669 0
 2277 0e30 0023     		movs	r3, #0
 2278              	.L17:
 670:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 2279              		.loc 1 670 0
 2280 0e32 1846     		mov	r0, r3
 2281 0e34 07F5CA77 		add	r7, r7, #404
 2282              	.LCFI9:
 2283              		.cfi_def_cfa_offset 12
 2284 0e38 BD46     		mov	sp, r7
 2285              	.LCFI10:
 2286              		.cfi_def_cfa_register 13
 2287              		@ sp needed
 2288 0e3a 90BD     		pop	{r4, r7, pc}
 2289              	.L167:
 2290              		.align	2
 2291              	.L166:
 2292 0e3c 00100240 		.word	1073876992
 2293              		.cfi_endproc
 2294              	.LFE65:
 2296              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2297              		.align	2
 2298              		.global	HAL_RCC_ClockConfig
 2299              		.thumb
 2300              		.thumb_func
 2302              	HAL_RCC_ClockConfig:
 2303              	.LFB66:
 671:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 672:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 673:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 674:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 675:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 676:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 677:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 678:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 679:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 680:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 681:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 682:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 683:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 684:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 685:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 686:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           
 687:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 688:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 689:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 65


 690:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 691:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 692:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         currently used as system clock source.
 693:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 694:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 695:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 696:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 2304              		.loc 1 696 0
 2305              		.cfi_startproc
 2306              		@ args = 0, pretend = 0, frame = 96
 2307              		@ frame_needed = 1, uses_anonymous_args = 0
 2308 0000 80B5     		push	{r7, lr}
 2309              	.LCFI11:
 2310              		.cfi_def_cfa_offset 8
 2311              		.cfi_offset 7, -8
 2312              		.cfi_offset 14, -4
 2313 0002 98B0     		sub	sp, sp, #96
 2314              	.LCFI12:
 2315              		.cfi_def_cfa_offset 104
 2316 0004 00AF     		add	r7, sp, #0
 2317              	.LCFI13:
 2318              		.cfi_def_cfa_register 7
 2319 0006 7860     		str	r0, [r7, #4]
 2320 0008 3960     		str	r1, [r7]
 697:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart = 0;
 2321              		.loc 1 697 0
 2322 000a 0023     		movs	r3, #0
 2323 000c FB65     		str	r3, [r7, #92]
 698:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 699:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 700:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 701:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 702:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 703:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 704:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 705:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 706:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     (HCLK) of the device. */
 707:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 708:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 709:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 710:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 2324              		.loc 1 710 0
 2325 000e A54B     		ldr	r3, .L209
 2326 0010 1B68     		ldr	r3, [r3]
 2327 0012 03F00702 		and	r2, r3, #7
 2328 0016 3B68     		ldr	r3, [r7]
 2329 0018 9A42     		cmp	r2, r3
 2330 001a 10D2     		bcs	.L169
 711:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 712:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 713:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2331              		.loc 1 713 0
 2332 001c A149     		ldr	r1, .L209
 2333 001e A14B     		ldr	r3, .L209
 2334 0020 1B68     		ldr	r3, [r3]
 2335 0022 23F00702 		bic	r2, r3, #7
 2336 0026 3B68     		ldr	r3, [r7]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 66


 2337 0028 1343     		orrs	r3, r3, r2
 2338 002a 0B60     		str	r3, [r1]
 714:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 715:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 716:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 717:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2339              		.loc 1 717 0
 2340 002c 9D4B     		ldr	r3, .L209
 2341 002e 1B68     		ldr	r3, [r3]
 2342 0030 03F00702 		and	r2, r3, #7
 2343 0034 3B68     		ldr	r3, [r7]
 2344 0036 9A42     		cmp	r2, r3
 2345 0038 01D0     		beq	.L169
 718:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 719:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 2346              		.loc 1 719 0
 2347 003a 0123     		movs	r3, #1
 2348 003c 8FE1     		b	.L170
 2349              	.L169:
 720:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 721:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 722:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 723:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 724:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 725:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 2350              		.loc 1 725 0
 2351 003e 7B68     		ldr	r3, [r7, #4]
 2352 0040 1B68     		ldr	r3, [r3]
 2353 0042 03F00203 		and	r3, r3, #2
 2354 0046 002B     		cmp	r3, #0
 2355 0048 08D0     		beq	.L171
 726:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 727:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 728:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2356              		.loc 1 728 0
 2357 004a 9749     		ldr	r1, .L209+4
 2358 004c 964B     		ldr	r3, .L209+4
 2359 004e 5B68     		ldr	r3, [r3, #4]
 2360 0050 23F0F002 		bic	r2, r3, #240
 2361 0054 7B68     		ldr	r3, [r7, #4]
 2362 0056 9B68     		ldr	r3, [r3, #8]
 2363 0058 1343     		orrs	r3, r3, r2
 2364 005a 4B60     		str	r3, [r1, #4]
 2365              	.L171:
 729:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 730:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 731:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 732:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 2366              		.loc 1 732 0
 2367 005c 7B68     		ldr	r3, [r7, #4]
 2368 005e 1B68     		ldr	r3, [r3]
 2369 0060 03F00103 		and	r3, r3, #1
 2370 0064 002B     		cmp	r3, #0
 2371 0066 00F02781 		beq	.L172
 733:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 734:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 735:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 67


 736:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 737:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2372              		.loc 1 737 0
 2373 006a 7B68     		ldr	r3, [r7, #4]
 2374 006c 5B68     		ldr	r3, [r3, #4]
 2375 006e 012B     		cmp	r3, #1
 2376 0070 46D1     		bne	.L173
 2377 0072 4FF40033 		mov	r3, #131072
 2378 0076 7B63     		str	r3, [r7, #52]
 2379              	.LBB234:
 2380              	.LBB235:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2381              		.loc 2 531 0
 2382 0078 7B6B     		ldr	r3, [r7, #52]
 2383              		.syntax unified
 2384              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2385 007a 93FAA3F3 		rbit r3, r3
 2386              	@ 0 "" 2
 2387              		.thumb
 2388              		.syntax unified
 2389 007e 3B63     		str	r3, [r7, #48]
 2390              		.loc 2 544 0
 2391 0080 3B6B     		ldr	r3, [r7, #48]
 2392              	.LBE235:
 2393              	.LBE234:
 738:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 739:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 740:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 2394              		.loc 1 740 0
 2395 0082 B3FA83F3 		clz	r3, r3
 2396 0086 5BB2     		sxtb	r3, r3
 2397 0088 43F02003 		orr	r3, r3, #32
 2398 008c 5BB2     		sxtb	r3, r3
 2399 008e DBB2     		uxtb	r3, r3
 2400 0090 5B09     		lsrs	r3, r3, #5
 2401 0092 DBB2     		uxtb	r3, r3
 2402 0094 012B     		cmp	r3, #1
 2403 0096 02D1     		bne	.L175
 2404              		.loc 1 740 0 is_stmt 0 discriminator 1
 2405 0098 834B     		ldr	r3, .L209+4
 2406 009a 1B68     		ldr	r3, [r3]
 2407 009c 17E0     		b	.L176
 2408              	.L175:
 2409 009e 4FF40033 		mov	r3, #131072
 2410 00a2 BB65     		str	r3, [r7, #88]
 2411              	.LBB236:
 2412              	.LBB237:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2413              		.loc 2 531 0 is_stmt 1 discriminator 2
 2414 00a4 BB6D     		ldr	r3, [r7, #88]
 2415              		.syntax unified
 2416              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2417 00a6 93FAA3F3 		rbit r3, r3
 2418              	@ 0 "" 2
 2419              		.thumb
 2420              		.syntax unified
 2421 00aa FB62     		str	r3, [r7, #44]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 68


 2422              		.loc 2 544 0 discriminator 2
 2423 00ac FB6A     		ldr	r3, [r7, #44]
 2424              	.LBE237:
 2425              	.LBE236:
 2426              		.loc 1 740 0 discriminator 2
 2427 00ae B3FA83F3 		clz	r3, r3
 2428 00b2 5BB2     		sxtb	r3, r3
 2429 00b4 43F02003 		orr	r3, r3, #32
 2430 00b8 5BB2     		sxtb	r3, r3
 2431 00ba DBB2     		uxtb	r3, r3
 2432 00bc 5B09     		lsrs	r3, r3, #5
 2433 00be DBB2     		uxtb	r3, r3
 2434 00c0 022B     		cmp	r3, #2
 2435 00c2 02D1     		bne	.L178
 2436              		.loc 1 740 0 is_stmt 0 discriminator 4
 2437 00c4 784B     		ldr	r3, .L209+4
 2438 00c6 1B6A     		ldr	r3, [r3, #32]
 2439 00c8 01E0     		b	.L176
 2440              	.L178:
 2441              		.loc 1 740 0 discriminator 5
 2442 00ca 774B     		ldr	r3, .L209+4
 2443 00cc 5B6A     		ldr	r3, [r3, #36]
 2444              	.L176:
 2445 00ce 4FF40032 		mov	r2, #131072
 2446 00d2 7A65     		str	r2, [r7, #84]
 2447              	.LBB238:
 2448              	.LBB239:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2449              		.loc 2 531 0 is_stmt 1 discriminator 8
 2450 00d4 7A6D     		ldr	r2, [r7, #84]
 2451              		.syntax unified
 2452              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2453 00d6 92FAA2F2 		rbit r2, r2
 2454              	@ 0 "" 2
 2455              		.thumb
 2456              		.syntax unified
 2457 00da BA62     		str	r2, [r7, #40]
 2458              		.loc 2 544 0 discriminator 8
 2459 00dc BA6A     		ldr	r2, [r7, #40]
 2460              	.LBE239:
 2461              	.LBE238:
 2462              		.loc 1 740 0 discriminator 8
 2463 00de B2FA82F2 		clz	r2, r2
 2464 00e2 52B2     		sxtb	r2, r2
 2465 00e4 42F02002 		orr	r2, r2, #32
 2466 00e8 52B2     		sxtb	r2, r2
 2467 00ea D2B2     		uxtb	r2, r2
 2468 00ec 02F01F02 		and	r2, r2, #31
 2469 00f0 D340     		lsrs	r3, r3, r2
 2470 00f2 03F00103 		and	r3, r3, #1
 2471 00f6 002B     		cmp	r3, #0
 2472 00f8 40F08F80 		bne	.L181
 741:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 742:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 2473              		.loc 1 742 0
 2474 00fc 0123     		movs	r3, #1
 2475 00fe 2EE1     		b	.L170
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 69


 2476              	.L173:
 743:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 744:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 745:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 746:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2477              		.loc 1 746 0
 2478 0100 7B68     		ldr	r3, [r7, #4]
 2479 0102 5B68     		ldr	r3, [r3, #4]
 2480 0104 022B     		cmp	r3, #2
 2481 0106 45D1     		bne	.L182
 2482 0108 4FF00073 		mov	r3, #33554432
 2483 010c 3B65     		str	r3, [r7, #80]
 2484              	.LBB240:
 2485              	.LBB241:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2486              		.loc 2 531 0
 2487 010e 3B6D     		ldr	r3, [r7, #80]
 2488              		.syntax unified
 2489              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2490 0110 93FAA3F3 		rbit r3, r3
 2491              	@ 0 "" 2
 2492              		.thumb
 2493              		.syntax unified
 2494 0114 7B62     		str	r3, [r7, #36]
 2495              		.loc 2 544 0
 2496 0116 7B6A     		ldr	r3, [r7, #36]
 2497              	.LBE241:
 2498              	.LBE240:
 747:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 748:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 749:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 2499              		.loc 1 749 0
 2500 0118 B3FA83F3 		clz	r3, r3
 2501 011c 5BB2     		sxtb	r3, r3
 2502 011e 43F02003 		orr	r3, r3, #32
 2503 0122 5BB2     		sxtb	r3, r3
 2504 0124 DBB2     		uxtb	r3, r3
 2505 0126 5B09     		lsrs	r3, r3, #5
 2506 0128 DBB2     		uxtb	r3, r3
 2507 012a 012B     		cmp	r3, #1
 2508 012c 02D1     		bne	.L184
 2509              		.loc 1 749 0 is_stmt 0 discriminator 1
 2510 012e 5E4B     		ldr	r3, .L209+4
 2511 0130 1B68     		ldr	r3, [r3]
 2512 0132 17E0     		b	.L185
 2513              	.L184:
 2514 0134 4FF00073 		mov	r3, #33554432
 2515 0138 FB64     		str	r3, [r7, #76]
 2516              	.LBB242:
 2517              	.LBB243:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2518              		.loc 2 531 0 is_stmt 1 discriminator 2
 2519 013a FB6C     		ldr	r3, [r7, #76]
 2520              		.syntax unified
 2521              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2522 013c 93FAA3F3 		rbit r3, r3
 2523              	@ 0 "" 2
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 70


 2524              		.thumb
 2525              		.syntax unified
 2526 0140 3B62     		str	r3, [r7, #32]
 2527              		.loc 2 544 0 discriminator 2
 2528 0142 3B6A     		ldr	r3, [r7, #32]
 2529              	.LBE243:
 2530              	.LBE242:
 2531              		.loc 1 749 0 discriminator 2
 2532 0144 B3FA83F3 		clz	r3, r3
 2533 0148 5BB2     		sxtb	r3, r3
 2534 014a 43F02003 		orr	r3, r3, #32
 2535 014e 5BB2     		sxtb	r3, r3
 2536 0150 DBB2     		uxtb	r3, r3
 2537 0152 5B09     		lsrs	r3, r3, #5
 2538 0154 DBB2     		uxtb	r3, r3
 2539 0156 022B     		cmp	r3, #2
 2540 0158 02D1     		bne	.L187
 2541              		.loc 1 749 0 is_stmt 0 discriminator 4
 2542 015a 534B     		ldr	r3, .L209+4
 2543 015c 1B6A     		ldr	r3, [r3, #32]
 2544 015e 01E0     		b	.L185
 2545              	.L187:
 2546              		.loc 1 749 0 discriminator 5
 2547 0160 514B     		ldr	r3, .L209+4
 2548 0162 5B6A     		ldr	r3, [r3, #36]
 2549              	.L185:
 2550 0164 4FF00072 		mov	r2, #33554432
 2551 0168 BA64     		str	r2, [r7, #72]
 2552              	.LBB244:
 2553              	.LBB245:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2554              		.loc 2 531 0 is_stmt 1 discriminator 8
 2555 016a BA6C     		ldr	r2, [r7, #72]
 2556              		.syntax unified
 2557              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2558 016c 92FAA2F2 		rbit r2, r2
 2559              	@ 0 "" 2
 2560              		.thumb
 2561              		.syntax unified
 2562 0170 FA61     		str	r2, [r7, #28]
 2563              		.loc 2 544 0 discriminator 8
 2564 0172 FA69     		ldr	r2, [r7, #28]
 2565              	.LBE245:
 2566              	.LBE244:
 2567              		.loc 1 749 0 discriminator 8
 2568 0174 B2FA82F2 		clz	r2, r2
 2569 0178 52B2     		sxtb	r2, r2
 2570 017a 42F02002 		orr	r2, r2, #32
 2571 017e 52B2     		sxtb	r2, r2
 2572 0180 D2B2     		uxtb	r2, r2
 2573 0182 02F01F02 		and	r2, r2, #31
 2574 0186 D340     		lsrs	r3, r3, r2
 2575 0188 03F00103 		and	r3, r3, #1
 2576 018c 002B     		cmp	r3, #0
 2577 018e 44D1     		bne	.L181
 750:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 751:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 71


 2578              		.loc 1 751 0
 2579 0190 0123     		movs	r3, #1
 2580 0192 E4E0     		b	.L170
 2581              	.L182:
 2582 0194 0223     		movs	r3, #2
 2583 0196 7B64     		str	r3, [r7, #68]
 2584              	.LBB246:
 2585              	.LBB247:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2586              		.loc 2 531 0
 2587 0198 7B6C     		ldr	r3, [r7, #68]
 2588              		.syntax unified
 2589              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2590 019a 93FAA3F3 		rbit r3, r3
 2591              	@ 0 "" 2
 2592              		.thumb
 2593              		.syntax unified
 2594 019e BB61     		str	r3, [r7, #24]
 2595              		.loc 2 544 0
 2596 01a0 BB69     		ldr	r3, [r7, #24]
 2597              	.LBE247:
 2598              	.LBE246:
 752:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 753:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 754:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 755:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 756:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 757:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 758:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 2599              		.loc 1 758 0
 2600 01a2 B3FA83F3 		clz	r3, r3
 2601 01a6 5BB2     		sxtb	r3, r3
 2602 01a8 43F02003 		orr	r3, r3, #32
 2603 01ac 5BB2     		sxtb	r3, r3
 2604 01ae DBB2     		uxtb	r3, r3
 2605 01b0 5B09     		lsrs	r3, r3, #5
 2606 01b2 DBB2     		uxtb	r3, r3
 2607 01b4 012B     		cmp	r3, #1
 2608 01b6 02D1     		bne	.L191
 2609              		.loc 1 758 0 is_stmt 0 discriminator 1
 2610 01b8 3B4B     		ldr	r3, .L209+4
 2611 01ba 1B68     		ldr	r3, [r3]
 2612 01bc 16E0     		b	.L192
 2613              	.L191:
 2614 01be 0223     		movs	r3, #2
 2615 01c0 3B64     		str	r3, [r7, #64]
 2616              	.LBB248:
 2617              	.LBB249:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2618              		.loc 2 531 0 is_stmt 1 discriminator 2
 2619 01c2 3B6C     		ldr	r3, [r7, #64]
 2620              		.syntax unified
 2621              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2622 01c4 93FAA3F3 		rbit r3, r3
 2623              	@ 0 "" 2
 2624              		.thumb
 2625              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 72


 2626 01c8 7B61     		str	r3, [r7, #20]
 2627              		.loc 2 544 0 discriminator 2
 2628 01ca 7B69     		ldr	r3, [r7, #20]
 2629              	.LBE249:
 2630              	.LBE248:
 2631              		.loc 1 758 0 discriminator 2
 2632 01cc B3FA83F3 		clz	r3, r3
 2633 01d0 5BB2     		sxtb	r3, r3
 2634 01d2 43F02003 		orr	r3, r3, #32
 2635 01d6 5BB2     		sxtb	r3, r3
 2636 01d8 DBB2     		uxtb	r3, r3
 2637 01da 5B09     		lsrs	r3, r3, #5
 2638 01dc DBB2     		uxtb	r3, r3
 2639 01de 022B     		cmp	r3, #2
 2640 01e0 02D1     		bne	.L194
 2641              		.loc 1 758 0 is_stmt 0 discriminator 4
 2642 01e2 314B     		ldr	r3, .L209+4
 2643 01e4 1B6A     		ldr	r3, [r3, #32]
 2644 01e6 01E0     		b	.L192
 2645              	.L194:
 2646              		.loc 1 758 0 discriminator 5
 2647 01e8 2F4B     		ldr	r3, .L209+4
 2648 01ea 5B6A     		ldr	r3, [r3, #36]
 2649              	.L192:
 2650 01ec 0222     		movs	r2, #2
 2651 01ee FA63     		str	r2, [r7, #60]
 2652              	.LBB250:
 2653              	.LBB251:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2654              		.loc 2 531 0 is_stmt 1 discriminator 8
 2655 01f0 FA6B     		ldr	r2, [r7, #60]
 2656              		.syntax unified
 2657              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2658 01f2 92FAA2F2 		rbit r2, r2
 2659              	@ 0 "" 2
 2660              		.thumb
 2661              		.syntax unified
 2662 01f6 3A61     		str	r2, [r7, #16]
 2663              		.loc 2 544 0 discriminator 8
 2664 01f8 3A69     		ldr	r2, [r7, #16]
 2665              	.LBE251:
 2666              	.LBE250:
 2667              		.loc 1 758 0 discriminator 8
 2668 01fa B2FA82F2 		clz	r2, r2
 2669 01fe 52B2     		sxtb	r2, r2
 2670 0200 42F02002 		orr	r2, r2, #32
 2671 0204 52B2     		sxtb	r2, r2
 2672 0206 D2B2     		uxtb	r2, r2
 2673 0208 02F01F02 		and	r2, r2, #31
 2674 020c D340     		lsrs	r3, r3, r2
 2675 020e 03F00103 		and	r3, r3, #1
 2676 0212 002B     		cmp	r3, #0
 2677 0214 01D1     		bne	.L181
 759:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 760:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 2678              		.loc 1 760 0
 2679 0216 0123     		movs	r3, #1
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 73


 2680 0218 A1E0     		b	.L170
 2681              	.L181:
 761:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 762:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 763:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 2682              		.loc 1 763 0
 2683 021a 2349     		ldr	r1, .L209+4
 2684 021c 224B     		ldr	r3, .L209+4
 2685 021e 5B68     		ldr	r3, [r3, #4]
 2686 0220 23F00302 		bic	r2, r3, #3
 2687 0224 7B68     		ldr	r3, [r7, #4]
 2688 0226 5B68     		ldr	r3, [r3, #4]
 2689 0228 1343     		orrs	r3, r3, r2
 2690 022a 4B60     		str	r3, [r1, #4]
 764:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 765:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Get Start Tick */
 766:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 2691              		.loc 1 766 0
 2692 022c FFF7FEFF 		bl	HAL_GetTick
 2693 0230 F865     		str	r0, [r7, #92]
 767:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 768:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 2694              		.loc 1 768 0
 2695 0232 7B68     		ldr	r3, [r7, #4]
 2696 0234 5B68     		ldr	r3, [r3, #4]
 2697 0236 012B     		cmp	r3, #1
 2698 0238 12D1     		bne	.L197
 769:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 770:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 2699              		.loc 1 770 0
 2700 023a 0AE0     		b	.L198
 2701              	.L199:
 771:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 772:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2702              		.loc 1 772 0
 2703 023c FFF7FEFF 		bl	HAL_GetTick
 2704 0240 0246     		mov	r2, r0
 2705 0242 FB6D     		ldr	r3, [r7, #92]
 2706 0244 D31A     		subs	r3, r2, r3
 2707 0246 41F28832 		movw	r2, #5000
 2708 024a 9342     		cmp	r3, r2
 2709 024c 01D9     		bls	.L198
 773:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 774:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 2710              		.loc 1 774 0
 2711 024e 0323     		movs	r3, #3
 2712 0250 85E0     		b	.L170
 2713              	.L198:
 770:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 2714              		.loc 1 770 0
 2715 0252 154B     		ldr	r3, .L209+4
 2716 0254 5B68     		ldr	r3, [r3, #4]
 2717 0256 03F00C03 		and	r3, r3, #12
 2718 025a 042B     		cmp	r3, #4
 2719 025c EED1     		bne	.L199
 2720 025e 2BE0     		b	.L172
 2721              	.L197:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 74


 775:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 776:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 777:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 778:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 2722              		.loc 1 778 0
 2723 0260 7B68     		ldr	r3, [r7, #4]
 2724 0262 5B68     		ldr	r3, [r3, #4]
 2725 0264 022B     		cmp	r3, #2
 2726 0266 21D1     		bne	.L203
 779:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 780:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 2727              		.loc 1 780 0
 2728 0268 0AE0     		b	.L201
 2729              	.L202:
 781:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 782:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2730              		.loc 1 782 0
 2731 026a FFF7FEFF 		bl	HAL_GetTick
 2732 026e 0246     		mov	r2, r0
 2733 0270 FB6D     		ldr	r3, [r7, #92]
 2734 0272 D31A     		subs	r3, r2, r3
 2735 0274 41F28832 		movw	r2, #5000
 2736 0278 9342     		cmp	r3, r2
 2737 027a 01D9     		bls	.L201
 783:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 784:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 2738              		.loc 1 784 0
 2739 027c 0323     		movs	r3, #3
 2740 027e 6EE0     		b	.L170
 2741              	.L201:
 780:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 2742              		.loc 1 780 0
 2743 0280 094B     		ldr	r3, .L209+4
 2744 0282 5B68     		ldr	r3, [r3, #4]
 2745 0284 03F00C03 		and	r3, r3, #12
 2746 0288 082B     		cmp	r3, #8
 2747 028a EED1     		bne	.L202
 2748 028c 14E0     		b	.L172
 2749              	.L204:
 785:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 786:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 787:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 788:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 789:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 790:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 791:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 792:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2750              		.loc 1 792 0
 2751 028e FFF7FEFF 		bl	HAL_GetTick
 2752 0292 0246     		mov	r2, r0
 2753 0294 FB6D     		ldr	r3, [r7, #92]
 2754 0296 D31A     		subs	r3, r2, r3
 2755 0298 41F28832 		movw	r2, #5000
 2756 029c 9342     		cmp	r3, r2
 2757 029e 05D9     		bls	.L203
 793:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 794:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 75


 2758              		.loc 1 794 0
 2759 02a0 0323     		movs	r3, #3
 2760 02a2 5CE0     		b	.L170
 2761              	.L210:
 2762              		.align	2
 2763              	.L209:
 2764 02a4 00200240 		.word	1073881088
 2765 02a8 00100240 		.word	1073876992
 2766              	.L203:
 790:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 2767              		.loc 1 790 0
 2768 02ac 2E4B     		ldr	r3, .L211
 2769 02ae 5B68     		ldr	r3, [r3, #4]
 2770 02b0 03F00C03 		and	r3, r3, #12
 2771 02b4 002B     		cmp	r3, #0
 2772 02b6 EAD1     		bne	.L204
 2773              	.L172:
 795:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 796:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 797:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }      
 798:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }    
 799:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 800:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 801:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 2774              		.loc 1 801 0
 2775 02b8 2C4B     		ldr	r3, .L211+4
 2776 02ba 1B68     		ldr	r3, [r3]
 2777 02bc 03F00702 		and	r2, r3, #7
 2778 02c0 3B68     		ldr	r3, [r7]
 2779 02c2 9A42     		cmp	r2, r3
 2780 02c4 10D9     		bls	.L205
 802:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {    
 803:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 804:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 2781              		.loc 1 804 0
 2782 02c6 2949     		ldr	r1, .L211+4
 2783 02c8 284B     		ldr	r3, .L211+4
 2784 02ca 1B68     		ldr	r3, [r3]
 2785 02cc 23F00702 		bic	r2, r3, #7
 2786 02d0 3B68     		ldr	r3, [r7]
 2787 02d2 1343     		orrs	r3, r3, r2
 2788 02d4 0B60     		str	r3, [r1]
 805:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
 806:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 807:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 808:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 2789              		.loc 1 808 0
 2790 02d6 254B     		ldr	r3, .L211+4
 2791 02d8 1B68     		ldr	r3, [r3]
 2792 02da 03F00702 		and	r2, r3, #7
 2793 02de 3B68     		ldr	r3, [r7]
 2794 02e0 9A42     		cmp	r2, r3
 2795 02e2 01D0     		beq	.L205
 809:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 810:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 2796              		.loc 1 810 0
 2797 02e4 0123     		movs	r3, #1
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 76


 2798 02e6 3AE0     		b	.L170
 2799              	.L205:
 811:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 812:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }    
 813:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 814:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 815:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 816:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2800              		.loc 1 816 0
 2801 02e8 7B68     		ldr	r3, [r7, #4]
 2802 02ea 1B68     		ldr	r3, [r3]
 2803 02ec 03F00403 		and	r3, r3, #4
 2804 02f0 002B     		cmp	r3, #0
 2805 02f2 08D0     		beq	.L206
 817:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 818:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 819:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2806              		.loc 1 819 0
 2807 02f4 1C49     		ldr	r1, .L211
 2808 02f6 1C4B     		ldr	r3, .L211
 2809 02f8 5B68     		ldr	r3, [r3, #4]
 2810 02fa 23F4E062 		bic	r2, r3, #1792
 2811 02fe 7B68     		ldr	r3, [r7, #4]
 2812 0300 DB68     		ldr	r3, [r3, #12]
 2813 0302 1343     		orrs	r3, r3, r2
 2814 0304 4B60     		str	r3, [r1, #4]
 2815              	.L206:
 820:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 821:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 822:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 823:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 2816              		.loc 1 823 0
 2817 0306 7B68     		ldr	r3, [r7, #4]
 2818 0308 1B68     		ldr	r3, [r3]
 2819 030a 03F00803 		and	r3, r3, #8
 2820 030e 002B     		cmp	r3, #0
 2821 0310 09D0     		beq	.L207
 824:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 825:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 826:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 2822              		.loc 1 826 0
 2823 0312 1549     		ldr	r1, .L211
 2824 0314 144B     		ldr	r3, .L211
 2825 0316 5B68     		ldr	r3, [r3, #4]
 2826 0318 23F46052 		bic	r2, r3, #14336
 2827 031c 7B68     		ldr	r3, [r7, #4]
 2828 031e 1B69     		ldr	r3, [r3, #16]
 2829 0320 DB00     		lsls	r3, r3, #3
 2830 0322 1343     		orrs	r3, r3, r2
 2831 0324 4B60     		str	r3, [r1, #4]
 2832              	.L207:
 827:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 828:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  
 829:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 830:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 2833              		.loc 1 830 0
 2834 0326 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 77


 2835 032a 0146     		mov	r1, r0
 2836 032c 0E4B     		ldr	r3, .L211
 2837 032e 5B68     		ldr	r3, [r3, #4]
 2838 0330 03F0F002 		and	r2, r3, #240
 2839 0334 F023     		movs	r3, #240
 2840 0336 BB63     		str	r3, [r7, #56]
 2841              	.LBB252:
 2842              	.LBB253:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2843              		.loc 2 531 0
 2844 0338 BB6B     		ldr	r3, [r7, #56]
 2845              		.syntax unified
 2846              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2847 033a 93FAA3F3 		rbit r3, r3
 2848              	@ 0 "" 2
 2849              		.thumb
 2850              		.syntax unified
 2851 033e FB60     		str	r3, [r7, #12]
 2852              		.loc 2 544 0
 2853 0340 FB68     		ldr	r3, [r7, #12]
 2854              	.LBE253:
 2855              	.LBE252:
 2856              		.loc 1 830 0
 2857 0342 B3FA83F3 		clz	r3, r3
 2858 0346 22FA03F3 		lsr	r3, r2, r3
 2859 034a 094A     		ldr	r2, .L211+8
 2860 034c D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2861 034e 21FA03F3 		lsr	r3, r1, r3
 2862 0352 084A     		ldr	r2, .L211+12
 2863 0354 1360     		str	r3, [r2]
 831:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 832:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 833:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 2864              		.loc 1 833 0
 2865 0356 0020     		movs	r0, #0
 2866 0358 FFF7FEFF 		bl	HAL_InitTick
 834:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 835:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 2867              		.loc 1 835 0
 2868 035c 0023     		movs	r3, #0
 2869              	.L170:
 836:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 2870              		.loc 1 836 0
 2871 035e 1846     		mov	r0, r3
 2872 0360 6037     		adds	r7, r7, #96
 2873              	.LCFI14:
 2874              		.cfi_def_cfa_offset 8
 2875 0362 BD46     		mov	sp, r7
 2876              	.LCFI15:
 2877              		.cfi_def_cfa_register 13
 2878              		@ sp needed
 2879 0364 80BD     		pop	{r7, pc}
 2880              	.L212:
 2881 0366 00BF     		.align	2
 2882              	.L211:
 2883 0368 00100240 		.word	1073876992
 2884 036c 00200240 		.word	1073881088
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 78


 2885 0370 00000000 		.word	AHBPrescTable
 2886 0374 00000000 		.word	SystemCoreClock
 2887              		.cfi_endproc
 2888              	.LFE66:
 2890              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2891              		.align	2
 2892              		.global	HAL_RCC_MCOConfig
 2893              		.thumb
 2894              		.thumb_func
 2896              	HAL_RCC_MCOConfig:
 2897              	.LFB67:
 837:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 838:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 839:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 840:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 841:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 842:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 843:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 844:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 845:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim   
 846:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 847:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 848:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================  
 849:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 850:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 851:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     frequencies.
 852:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 853:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 854:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 855:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 856:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 857:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 858:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 859:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 860:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 861:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 862:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 863:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 864:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 865:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 866:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 867:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 868:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 869:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F105xC
 870:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 871:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 872:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 873:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE      XT1 external 3-25 MHz oscillator clock selecte
 874:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 875:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 876:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F107xC
 877:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 878:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 879:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 880:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected as
 881:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 882:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 79


 883:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 884:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 885:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 886:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 887:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 888:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 889:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 2898              		.loc 1 889 0
 2899              		.cfi_startproc
 2900              		@ args = 0, pretend = 0, frame = 40
 2901              		@ frame_needed = 1, uses_anonymous_args = 0
 2902 0000 80B5     		push	{r7, lr}
 2903              	.LCFI16:
 2904              		.cfi_def_cfa_offset 8
 2905              		.cfi_offset 7, -8
 2906              		.cfi_offset 14, -4
 2907 0002 8AB0     		sub	sp, sp, #40
 2908              	.LCFI17:
 2909              		.cfi_def_cfa_offset 48
 2910 0004 00AF     		add	r7, sp, #0
 2911              	.LCFI18:
 2912              		.cfi_def_cfa_register 7
 2913 0006 F860     		str	r0, [r7, #12]
 2914 0008 B960     		str	r1, [r7, #8]
 2915 000a 7A60     		str	r2, [r7, #4]
 890:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0};
 2916              		.loc 1 890 0
 2917 000c 07F11803 		add	r3, r7, #24
 2918 0010 0022     		movs	r2, #0
 2919 0012 1A60     		str	r2, [r3]
 2920 0014 5A60     		str	r2, [r3, #4]
 2921 0016 9A60     		str	r2, [r3, #8]
 2922 0018 DA60     		str	r2, [r3, #12]
 891:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 892:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 893:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 894:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 895:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 896:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 897:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 898:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2923              		.loc 1 898 0
 2924 001a 0223     		movs	r3, #2
 2925 001c FB61     		str	r3, [r7, #28]
 899:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2926              		.loc 1 899 0
 2927 001e 0323     		movs	r3, #3
 2928 0020 7B62     		str	r3, [r7, #36]
 900:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2929              		.loc 1 900 0
 2930 0022 0023     		movs	r3, #0
 2931 0024 3B62     		str	r3, [r7, #32]
 901:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2932              		.loc 1 901 0
 2933 0026 4FF48073 		mov	r3, #256
 2934 002a BB61     		str	r3, [r7, #24]
 2935              	.LBB254:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 80


 902:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 903:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 904:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2936              		.loc 1 904 0
 2937 002c 0E4A     		ldr	r2, .L214
 2938 002e 0E4B     		ldr	r3, .L214
 2939 0030 9B69     		ldr	r3, [r3, #24]
 2940 0032 43F00403 		orr	r3, r3, #4
 2941 0036 9361     		str	r3, [r2, #24]
 2942 0038 0B4B     		ldr	r3, .L214
 2943 003a 9B69     		ldr	r3, [r3, #24]
 2944 003c 03F00403 		and	r3, r3, #4
 2945 0040 7B61     		str	r3, [r7, #20]
 2946 0042 7B69     		ldr	r3, [r7, #20]
 2947              	.LBE254:
 905:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 906:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2948              		.loc 1 906 0
 2949 0044 07F11803 		add	r3, r7, #24
 2950 0048 1946     		mov	r1, r3
 2951 004a 0848     		ldr	r0, .L214+4
 2952 004c FFF7FEFF 		bl	HAL_GPIO_Init
 907:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 908:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO clock source */
 909:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2953              		.loc 1 909 0
 2954 0050 0549     		ldr	r1, .L214
 2955 0052 054B     		ldr	r3, .L214
 2956 0054 5B68     		ldr	r3, [r3, #4]
 2957 0056 23F0E062 		bic	r2, r3, #117440512
 2958 005a BB68     		ldr	r3, [r7, #8]
 2959 005c 1343     		orrs	r3, r3, r2
 2960 005e 4B60     		str	r3, [r1, #4]
 910:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 2961              		.loc 1 910 0
 2962 0060 00BF     		nop
 2963 0062 2837     		adds	r7, r7, #40
 2964              	.LCFI19:
 2965              		.cfi_def_cfa_offset 8
 2966 0064 BD46     		mov	sp, r7
 2967              	.LCFI20:
 2968              		.cfi_def_cfa_register 13
 2969              		@ sp needed
 2970 0066 80BD     		pop	{r7, pc}
 2971              	.L215:
 2972              		.align	2
 2973              	.L214:
 2974 0068 00100240 		.word	1073876992
 2975 006c 00080140 		.word	1073809408
 2976              		.cfi_endproc
 2977              	.LFE67:
 2979              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2980              		.align	2
 2981              		.global	HAL_RCC_EnableCSS
 2982              		.thumb
 2983              		.thumb_func
 2985              	HAL_RCC_EnableCSS:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 81


 2986              	.LFB68:
 911:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 912:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 913:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 914:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 915:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 916:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 917:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 918:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.  
 919:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 920:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 921:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 922:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 2987              		.loc 1 922 0
 2988              		.cfi_startproc
 2989              		@ args = 0, pretend = 0, frame = 8
 2990              		@ frame_needed = 1, uses_anonymous_args = 0
 2991              		@ link register save eliminated.
 2992 0000 80B4     		push	{r7}
 2993              	.LCFI21:
 2994              		.cfi_def_cfa_offset 4
 2995              		.cfi_offset 7, -4
 2996 0002 83B0     		sub	sp, sp, #12
 2997              	.LCFI22:
 2998              		.cfi_def_cfa_offset 16
 2999 0004 00AF     		add	r7, sp, #0
 3000              	.LCFI23:
 3001              		.cfi_def_cfa_register 7
 3002 0006 4FF40023 		mov	r3, #524288
 3003 000a 7B60     		str	r3, [r7, #4]
 3004              	.LBB255:
 3005              	.LBB256:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3006              		.loc 2 531 0
 3007 000c 7B68     		ldr	r3, [r7, #4]
 3008              		.syntax unified
 3009              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3010 000e 93FAA3F3 		rbit r3, r3
 3011              	@ 0 "" 2
 3012              		.thumb
 3013              		.syntax unified
 3014 0012 3B60     		str	r3, [r7]
 3015              		.loc 2 544 0
 3016 0014 3B68     		ldr	r3, [r7]
 3017              	.LBE256:
 3018              	.LBE255:
 923:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 3019              		.loc 1 923 0
 3020 0016 B3FA83F3 		clz	r3, r3
 3021 001a 9B00     		lsls	r3, r3, #2
 3022 001c 03F18443 		add	r3, r3, #1107296256
 3023 0020 03F58403 		add	r3, r3, #4325376
 3024 0024 1A46     		mov	r2, r3
 3025 0026 0123     		movs	r3, #1
 3026 0028 1360     		str	r3, [r2]
 924:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3027              		.loc 1 924 0
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 82


 3028 002a 00BF     		nop
 3029 002c 0C37     		adds	r7, r7, #12
 3030              	.LCFI24:
 3031              		.cfi_def_cfa_offset 4
 3032 002e BD46     		mov	sp, r7
 3033              	.LCFI25:
 3034              		.cfi_def_cfa_register 13
 3035              		@ sp needed
 3036 0030 80BC     		pop	{r7}
 3037              	.LCFI26:
 3038              		.cfi_restore 7
 3039              		.cfi_def_cfa_offset 0
 3040 0032 7047     		bx	lr
 3041              		.cfi_endproc
 3042              	.LFE68:
 3044              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 3045              		.align	2
 3046              		.global	HAL_RCC_DisableCSS
 3047              		.thumb
 3048              		.thumb_func
 3050              	HAL_RCC_DisableCSS:
 3051              	.LFB69:
 925:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 926:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 927:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 928:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
 929:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 930:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 931:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3052              		.loc 1 931 0
 3053              		.cfi_startproc
 3054              		@ args = 0, pretend = 0, frame = 8
 3055              		@ frame_needed = 1, uses_anonymous_args = 0
 3056              		@ link register save eliminated.
 3057 0000 80B4     		push	{r7}
 3058              	.LCFI27:
 3059              		.cfi_def_cfa_offset 4
 3060              		.cfi_offset 7, -4
 3061 0002 83B0     		sub	sp, sp, #12
 3062              	.LCFI28:
 3063              		.cfi_def_cfa_offset 16
 3064 0004 00AF     		add	r7, sp, #0
 3065              	.LCFI29:
 3066              		.cfi_def_cfa_register 7
 3067 0006 4FF40023 		mov	r3, #524288
 3068 000a 7B60     		str	r3, [r7, #4]
 3069              	.LBB257:
 3070              	.LBB258:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3071              		.loc 2 531 0
 3072 000c 7B68     		ldr	r3, [r7, #4]
 3073              		.syntax unified
 3074              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3075 000e 93FAA3F3 		rbit r3, r3
 3076              	@ 0 "" 2
 3077              		.thumb
 3078              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 83


 3079 0012 3B60     		str	r3, [r7]
 3080              		.loc 2 544 0
 3081 0014 3B68     		ldr	r3, [r7]
 3082              	.LBE258:
 3083              	.LBE257:
 932:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 3084              		.loc 1 932 0
 3085 0016 B3FA83F3 		clz	r3, r3
 3086 001a 9B00     		lsls	r3, r3, #2
 3087 001c 03F18443 		add	r3, r3, #1107296256
 3088 0020 03F58403 		add	r3, r3, #4325376
 3089 0024 1A46     		mov	r2, r3
 3090 0026 0023     		movs	r3, #0
 3091 0028 1360     		str	r3, [r2]
 933:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3092              		.loc 1 933 0
 3093 002a 00BF     		nop
 3094 002c 0C37     		adds	r7, r7, #12
 3095              	.LCFI30:
 3096              		.cfi_def_cfa_offset 4
 3097 002e BD46     		mov	sp, r7
 3098              	.LCFI31:
 3099              		.cfi_def_cfa_register 13
 3100              		@ sp needed
 3101 0030 80BC     		pop	{r7}
 3102              	.LCFI32:
 3103              		.cfi_restore 7
 3104              		.cfi_def_cfa_offset 0
 3105 0032 7047     		bx	lr
 3106              		.cfi_endproc
 3107              	.LFE69:
 3109              		.section	.rodata
 3110              		.align	2
 3111              	.LC0:
 3112 0000 02       		.byte	2
 3113 0001 03       		.byte	3
 3114 0002 04       		.byte	4
 3115 0003 05       		.byte	5
 3116 0004 06       		.byte	6
 3117 0005 07       		.byte	7
 3118 0006 08       		.byte	8
 3119 0007 09       		.byte	9
 3120 0008 0A       		.byte	10
 3121 0009 0B       		.byte	11
 3122 000a 0C       		.byte	12
 3123 000b 0D       		.byte	13
 3124 000c 0E       		.byte	14
 3125 000d 0F       		.byte	15
 3126 000e 10       		.byte	16
 3127 000f 10       		.byte	16
 3128              		.align	2
 3129              	.LC1:
 3130 0010 01       		.byte	1
 3131 0011 02       		.byte	2
 3132              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 3133              		.align	2
 3134              		.global	HAL_RCC_GetSysClockFreq
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 84


 3135              		.thumb
 3136              		.thumb_func
 3138              	HAL_RCC_GetSysClockFreq:
 3139              	.LFB70:
 934:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 935:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 936:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 937:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 938:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 939:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         constant and the selected clock source:
 940:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 941:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 942:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 943:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 944:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 945:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
 946:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 947:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               in voltage and temperature.
 948:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
 949:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 950:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 951:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                have wrong result.
 952:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                  
 953:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 954:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         value for HSE crystal.
 955:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           
 956:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 957:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 958:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           
 959:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 960:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 961:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         
 962:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval SYSCLK frequency
 963:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 964:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 965:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3140              		.loc 1 965 0
 3141              		.cfi_startproc
 3142              		@ args = 0, pretend = 0, frame = 56
 3143              		@ frame_needed = 1, uses_anonymous_args = 0
 3144              		@ link register save eliminated.
 3145 0000 90B4     		push	{r4, r7}
 3146              	.LCFI33:
 3147              		.cfi_def_cfa_offset 8
 3148              		.cfi_offset 4, -8
 3149              		.cfi_offset 7, -4
 3150 0002 8EB0     		sub	sp, sp, #56
 3151              	.LCFI34:
 3152              		.cfi_def_cfa_offset 64
 3153 0004 00AF     		add	r7, sp, #0
 3154              	.LCFI35:
 3155              		.cfi_def_cfa_register 7
 966:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if   defined(RCC_CFGR2_PREDIV1SRC)
 967:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
 968:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 
 969:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 970:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 1
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 85


 3156              		.loc 1 970 0
 3157 0006 364B     		ldr	r3, .L231
 3158 0008 3C1D     		adds	r4, r7, #4
 3159 000a 1868     		ldr	r0, [r3]	@ unaligned
 3160 000c 5968     		ldr	r1, [r3, #4]	@ unaligned
 3161 000e 9A68     		ldr	r2, [r3, #8]	@ unaligned
 3162 0010 DB68     		ldr	r3, [r3, #12]	@ unaligned
 3163 0012 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 971:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 972:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 
 973:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 974:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[2] = { 1, 2};
 3164              		.loc 1 974 0
 3165 0014 334A     		ldr	r2, .L231+4
 3166 0016 3B46     		mov	r3, r7
 3167 0018 1288     		ldrh	r2, [r2]	@ unaligned
 3168 001a 1A80     		strh	r2, [r3]	@ unaligned
 975:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 976:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 977:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
 978:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 3169              		.loc 1 978 0
 3170 001c 0023     		movs	r3, #0
 3171 001e FB62     		str	r3, [r7, #44]
 3172 0020 0023     		movs	r3, #0
 3173 0022 BB62     		str	r3, [r7, #40]
 3174 0024 0023     		movs	r3, #0
 3175 0026 7B63     		str	r3, [r7, #52]
 3176 0028 0023     		movs	r3, #0
 3177 002a 7B62     		str	r3, [r7, #36]
 979:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t sysclockfreq = 0;
 3178              		.loc 1 979 0
 3179 002c 0023     		movs	r3, #0
 3180 002e 3B63     		str	r3, [r7, #48]
 980:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 981:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t prediv2 = 0, pll2mul = 0;
 982:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 983:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 984:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 3181              		.loc 1 984 0
 3182 0030 2D4B     		ldr	r3, .L231+8
 3183 0032 5B68     		ldr	r3, [r3, #4]
 3184 0034 FB62     		str	r3, [r7, #44]
 985:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
 986:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 987:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 3185              		.loc 1 987 0
 3186 0036 FB6A     		ldr	r3, [r7, #44]
 3187 0038 03F00C03 		and	r3, r3, #12
 3188 003c 042B     		cmp	r3, #4
 3189 003e 02D0     		beq	.L222
 3190 0040 082B     		cmp	r3, #8
 3191 0042 03D0     		beq	.L223
 3192 0044 43E0     		b	.L230
 3193              	.L222:
 988:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 989:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 86


 990:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 991:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 3194              		.loc 1 991 0
 3195 0046 294B     		ldr	r3, .L231+12
 3196 0048 3B63     		str	r3, [r7, #48]
 992:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
 3197              		.loc 1 992 0
 3198 004a 43E0     		b	.L224
 3199              	.L223:
 993:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 994:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 995:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 996:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PL
 3200              		.loc 1 996 0
 3201 004c FB6A     		ldr	r3, [r7, #44]
 3202 004e 03F47012 		and	r2, r3, #3932160
 3203 0052 4FF47013 		mov	r3, #3932160
 3204 0056 FB61     		str	r3, [r7, #28]
 3205              	.LBB259:
 3206              	.LBB260:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3207              		.loc 2 531 0
 3208 0058 FB69     		ldr	r3, [r7, #28]
 3209              		.syntax unified
 3210              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3211 005a 93FAA3F3 		rbit r3, r3
 3212              	@ 0 "" 2
 3213              		.thumb
 3214              		.syntax unified
 3215 005e BB61     		str	r3, [r7, #24]
 3216              		.loc 2 544 0
 3217 0060 BB69     		ldr	r3, [r7, #24]
 3218              	.LBE260:
 3219              	.LBE259:
 3220              		.loc 1 996 0
 3221 0062 B3FA83F3 		clz	r3, r3
 3222 0066 22FA03F3 		lsr	r3, r2, r3
 3223 006a 07F13802 		add	r2, r7, #56
 3224 006e 1344     		add	r3, r3, r2
 3225 0070 13F8343C 		ldrb	r3, [r3, #-52]	@ zero_extendqisi2
 3226 0074 7B62     		str	r3, [r7, #36]
 997:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 3227              		.loc 1 997 0
 3228 0076 FB6A     		ldr	r3, [r7, #44]
 3229 0078 03F48033 		and	r3, r3, #65536
 3230 007c 002B     		cmp	r3, #0
 3231 007e 1ED0     		beq	.L226
 998:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 999:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
1000:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_
1001:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1002:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_C
 3232              		.loc 1 1002 0
 3233 0080 194B     		ldr	r3, .L231+8
 3234 0082 5B68     		ldr	r3, [r3, #4]
 3235 0084 03F40032 		and	r2, r3, #131072
 3236 0088 4FF40033 		mov	r3, #131072
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 87


 3237 008c 3B62     		str	r3, [r7, #32]
 3238              	.LBB261:
 3239              	.LBB262:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3240              		.loc 2 531 0
 3241 008e 3B6A     		ldr	r3, [r7, #32]
 3242              		.syntax unified
 3243              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3244 0090 93FAA3F3 		rbit r3, r3
 3245              	@ 0 "" 2
 3246              		.thumb
 3247              		.syntax unified
 3248 0094 7B61     		str	r3, [r7, #20]
 3249              		.loc 2 544 0
 3250 0096 7B69     		ldr	r3, [r7, #20]
 3251              	.LBE262:
 3252              	.LBE261:
 3253              		.loc 1 1002 0
 3254 0098 B3FA83F3 		clz	r3, r3
 3255 009c 22FA03F3 		lsr	r3, r2, r3
 3256 00a0 07F13802 		add	r2, r7, #56
 3257 00a4 1344     		add	r3, r3, r2
 3258 00a6 13F8383C 		ldrb	r3, [r3, #-56]	@ zero_extendqisi2
 3259 00aa BB62     		str	r3, [r7, #40]
1003:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
1004:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1005:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1006:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if(HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
1007:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1008:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLL2 selected as Prediv1 source */
1009:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
1010:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> POSITION_VAL(RCC_CFGR2_PREDIV2)) + 1;
1011:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> POSITION_VAL(RCC_CFGR2_PLL2MUL)) + 2;
1012:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv) * pllmul);
1013:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1014:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         else
1015:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1016:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1017:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
1018:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1019:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         
1020:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using floa
1021:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* In this case need to divide pllclk by 2 */
1022:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> POSITION_VAL(RCC_CFGR_P
1023:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1024:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             pllclk = pllclk / 2;
1025:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1026:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1027:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1028:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 3260              		.loc 1 1028 0
 3261 00ac 0F4A     		ldr	r2, .L231+12
 3262 00ae BB6A     		ldr	r3, [r7, #40]
 3263 00b0 B2FBF3F3 		udiv	r3, r2, r3
 3264 00b4 7A6A     		ldr	r2, [r7, #36]
 3265 00b6 02FB03F3 		mul	r3, r2, r3
 3266 00ba 7B63     		str	r3, [r7, #52]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 88


 3267 00bc 04E0     		b	.L228
 3268              	.L226:
1029:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1030:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1031:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
1032:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1033:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
1034:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 3269              		.loc 1 1034 0
 3270 00be 7B6A     		ldr	r3, [r7, #36]
 3271 00c0 0B4A     		ldr	r2, .L231+16
 3272 00c2 02FB03F3 		mul	r3, r2, r3
 3273 00c6 7B63     		str	r3, [r7, #52]
 3274              	.L228:
1035:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1036:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = pllclk;
 3275              		.loc 1 1036 0
 3276 00c8 7B6B     		ldr	r3, [r7, #52]
 3277 00ca 3B63     		str	r3, [r7, #48]
1037:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
 3278              		.loc 1 1037 0
 3279 00cc 02E0     		b	.L224
 3280              	.L230:
1038:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1039:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1040:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     default: /* HSI used as system clock */
1041:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1042:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 3281              		.loc 1 1042 0
 3282 00ce 074B     		ldr	r3, .L231+12
 3283 00d0 3B63     		str	r3, [r7, #48]
1043:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
 3284              		.loc 1 1043 0
 3285 00d2 00BF     		nop
 3286              	.L224:
1044:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1045:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1046:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return sysclockfreq;
 3287              		.loc 1 1046 0
 3288 00d4 3B6B     		ldr	r3, [r7, #48]
1047:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3289              		.loc 1 1047 0
 3290 00d6 1846     		mov	r0, r3
 3291 00d8 3837     		adds	r7, r7, #56
 3292              	.LCFI36:
 3293              		.cfi_def_cfa_offset 8
 3294 00da BD46     		mov	sp, r7
 3295              	.LCFI37:
 3296              		.cfi_def_cfa_register 13
 3297              		@ sp needed
 3298 00dc 90BC     		pop	{r4, r7}
 3299              	.LCFI38:
 3300              		.cfi_restore 7
 3301              		.cfi_restore 4
 3302              		.cfi_def_cfa_offset 0
 3303 00de 7047     		bx	lr
 3304              	.L232:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 89


 3305              		.align	2
 3306              	.L231:
 3307 00e0 00000000 		.word	.LC0
 3308 00e4 10000000 		.word	.LC1
 3309 00e8 00100240 		.word	1073876992
 3310 00ec 00127A00 		.word	8000000
 3311 00f0 00093D00 		.word	4000000
 3312              		.cfi_endproc
 3313              	.LFE70:
 3315              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 3316              		.align	2
 3317              		.global	HAL_RCC_GetHCLKFreq
 3318              		.thumb
 3319              		.thumb_func
 3321              	HAL_RCC_GetHCLKFreq:
 3322              	.LFB71:
1048:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1049:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1050:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1051:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1052:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1053:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * 
1054:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1055:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated within this function
1056:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HCLK frequency
1057:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1058:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1059:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3323              		.loc 1 1059 0
 3324              		.cfi_startproc
 3325              		@ args = 0, pretend = 0, frame = 0
 3326              		@ frame_needed = 1, uses_anonymous_args = 0
 3327              		@ link register save eliminated.
 3328 0000 80B4     		push	{r7}
 3329              	.LCFI39:
 3330              		.cfi_def_cfa_offset 4
 3331              		.cfi_offset 7, -4
 3332 0002 00AF     		add	r7, sp, #0
 3333              	.LCFI40:
 3334              		.cfi_def_cfa_register 7
1060:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
 3335              		.loc 1 1060 0
 3336 0004 024B     		ldr	r3, .L235
 3337 0006 1B68     		ldr	r3, [r3]
1061:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3338              		.loc 1 1061 0
 3339 0008 1846     		mov	r0, r3
 3340 000a BD46     		mov	sp, r7
 3341              	.LCFI41:
 3342              		.cfi_def_cfa_register 13
 3343              		@ sp needed
 3344 000c 80BC     		pop	{r7}
 3345              	.LCFI42:
 3346              		.cfi_restore 7
 3347              		.cfi_def_cfa_offset 0
 3348 000e 7047     		bx	lr
 3349              	.L236:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 90


 3350              		.align	2
 3351              	.L235:
 3352 0010 00000000 		.word	SystemCoreClock
 3353              		.cfi_endproc
 3354              	.LFE71:
 3356              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 3357              		.align	2
 3358              		.global	HAL_RCC_GetPCLK1Freq
 3359              		.thumb
 3360              		.thumb_func
 3362              	HAL_RCC_GetPCLK1Freq:
 3363              	.LFB72:
1062:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1063:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1064:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
1065:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1066:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1067:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK1 frequency
1068:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1069:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1070:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3364              		.loc 1 1070 0
 3365              		.cfi_startproc
 3366              		@ args = 0, pretend = 0, frame = 8
 3367              		@ frame_needed = 1, uses_anonymous_args = 0
 3368 0000 80B5     		push	{r7, lr}
 3369              	.LCFI43:
 3370              		.cfi_def_cfa_offset 8
 3371              		.cfi_offset 7, -8
 3372              		.cfi_offset 14, -4
 3373 0002 82B0     		sub	sp, sp, #8
 3374              	.LCFI44:
 3375              		.cfi_def_cfa_offset 16
 3376 0004 00AF     		add	r7, sp, #0
 3377              	.LCFI45:
 3378              		.cfi_def_cfa_register 7
1071:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1072:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 3379              		.loc 1 1072 0
 3380 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3381 000a 0146     		mov	r1, r0
 3382 000c 0B4B     		ldr	r3, .L240
 3383 000e 5B68     		ldr	r3, [r3, #4]
 3384 0010 03F4E062 		and	r2, r3, #1792
 3385 0014 4FF4E063 		mov	r3, #1792
 3386 0018 7B60     		str	r3, [r7, #4]
 3387              	.LBB263:
 3388              	.LBB264:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3389              		.loc 2 531 0
 3390 001a 7B68     		ldr	r3, [r7, #4]
 3391              		.syntax unified
 3392              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3393 001c 93FAA3F3 		rbit r3, r3
 3394              	@ 0 "" 2
 3395              		.thumb
 3396              		.syntax unified
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 91


 3397 0020 3B60     		str	r3, [r7]
 3398              		.loc 2 544 0
 3399 0022 3B68     		ldr	r3, [r7]
 3400              	.LBE264:
 3401              	.LBE263:
 3402              		.loc 1 1072 0
 3403 0024 B3FA83F3 		clz	r3, r3
 3404 0028 22FA03F3 		lsr	r3, r2, r3
 3405 002c 044A     		ldr	r2, .L240+4
 3406 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3407 0030 21FA03F3 		lsr	r3, r1, r3
1073:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }    
 3408              		.loc 1 1073 0
 3409 0034 1846     		mov	r0, r3
 3410 0036 0837     		adds	r7, r7, #8
 3411              	.LCFI46:
 3412              		.cfi_def_cfa_offset 8
 3413 0038 BD46     		mov	sp, r7
 3414              	.LCFI47:
 3415              		.cfi_def_cfa_register 13
 3416              		@ sp needed
 3417 003a 80BD     		pop	{r7, pc}
 3418              	.L241:
 3419              		.align	2
 3420              	.L240:
 3421 003c 00100240 		.word	1073876992
 3422 0040 00000000 		.word	APBPrescTable
 3423              		.cfi_endproc
 3424              	.LFE72:
 3426              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3427              		.align	2
 3428              		.global	HAL_RCC_GetPCLK2Freq
 3429              		.thumb
 3430              		.thumb_func
 3432              	HAL_RCC_GetPCLK2Freq:
 3433              	.LFB73:
1074:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1075:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1076:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1077:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1078:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1079:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK2 frequency
1080:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1081:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1082:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3434              		.loc 1 1082 0
 3435              		.cfi_startproc
 3436              		@ args = 0, pretend = 0, frame = 8
 3437              		@ frame_needed = 1, uses_anonymous_args = 0
 3438 0000 80B5     		push	{r7, lr}
 3439              	.LCFI48:
 3440              		.cfi_def_cfa_offset 8
 3441              		.cfi_offset 7, -8
 3442              		.cfi_offset 14, -4
 3443 0002 82B0     		sub	sp, sp, #8
 3444              	.LCFI49:
 3445              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 92


 3446 0004 00AF     		add	r7, sp, #0
 3447              	.LCFI50:
 3448              		.cfi_def_cfa_register 7
1083:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1084:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3449              		.loc 1 1084 0
 3450 0006 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 3451 000a 0146     		mov	r1, r0
 3452 000c 0B4B     		ldr	r3, .L245
 3453 000e 5B68     		ldr	r3, [r3, #4]
 3454 0010 03F46052 		and	r2, r3, #14336
 3455 0014 4FF46053 		mov	r3, #14336
 3456 0018 7B60     		str	r3, [r7, #4]
 3457              	.LBB265:
 3458              	.LBB266:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3459              		.loc 2 531 0
 3460 001a 7B68     		ldr	r3, [r7, #4]
 3461              		.syntax unified
 3462              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3463 001c 93FAA3F3 		rbit r3, r3
 3464              	@ 0 "" 2
 3465              		.thumb
 3466              		.syntax unified
 3467 0020 3B60     		str	r3, [r7]
 3468              		.loc 2 544 0
 3469 0022 3B68     		ldr	r3, [r7]
 3470              	.LBE266:
 3471              	.LBE265:
 3472              		.loc 1 1084 0
 3473 0024 B3FA83F3 		clz	r3, r3
 3474 0028 22FA03F3 		lsr	r3, r2, r3
 3475 002c 044A     		ldr	r2, .L245+4
 3476 002e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3477 0030 21FA03F3 		lsr	r3, r1, r3
1085:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** } 
 3478              		.loc 1 1085 0
 3479 0034 1846     		mov	r0, r3
 3480 0036 0837     		adds	r7, r7, #8
 3481              	.LCFI51:
 3482              		.cfi_def_cfa_offset 8
 3483 0038 BD46     		mov	sp, r7
 3484              	.LCFI52:
 3485              		.cfi_def_cfa_register 13
 3486              		@ sp needed
 3487 003a 80BD     		pop	{r7, pc}
 3488              	.L246:
 3489              		.align	2
 3490              	.L245:
 3491 003c 00100240 		.word	1073876992
 3492 0040 00000000 		.word	APBPrescTable
 3493              		.cfi_endproc
 3494              	.LFE73:
 3496              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3497              		.align	2
 3498              		.global	HAL_RCC_GetOscConfig
 3499              		.thumb
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 93


 3500              		.thumb_func
 3502              	HAL_RCC_GetOscConfig:
 3503              	.LFB74:
1086:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1087:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1088:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1089:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1090:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1091:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * will be configured.
1092:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1093:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1094:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1095:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3504              		.loc 1 1095 0
 3505              		.cfi_startproc
 3506              		@ args = 0, pretend = 0, frame = 16
 3507              		@ frame_needed = 1, uses_anonymous_args = 0
 3508              		@ link register save eliminated.
 3509 0000 80B4     		push	{r7}
 3510              	.LCFI53:
 3511              		.cfi_def_cfa_offset 4
 3512              		.cfi_offset 7, -4
 3513 0002 85B0     		sub	sp, sp, #20
 3514              	.LCFI54:
 3515              		.cfi_def_cfa_offset 24
 3516 0004 00AF     		add	r7, sp, #0
 3517              	.LCFI55:
 3518              		.cfi_def_cfa_register 7
 3519 0006 7860     		str	r0, [r7, #4]
1096:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1097:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1098:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1099:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1100:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 3520              		.loc 1 1100 0
 3521 0008 7B68     		ldr	r3, [r7, #4]
 3522 000a 0F22     		movs	r2, #15
 3523 000c 1A60     		str	r2, [r3]
1101:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1102:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1103:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1104:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Prediv1 source --------------------------------------------------*/
1105:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->Prediv1Source = READ_BIT(RCC->CFGR2,RCC_CFGR2_PREDIV1SRC);
1106:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
1107:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1108:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1109:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3524              		.loc 1 1109 0
 3525 000e 3F4B     		ldr	r3, .L261
 3526 0010 1B68     		ldr	r3, [r3]
 3527 0012 03F48023 		and	r3, r3, #262144
 3528 0016 002B     		cmp	r3, #0
 3529 0018 04D0     		beq	.L248
1110:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1111:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3530              		.loc 1 1111 0
 3531 001a 7B68     		ldr	r3, [r7, #4]
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 94


 3532 001c 4FF4A022 		mov	r2, #327680
 3533 0020 5A60     		str	r2, [r3, #4]
 3534 0022 0DE0     		b	.L249
 3535              	.L248:
1112:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1113:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 3536              		.loc 1 1113 0
 3537 0024 394B     		ldr	r3, .L261
 3538 0026 1B68     		ldr	r3, [r3]
 3539 0028 03F48033 		and	r3, r3, #65536
 3540 002c 002B     		cmp	r3, #0
 3541 002e 04D0     		beq	.L250
1114:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1115:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 3542              		.loc 1 1115 0
 3543 0030 7B68     		ldr	r3, [r7, #4]
 3544 0032 4FF48032 		mov	r2, #65536
 3545 0036 5A60     		str	r2, [r3, #4]
 3546 0038 02E0     		b	.L249
 3547              	.L250:
1116:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1117:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1118:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1119:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 3548              		.loc 1 1119 0
 3549 003a 7B68     		ldr	r3, [r7, #4]
 3550 003c 0022     		movs	r2, #0
 3551 003e 5A60     		str	r2, [r3, #4]
 3552              	.L249:
1120:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1121:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
 3553              		.loc 1 1121 0
 3554 0040 324B     		ldr	r3, .L261
 3555 0042 5B68     		ldr	r3, [r3, #4]
 3556 0044 03F40032 		and	r2, r3, #131072
 3557 0048 7B68     		ldr	r3, [r7, #4]
 3558 004a 9A60     		str	r2, [r3, #8]
1122:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1123:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1124:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3559              		.loc 1 1124 0
 3560 004c 2F4B     		ldr	r3, .L261
 3561 004e 1B68     		ldr	r3, [r3]
 3562 0050 03F00103 		and	r3, r3, #1
 3563 0054 002B     		cmp	r3, #0
 3564 0056 03D0     		beq	.L251
1125:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1126:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 3565              		.loc 1 1126 0
 3566 0058 7B68     		ldr	r3, [r7, #4]
 3567 005a 0122     		movs	r2, #1
 3568 005c 1A61     		str	r2, [r3, #16]
 3569 005e 02E0     		b	.L252
 3570              	.L251:
1127:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1128:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1129:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 95


1130:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 3571              		.loc 1 1130 0
 3572 0060 7B68     		ldr	r3, [r7, #4]
 3573 0062 0022     		movs	r2, #0
 3574 0064 1A61     		str	r2, [r3, #16]
 3575              	.L252:
1131:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1132:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1133:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3576              		.loc 1 1133 0
 3577 0066 294B     		ldr	r3, .L261
 3578 0068 1B68     		ldr	r3, [r3]
 3579 006a 03F0F802 		and	r2, r3, #248
 3580 006e F823     		movs	r3, #248
 3581 0070 FB60     		str	r3, [r7, #12]
 3582              	.LBB267:
 3583              	.LBB268:
 531:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3584              		.loc 2 531 0
 3585 0072 FB68     		ldr	r3, [r7, #12]
 3586              		.syntax unified
 3587              	@ 531 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3588 0074 93FAA3F3 		rbit r3, r3
 3589              	@ 0 "" 2
 3590              		.thumb
 3591              		.syntax unified
 3592 0078 BB60     		str	r3, [r7, #8]
 3593              		.loc 2 544 0
 3594 007a BB68     		ldr	r3, [r7, #8]
 3595              	.LBE268:
 3596              	.LBE267:
 3597              		.loc 1 1133 0
 3598 007c B3FA83F3 		clz	r3, r3
 3599 0080 DA40     		lsrs	r2, r2, r3
 3600 0082 7B68     		ldr	r3, [r7, #4]
 3601 0084 5A61     		str	r2, [r3, #20]
1134:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1135:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1136:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3602              		.loc 1 1136 0
 3603 0086 214B     		ldr	r3, .L261
 3604 0088 1B6A     		ldr	r3, [r3, #32]
 3605 008a 03F00403 		and	r3, r3, #4
 3606 008e 002B     		cmp	r3, #0
 3607 0090 03D0     		beq	.L254
1137:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1138:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3608              		.loc 1 1138 0
 3609 0092 7B68     		ldr	r3, [r7, #4]
 3610 0094 0522     		movs	r2, #5
 3611 0096 DA60     		str	r2, [r3, #12]
 3612 0098 0CE0     		b	.L255
 3613              	.L254:
1139:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1140:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 3614              		.loc 1 1140 0
 3615 009a 1C4B     		ldr	r3, .L261
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 96


 3616 009c 1B6A     		ldr	r3, [r3, #32]
 3617 009e 03F00103 		and	r3, r3, #1
 3618 00a2 002B     		cmp	r3, #0
 3619 00a4 03D0     		beq	.L256
1141:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1142:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 3620              		.loc 1 1142 0
 3621 00a6 7B68     		ldr	r3, [r7, #4]
 3622 00a8 0122     		movs	r2, #1
 3623 00aa DA60     		str	r2, [r3, #12]
 3624 00ac 02E0     		b	.L255
 3625              	.L256:
1143:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1144:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1145:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1146:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 3626              		.loc 1 1146 0
 3627 00ae 7B68     		ldr	r3, [r7, #4]
 3628 00b0 0022     		movs	r2, #0
 3629 00b2 DA60     		str	r2, [r3, #12]
 3630              	.L255:
1147:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1148:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1149:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1150:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3631              		.loc 1 1150 0
 3632 00b4 154B     		ldr	r3, .L261
 3633 00b6 5B6A     		ldr	r3, [r3, #36]
 3634 00b8 03F00103 		and	r3, r3, #1
 3635 00bc 002B     		cmp	r3, #0
 3636 00be 03D0     		beq	.L257
1151:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1152:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 3637              		.loc 1 1152 0
 3638 00c0 7B68     		ldr	r3, [r7, #4]
 3639 00c2 0122     		movs	r2, #1
 3640 00c4 9A61     		str	r2, [r3, #24]
 3641 00c6 02E0     		b	.L258
 3642              	.L257:
1153:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1154:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1155:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1156:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 3643              		.loc 1 1156 0
 3644 00c8 7B68     		ldr	r3, [r7, #4]
 3645 00ca 0022     		movs	r2, #0
 3646 00cc 9A61     		str	r2, [r3, #24]
 3647              	.L258:
1157:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1158:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1159:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1160:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1161:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3648              		.loc 1 1161 0
 3649 00ce 0F4B     		ldr	r3, .L261
 3650 00d0 1B68     		ldr	r3, [r3]
 3651 00d2 03F08073 		and	r3, r3, #16777216
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 97


 3652 00d6 002B     		cmp	r3, #0
 3653 00d8 03D0     		beq	.L259
1162:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1163:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 3654              		.loc 1 1163 0
 3655 00da 7B68     		ldr	r3, [r7, #4]
 3656 00dc 0222     		movs	r2, #2
 3657 00de DA61     		str	r2, [r3, #28]
 3658 00e0 02E0     		b	.L260
 3659              	.L259:
1164:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1165:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1166:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1167:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 3660              		.loc 1 1167 0
 3661 00e2 7B68     		ldr	r3, [r7, #4]
 3662 00e4 0122     		movs	r2, #1
 3663 00e6 DA61     		str	r2, [r3, #28]
 3664              	.L260:
1168:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1169:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3665              		.loc 1 1169 0
 3666 00e8 084B     		ldr	r3, .L261
 3667 00ea 5B68     		ldr	r3, [r3, #4]
 3668 00ec 03F48032 		and	r2, r3, #65536
 3669 00f0 7B68     		ldr	r3, [r7, #4]
 3670 00f2 1A62     		str	r2, [r3, #32]
1170:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 3671              		.loc 1 1170 0
 3672 00f4 054B     		ldr	r3, .L261
 3673 00f6 5B68     		ldr	r3, [r3, #4]
 3674 00f8 03F47012 		and	r2, r3, #3932160
 3675 00fc 7B68     		ldr	r3, [r7, #4]
 3676 00fe 5A62     		str	r2, [r3, #36]
1171:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
1172:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL2 configuration -----------------------------------------------*/
1173:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLL2ON) == RCC_CR_PLL2ON)
1174:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1175:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_ON;
1176:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1177:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1178:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1179:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_OFF;
1180:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1181:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.HSEPrediv2Value = __HAL_RCC_HSE_GET_PREDIV2();
1182:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
1183:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
1184:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3677              		.loc 1 1184 0
 3678 0100 00BF     		nop
 3679 0102 1437     		adds	r7, r7, #20
 3680              	.LCFI56:
 3681              		.cfi_def_cfa_offset 4
 3682 0104 BD46     		mov	sp, r7
 3683              	.LCFI57:
 3684              		.cfi_def_cfa_register 13
 3685              		@ sp needed
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 98


 3686 0106 80BC     		pop	{r7}
 3687              	.LCFI58:
 3688              		.cfi_restore 7
 3689              		.cfi_def_cfa_offset 0
 3690 0108 7047     		bx	lr
 3691              	.L262:
 3692 010a 00BF     		.align	2
 3693              	.L261:
 3694 010c 00100240 		.word	1073876992
 3695              		.cfi_endproc
 3696              	.LFE74:
 3698              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3699              		.align	2
 3700              		.global	HAL_RCC_GetClockConfig
 3701              		.thumb
 3702              		.thumb_func
 3704              	HAL_RCC_GetClockConfig:
 3705              	.LFB75:
1185:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1186:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1187:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1188:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1189:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1190:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * contains the current clock configuration.
1191:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1192:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1193:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1194:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1195:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3706              		.loc 1 1195 0
 3707              		.cfi_startproc
 3708              		@ args = 0, pretend = 0, frame = 8
 3709              		@ frame_needed = 1, uses_anonymous_args = 0
 3710              		@ link register save eliminated.
 3711 0000 80B4     		push	{r7}
 3712              	.LCFI59:
 3713              		.cfi_def_cfa_offset 4
 3714              		.cfi_offset 7, -4
 3715 0002 83B0     		sub	sp, sp, #12
 3716              	.LCFI60:
 3717              		.cfi_def_cfa_offset 16
 3718 0004 00AF     		add	r7, sp, #0
 3719              	.LCFI61:
 3720              		.cfi_def_cfa_register 7
 3721 0006 7860     		str	r0, [r7, #4]
 3722 0008 3960     		str	r1, [r7]
1196:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1197:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1198:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1199:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1200:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1201:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3723              		.loc 1 1201 0
 3724 000a 7B68     		ldr	r3, [r7, #4]
 3725 000c 0F22     		movs	r2, #15
 3726 000e 1A60     		str	r2, [r3]
1202:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 99


1203:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1204:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3727              		.loc 1 1204 0
 3728 0010 114B     		ldr	r3, .L264
 3729 0012 5B68     		ldr	r3, [r3, #4]
 3730 0014 03F00302 		and	r2, r3, #3
 3731 0018 7B68     		ldr	r3, [r7, #4]
 3732 001a 5A60     		str	r2, [r3, #4]
1205:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1206:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1207:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3733              		.loc 1 1207 0
 3734 001c 0E4B     		ldr	r3, .L264
 3735 001e 5B68     		ldr	r3, [r3, #4]
 3736 0020 03F0F002 		and	r2, r3, #240
 3737 0024 7B68     		ldr	r3, [r7, #4]
 3738 0026 9A60     		str	r2, [r3, #8]
1208:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1209:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1210:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3739              		.loc 1 1210 0
 3740 0028 0B4B     		ldr	r3, .L264
 3741 002a 5B68     		ldr	r3, [r3, #4]
 3742 002c 03F4E062 		and	r2, r3, #1792
 3743 0030 7B68     		ldr	r3, [r7, #4]
 3744 0032 DA60     		str	r2, [r3, #12]
1211:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1212:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1213:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 3745              		.loc 1 1213 0
 3746 0034 084B     		ldr	r3, .L264
 3747 0036 5B68     		ldr	r3, [r3, #4]
 3748 0038 03F46053 		and	r3, r3, #14336
 3749 003c DA08     		lsrs	r2, r3, #3
 3750 003e 7B68     		ldr	r3, [r7, #4]
 3751 0040 1A61     		str	r2, [r3, #16]
1214:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   
1215:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if   defined(FLASH_ACR_LATENCY)
1216:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1217:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3752              		.loc 1 1217 0
 3753 0042 064B     		ldr	r3, .L264+4
 3754 0044 1B68     		ldr	r3, [r3]
 3755 0046 03F00702 		and	r2, r3, #7
 3756 004a 3B68     		ldr	r3, [r7]
 3757 004c 1A60     		str	r2, [r3]
1218:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1219:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* For VALUE lines devices, only LATENCY_0 can be set*/
1220:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)FLASH_LATENCY_0; 
1221:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
1222:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3758              		.loc 1 1222 0
 3759 004e 00BF     		nop
 3760 0050 0C37     		adds	r7, r7, #12
 3761              	.LCFI62:
 3762              		.cfi_def_cfa_offset 4
 3763 0052 BD46     		mov	sp, r7
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 100


 3764              	.LCFI63:
 3765              		.cfi_def_cfa_register 13
 3766              		@ sp needed
 3767 0054 80BC     		pop	{r7}
 3768              	.LCFI64:
 3769              		.cfi_restore 7
 3770              		.cfi_def_cfa_offset 0
 3771 0056 7047     		bx	lr
 3772              	.L265:
 3773              		.align	2
 3774              	.L264:
 3775 0058 00100240 		.word	1073876992
 3776 005c 00200240 		.word	1073881088
 3777              		.cfi_endproc
 3778              	.LFE75:
 3780              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3781              		.align	2
 3782              		.global	HAL_RCC_NMI_IRQHandler
 3783              		.thumb
 3784              		.thumb_func
 3786              	HAL_RCC_NMI_IRQHandler:
 3787              	.LFB76:
1223:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1224:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1225:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1226:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1227:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1228:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1229:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1230:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3788              		.loc 1 1230 0
 3789              		.cfi_startproc
 3790              		@ args = 0, pretend = 0, frame = 0
 3791              		@ frame_needed = 1, uses_anonymous_args = 0
 3792 0000 80B5     		push	{r7, lr}
 3793              	.LCFI65:
 3794              		.cfi_def_cfa_offset 8
 3795              		.cfi_offset 7, -8
 3796              		.cfi_offset 14, -4
 3797 0002 00AF     		add	r7, sp, #0
 3798              	.LCFI66:
 3799              		.cfi_def_cfa_register 7
1231:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1232:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 3800              		.loc 1 1232 0
 3801 0004 064B     		ldr	r3, .L269
 3802 0006 9B68     		ldr	r3, [r3, #8]
 3803 0008 03F08003 		and	r3, r3, #128
 3804 000c 002B     		cmp	r3, #0
 3805 000e 04D0     		beq	.L268
1233:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1234:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1235:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
 3806              		.loc 1 1235 0
 3807 0010 FFF7FEFF 		bl	HAL_RCC_CSSCallback
1236:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     
1237:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 101


1238:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 3808              		.loc 1 1238 0
 3809 0014 034B     		ldr	r3, .L269+4
 3810 0016 8022     		movs	r2, #128
 3811 0018 1A70     		strb	r2, [r3]
 3812              	.L268:
1239:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1240:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3813              		.loc 1 1240 0
 3814 001a 00BF     		nop
 3815 001c 80BD     		pop	{r7, pc}
 3816              	.L270:
 3817 001e 00BF     		.align	2
 3818              	.L269:
 3819 0020 00100240 		.word	1073876992
 3820 0024 0A100240 		.word	1073877002
 3821              		.cfi_endproc
 3822              	.LFE76:
 3824              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3825              		.align	2
 3826              		.weak	HAL_RCC_CSSCallback
 3827              		.thumb
 3828              		.thumb_func
 3830              	HAL_RCC_CSSCallback:
 3831              	.LFB77:
1241:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1242:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1243:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1244:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval none
1245:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1246:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1247:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 3832              		.loc 1 1247 0
 3833              		.cfi_startproc
 3834              		@ args = 0, pretend = 0, frame = 0
 3835              		@ frame_needed = 1, uses_anonymous_args = 0
 3836              		@ link register save eliminated.
 3837 0000 80B4     		push	{r7}
 3838              	.LCFI67:
 3839              		.cfi_def_cfa_offset 4
 3840              		.cfi_offset 7, -4
 3841 0002 00AF     		add	r7, sp, #0
 3842              	.LCFI68:
 3843              		.cfi_def_cfa_register 7
1248:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1249:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1250:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     */ 
1251:Drivers/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 3844              		.loc 1 1251 0
 3845 0004 00BF     		nop
 3846 0006 BD46     		mov	sp, r7
 3847              	.LCFI69:
 3848              		.cfi_def_cfa_register 13
 3849              		@ sp needed
 3850 0008 80BC     		pop	{r7}
 3851              	.LCFI70:
 3852              		.cfi_restore 7
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 102


 3853              		.cfi_def_cfa_offset 0
 3854 000a 7047     		bx	lr
 3855              		.cfi_endproc
 3856              	.LFE77:
 3858              		.text
 3859              	.Letext0:
 3860              		.file 3 "/usr/local/gcc_arm/gcc-arm-none-eabi-5_4-2016q2/arm-none-eabi/include/machine/_default_ty
 3861              		.file 4 "/usr/local/gcc_arm/gcc-arm-none-eabi-5_4-2016q2/arm-none-eabi/include/sys/_stdint.h"
 3862              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 3863              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 3864              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 3865              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 3866              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 3867              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 3868              		.file 11 "Drivers/CMSIS/Include/core_cm3.h"
 3869              		.file 12 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 103


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_rcc.c
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:20     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:25     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:120    .text.HAL_RCC_DeInit:0000000000000070 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:127    .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:132    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:589    .text.HAL_RCC_OscConfig:0000000000000304 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:592    .text.HAL_RCC_OscConfig:0000000000000308 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:1057   .text.HAL_RCC_OscConfig:000000000000060c $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:1060   .text.HAL_RCC_OscConfig:0000000000000610 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:1493   .text.HAL_RCC_OscConfig:00000000000008f0 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:1498   .text.HAL_RCC_OscConfig:00000000000008fc $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:1909   .text.HAL_RCC_OscConfig:0000000000000bb8 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:1912   .text.HAL_RCC_OscConfig:0000000000000bbc $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2292   .text.HAL_RCC_OscConfig:0000000000000e3c $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2297   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2302   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2764   .text.HAL_RCC_ClockConfig:00000000000002a4 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2768   .text.HAL_RCC_ClockConfig:00000000000002ac $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3138   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2883   .text.HAL_RCC_ClockConfig:0000000000000368 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2891   .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2896   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2974   .text.HAL_RCC_MCOConfig:0000000000000068 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2980   .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:2985   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3045   .text.HAL_RCC_DisableCSS:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3050   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3110   .rodata:0000000000000000 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3133   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3307   .text.HAL_RCC_GetSysClockFreq:00000000000000e0 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3316   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3321   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3352   .text.HAL_RCC_GetHCLKFreq:0000000000000010 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3357   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3362   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3421   .text.HAL_RCC_GetPCLK1Freq:000000000000003c $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3427   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3432   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3491   .text.HAL_RCC_GetPCLK2Freq:000000000000003c $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3497   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3502   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3694   .text.HAL_RCC_GetOscConfig:000000000000010c $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3699   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3704   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3775   .text.HAL_RCC_GetClockConfig:0000000000000058 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3781   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3786   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3830   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3819   .text.HAL_RCC_NMI_IRQHandler:0000000000000020 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s:3825   .text.HAL_RCC_CSSCallback:0000000000000000 $t
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
HAL_GetTick
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccAXpcxE.s 			page 104


HAL_Delay
HAL_InitTick
AHBPrescTable
HAL_GPIO_Init
APBPrescTable
