Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Mar  3 11:34:12 2017
| Host         : Elsa running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file GrayCounter_System_control_sets_placed.rpt
| Design       : GrayCounter_System
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            1 |
| No           | No                    | Yes                    |             149 |           47 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              63 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | debounce_inst/clean_i_1_n_0          | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | debounce_inst_upper/clean_i_1__0_n_0 | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG |                                      |                  |                1 |              4 |
|  clk_IBUF_BUFG | pulse_inst/cmax_2[27]_i_1_n_0        | rst_IBUF         |                7 |             28 |
|  clk_IBUF_BUFG | pulse_inst_upper/E[0]                | rst_IBUF         |                9 |             33 |
|  clk_IBUF_BUFG |                                      | rst_IBUF         |               47 |            149 |
+----------------+--------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


