
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ss_125C_4v50 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375    0.997433 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011705    0.297544    1.372370    2.369803 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.297544    0.000082    2.369885 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008077    0.565012    0.448047    2.817932 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.565012    0.000190    2.818121 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003367    0.275242    0.259636    3.077758 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.275242    0.000033    3.077790 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.077790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375    0.997433 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097433   clock uncertainty
                                  0.000000    1.097433   clock reconvergence pessimism
                                  0.203639    1.301072   library hold time
                                              1.301072   data required time
---------------------------------------------------------------------------------------------
                                              1.301072   data required time
                                             -3.077790   data arrival time
---------------------------------------------------------------------------------------------
                                              1.776718   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563    0.996621 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016781    0.367826    1.430110    2.426730 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.367827    0.000371    2.427101 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004695    0.481124    0.367075    2.794176 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.481124    0.000091    2.794267 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004437    0.341657    0.341146    3.135413 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.341657    0.000049    3.135462 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.135462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563    0.996621 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096621   clock uncertainty
                                  0.000000    1.096621   clock reconvergence pessimism
                                  0.188939    1.285560   library hold time
                                              1.285560   data required time
---------------------------------------------------------------------------------------------
                                              1.285560   data required time
                                             -3.135462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.849902   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897    0.996955 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017340    0.375649    1.436471    2.433426 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.375649    0.000360    2.433786 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005747    0.483874    0.410239    2.844026 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.483874    0.000122    2.844147 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003952    0.326184    0.332384    3.176532 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.326184    0.000075    3.176607 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.176607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897    0.996955 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096955   clock uncertainty
                                  0.000000    1.096955   clock reconvergence pessimism
                                  0.192364    1.289319   library hold time
                                              1.289319   data required time
---------------------------------------------------------------------------------------------
                                              1.289319   data required time
                                             -3.176607   data arrival time
---------------------------------------------------------------------------------------------
                                              1.887288   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359    0.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019997    0.414269    1.466735    2.464153 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.414269    0.000315    2.464467 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006554    0.542141    0.540604    3.005071 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.542141    0.000136    3.005207 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004011    0.290194    0.268713    3.273920 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.290194    0.000045    3.273965 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.273965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359    0.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097417   clock uncertainty
                                  0.000000    1.097417   clock reconvergence pessimism
                                  0.200329    1.297747   library hold time
                                              1.297747   data required time
---------------------------------------------------------------------------------------------
                                              1.297747   data required time
                                             -3.273965   data arrival time
---------------------------------------------------------------------------------------------
                                              1.976218   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027583    0.888227    2.072154    3.069419 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.888227    0.000487    3.069906 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003447    0.319320    0.222032    3.291938 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.319320    0.000033    3.291970 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.291970   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097265   clock uncertainty
                                  0.000000    1.097265   clock reconvergence pessimism
                                  0.193883    1.291149   library hold time
                                              1.291149   data required time
---------------------------------------------------------------------------------------------
                                              1.291149   data required time
                                             -3.291970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.000822   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368    0.997426 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024718    0.482001    1.514547    2.511973 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.482001    0.000320    2.512292 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006854    0.549688    0.570204    3.082497 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.549688    0.000151    3.082648 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003766    0.280300    0.265260    3.347908 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.280300    0.000070    3.347978 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.347978   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368    0.997426 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097426   clock uncertainty
                                  0.000000    1.097426   clock reconvergence pessimism
                                  0.202519    1.299945   library hold time
                                              1.299945   data required time
---------------------------------------------------------------------------------------------
                                              1.299945   data required time
                                             -3.347978   data arrival time
---------------------------------------------------------------------------------------------
                                              2.048033   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000529    0.989682 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.006696    0.360580    1.714452    2.704134 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.360580    0.000091    2.704225 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.013362    0.402171    0.341550    3.045775 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.402171    0.000234    3.046009 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.016829    0.618267    0.504407    3.550415 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _074_ (net)
                      0.618267    0.000268    3.550683 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004060    0.280230    0.220720    3.771403 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.280230    0.000078    3.771482 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.771482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000255    0.996314 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096314   clock uncertainty
                                  0.000000    1.096314   clock reconvergence pessimism
                                  0.202534    1.298848   library hold time
                                              1.298848   data required time
---------------------------------------------------------------------------------------------
                                              1.298848   data required time
                                             -3.771482   data arrival time
---------------------------------------------------------------------------------------------
                                              2.472634   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067526    0.002856    6.213123 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213123   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000897    0.996955 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096955   clock uncertainty
                                  0.000000    1.096955   clock reconvergence pessimism
                                  0.733168    1.830123   library removal time
                                              1.830123   data required time
---------------------------------------------------------------------------------------------
                                              1.830123   data required time
                                             -6.213123   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383000   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067525    0.002789    6.213056 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187737    0.000563    0.996621 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096621   clock uncertainty
                                  0.000000    1.096621   clock reconvergence pessimism
                                  0.733167    1.829788   library removal time
                                              1.829788   data required time
---------------------------------------------------------------------------------------------
                                              1.829788   data required time
                                             -6.213056   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383268   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003071    6.213337 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187736    0.000255    0.996314 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.096314   clock uncertainty
                                  0.000000    1.096314   clock reconvergence pessimism
                                  0.733168    1.829481   library removal time
                                              1.829481   data required time
---------------------------------------------------------------------------------------------
                                              1.829481   data required time
                                             -6.213337   data arrival time
---------------------------------------------------------------------------------------------
                                              4.383856   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934855    0.002328    5.274236 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.073869    1.067501    0.936031    6.210267 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.067530    0.003077    6.213343 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.213343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000376    0.989529 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089529   clock uncertainty
                                  0.000000    1.089529   clock reconvergence pessimism
                                  0.731319    1.820848   library removal time
                                              1.820848   data required time
---------------------------------------------------------------------------------------------
                                              1.820848   data required time
                                             -6.213343   data arrival time
---------------------------------------------------------------------------------------------
                                              4.392495   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681510    0.000469    6.188688 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.188688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187738    0.001207    0.997266 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097265   clock uncertainty
                                  0.000000    1.097265   clock reconvergence pessimism
                                  0.693197    1.790463   library removal time
                                              1.790463   data required time
---------------------------------------------------------------------------------------------
                                              1.790463   data required time
                                             -6.188688   data arrival time
---------------------------------------------------------------------------------------------
                                              4.398225   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681511    0.001139    6.189358 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189358   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001368    0.997426 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097426   clock uncertainty
                                  0.000000    1.097426   clock reconvergence pessimism
                                  0.693198    1.790623   library removal time
                                              1.790623   data required time
---------------------------------------------------------------------------------------------
                                              1.790623   data required time
                                             -6.189358   data arrival time
---------------------------------------------------------------------------------------------
                                              4.398735   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001654    6.189874 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.189874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001359    0.997417 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097417   clock uncertainty
                                  0.000000    1.097417   clock reconvergence pessimism
                                  0.693198    1.790615   library removal time
                                              1.790615   data required time
---------------------------------------------------------------------------------------------
                                              1.790615   data required time
                                             -6.189874   data arrival time
---------------------------------------------------------------------------------------------
                                              4.399259   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681512    0.001853    6.190073 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190073   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.001008    0.564241 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.038792    0.187736    0.431817    0.996058 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.187739    0.001375    0.997433 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.097433   clock uncertainty
                                  0.000000    1.097433   clock reconvergence pessimism
                                  0.693198    1.790631   library removal time
                                              1.790631   data required time
---------------------------------------------------------------------------------------------
                                              1.790631   data required time
                                             -6.190073   data arrival time
---------------------------------------------------------------------------------------------
                                              4.399442   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002740    6.190959 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.190959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000529    0.989682 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089682   clock uncertainty
                                  0.000000    1.089682   clock reconvergence pessimism
                                  0.691468    1.781151   library removal time
                                              1.781151   data required time
---------------------------------------------------------------------------------------------
                                              1.781151   data required time
                                             -6.190959   data arrival time
---------------------------------------------------------------------------------------------
                                              4.409809   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002813    6.191032 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000516    0.989669 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089669   clock uncertainty
                                  0.000000    1.089669   clock reconvergence pessimism
                                  0.691468    1.781138   library removal time
                                              1.781138   data required time
---------------------------------------------------------------------------------------------
                                              1.781138   data required time
                                             -6.191032   data arrival time
---------------------------------------------------------------------------------------------
                                              4.409895   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681515    0.002885    6.191105 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000503    0.989657 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089657   clock uncertainty
                                  0.000000    1.089657   clock reconvergence pessimism
                                  0.691468    1.781125   library removal time
                                              1.781125   data required time
---------------------------------------------------------------------------------------------
                                              1.781125   data required time
                                             -6.191105   data arrival time
---------------------------------------------------------------------------------------------
                                              4.409980   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003276    6.191495 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000556    0.989709 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089709   clock uncertainty
                                  0.000000    1.089709   clock reconvergence pessimism
                                  0.691468    1.781177   library removal time
                                              1.781177   data required time
---------------------------------------------------------------------------------------------
                                              1.781177   data required time
                                             -6.191495   data arrival time
---------------------------------------------------------------------------------------------
                                              4.410317   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004429    0.208982    0.071198    4.071198 ^ rst_n (in)
                                                         rst_n (net)
                      0.208982    0.000000    4.071198 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.007076    0.288355    0.414324    4.485521 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.288355    0.000095    4.485616 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.064121    0.934836    0.786291    5.271907 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.934865    0.002852    5.274759 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089004    0.681510    0.913460    6.188220 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.681516    0.003301    6.191521 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.191521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.026707    0.244883    0.109139    0.109139 ^ clk (in)
                                                         clk (net)
                      0.244884    0.000000    0.109139 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050302    0.205155    0.454094    0.563233 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.205157    0.000987    0.564220 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032855    0.178799    0.424934    0.989153 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.178799    0.000570    0.989724 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    1.089724   clock uncertainty
                                  0.000000    1.089724   clock reconvergence pessimism
                                  0.691468    1.781192   library removal time
                                              1.781192   data required time
---------------------------------------------------------------------------------------------
                                              1.781192   data required time
                                             -6.191521   data arrival time
---------------------------------------------------------------------------------------------
                                              4.410329   slack (MET)



