// Seed: 277108528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  always begin : LABEL_0
    id_6 = id_3;
  end
  int id_8 (.id_0(1));
  wire id_9;
  always @(posedge id_9 or id_6) $display(1);
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input logic id_3
);
  always begin : LABEL_0
    id_5 <= id_3;
  end
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
