// Seed: 4197917993
module module_0 (
    input wor id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd21,
    parameter id_16 = 32'd67,
    parameter id_3  = 32'd29
) (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    input tri0 _id_3,
    input supply1 id_4,
    output uwire id_5,
    input wor id_6,
    output uwire id_7,
    output supply1 id_8,
    output tri1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input tri0 id_12,
    input supply0 _id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri _id_16,
    input uwire id_17,
    output supply0 id_18,
    input uwire id_19,
    output wor id_20,
    input tri0 id_21,
    input tri1 id_22,
    input wor id_23,
    output tri1 id_24,
    input supply0 id_25,
    output supply0 id_26,
    output wor id_27
    , id_32,
    output tri1 id_28,
    output wor id_29,
    output supply1 id_30
);
  always_ff @(*) id_32[id_16.id_13 : id_3] <= id_19;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_28,
      id_22
  );
endmodule
