Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/jimmy/test_ivproject/3.0/z7x_atp_8/coregen/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Closed project file.
Opening project file /home/jimmy/Desktop/temp/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'gtwizard_v2_6' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'gtwizard_v2_6'...
WARNING:sim - A core named 'gtwizard_v2_6' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'gtwizard_v2_6'...
Delivering associated files for 'gtwizard_v2_6'...
WARNING:sim - Component gtwizard_v2_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'gtwizard_v2_6'...
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: gtwizard_v2_6.xco
XMDF file found: gtwizard_v2_6_xmdf.tcl
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.xcf -view all -origin_type imported
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.ucf -view all -origin_type created
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_u
srclk_source.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_usrclk_source.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_init
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_sync
_block.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   sync_block.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_tx_s
tartup_fsm.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   tx_startup_fsm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_rx_s
tartup_fsm.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   rx_startup_fsm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_recc
lk_monitor.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   recclk_monitor.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_f
rame_gen.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_frame_gen.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_f
rame_check.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_frame_check.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6_gt.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6_gt.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vho -view all -origin_type
imported
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc -view
all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc" for
project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc"
   device information, 7v585tffg1157-2, does not match the current project
   device, xc7z045fbg676-2.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc" for
project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc"
   device information, 7v585tffg1157-2, does not match the current project
   device, xc7z045fbg676-2.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc" for
project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc"
   device information, 7v585tffg1157-2, does not match the current project
   device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.ngc
" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.
      ngc" device information, 7vx485tffg1761-2, does not match the current
   project
      device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.ngc
" for project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.
   ngc" device information, 7vx485tffg1761-2, does not match the current project
   device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon.ng
c" for project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon
   .ngc" device information, 7vx485tffg1761-2, does not match the current
   project device, xc7z045fbg676-2.
WARNING:coreutil - WARNING: This core does not have a top level called
   "/gtwizard_v2_6"
   WARNING: Top level has been set to "/gtwizard_v2_6_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'gtwizard_v2_6' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'gtwizard_v2_6'...
WARNING:sim - A core named 'gtwizard_v2_6' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'gtwizard_v2_6'...
Delivering associated files for 'gtwizard_v2_6'...
WARNING:sim - Component gtwizard_v2_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'gtwizard_v2_6'...
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: gtwizard_v2_6.xco
XMDF file found: gtwizard_v2_6_xmdf.tcl
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.xcf -view all -origin_type imported
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.ucf -view all -origin_type created
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_u
srclk_source.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_usrclk_source.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_init
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_sync
_block.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   sync_block.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_tx_s
tartup_fsm.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   tx_startup_fsm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_rx_s
tartup_fsm.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   rx_startup_fsm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_recc
lk_monitor.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   recclk_monitor.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_f
rame_gen.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_frame_gen.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_f
rame_check.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_frame_check.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6_gt.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6_gt.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vho -view all -origin_type
imported
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc -view
all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc" for
project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc"
      device information, 7v585tffg1157-2, does not match the current project
      device, xc7z045fbg676-2.
   Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc
   -view all -origin_type created
   Checking file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc" for
   project device match ...
   WARNING:ProjectMgmt - The file
      "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc"
      device information, 7v585tffg1157-2, does not match the current project
      device, xc7z045fbg676-2.
   Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc
   -view all -origin_type created
   Checking file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc" for
   project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
      "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc"
      device information, 7v585tffg1157-2, does not match the current project
      device, xc7z045fbg676-2.
   Adding
   /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.n
   gc -view all -origin_type created
   Checking file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.
   ngc
   " for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.
      ngc" device information, 7vx485tffg1761-2, does not match the current
   project
      device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.ngc
" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.
      ngc" device information, 7vx485tffg1761-2, does not match the current
   project
      device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon.ng
c" for project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon
   .ngc" device information, 7vx485tffg1761-2, does not match the current
   project device, xc7z045fbg676-2.
WARNING: This core does not have a top level called "/gtwizard_v2_6"
WARNING: Top level has been set to "/gtwizard_v2_6_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'gtwizard_v2_6' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'gtwizard_v2_6'...
WARNING:sim - A core named 'gtwizard_v2_6' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'gtwizard_v2_6'...
Delivering associated files for 'gtwizard_v2_6'...
WARNING:sim - Component gtwizard_v2_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'gtwizard_v2_6'...
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: gtwizard_v2_6.xco
XMDF file found: gtwizard_v2_6_xmdf.tcl
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.xcf -view all -origin_type imported
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.ucf -view all -origin_type created
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_u
srclk_source.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_usrclk_source.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_init
.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   init.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_sync
_block.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   sync_block.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_tx_s
tartup_fsm.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   tx_startup_fsm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_rx_s
tartup_fsm.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   rx_startup_fsm.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_recc
lk_monitor.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   recclk_monitor.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_f
rame_gen.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_frame_gen.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_gt_f
rame_check.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   gt_frame_check.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6_gt.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6_gt.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_exde
s.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/gtwizard_v2_6_
   exdes.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6.vho -view all -origin_type
imported
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc -view
all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc" for
project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/data_vio.ngc"
      device information, 7v585tffg1157-2, does not match the current project
      device, xc7z045fbg676-2.
   Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc
   -view all -origin_type created
   Checking file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc" for
   project device match ...
   WARNING:ProjectMgmt - The file
      "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/ila.ngc"
      device information, 7v585tffg1157-2, does not match the current project
      device, xc7z045fbg676-2.
Adding /home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc" for
project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/icon.ngc"
   device information, 7v585tffg1157-2, does not match the current project
   device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.ngc
" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_vio.
      ngc" device information, 7vx485tffg1761-2, does not match the current
   project
      device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.ngc
" for project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_ila.
   ngc" device information, 7vx485tffg1761-2, does not match the current project
   device, xc7z045fbg676-2.
Adding
/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon.ngc
-view all -origin_type created
Checking file
"/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon.ng
c" for project device match ...
WARNING:ProjectMgmt - The file
   "/home/jimmy/Desktop/temp/tmp/_cg/gtwizard_v2_6/example_design/chipscope_icon
   .ngc" device information, 7vx485tffg1761-2, does not match the current
   project device, xc7z045fbg676-2.
WARNING:coreutil - WARNING: This core does not have a top level called
   "/gtwizard_v2_6"
   WARNING: Top level has been set to "/gtwizard_v2_6_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Cancelled executing Tcl generator.
Closed project file.
