v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 41200 46200 1 0 0 vdc-1.sym
{
T 41900 46850 5 10 1 1 0 0 1
refdes=V1
T 41900 47050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 41900 47250 5 10 0 0 0 0 1
footprint=none
T 41900 46650 5 10 1 1 0 0 1
value=DC 5V
}
C 42900 45400 1 0 0 vpulse-1.sym
{
T 43600 46050 5 10 1 1 0 0 1
refdes=V2
T 43600 46250 5 10 0 0 0 0 1
device=vpulse
T 43600 46450 5 10 0 0 0 0 1
footprint=none
T 43600 45850 5 10 1 1 0 0 1
value=pulse 0 4 10n 10u 10u 500u 1m
}
C 48500 46400 1 0 0 capacitor-1.sym
{
T 48700 47100 5 10 0 0 0 0 1
device=CAPACITOR
T 48700 46900 5 10 1 1 0 0 1
refdes=C1
T 48700 47300 5 10 0 0 0 0 1
symversion=0.1
T 48500 46400 5 10 1 1 0 0 1
value=470pF
}
C 49800 45600 1 0 0 gnd-1.sym
C 43000 44200 1 0 0 gnd-1.sym
C 41500 45100 1 0 0 gnd-1.sym
N 41600 45400 41500 45400 4
N 41500 45400 41500 46200 4
N 43200 45400 43100 45400 4
N 43100 45400 43100 44500 4
N 48500 46600 47800 46600 4
{
T 48500 46600 5 10 1 0 0 0 1
netname=salida
}
N 49400 46600 49900 46600 4
N 49900 46600 49900 45900 4
N 43200 46600 43200 47200 4
N 41500 47400 41500 48200 4
N 41500 48200 46600 48200 4
{
T 41500 48200 5 10 1 0 0 0 1
netname=vdd
}
N 46600 48200 46600 47800 4
C 49000 48700 1 0 0 spice-include-1.sym
{
T 49100 49000 5 10 0 1 0 0 1
device=include
T 49100 49100 5 10 1 1 0 0 1
refdes=A1
T 49500 48800 5 10 1 1 0 0 1
file=simul.cmd
}
C 45600 46400 1 0 0 2i_nand.sym
{
T 45775 46495 5 10 1 1 0 0 1
refdes=X1
T 46675 46490 5 10 1 1 0 0 1
device=2NAND1-model
T 45600 46400 5 10 0 1 0 0 1
model-name=2nand1
T 45600 46400 5 10 0 1 0 0 1
file=model/2i_nand.sch.cir
}
N 47800 46600 47800 47200 4
N 47800 47200 47400 47200 4
N 46600 46500 46600 46200 4
N 46600 46200 49900 46200 4
N 45800 47400 45200 47400 4
N 45200 47400 45200 47200 4
N 43200 47200 45800 47200 4
{
T 43200 47200 5 10 1 0 0 0 1
netname=entrada
}
N 45800 47200 45800 46800 4
