{"vcs1":{"timestamp_begin":1747293446.810203036, "rt":10.04, "ut":10.14, "st":0.59}}
{"vcselab":{"timestamp_begin":1747293456.926519110, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747293457.358495701, "rt":0.44, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747293446.192139516}
{"VCS_COMP_START_TIME": 1747293446.192139516}
{"VCS_COMP_END_TIME": 1747293457.942088155}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487004}}
{"vcselab": {"peak_mem": 183884}}
