
Simeon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a98  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001c24  08001c24  00011c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c64  08001c64  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001c64  08001c64  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c64  08001c64  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c64  08001c64  00011c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c68  08001c68  00011c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08001c6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000004c  20000010  08001c7c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000005c  08001c7c  0002005c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   000051be  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014be  00000000  00000000  00025241  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000648  00000000  00000000  00026700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000487  00000000  00000000  00026d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e9e8  00000000  00000000  000271cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008258  00000000  00000000  00045bb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b6031  00000000  00000000  0004de0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000015e4  00000000  00000000  00103e40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00105424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001c0c 	.word	0x08001c0c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08001c0c 	.word	0x08001c0c

080001cc <ax_angle_move>:
update_crc (unsigned short crc_accum, unsigned char *data_blk_ptr,
	    unsigned short data_blk_size);

void
ax_angle_move (uint8_t id, uint16_t angle, uint16_t speed)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b088      	sub	sp, #32
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
 80001d6:	460b      	mov	r3, r1
 80001d8:	80bb      	strh	r3, [r7, #4]
 80001da:	4613      	mov	r3, r2
 80001dc:	807b      	strh	r3, [r7, #2]
	uint8_t angle_low, angle_high, speed_low, speed_high;
	  angle_low = angle & 0xff;
 80001de:	88bb      	ldrh	r3, [r7, #4]
 80001e0:	77bb      	strb	r3, [r7, #30]
	  angle_high = angle >> 8;
 80001e2:	88bb      	ldrh	r3, [r7, #4]
 80001e4:	0a1b      	lsrs	r3, r3, #8
 80001e6:	b29b      	uxth	r3, r3
 80001e8:	777b      	strb	r3, [r7, #29]
	  speed_low = speed & 0xff;
 80001ea:	887b      	ldrh	r3, [r7, #2]
 80001ec:	773b      	strb	r3, [r7, #28]
	  speed_high = speed >> 8;
 80001ee:	887b      	ldrh	r3, [r7, #2]
 80001f0:	0a1b      	lsrs	r3, r3, #8
 80001f2:	b29b      	uxth	r3, r3
 80001f4:	76fb      	strb	r3, [r7, #27]

	  uint16_t checksum_local = id + 7 + 3 + 0x1e + angle_low + angle_high
 80001f6:	79fb      	ldrb	r3, [r7, #7]
 80001f8:	b29a      	uxth	r2, r3
 80001fa:	7fbb      	ldrb	r3, [r7, #30]
 80001fc:	b29b      	uxth	r3, r3
 80001fe:	4413      	add	r3, r2
 8000200:	b29a      	uxth	r2, r3
 8000202:	7f7b      	ldrb	r3, [r7, #29]
 8000204:	b29b      	uxth	r3, r3
 8000206:	4413      	add	r3, r2
 8000208:	b29a      	uxth	r2, r3
	      + speed_low + speed_high;
 800020a:	7f3b      	ldrb	r3, [r7, #28]
 800020c:	b29b      	uxth	r3, r3
 800020e:	4413      	add	r3, r2
 8000210:	b29a      	uxth	r2, r3
 8000212:	7efb      	ldrb	r3, [r7, #27]
 8000214:	b29b      	uxth	r3, r3
 8000216:	4413      	add	r3, r2
 8000218:	b29b      	uxth	r3, r3
	  uint16_t checksum_local = id + 7 + 3 + 0x1e + angle_low + angle_high
 800021a:	3328      	adds	r3, #40	; 0x28
 800021c:	833b      	strh	r3, [r7, #24]
	  uint8_t checksum = (uint8_t) (~checksum_local);
 800021e:	8b3b      	ldrh	r3, [r7, #24]
 8000220:	b2db      	uxtb	r3, r3
 8000222:	43db      	mvns	r3, r3
 8000224:	75fb      	strb	r3, [r7, #23]
	  uint8_t ax_move[] =
 8000226:	23ff      	movs	r3, #255	; 0xff
 8000228:	733b      	strb	r3, [r7, #12]
 800022a:	23ff      	movs	r3, #255	; 0xff
 800022c:	737b      	strb	r3, [r7, #13]
 800022e:	79fb      	ldrb	r3, [r7, #7]
 8000230:	73bb      	strb	r3, [r7, #14]
 8000232:	2307      	movs	r3, #7
 8000234:	73fb      	strb	r3, [r7, #15]
 8000236:	2303      	movs	r3, #3
 8000238:	743b      	strb	r3, [r7, #16]
 800023a:	231e      	movs	r3, #30
 800023c:	747b      	strb	r3, [r7, #17]
 800023e:	7fbb      	ldrb	r3, [r7, #30]
 8000240:	74bb      	strb	r3, [r7, #18]
 8000242:	7f7b      	ldrb	r3, [r7, #29]
 8000244:	74fb      	strb	r3, [r7, #19]
 8000246:	7f3b      	ldrb	r3, [r7, #28]
 8000248:	753b      	strb	r3, [r7, #20]
 800024a:	7efb      	ldrb	r3, [r7, #27]
 800024c:	757b      	strb	r3, [r7, #21]
 800024e:	7dfb      	ldrb	r3, [r7, #23]
 8000250:	75bb      	strb	r3, [r7, #22]
	    { 0xff, 0xff, id, 0x07, 0x03, 0x1E, angle_low, angle_high, speed_low,
		speed_high, checksum };

  for (uint8_t i = 0; i < 11; i++)
 8000252:	2300      	movs	r3, #0
 8000254:	77fb      	strb	r3, [r7, #31]
 8000256:	e00a      	b.n	800026e <ax_angle_move+0xa2>
    {
      UART_send_byte(ax_move[i]);
 8000258:	7ffb      	ldrb	r3, [r7, #31]
 800025a:	3320      	adds	r3, #32
 800025c:	443b      	add	r3, r7
 800025e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8000262:	4618      	mov	r0, r3
 8000264:	f000 fb6c 	bl	8000940 <UART_send_byte>
  for (uint8_t i = 0; i < 11; i++)
 8000268:	7ffb      	ldrb	r3, [r7, #31]
 800026a:	3301      	adds	r3, #1
 800026c:	77fb      	strb	r3, [r7, #31]
 800026e:	7ffb      	ldrb	r3, [r7, #31]
 8000270:	2b0a      	cmp	r3, #10
 8000272:	d9f1      	bls.n	8000258 <ax_angle_move+0x8c>
    }
}
 8000274:	bf00      	nop
 8000276:	bf00      	nop
 8000278:	3720      	adds	r7, #32
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}

0800027e <sensor_Init>:
//portC
uint8_t infra_1 = 1;

void
sensor_Init()
{
 800027e:	b580      	push	{r7, lr}
 8000280:	af00      	add	r7, sp, #0
sensor_IO_init();
 8000282:	f000 f803 	bl	800028c <sensor_IO_init>
}
 8000286:	bf00      	nop
 8000288:	bd80      	pop	{r7, pc}
	...

0800028c <sensor_IO_init>:

void
sensor_IO_init()
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (0b1 << 1); //takt za gpioB
 8000290:	4b0b      	ldr	r3, [pc, #44]	; (80002c0 <sensor_IO_init+0x34>)
 8000292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000294:	4a0a      	ldr	r2, [pc, #40]	; (80002c0 <sensor_IO_init+0x34>)
 8000296:	f043 0302 	orr.w	r3, r3, #2
 800029a:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOB-> MODER &= ~(0b11 << 2* infra_1);  //PB1
 800029c:	4b09      	ldr	r3, [pc, #36]	; (80002c4 <sensor_IO_init+0x38>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a09      	ldr	r2, [pc, #36]	; (80002c8 <sensor_IO_init+0x3c>)
 80002a2:	7812      	ldrb	r2, [r2, #0]
 80002a4:	0052      	lsls	r2, r2, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f202 	lsl.w	r2, r1, r2
 80002ac:	43d2      	mvns	r2, r2
 80002ae:	4611      	mov	r1, r2
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <sensor_IO_init+0x38>)
 80002b2:	400b      	ands	r3, r1
 80002b4:	6013      	str	r3, [r2, #0]
}
 80002b6:	bf00      	nop
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr
 80002c0:	40021000 	.word	0x40021000
 80002c4:	48000400 	.word	0x48000400
 80002c8:	20000000 	.word	0x20000000

080002cc <sensor_JedanJedini>:

bool
sensor_JedanJedini()
{
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
	if(GPIOB->IDR & (0b1<<infra_1))
 80002d0:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <sensor_JedanJedini+0x28>)
 80002d2:	691b      	ldr	r3, [r3, #16]
 80002d4:	4a08      	ldr	r2, [pc, #32]	; (80002f8 <sensor_JedanJedini+0x2c>)
 80002d6:	7812      	ldrb	r2, [r2, #0]
 80002d8:	4611      	mov	r1, r2
 80002da:	2201      	movs	r2, #1
 80002dc:	408a      	lsls	r2, r1
 80002de:	4013      	ands	r3, r2
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d001      	beq.n	80002e8 <sensor_JedanJedini+0x1c>
		return true;
 80002e4:	2301      	movs	r3, #1
 80002e6:	e000      	b.n	80002ea <sensor_JedanJedini+0x1e>
	return false;
 80002e8:	2300      	movs	r3, #0
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	48000400 	.word	0x48000400
 80002f8:	20000000 	.word	0x20000000

080002fc <io>:
static void
portA_init();

void
io ()
 {
 80002fc:	b580      	push	{r7, lr}
 80002fe:	af00      	add	r7, sp, #0
	portC_init();
 8000300:	f000 f806 	bl	8000310 <portC_init>
	portB_init();
 8000304:	f000 f814 	bl	8000330 <portB_init>
	portA_init();
 8000308:	f000 f842 	bl	8000390 <portA_init>
}
 800030c:	bf00      	nop
 800030e:	bd80      	pop	{r7, pc}

08000310 <portC_init>:

static void
portC_init()
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= (0b1 << 2);
 8000314:	4b05      	ldr	r3, [pc, #20]	; (800032c <portC_init+0x1c>)
 8000316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000318:	4a04      	ldr	r2, [pc, #16]	; (800032c <portC_init+0x1c>)
 800031a:	f043 0304 	orr.w	r3, r3, #4
 800031e:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8000320:	bf00      	nop
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	40021000 	.word	0x40021000

08000330 <portB_init>:

static void
portB_init()
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
	RCC-> AHB2ENR |= (0b1 << 1);
 8000334:	4b14      	ldr	r3, [pc, #80]	; (8000388 <portB_init+0x58>)
 8000336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000338:	4a13      	ldr	r2, [pc, #76]	; (8000388 <portB_init+0x58>)
 800033a:	f043 0302 	orr.w	r3, r3, #2
 800033e:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOB->MODER &= ~(0b11 << 2 * 3);
 8000340:	4b12      	ldr	r3, [pc, #72]	; (800038c <portB_init+0x5c>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	4a11      	ldr	r2, [pc, #68]	; (800038c <portB_init+0x5c>)
 8000346:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800034a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0b01 << 2 * 3);
 800034c:	4b0f      	ldr	r3, [pc, #60]	; (800038c <portB_init+0x5c>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	4a0e      	ldr	r2, [pc, #56]	; (800038c <portB_init+0x5c>)
 8000352:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000356:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER &= ~(0b1 << 3);
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <portB_init+0x5c>)
 800035a:	685b      	ldr	r3, [r3, #4]
 800035c:	4a0b      	ldr	r2, [pc, #44]	; (800038c <portB_init+0x5c>)
 800035e:	f023 0308 	bic.w	r3, r3, #8
 8000362:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= (0b11 << 2 * 3);
 8000364:	4b09      	ldr	r3, [pc, #36]	; (800038c <portB_init+0x5c>)
 8000366:	689b      	ldr	r3, [r3, #8]
 8000368:	4a08      	ldr	r2, [pc, #32]	; (800038c <portB_init+0x5c>)
 800036a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800036e:	6093      	str	r3, [r2, #8]
	GPIOB->PUPDR &= ~(0b11 << 2 * 3);
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <portB_init+0x5c>)
 8000372:	68db      	ldr	r3, [r3, #12]
 8000374:	4a05      	ldr	r2, [pc, #20]	; (800038c <portB_init+0x5c>)
 8000376:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800037a:	60d3      	str	r3, [r2, #12]
}
 800037c:	bf00      	nop
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr
 8000386:	bf00      	nop
 8000388:	40021000 	.word	0x40021000
 800038c:	48000400 	.word	0x48000400

08000390 <portA_init>:

static void
portA_init()
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
	RCC-> AHB2ENR |= (0b1 << 0);
 8000394:	4b73      	ldr	r3, [pc, #460]	; (8000564 <portA_init+0x1d4>)
 8000396:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000398:	4a72      	ldr	r2, [pc, #456]	; (8000564 <portA_init+0x1d4>)
 800039a:	f043 0301 	orr.w	r3, r3, #1
 800039e:	64d3      	str	r3, [r2, #76]	; 0x4c

	GPIOA->MODER &= ~(0b11 << 2 * CINC);
 80003a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	2207      	movs	r2, #7
 80003a8:	0052      	lsls	r2, r2, #1
 80003aa:	2103      	movs	r1, #3
 80003ac:	fa01 f202 	lsl.w	r2, r1, r2
 80003b0:	43d2      	mvns	r2, r2
 80003b2:	4611      	mov	r1, r2
 80003b4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003b8:	400b      	ands	r3, r1
 80003ba:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * CINC); //low speed
 80003bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	2207      	movs	r2, #7
 80003c4:	0052      	lsls	r2, r2, #1
 80003c6:	2103      	movs	r1, #3
 80003c8:	fa01 f202 	lsl.w	r2, r1, r2
 80003cc:	43d2      	mvns	r2, r2
 80003ce:	4611      	mov	r1, r2
 80003d0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003d4:	400b      	ands	r3, r1
 80003d6:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 *CINC);
 80003d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003dc:	68db      	ldr	r3, [r3, #12]
 80003de:	2207      	movs	r2, #7
 80003e0:	0052      	lsls	r2, r2, #1
 80003e2:	2103      	movs	r1, #3
 80003e4:	fa01 f202 	lsl.w	r2, r1, r2
 80003e8:	43d2      	mvns	r2, r2
 80003ea:	4611      	mov	r1, r2
 80003ec:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003f0:	400b      	ands	r3, r1
 80003f2:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2*CINC);
 80003f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003f8:	68db      	ldr	r3, [r3, #12]
 80003fa:	2207      	movs	r2, #7
 80003fc:	0052      	lsls	r2, r2, #1
 80003fe:	2102      	movs	r1, #2
 8000400:	fa01 f202 	lsl.w	r2, r1, r2
 8000404:	4611      	mov	r1, r2
 8000406:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800040a:	430b      	orrs	r3, r1
 800040c:	60d3      	str	r3, [r2, #12]

	GPIOA->MODER &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_2);
 800040e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	2209      	movs	r2, #9
 8000416:	0052      	lsls	r2, r2, #1
 8000418:	2103      	movs	r1, #3
 800041a:	fa01 f202 	lsl.w	r2, r1, r2
 800041e:	43d2      	mvns	r2, r2
 8000420:	4611      	mov	r1, r2
 8000422:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000426:	400b      	ands	r3, r1
 8000428:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_2); //low speed
 800042a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800042e:	689b      	ldr	r3, [r3, #8]
 8000430:	2209      	movs	r2, #9
 8000432:	0052      	lsls	r2, r2, #1
 8000434:	2103      	movs	r1, #3
 8000436:	fa01 f202 	lsl.w	r2, r1, r2
 800043a:	43d2      	mvns	r2, r2
 800043c:	4611      	mov	r1, r2
 800043e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000442:	400b      	ands	r3, r1
 8000444:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_2);
 8000446:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800044a:	68db      	ldr	r3, [r3, #12]
 800044c:	2209      	movs	r2, #9
 800044e:	0052      	lsls	r2, r2, #1
 8000450:	2103      	movs	r1, #3
 8000452:	fa01 f202 	lsl.w	r2, r1, r2
 8000456:	43d2      	mvns	r2, r2
 8000458:	4611      	mov	r1, r2
 800045a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800045e:	400b      	ands	r3, r1
 8000460:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2 * PREKIDAC_TAKTIKE_2);
 8000462:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000466:	68db      	ldr	r3, [r3, #12]
 8000468:	2209      	movs	r2, #9
 800046a:	0052      	lsls	r2, r2, #1
 800046c:	2102      	movs	r1, #2
 800046e:	fa01 f202 	lsl.w	r2, r1, r2
 8000472:	4611      	mov	r1, r2
 8000474:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000478:	430b      	orrs	r3, r1
 800047a:	60d3      	str	r3, [r2, #12]

	GPIOA->MODER &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_3);
 800047c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	220a      	movs	r2, #10
 8000484:	0052      	lsls	r2, r2, #1
 8000486:	2103      	movs	r1, #3
 8000488:	fa01 f202 	lsl.w	r2, r1, r2
 800048c:	43d2      	mvns	r2, r2
 800048e:	4611      	mov	r1, r2
 8000490:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000494:	400b      	ands	r3, r1
 8000496:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_3); //low speed
 8000498:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800049c:	689b      	ldr	r3, [r3, #8]
 800049e:	220a      	movs	r2, #10
 80004a0:	0052      	lsls	r2, r2, #1
 80004a2:	2103      	movs	r1, #3
 80004a4:	fa01 f202 	lsl.w	r2, r1, r2
 80004a8:	43d2      	mvns	r2, r2
 80004aa:	4611      	mov	r1, r2
 80004ac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004b0:	400b      	ands	r3, r1
 80004b2:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_3);
 80004b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004b8:	68db      	ldr	r3, [r3, #12]
 80004ba:	220a      	movs	r2, #10
 80004bc:	0052      	lsls	r2, r2, #1
 80004be:	2103      	movs	r1, #3
 80004c0:	fa01 f202 	lsl.w	r2, r1, r2
 80004c4:	43d2      	mvns	r2, r2
 80004c6:	4611      	mov	r1, r2
 80004c8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004cc:	400b      	ands	r3, r1
 80004ce:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2 * PREKIDAC_TAKTIKE_3);
 80004d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004d4:	68db      	ldr	r3, [r3, #12]
 80004d6:	220a      	movs	r2, #10
 80004d8:	0052      	lsls	r2, r2, #1
 80004da:	2102      	movs	r1, #2
 80004dc:	fa01 f202 	lsl.w	r2, r1, r2
 80004e0:	4611      	mov	r1, r2
 80004e2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80004e6:	430b      	orrs	r3, r1
 80004e8:	60d3      	str	r3, [r2, #12]

	GPIOA->MODER &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_4);
 80004ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	220b      	movs	r2, #11
 80004f2:	0052      	lsls	r2, r2, #1
 80004f4:	2103      	movs	r1, #3
 80004f6:	fa01 f202 	lsl.w	r2, r1, r2
 80004fa:	43d2      	mvns	r2, r2
 80004fc:	4611      	mov	r1, r2
 80004fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000502:	400b      	ands	r3, r1
 8000504:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_4); //low speed
 8000506:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800050a:	689b      	ldr	r3, [r3, #8]
 800050c:	220b      	movs	r2, #11
 800050e:	0052      	lsls	r2, r2, #1
 8000510:	2103      	movs	r1, #3
 8000512:	fa01 f202 	lsl.w	r2, r1, r2
 8000516:	43d2      	mvns	r2, r2
 8000518:	4611      	mov	r1, r2
 800051a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800051e:	400b      	ands	r3, r1
 8000520:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(0b11 << 2 * PREKIDAC_TAKTIKE_4);
 8000522:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	220b      	movs	r2, #11
 800052a:	0052      	lsls	r2, r2, #1
 800052c:	2103      	movs	r1, #3
 800052e:	fa01 f202 	lsl.w	r2, r1, r2
 8000532:	43d2      	mvns	r2, r2
 8000534:	4611      	mov	r1, r2
 8000536:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800053a:	400b      	ands	r3, r1
 800053c:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0b10 << 2*PREKIDAC_TAKTIKE_4);
 800053e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	220b      	movs	r2, #11
 8000546:	0052      	lsls	r2, r2, #1
 8000548:	2102      	movs	r1, #2
 800054a:	fa01 f202 	lsl.w	r2, r1, r2
 800054e:	4611      	mov	r1, r2
 8000550:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000554:	430b      	orrs	r3, r1
 8000556:	60d3      	str	r3, [r2, #12]
}
 8000558:	bf00      	nop
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop
 8000564:	40021000 	.word	0x40021000

08000568 <tajmer_init>:
volatile bool interrupted = false;


void
tajmer_init()
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
 tim2_init();
 800056c:	f000 f802 	bl	8000574 <tim2_init>
}
 8000570:	bf00      	nop
 8000572:	bd80      	pop	{r7, pc}

08000574 <tim2_init>:

static void
tim2_init()
{
 8000574:	b480      	push	{r7}
 8000576:	b083      	sub	sp, #12
 8000578:	af00      	add	r7, sp, #0
	RCC->APB1ENR1 |= (0b1 << 0);
 800057a:	4b28      	ldr	r3, [pc, #160]	; (800061c <tim2_init+0xa8>)
 800057c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800057e:	4a27      	ldr	r2, [pc, #156]	; (800061c <tim2_init+0xa8>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6593      	str	r3, [r2, #88]	; 0x58

	TIM2-> PSC = 80-1; //80MHz -> 1MHz
 8000586:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800058a:	224f      	movs	r2, #79	; 0x4f
 800058c:	629a      	str	r2, [r3, #40]	; 0x28

	TIM2-> ARR = 1000-1; //1MHz -> 1kHz
 800058e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000592:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000596:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM2->CR1 &= ~((0b1 << 1) || (0b1 << 2));
 8000598:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005a2:	f023 0301 	bic.w	r3, r3, #1
 80005a6:	6013      	str	r3, [r2, #0]

	TIM2->EGR |= (0b1 << 0);
 80005a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005b2:	f043 0301 	orr.w	r3, r3, #1
 80005b6:	6153      	str	r3, [r2, #20]

	TIM2->DIER |= (0b1 << 0);
 80005b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005bc:	68db      	ldr	r3, [r3, #12]
 80005be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005c2:	f043 0301 	orr.w	r3, r3, #1
 80005c6:	60d3      	str	r3, [r2, #12]

	while (!(TIM2->SR & (0b1 << 0)));
 80005c8:	bf00      	nop
 80005ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005ce:	691b      	ldr	r3, [r3, #16]
 80005d0:	f003 0301 	and.w	r3, r3, #1
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d0f8      	beq.n	80005ca <tim2_init+0x56>

	TIM2->SR &= ~(0b1 << 0);
 80005d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005dc:	691b      	ldr	r3, [r3, #16]
 80005de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005e2:	f023 0301 	bic.w	r3, r3, #1
 80005e6:	6113      	str	r3, [r2, #16]
	TIM2->CR1 |= (0b1 << 2);
 80005e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005f2:	f043 0304 	orr.w	r3, r3, #4
 80005f6:	6013      	str	r3, [r2, #0]

	uint8_t const TIM2_PREKID = 28;
 80005f8:	231c      	movs	r3, #28
 80005fa:	71fb      	strb	r3, [r7, #7]
	NVIC->ISER[0] |= (0b1 << TIM2_PREKID);
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <tim2_init+0xac>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	79fa      	ldrb	r2, [r7, #7]
 8000602:	2101      	movs	r1, #1
 8000604:	fa01 f202 	lsl.w	r2, r1, r2
 8000608:	4611      	mov	r1, r2
 800060a:	4a05      	ldr	r2, [pc, #20]	; (8000620 <tim2_init+0xac>)
 800060c:	430b      	orrs	r3, r1
 800060e:	6013      	str	r3, [r2, #0]

	//TIM2->CR1 |= (0b1 << 0);
}
 8000610:	bf00      	nop
 8000612:	370c      	adds	r7, #12
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr
 800061c:	40021000 	.word	0x40021000
 8000620:	e000e100 	.word	0xe000e100

08000624 <TIM2_IRQHandler>:

}

void
TIM2_IRQHandler ()
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  // poziva se svake milisekunde
  // proveri da li je stvarno TIM2 pozvao rutinu
  if ((TIM2->SR & (0b1 << 0)) == (0b1 << 0))
 8000628:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800062c:	691b      	ldr	r3, [r3, #16]
 800062e:	f003 0301 	and.w	r3, r3, #1
 8000632:	2b01      	cmp	r3, #1
 8000634:	d122      	bne.n	800067c <TIM2_IRQHandler+0x58>
    {
      TIM2->SR &= ~(0b1 << 0);	// da bi sledeci put mogli da detektujemo prekid
 8000636:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800063a:	691b      	ldr	r3, [r3, #16]
 800063c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000640:	f023 0301 	bic.w	r3, r3, #1
 8000644:	6113      	str	r3, [r2, #16]

      sys_time_ms++;
 8000646:	4b19      	ldr	r3, [pc, #100]	; (80006ac <TIM2_IRQHandler+0x88>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	3301      	adds	r3, #1
 800064c:	4a17      	ldr	r2, [pc, #92]	; (80006ac <TIM2_IRQHandler+0x88>)
 800064e:	6013      	str	r3, [r2, #0]

      if(sys_time_ms >= 9500)
 8000650:	4b16      	ldr	r3, [pc, #88]	; (80006ac <TIM2_IRQHandler+0x88>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f242 521b 	movw	r2, #9499	; 0x251b
 8000658:	4293      	cmp	r3, r2
 800065a:	d90f      	bls.n	800067c <TIM2_IRQHandler+0x58>
      {
    	  ax_angle_move(ID_SIMA2_POGONSKI, 0, 0);
 800065c:	2200      	movs	r2, #0
 800065e:	2100      	movs	r1, #0
 8000660:	2005      	movs	r0, #5
 8000662:	f7ff fdb3 	bl	80001cc <ax_angle_move>
    	  ax_angle_move(ID_SIMA3_POGONSKI, 0, 0);
 8000666:	2200      	movs	r2, #0
 8000668:	2100      	movs	r1, #0
 800066a:	200b      	movs	r0, #11
 800066c:	f7ff fdae 	bl	80001cc <ax_angle_move>
    	  ax_angle_move(ID_SIMA4_POGONSKI, 0, 0);
 8000670:	2200      	movs	r2, #0
 8000672:	2100      	movs	r1, #0
 8000674:	200d      	movs	r0, #13
 8000676:	f7ff fda9 	bl	80001cc <ax_angle_move>
    	  while(1);
 800067a:	e7fe      	b.n	800067a <TIM2_IRQHandler+0x56>
      }
    }

  switch (sensors_case_timer) {
 800067c:	4b0c      	ldr	r3, [pc, #48]	; (80006b0 <TIM2_IRQHandler+0x8c>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	b2db      	uxtb	r3, r3
 8000682:	2b00      	cmp	r3, #0
 8000684:	d008      	beq.n	8000698 <TIM2_IRQHandler+0x74>
 8000686:	2b01      	cmp	r3, #1
 8000688:	d10a      	bne.n	80006a0 <TIM2_IRQHandler+0x7c>
	case SENSOR_JJ:
		interrupted = sensor_JedanJedini();
 800068a:	f7ff fe1f 	bl	80002cc <sensor_JedanJedini>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	4b08      	ldr	r3, [pc, #32]	; (80006b4 <TIM2_IRQHandler+0x90>)
 8000694:	701a      	strb	r2, [r3, #0]
		break;
 8000696:	e007      	b.n	80006a8 <TIM2_IRQHandler+0x84>
	case SENSORS_OFF:
		  interrupted = false;
 8000698:	4b06      	ldr	r3, [pc, #24]	; (80006b4 <TIM2_IRQHandler+0x90>)
 800069a:	2200      	movs	r2, #0
 800069c:	701a      	strb	r2, [r3, #0]
		  break;
 800069e:	e003      	b.n	80006a8 <TIM2_IRQHandler+0x84>
	default:
		  interrupted = false;
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <TIM2_IRQHandler+0x90>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
		break;
 80006a6:	bf00      	nop
    }
}
 80006a8:	bf00      	nop
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	2000002c 	.word	0x2000002c
 80006b0:	20000030 	.word	0x20000030
 80006b4:	20000031 	.word	0x20000031

080006b8 <UART_init>:
static void
UART1_init();

void
UART_init()
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
	UART1_init();
 80006bc:	f000 f802 	bl	80006c4 <UART1_init>
}
 80006c0:	bf00      	nop
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <UART1_init>:

static void
UART1_init()
{
 80006c4:	b490      	push	{r4, r7}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
	//PB6 i PB7 AF7
	RCC->APB2ENR |= (0b1 << 14); //takt na USART1
 80006ca:	4b99      	ldr	r3, [pc, #612]	; (8000930 <UART1_init+0x26c>)
 80006cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006ce:	4a98      	ldr	r2, [pc, #608]	; (8000930 <UART1_init+0x26c>)
 80006d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006d4:	6613      	str	r3, [r2, #96]	; 0x60
	RCC->AHB2ENR |= (0b1 << 1); //takt za gpioB
 80006d6:	4b96      	ldr	r3, [pc, #600]	; (8000930 <UART1_init+0x26c>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006da:	4a95      	ldr	r2, [pc, #596]	; (8000930 <UART1_init+0x26c>)
 80006dc:	f043 0302 	orr.w	r3, r3, #2
 80006e0:	64d3      	str	r3, [r2, #76]	; 0x4c

	uint8_t const TX_PIN = 6;
 80006e2:	2306      	movs	r3, #6
 80006e4:	71fb      	strb	r3, [r7, #7]
	uint8_t const RX_PIN = 7;
 80006e6:	2307      	movs	r3, #7
 80006e8:	71bb      	strb	r3, [r7, #6]

	GPIOB->MODER &= ~(0b11 << TX_PIN * 2);
 80006ea:	4b92      	ldr	r3, [pc, #584]	; (8000934 <UART1_init+0x270>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	79fa      	ldrb	r2, [r7, #7]
 80006f0:	0052      	lsls	r2, r2, #1
 80006f2:	2103      	movs	r1, #3
 80006f4:	fa01 f202 	lsl.w	r2, r1, r2
 80006f8:	43d2      	mvns	r2, r2
 80006fa:	4611      	mov	r1, r2
 80006fc:	4a8d      	ldr	r2, [pc, #564]	; (8000934 <UART1_init+0x270>)
 80006fe:	400b      	ands	r3, r1
 8000700:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(0b11 << RX_PIN * 2);
 8000702:	4b8c      	ldr	r3, [pc, #560]	; (8000934 <UART1_init+0x270>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	79ba      	ldrb	r2, [r7, #6]
 8000708:	0052      	lsls	r2, r2, #1
 800070a:	2103      	movs	r1, #3
 800070c:	fa01 f202 	lsl.w	r2, r1, r2
 8000710:	43d2      	mvns	r2, r2
 8000712:	4611      	mov	r1, r2
 8000714:	4a87      	ldr	r2, [pc, #540]	; (8000934 <UART1_init+0x270>)
 8000716:	400b      	ands	r3, r1
 8000718:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0b10 << TX_PIN * 2);
 800071a:	4b86      	ldr	r3, [pc, #536]	; (8000934 <UART1_init+0x270>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	79fa      	ldrb	r2, [r7, #7]
 8000720:	0052      	lsls	r2, r2, #1
 8000722:	2102      	movs	r1, #2
 8000724:	fa01 f202 	lsl.w	r2, r1, r2
 8000728:	4611      	mov	r1, r2
 800072a:	4a82      	ldr	r2, [pc, #520]	; (8000934 <UART1_init+0x270>)
 800072c:	430b      	orrs	r3, r1
 800072e:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0b10 << RX_PIN * 2);
 8000730:	4b80      	ldr	r3, [pc, #512]	; (8000934 <UART1_init+0x270>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	79ba      	ldrb	r2, [r7, #6]
 8000736:	0052      	lsls	r2, r2, #1
 8000738:	2102      	movs	r1, #2
 800073a:	fa01 f202 	lsl.w	r2, r1, r2
 800073e:	4611      	mov	r1, r2
 8000740:	4a7c      	ldr	r2, [pc, #496]	; (8000934 <UART1_init+0x270>)
 8000742:	430b      	orrs	r3, r1
 8000744:	6013      	str	r3, [r2, #0]

	GPIOB->OTYPER |= (0b1 << TX_PIN);
 8000746:	4b7b      	ldr	r3, [pc, #492]	; (8000934 <UART1_init+0x270>)
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	79fa      	ldrb	r2, [r7, #7]
 800074c:	2101      	movs	r1, #1
 800074e:	fa01 f202 	lsl.w	r2, r1, r2
 8000752:	4611      	mov	r1, r2
 8000754:	4a77      	ldr	r2, [pc, #476]	; (8000934 <UART1_init+0x270>)
 8000756:	430b      	orrs	r3, r1
 8000758:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~(0b11 << TX_PIN*2);
 800075a:	4b76      	ldr	r3, [pc, #472]	; (8000934 <UART1_init+0x270>)
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	79fa      	ldrb	r2, [r7, #7]
 8000760:	0052      	lsls	r2, r2, #1
 8000762:	2103      	movs	r1, #3
 8000764:	fa01 f202 	lsl.w	r2, r1, r2
 8000768:	43d2      	mvns	r2, r2
 800076a:	4611      	mov	r1, r2
 800076c:	4a71      	ldr	r2, [pc, #452]	; (8000934 <UART1_init+0x270>)
 800076e:	400b      	ands	r3, r1
 8000770:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (0b01 << TX_PIN*2);
 8000772:	4b70      	ldr	r3, [pc, #448]	; (8000934 <UART1_init+0x270>)
 8000774:	68db      	ldr	r3, [r3, #12]
 8000776:	79fa      	ldrb	r2, [r7, #7]
 8000778:	0052      	lsls	r2, r2, #1
 800077a:	2101      	movs	r1, #1
 800077c:	fa01 f202 	lsl.w	r2, r1, r2
 8000780:	4611      	mov	r1, r2
 8000782:	4a6c      	ldr	r2, [pc, #432]	; (8000934 <UART1_init+0x270>)
 8000784:	430b      	orrs	r3, r1
 8000786:	60d3      	str	r3, [r2, #12]

	uint8_t const Alt_function = 7;
 8000788:	2307      	movs	r3, #7
 800078a:	717b      	strb	r3, [r7, #5]

	GPIOB->AFR[TX_PIN / 8] &= ~(0b1111 << (TX_PIN % 8) * 4);
 800078c:	4a69      	ldr	r2, [pc, #420]	; (8000934 <UART1_init+0x270>)
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	08db      	lsrs	r3, r3, #3
 8000792:	b2db      	uxtb	r3, r3
 8000794:	3308      	adds	r3, #8
 8000796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800079a:	79fa      	ldrb	r2, [r7, #7]
 800079c:	f002 0207 	and.w	r2, r2, #7
 80007a0:	0092      	lsls	r2, r2, #2
 80007a2:	210f      	movs	r1, #15
 80007a4:	fa01 f202 	lsl.w	r2, r1, r2
 80007a8:	43d2      	mvns	r2, r2
 80007aa:	4614      	mov	r4, r2
 80007ac:	4961      	ldr	r1, [pc, #388]	; (8000934 <UART1_init+0x270>)
 80007ae:	79fa      	ldrb	r2, [r7, #7]
 80007b0:	08d2      	lsrs	r2, r2, #3
 80007b2:	b2d2      	uxtb	r2, r2
 80007b4:	4610      	mov	r0, r2
 80007b6:	ea03 0204 	and.w	r2, r3, r4
 80007ba:	f100 0308 	add.w	r3, r0, #8
 80007be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	GPIOB->AFR[TX_PIN / 8] |= (Alt_function << (TX_PIN % 8) * 4);
 80007c2:	4a5c      	ldr	r2, [pc, #368]	; (8000934 <UART1_init+0x270>)
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	08db      	lsrs	r3, r3, #3
 80007c8:	b2db      	uxtb	r3, r3
 80007ca:	3308      	adds	r3, #8
 80007cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007d0:	7979      	ldrb	r1, [r7, #5]
 80007d2:	79fa      	ldrb	r2, [r7, #7]
 80007d4:	f002 0207 	and.w	r2, r2, #7
 80007d8:	0092      	lsls	r2, r2, #2
 80007da:	fa01 f202 	lsl.w	r2, r1, r2
 80007de:	4614      	mov	r4, r2
 80007e0:	4954      	ldr	r1, [pc, #336]	; (8000934 <UART1_init+0x270>)
 80007e2:	79fa      	ldrb	r2, [r7, #7]
 80007e4:	08d2      	lsrs	r2, r2, #3
 80007e6:	b2d2      	uxtb	r2, r2
 80007e8:	4610      	mov	r0, r2
 80007ea:	ea43 0204 	orr.w	r2, r3, r4
 80007ee:	f100 0308 	add.w	r3, r0, #8
 80007f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	GPIOB->AFR[RX_PIN / 8] &= ~(0b1111 << (RX_PIN % 8) * 4);
 80007f6:	4a4f      	ldr	r2, [pc, #316]	; (8000934 <UART1_init+0x270>)
 80007f8:	79bb      	ldrb	r3, [r7, #6]
 80007fa:	08db      	lsrs	r3, r3, #3
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	3308      	adds	r3, #8
 8000800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000804:	79ba      	ldrb	r2, [r7, #6]
 8000806:	f002 0207 	and.w	r2, r2, #7
 800080a:	0092      	lsls	r2, r2, #2
 800080c:	210f      	movs	r1, #15
 800080e:	fa01 f202 	lsl.w	r2, r1, r2
 8000812:	43d2      	mvns	r2, r2
 8000814:	4614      	mov	r4, r2
 8000816:	4947      	ldr	r1, [pc, #284]	; (8000934 <UART1_init+0x270>)
 8000818:	79ba      	ldrb	r2, [r7, #6]
 800081a:	08d2      	lsrs	r2, r2, #3
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	4610      	mov	r0, r2
 8000820:	ea03 0204 	and.w	r2, r3, r4
 8000824:	f100 0308 	add.w	r3, r0, #8
 8000828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	GPIOB->AFR[RX_PIN / 8] |= (Alt_function << (RX_PIN % 8) * 4);
 800082c:	4a41      	ldr	r2, [pc, #260]	; (8000934 <UART1_init+0x270>)
 800082e:	79bb      	ldrb	r3, [r7, #6]
 8000830:	08db      	lsrs	r3, r3, #3
 8000832:	b2db      	uxtb	r3, r3
 8000834:	3308      	adds	r3, #8
 8000836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800083a:	7979      	ldrb	r1, [r7, #5]
 800083c:	79ba      	ldrb	r2, [r7, #6]
 800083e:	f002 0207 	and.w	r2, r2, #7
 8000842:	0092      	lsls	r2, r2, #2
 8000844:	fa01 f202 	lsl.w	r2, r1, r2
 8000848:	4614      	mov	r4, r2
 800084a:	493a      	ldr	r1, [pc, #232]	; (8000934 <UART1_init+0x270>)
 800084c:	79ba      	ldrb	r2, [r7, #6]
 800084e:	08d2      	lsrs	r2, r2, #3
 8000850:	b2d2      	uxtb	r2, r2
 8000852:	4610      	mov	r0, r2
 8000854:	ea43 0204 	orr.w	r2, r3, r4
 8000858:	f100 0308 	add.w	r3, r0, #8
 800085c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

     USART1->CR1 &= ~(0b1 << 12);
 8000860:	4b35      	ldr	r3, [pc, #212]	; (8000938 <UART1_init+0x274>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	4a34      	ldr	r2, [pc, #208]	; (8000938 <UART1_init+0x274>)
 8000866:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800086a:	6013      	str	r3, [r2, #0]
     USART1->CR1 &= ~(0b1 << 28); //8 bita
 800086c:	4b32      	ldr	r3, [pc, #200]	; (8000938 <UART1_init+0x274>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a31      	ldr	r2, [pc, #196]	; (8000938 <UART1_init+0x274>)
 8000872:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000876:	6013      	str	r3, [r2, #0]
     USART1->CR2 &= ~(0b11 << 12); //1 stop bit
 8000878:	4b2f      	ldr	r3, [pc, #188]	; (8000938 <UART1_init+0x274>)
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	4a2e      	ldr	r2, [pc, #184]	; (8000938 <UART1_init+0x274>)
 800087e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000882:	6053      	str	r3, [r2, #4]

     USART1->BRR = 0; //baud 9600->546.14
 8000884:	4b2c      	ldr	r3, [pc, #176]	; (8000938 <UART1_init+0x274>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
     USART1->BRR |= ((546 << 4) | (14 << 0)); //115200->45.57
 800088a:	4b2b      	ldr	r3, [pc, #172]	; (8000938 <UART1_init+0x274>)
 800088c:	68db      	ldr	r3, [r3, #12]
 800088e:	4a2a      	ldr	r2, [pc, #168]	; (8000938 <UART1_init+0x274>)
 8000890:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8000894:	f043 032e 	orr.w	r3, r3, #46	; 0x2e
 8000898:	60d3      	str	r3, [r2, #12]

     USART1->CR1 |= (0b11 << 2); //tx & rx pin enable
 800089a:	4b27      	ldr	r3, [pc, #156]	; (8000938 <UART1_init+0x274>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4a26      	ldr	r2, [pc, #152]	; (8000938 <UART1_init+0x274>)
 80008a0:	f043 030c 	orr.w	r3, r3, #12
 80008a4:	6013      	str	r3, [r2, #0]

     USART1->CR1 |= (0b1 << 5); //interrupt enable
 80008a6:	4b24      	ldr	r3, [pc, #144]	; (8000938 <UART1_init+0x274>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a23      	ldr	r2, [pc, #140]	; (8000938 <UART1_init+0x274>)
 80008ac:	f043 0320 	orr.w	r3, r3, #32
 80008b0:	6013      	str	r3, [r2, #0]

     USART1->CR2 &= ~(0b1 << 11);
 80008b2:	4b21      	ldr	r3, [pc, #132]	; (8000938 <UART1_init+0x274>)
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	4a20      	ldr	r2, [pc, #128]	; (8000938 <UART1_init+0x274>)
 80008b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80008bc:	6053      	str	r3, [r2, #4]
     USART1->CR2 &= ~(0b1 << 14);
 80008be:	4b1e      	ldr	r3, [pc, #120]	; (8000938 <UART1_init+0x274>)
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	4a1d      	ldr	r2, [pc, #116]	; (8000938 <UART1_init+0x274>)
 80008c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80008c8:	6053      	str	r3, [r2, #4]
     USART1->CR3 &= ~(0b1 << 1);
 80008ca:	4b1b      	ldr	r3, [pc, #108]	; (8000938 <UART1_init+0x274>)
 80008cc:	689b      	ldr	r3, [r3, #8]
 80008ce:	4a1a      	ldr	r2, [pc, #104]	; (8000938 <UART1_init+0x274>)
 80008d0:	f023 0302 	bic.w	r3, r3, #2
 80008d4:	6093      	str	r3, [r2, #8]
     USART1->CR3 &= ~(0b1 << 5);
 80008d6:	4b18      	ldr	r3, [pc, #96]	; (8000938 <UART1_init+0x274>)
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	4a17      	ldr	r2, [pc, #92]	; (8000938 <UART1_init+0x274>)
 80008dc:	f023 0320 	bic.w	r3, r3, #32
 80008e0:	6093      	str	r3, [r2, #8]
     USART1->CR3 |= (0b1 << 3);
 80008e2:	4b15      	ldr	r3, [pc, #84]	; (8000938 <UART1_init+0x274>)
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	4a14      	ldr	r2, [pc, #80]	; (8000938 <UART1_init+0x274>)
 80008e8:	f043 0308 	orr.w	r3, r3, #8
 80008ec:	6093      	str	r3, [r2, #8]

    uint8_t  USART1_INTERRUPT = 37;
 80008ee:	2325      	movs	r3, #37	; 0x25
 80008f0:	713b      	strb	r3, [r7, #4]
    NVIC->ISER[USART1_INTERRUPT / 32] |= (0b1 <<  USART1_INTERRUPT % 32);
 80008f2:	4a12      	ldr	r2, [pc, #72]	; (800093c <UART1_init+0x278>)
 80008f4:	793b      	ldrb	r3, [r7, #4]
 80008f6:	095b      	lsrs	r3, r3, #5
 80008f8:	b2d8      	uxtb	r0, r3
 80008fa:	4603      	mov	r3, r0
 80008fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000900:	793a      	ldrb	r2, [r7, #4]
 8000902:	f002 021f 	and.w	r2, r2, #31
 8000906:	2101      	movs	r1, #1
 8000908:	fa01 f202 	lsl.w	r2, r1, r2
 800090c:	4614      	mov	r4, r2
 800090e:	4a0b      	ldr	r2, [pc, #44]	; (800093c <UART1_init+0x278>)
 8000910:	4601      	mov	r1, r0
 8000912:	4323      	orrs	r3, r4
 8000914:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

     USART1-> CR1 |= (0b1 << 0); //usart enable
 8000918:	4b07      	ldr	r3, [pc, #28]	; (8000938 <UART1_init+0x274>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a06      	ldr	r2, [pc, #24]	; (8000938 <UART1_init+0x274>)
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	6013      	str	r3, [r2, #0]
}
 8000924:	bf00      	nop
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bc90      	pop	{r4, r7}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000
 8000934:	48000400 	.word	0x48000400
 8000938:	40013800 	.word	0x40013800
 800093c:	e000e100 	.word	0xe000e100

08000940 <UART_send_byte>:

void
UART_send_byte (uint8_t data)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
   USART1->TDR = data; //ovako se salje, kada je  USART1->dr sa desne strane, onda se ponasa kao recieve registar
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <UART_send_byte+0x38>)
 800094c:	79fa      	ldrb	r2, [r7, #7]
 800094e:	b292      	uxth	r2, r2
 8000950:	851a      	strh	r2, [r3, #40]	; 0x28

  while (!( USART1->ISR & (0b1 << 6)))
 8000952:	bf00      	nop
 8000954:	4b08      	ldr	r3, [pc, #32]	; (8000978 <UART_send_byte+0x38>)
 8000956:	69db      	ldr	r3, [r3, #28]
 8000958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800095c:	2b00      	cmp	r3, #0
 800095e:	d0f9      	beq.n	8000954 <UART_send_byte+0x14>
	  ;

   USART1->ISR &= ~(0b1 << 6);
 8000960:	4b05      	ldr	r3, [pc, #20]	; (8000978 <UART_send_byte+0x38>)
 8000962:	69db      	ldr	r3, [r3, #28]
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <UART_send_byte+0x38>)
 8000966:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800096a:	61d3      	str	r3, [r2, #28]
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	40013800 	.word	0x40013800

0800097c <UART_write>:

void
UART_write (uint8_t data)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
  if (buffer_size != MAX_BUFFER_SIZE)
 8000986:	4b25      	ldr	r3, [pc, #148]	; (8000a1c <UART_write+0xa0>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	b2db      	uxtb	r3, r3
 800098c:	2b20      	cmp	r3, #32
 800098e:	d01c      	beq.n	80009ca <UART_write+0x4e>
    {
      buffer[index_write] = data;
 8000990:	4b23      	ldr	r3, [pc, #140]	; (8000a20 <UART_write+0xa4>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	4619      	mov	r1, r3
 8000998:	4a22      	ldr	r2, [pc, #136]	; (8000a24 <UART_write+0xa8>)
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	5453      	strb	r3, [r2, r1]
      index_write = (index_write + 1) % MAX_BUFFER_SIZE;
 800099e:	4b20      	ldr	r3, [pc, #128]	; (8000a20 <UART_write+0xa4>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	3301      	adds	r3, #1
 80009a6:	425a      	negs	r2, r3
 80009a8:	f003 031f 	and.w	r3, r3, #31
 80009ac:	f002 021f 	and.w	r2, r2, #31
 80009b0:	bf58      	it	pl
 80009b2:	4253      	negpl	r3, r2
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <UART_write+0xa4>)
 80009b8:	701a      	strb	r2, [r3, #0]
      buffer_size++;
 80009ba:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <UART_write+0xa0>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	3301      	adds	r3, #1
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <UART_write+0xa0>)
 80009c6:	701a      	strb	r2, [r3, #0]
    {
      buffer[index_write] = data;
      index_write = (index_write + 1) % MAX_BUFFER_SIZE;
      index_read = (index_read + 1) % MAX_BUFFER_SIZE;
    }
}
 80009c8:	e022      	b.n	8000a10 <UART_write+0x94>
      buffer[index_write] = data;
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <UART_write+0xa4>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	b2db      	uxtb	r3, r3
 80009d0:	4619      	mov	r1, r3
 80009d2:	4a14      	ldr	r2, [pc, #80]	; (8000a24 <UART_write+0xa8>)
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	5453      	strb	r3, [r2, r1]
      index_write = (index_write + 1) % MAX_BUFFER_SIZE;
 80009d8:	4b11      	ldr	r3, [pc, #68]	; (8000a20 <UART_write+0xa4>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	3301      	adds	r3, #1
 80009e0:	425a      	negs	r2, r3
 80009e2:	f003 031f 	and.w	r3, r3, #31
 80009e6:	f002 021f 	and.w	r2, r2, #31
 80009ea:	bf58      	it	pl
 80009ec:	4253      	negpl	r3, r2
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b0b      	ldr	r3, [pc, #44]	; (8000a20 <UART_write+0xa4>)
 80009f2:	701a      	strb	r2, [r3, #0]
      index_read = (index_read + 1) % MAX_BUFFER_SIZE;
 80009f4:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <UART_write+0xac>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	3301      	adds	r3, #1
 80009fc:	425a      	negs	r2, r3
 80009fe:	f003 031f 	and.w	r3, r3, #31
 8000a02:	f002 021f 	and.w	r2, r2, #31
 8000a06:	bf58      	it	pl
 8000a08:	4253      	negpl	r3, r2
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b06      	ldr	r3, [pc, #24]	; (8000a28 <UART_write+0xac>)
 8000a0e:	701a      	strb	r2, [r3, #0]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	20000054 	.word	0x20000054
 8000a20:	20000055 	.word	0x20000055
 8000a24:	20000034 	.word	0x20000034
 8000a28:	20000056 	.word	0x20000056

08000a2c <USART1_IRQHandler>:
    return false;
}

void
USART1_IRQHandler ()
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  if ( USART1->ISR & (0b1 << 5))
 8000a30:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <USART1_IRQHandler+0x24>)
 8000a32:	69db      	ldr	r3, [r3, #28]
 8000a34:	f003 0320 	and.w	r3, r3, #32
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d006      	beq.n	8000a4a <USART1_IRQHandler+0x1e>
    {
      UART_write(USART1->RDR);
 8000a3c:	4b04      	ldr	r3, [pc, #16]	; (8000a50 <USART1_IRQHandler+0x24>)
 8000a3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000a40:	b29b      	uxth	r3, r3
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff99 	bl	800097c <UART_write>
    }
}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40013800 	.word	0x40013800

08000a54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a58:	f000 f8ed 	bl	8000c36 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a5c:	f000 f80b 	bl	8000a76 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  io();
 8000a60:	f7ff fc4c 	bl	80002fc <io>
  tajmer_init();
 8000a64:	f7ff fd80 	bl	8000568 <tajmer_init>
  UART_init();
 8000a68:	f7ff fe26 	bl	80006b8 <UART_init>
  sensor_Init();
 8000a6c:	f7ff fc07 	bl	800027e <sensor_Init>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000a70:	b662      	cpsie	i
}
 8000a72:	bf00      	nop
  uint8_t ledon_b[] =
      { 0xff, 0xff, 0xfe, 0x04, 0x03, 0x19, 0x01, 0xE0 };
    uint8_t ledoff_b[] =
      { 0xff, 0xff, 0xfe, 0x04, 0x03, 0x19, 0x00, 0xE1 };*/

  while (1)
 8000a74:	e7fe      	b.n	8000a74 <main+0x20>

08000a76 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a76:	b580      	push	{r7, lr}
 8000a78:	b096      	sub	sp, #88	; 0x58
 8000a7a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2244      	movs	r2, #68	; 0x44
 8000a82:	2100      	movs	r1, #0
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 f895 	bl	8001bb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a8a:	463b      	mov	r3, r7
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a98:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a9c:	f000 fa34 	bl	8000f08 <HAL_PWREx_ControlVoltageScaling>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000aa6:	f000 f838 	bl	8000b1a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000aaa:	2310      	movs	r3, #16
 8000aac:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000ab6:	2360      	movs	r3, #96	; 0x60
 8000ab8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aba:	2302      	movs	r3, #2
 8000abc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000abe:	2301      	movs	r3, #1
 8000ac0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000ac6:	2328      	movs	r3, #40	; 0x28
 8000ac8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000aca:	2307      	movs	r3, #7
 8000acc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 fa6a 	bl	8000fb4 <HAL_RCC_OscConfig>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000ae6:	f000 f818 	bl	8000b1a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aea:	230f      	movs	r3, #15
 8000aec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aee:	2303      	movs	r3, #3
 8000af0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000afe:	463b      	mov	r3, r7
 8000b00:	2104      	movs	r1, #4
 8000b02:	4618      	mov	r0, r3
 8000b04:	f000 fe6a 	bl	80017dc <HAL_RCC_ClockConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000b0e:	f000 f804 	bl	8000b1a <Error_Handler>
  }
}
 8000b12:	bf00      	nop
 8000b14:	3758      	adds	r7, #88	; 0x58
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b1e:	b672      	cpsid	i
}
 8000b20:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <Error_Handler+0x8>

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <HAL_MspInit+0x44>)
 8000b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b2e:	4a0e      	ldr	r2, [pc, #56]	; (8000b68 <HAL_MspInit+0x44>)
 8000b30:	f043 0301 	orr.w	r3, r3, #1
 8000b34:	6613      	str	r3, [r2, #96]	; 0x60
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <HAL_MspInit+0x44>)
 8000b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <HAL_MspInit+0x44>)
 8000b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b46:	4a08      	ldr	r2, [pc, #32]	; (8000b68 <HAL_MspInit+0x44>)
 8000b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b4e:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <HAL_MspInit+0x44>)
 8000b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b56:	603b      	str	r3, [r7, #0]
 8000b58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	40021000 	.word	0x40021000

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <NMI_Handler+0x4>

08000b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <MemManage_Handler+0x4>

08000b7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr

08000ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb8:	f000 f892 	bl	8000ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bc4:	4b06      	ldr	r3, [pc, #24]	; (8000be0 <SystemInit+0x20>)
 8000bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bca:	4a05      	ldr	r2, [pc, #20]	; (8000be0 <SystemInit+0x20>)
 8000bcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000be4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c1c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000be8:	f7ff ffea 	bl	8000bc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bec:	480c      	ldr	r0, [pc, #48]	; (8000c20 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bee:	490d      	ldr	r1, [pc, #52]	; (8000c24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bf0:	4a0d      	ldr	r2, [pc, #52]	; (8000c28 <LoopForever+0xe>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bf4:	e002      	b.n	8000bfc <LoopCopyDataInit>

08000bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bfa:	3304      	adds	r3, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c00:	d3f9      	bcc.n	8000bf6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c02:	4a0a      	ldr	r2, [pc, #40]	; (8000c2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c04:	4c0a      	ldr	r4, [pc, #40]	; (8000c30 <LoopForever+0x16>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c08:	e001      	b.n	8000c0e <LoopFillZerobss>

08000c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c0c:	3204      	adds	r2, #4

08000c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c10:	d3fb      	bcc.n	8000c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c12:	f000 ffd7 	bl	8001bc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c16:	f7ff ff1d 	bl	8000a54 <main>

08000c1a <LoopForever>:

LoopForever:
    b LoopForever
 8000c1a:	e7fe      	b.n	8000c1a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c1c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c24:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000c28:	08001c6c 	.word	0x08001c6c
  ldr r2, =_sbss
 8000c2c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000c30:	2000005c 	.word	0x2000005c

08000c34 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c34:	e7fe      	b.n	8000c34 <ADC1_IRQHandler>

08000c36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b082      	sub	sp, #8
 8000c3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c40:	2003      	movs	r0, #3
 8000c42:	f000 f91f 	bl	8000e84 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c46:	200f      	movs	r0, #15
 8000c48:	f000 f80e 	bl	8000c68 <HAL_InitTick>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d002      	beq.n	8000c58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	71fb      	strb	r3, [r7, #7]
 8000c56:	e001      	b.n	8000c5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c58:	f7ff ff64 	bl	8000b24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c74:	4b17      	ldr	r3, [pc, #92]	; (8000cd4 <HAL_InitTick+0x6c>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d023      	beq.n	8000cc4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c7c:	4b16      	ldr	r3, [pc, #88]	; (8000cd8 <HAL_InitTick+0x70>)
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <HAL_InitTick+0x6c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	4619      	mov	r1, r3
 8000c86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 f91d 	bl	8000ed2 <HAL_SYSTICK_Config>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d10f      	bne.n	8000cbe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2b0f      	cmp	r3, #15
 8000ca2:	d809      	bhi.n	8000cb8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cac:	f000 f8f5 	bl	8000e9a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cb0:	4a0a      	ldr	r2, [pc, #40]	; (8000cdc <HAL_InitTick+0x74>)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6013      	str	r3, [r2, #0]
 8000cb6:	e007      	b.n	8000cc8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	73fb      	strb	r3, [r7, #15]
 8000cbc:	e004      	b.n	8000cc8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	73fb      	strb	r3, [r7, #15]
 8000cc2:	e001      	b.n	8000cc8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3710      	adds	r7, #16
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	2000000c 	.word	0x2000000c
 8000cd8:	20000004 	.word	0x20000004
 8000cdc:	20000008 	.word	0x20000008

08000ce0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_IncTick+0x20>)
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x24>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4413      	add	r3, r2
 8000cf0:	4a04      	ldr	r2, [pc, #16]	; (8000d04 <HAL_IncTick+0x24>)
 8000cf2:	6013      	str	r3, [r2, #0]
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	2000000c 	.word	0x2000000c
 8000d04:	20000058 	.word	0x20000058

08000d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d0c:	4b03      	ldr	r3, [pc, #12]	; (8000d1c <HAL_GetTick+0x14>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	20000058 	.word	0x20000058

08000d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f003 0307 	and.w	r3, r3, #7
 8000d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d30:	4b0c      	ldr	r3, [pc, #48]	; (8000d64 <__NVIC_SetPriorityGrouping+0x44>)
 8000d32:	68db      	ldr	r3, [r3, #12]
 8000d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d52:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <__NVIC_SetPriorityGrouping+0x44>)
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	60d3      	str	r3, [r2, #12]
}
 8000d58:	bf00      	nop
 8000d5a:	3714      	adds	r7, #20
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d6c:	4b04      	ldr	r3, [pc, #16]	; (8000d80 <__NVIC_GetPriorityGrouping+0x18>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	0a1b      	lsrs	r3, r3, #8
 8000d72:	f003 0307 	and.w	r3, r3, #7
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	6039      	str	r1, [r7, #0]
 8000d8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	db0a      	blt.n	8000dae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	b2da      	uxtb	r2, r3
 8000d9c:	490c      	ldr	r1, [pc, #48]	; (8000dd0 <__NVIC_SetPriority+0x4c>)
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	0112      	lsls	r2, r2, #4
 8000da4:	b2d2      	uxtb	r2, r2
 8000da6:	440b      	add	r3, r1
 8000da8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dac:	e00a      	b.n	8000dc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	b2da      	uxtb	r2, r3
 8000db2:	4908      	ldr	r1, [pc, #32]	; (8000dd4 <__NVIC_SetPriority+0x50>)
 8000db4:	79fb      	ldrb	r3, [r7, #7]
 8000db6:	f003 030f 	and.w	r3, r3, #15
 8000dba:	3b04      	subs	r3, #4
 8000dbc:	0112      	lsls	r2, r2, #4
 8000dbe:	b2d2      	uxtb	r2, r2
 8000dc0:	440b      	add	r3, r1
 8000dc2:	761a      	strb	r2, [r3, #24]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr
 8000dd0:	e000e100 	.word	0xe000e100
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b089      	sub	sp, #36	; 0x24
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	60b9      	str	r1, [r7, #8]
 8000de2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	f003 0307 	and.w	r3, r3, #7
 8000dea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	f1c3 0307 	rsb	r3, r3, #7
 8000df2:	2b04      	cmp	r3, #4
 8000df4:	bf28      	it	cs
 8000df6:	2304      	movcs	r3, #4
 8000df8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dfa:	69fb      	ldr	r3, [r7, #28]
 8000dfc:	3304      	adds	r3, #4
 8000dfe:	2b06      	cmp	r3, #6
 8000e00:	d902      	bls.n	8000e08 <NVIC_EncodePriority+0x30>
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	3b03      	subs	r3, #3
 8000e06:	e000      	b.n	8000e0a <NVIC_EncodePriority+0x32>
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e10:	69bb      	ldr	r3, [r7, #24]
 8000e12:	fa02 f303 	lsl.w	r3, r2, r3
 8000e16:	43da      	mvns	r2, r3
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e20:	f04f 31ff 	mov.w	r1, #4294967295
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	43d9      	mvns	r1, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e30:	4313      	orrs	r3, r2
         );
}
 8000e32:	4618      	mov	r0, r3
 8000e34:	3724      	adds	r7, #36	; 0x24
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
	...

08000e40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e50:	d301      	bcc.n	8000e56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e52:	2301      	movs	r3, #1
 8000e54:	e00f      	b.n	8000e76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e56:	4a0a      	ldr	r2, [pc, #40]	; (8000e80 <SysTick_Config+0x40>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e5e:	210f      	movs	r1, #15
 8000e60:	f04f 30ff 	mov.w	r0, #4294967295
 8000e64:	f7ff ff8e 	bl	8000d84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e68:	4b05      	ldr	r3, [pc, #20]	; (8000e80 <SysTick_Config+0x40>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6e:	4b04      	ldr	r3, [pc, #16]	; (8000e80 <SysTick_Config+0x40>)
 8000e70:	2207      	movs	r2, #7
 8000e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	e000e010 	.word	0xe000e010

08000e84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff ff47 	bl	8000d20 <__NVIC_SetPriorityGrouping>
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b086      	sub	sp, #24
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	60b9      	str	r1, [r7, #8]
 8000ea4:	607a      	str	r2, [r7, #4]
 8000ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000eac:	f7ff ff5c 	bl	8000d68 <__NVIC_GetPriorityGrouping>
 8000eb0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68b9      	ldr	r1, [r7, #8]
 8000eb6:	6978      	ldr	r0, [r7, #20]
 8000eb8:	f7ff ff8e 	bl	8000dd8 <NVIC_EncodePriority>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec2:	4611      	mov	r1, r2
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff ff5d 	bl	8000d84 <__NVIC_SetPriority>
}
 8000eca:	bf00      	nop
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b082      	sub	sp, #8
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eda:	6878      	ldr	r0, [r7, #4]
 8000edc:	f7ff ffb0 	bl	8000e40 <SysTick_Config>
 8000ee0:	4603      	mov	r3, r0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ef0:	4b04      	ldr	r3, [pc, #16]	; (8000f04 <HAL_PWREx_GetVoltageRange+0x18>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	40007000 	.word	0x40007000

08000f08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b085      	sub	sp, #20
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f16:	d130      	bne.n	8000f7a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f18:	4b23      	ldr	r3, [pc, #140]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000f24:	d038      	beq.n	8000f98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f26:	4b20      	ldr	r3, [pc, #128]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f2e:	4a1e      	ldr	r2, [pc, #120]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f34:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000f36:	4b1d      	ldr	r3, [pc, #116]	; (8000fac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2232      	movs	r2, #50	; 0x32
 8000f3c:	fb02 f303 	mul.w	r3, r2, r3
 8000f40:	4a1b      	ldr	r2, [pc, #108]	; (8000fb0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000f42:	fba2 2303 	umull	r2, r3, r2, r3
 8000f46:	0c9b      	lsrs	r3, r3, #18
 8000f48:	3301      	adds	r3, #1
 8000f4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f4c:	e002      	b.n	8000f54 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	3b01      	subs	r3, #1
 8000f52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000f54:	4b14      	ldr	r3, [pc, #80]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f56:	695b      	ldr	r3, [r3, #20]
 8000f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f60:	d102      	bne.n	8000f68 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1f2      	bne.n	8000f4e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000f68:	4b0f      	ldr	r3, [pc, #60]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f6a:	695b      	ldr	r3, [r3, #20]
 8000f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f74:	d110      	bne.n	8000f98 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e00f      	b.n	8000f9a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f86:	d007      	beq.n	8000f98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f88:	4b07      	ldr	r3, [pc, #28]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f90:	4a05      	ldr	r2, [pc, #20]	; (8000fa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f96:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	40007000 	.word	0x40007000
 8000fac:	20000004 	.word	0x20000004
 8000fb0:	431bde83 	.word	0x431bde83

08000fb4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b088      	sub	sp, #32
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d102      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	f000 bc02 	b.w	80017cc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fc8:	4b96      	ldr	r3, [pc, #600]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8000fca:	689b      	ldr	r3, [r3, #8]
 8000fcc:	f003 030c 	and.w	r3, r3, #12
 8000fd0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fd2:	4b94      	ldr	r3, [pc, #592]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	f003 0303 	and.w	r3, r3, #3
 8000fda:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0310 	and.w	r3, r3, #16
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	f000 80e4 	beq.w	80011b2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000fea:	69bb      	ldr	r3, [r7, #24]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d007      	beq.n	8001000 <HAL_RCC_OscConfig+0x4c>
 8000ff0:	69bb      	ldr	r3, [r7, #24]
 8000ff2:	2b0c      	cmp	r3, #12
 8000ff4:	f040 808b 	bne.w	800110e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	f040 8087 	bne.w	800110e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001000:	4b88      	ldr	r3, [pc, #544]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f003 0302 	and.w	r3, r3, #2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d005      	beq.n	8001018 <HAL_RCC_OscConfig+0x64>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e3d9      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a1a      	ldr	r2, [r3, #32]
 800101c:	4b81      	ldr	r3, [pc, #516]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f003 0308 	and.w	r3, r3, #8
 8001024:	2b00      	cmp	r3, #0
 8001026:	d004      	beq.n	8001032 <HAL_RCC_OscConfig+0x7e>
 8001028:	4b7e      	ldr	r3, [pc, #504]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001030:	e005      	b.n	800103e <HAL_RCC_OscConfig+0x8a>
 8001032:	4b7c      	ldr	r3, [pc, #496]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001034:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001038:	091b      	lsrs	r3, r3, #4
 800103a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800103e:	4293      	cmp	r3, r2
 8001040:	d223      	bcs.n	800108a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6a1b      	ldr	r3, [r3, #32]
 8001046:	4618      	mov	r0, r3
 8001048:	f000 fd54 	bl	8001af4 <RCC_SetFlashLatencyFromMSIRange>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001052:	2301      	movs	r3, #1
 8001054:	e3ba      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001056:	4b73      	ldr	r3, [pc, #460]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a72      	ldr	r2, [pc, #456]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800105c:	f043 0308 	orr.w	r3, r3, #8
 8001060:	6013      	str	r3, [r2, #0]
 8001062:	4b70      	ldr	r3, [pc, #448]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6a1b      	ldr	r3, [r3, #32]
 800106e:	496d      	ldr	r1, [pc, #436]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001070:	4313      	orrs	r3, r2
 8001072:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001074:	4b6b      	ldr	r3, [pc, #428]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	69db      	ldr	r3, [r3, #28]
 8001080:	021b      	lsls	r3, r3, #8
 8001082:	4968      	ldr	r1, [pc, #416]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001084:	4313      	orrs	r3, r2
 8001086:	604b      	str	r3, [r1, #4]
 8001088:	e025      	b.n	80010d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800108a:	4b66      	ldr	r3, [pc, #408]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a65      	ldr	r2, [pc, #404]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001090:	f043 0308 	orr.w	r3, r3, #8
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	4b63      	ldr	r3, [pc, #396]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6a1b      	ldr	r3, [r3, #32]
 80010a2:	4960      	ldr	r1, [pc, #384]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80010a4:	4313      	orrs	r3, r2
 80010a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010a8:	4b5e      	ldr	r3, [pc, #376]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	69db      	ldr	r3, [r3, #28]
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	495b      	ldr	r1, [pc, #364]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80010b8:	4313      	orrs	r3, r2
 80010ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80010bc:	69bb      	ldr	r3, [r7, #24]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d109      	bne.n	80010d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6a1b      	ldr	r3, [r3, #32]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 fd14 	bl	8001af4 <RCC_SetFlashLatencyFromMSIRange>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e37a      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80010d6:	f000 fc81 	bl	80019dc <HAL_RCC_GetSysClockFreq>
 80010da:	4602      	mov	r2, r0
 80010dc:	4b51      	ldr	r3, [pc, #324]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80010de:	689b      	ldr	r3, [r3, #8]
 80010e0:	091b      	lsrs	r3, r3, #4
 80010e2:	f003 030f 	and.w	r3, r3, #15
 80010e6:	4950      	ldr	r1, [pc, #320]	; (8001228 <HAL_RCC_OscConfig+0x274>)
 80010e8:	5ccb      	ldrb	r3, [r1, r3]
 80010ea:	f003 031f 	and.w	r3, r3, #31
 80010ee:	fa22 f303 	lsr.w	r3, r2, r3
 80010f2:	4a4e      	ldr	r2, [pc, #312]	; (800122c <HAL_RCC_OscConfig+0x278>)
 80010f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80010f6:	4b4e      	ldr	r3, [pc, #312]	; (8001230 <HAL_RCC_OscConfig+0x27c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fdb4 	bl	8000c68 <HAL_InitTick>
 8001100:	4603      	mov	r3, r0
 8001102:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d052      	beq.n	80011b0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800110a:	7bfb      	ldrb	r3, [r7, #15]
 800110c:	e35e      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d032      	beq.n	800117c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001116:	4b43      	ldr	r3, [pc, #268]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a42      	ldr	r2, [pc, #264]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001122:	f7ff fdf1 	bl	8000d08 <HAL_GetTick>
 8001126:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001128:	e008      	b.n	800113c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800112a:	f7ff fded 	bl	8000d08 <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b02      	cmp	r3, #2
 8001136:	d901      	bls.n	800113c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001138:	2303      	movs	r3, #3
 800113a:	e347      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800113c:	4b39      	ldr	r3, [pc, #228]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b00      	cmp	r3, #0
 8001146:	d0f0      	beq.n	800112a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001148:	4b36      	ldr	r3, [pc, #216]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a35      	ldr	r2, [pc, #212]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800114e:	f043 0308 	orr.w	r3, r3, #8
 8001152:	6013      	str	r3, [r2, #0]
 8001154:	4b33      	ldr	r3, [pc, #204]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	4930      	ldr	r1, [pc, #192]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001162:	4313      	orrs	r3, r2
 8001164:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001166:	4b2f      	ldr	r3, [pc, #188]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	69db      	ldr	r3, [r3, #28]
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	492b      	ldr	r1, [pc, #172]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001176:	4313      	orrs	r3, r2
 8001178:	604b      	str	r3, [r1, #4]
 800117a:	e01a      	b.n	80011b2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800117c:	4b29      	ldr	r3, [pc, #164]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a28      	ldr	r2, [pc, #160]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001182:	f023 0301 	bic.w	r3, r3, #1
 8001186:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001188:	f7ff fdbe 	bl	8000d08 <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001190:	f7ff fdba 	bl	8000d08 <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e314      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80011a2:	4b20      	ldr	r3, [pc, #128]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f0      	bne.n	8001190 <HAL_RCC_OscConfig+0x1dc>
 80011ae:	e000      	b.n	80011b2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d073      	beq.n	80012a6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80011be:	69bb      	ldr	r3, [r7, #24]
 80011c0:	2b08      	cmp	r3, #8
 80011c2:	d005      	beq.n	80011d0 <HAL_RCC_OscConfig+0x21c>
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	2b0c      	cmp	r3, #12
 80011c8:	d10e      	bne.n	80011e8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	2b03      	cmp	r3, #3
 80011ce:	d10b      	bne.n	80011e8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d063      	beq.n	80012a4 <HAL_RCC_OscConfig+0x2f0>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d15f      	bne.n	80012a4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e2f1      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011f0:	d106      	bne.n	8001200 <HAL_RCC_OscConfig+0x24c>
 80011f2:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a0b      	ldr	r2, [pc, #44]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 80011f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011fc:	6013      	str	r3, [r2, #0]
 80011fe:	e025      	b.n	800124c <HAL_RCC_OscConfig+0x298>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001208:	d114      	bne.n	8001234 <HAL_RCC_OscConfig+0x280>
 800120a:	4b06      	ldr	r3, [pc, #24]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a05      	ldr	r2, [pc, #20]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001210:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001214:	6013      	str	r3, [r2, #0]
 8001216:	4b03      	ldr	r3, [pc, #12]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a02      	ldr	r2, [pc, #8]	; (8001224 <HAL_RCC_OscConfig+0x270>)
 800121c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	e013      	b.n	800124c <HAL_RCC_OscConfig+0x298>
 8001224:	40021000 	.word	0x40021000
 8001228:	08001c24 	.word	0x08001c24
 800122c:	20000004 	.word	0x20000004
 8001230:	20000008 	.word	0x20000008
 8001234:	4ba0      	ldr	r3, [pc, #640]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a9f      	ldr	r2, [pc, #636]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800123a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800123e:	6013      	str	r3, [r2, #0]
 8001240:	4b9d      	ldr	r3, [pc, #628]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a9c      	ldr	r2, [pc, #624]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001246:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800124a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d013      	beq.n	800127c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001254:	f7ff fd58 	bl	8000d08 <HAL_GetTick>
 8001258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800125a:	e008      	b.n	800126e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800125c:	f7ff fd54 	bl	8000d08 <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b64      	cmp	r3, #100	; 0x64
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e2ae      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800126e:	4b92      	ldr	r3, [pc, #584]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0f0      	beq.n	800125c <HAL_RCC_OscConfig+0x2a8>
 800127a:	e014      	b.n	80012a6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127c:	f7ff fd44 	bl	8000d08 <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001284:	f7ff fd40 	bl	8000d08 <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b64      	cmp	r3, #100	; 0x64
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e29a      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001296:	4b88      	ldr	r3, [pc, #544]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d1f0      	bne.n	8001284 <HAL_RCC_OscConfig+0x2d0>
 80012a2:	e000      	b.n	80012a6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d060      	beq.n	8001374 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d005      	beq.n	80012c4 <HAL_RCC_OscConfig+0x310>
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	2b0c      	cmp	r3, #12
 80012bc:	d119      	bne.n	80012f2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	2b02      	cmp	r3, #2
 80012c2:	d116      	bne.n	80012f2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012c4:	4b7c      	ldr	r3, [pc, #496]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d005      	beq.n	80012dc <HAL_RCC_OscConfig+0x328>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d101      	bne.n	80012dc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80012d8:	2301      	movs	r3, #1
 80012da:	e277      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012dc:	4b76      	ldr	r3, [pc, #472]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	061b      	lsls	r3, r3, #24
 80012ea:	4973      	ldr	r1, [pc, #460]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012f0:	e040      	b.n	8001374 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d023      	beq.n	8001342 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012fa:	4b6f      	ldr	r3, [pc, #444]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a6e      	ldr	r2, [pc, #440]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001306:	f7ff fcff 	bl	8000d08 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800130c:	e008      	b.n	8001320 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130e:	f7ff fcfb 	bl	8000d08 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	2b02      	cmp	r3, #2
 800131a:	d901      	bls.n	8001320 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800131c:	2303      	movs	r3, #3
 800131e:	e255      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001320:	4b65      	ldr	r3, [pc, #404]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f0      	beq.n	800130e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800132c:	4b62      	ldr	r3, [pc, #392]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	691b      	ldr	r3, [r3, #16]
 8001338:	061b      	lsls	r3, r3, #24
 800133a:	495f      	ldr	r1, [pc, #380]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]
 8001340:	e018      	b.n	8001374 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001342:	4b5d      	ldr	r3, [pc, #372]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a5c      	ldr	r2, [pc, #368]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001348:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800134c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134e:	f7ff fcdb 	bl	8000d08 <HAL_GetTick>
 8001352:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001354:	e008      	b.n	8001368 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001356:	f7ff fcd7 	bl	8000d08 <HAL_GetTick>
 800135a:	4602      	mov	r2, r0
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	1ad3      	subs	r3, r2, r3
 8001360:	2b02      	cmp	r3, #2
 8001362:	d901      	bls.n	8001368 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001364:	2303      	movs	r3, #3
 8001366:	e231      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001368:	4b53      	ldr	r3, [pc, #332]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1f0      	bne.n	8001356 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0308 	and.w	r3, r3, #8
 800137c:	2b00      	cmp	r3, #0
 800137e:	d03c      	beq.n	80013fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	695b      	ldr	r3, [r3, #20]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d01c      	beq.n	80013c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001388:	4b4b      	ldr	r3, [pc, #300]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800138a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800138e:	4a4a      	ldr	r2, [pc, #296]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001398:	f7ff fcb6 	bl	8000d08 <HAL_GetTick>
 800139c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800139e:	e008      	b.n	80013b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013a0:	f7ff fcb2 	bl	8000d08 <HAL_GetTick>
 80013a4:	4602      	mov	r2, r0
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d901      	bls.n	80013b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80013ae:	2303      	movs	r3, #3
 80013b0:	e20c      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013b2:	4b41      	ldr	r3, [pc, #260]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80013b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013b8:	f003 0302 	and.w	r3, r3, #2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0ef      	beq.n	80013a0 <HAL_RCC_OscConfig+0x3ec>
 80013c0:	e01b      	b.n	80013fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013c2:	4b3d      	ldr	r3, [pc, #244]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80013c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013c8:	4a3b      	ldr	r2, [pc, #236]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80013ca:	f023 0301 	bic.w	r3, r3, #1
 80013ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d2:	f7ff fc99 	bl	8000d08 <HAL_GetTick>
 80013d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013d8:	e008      	b.n	80013ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013da:	f7ff fc95 	bl	8000d08 <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d901      	bls.n	80013ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80013e8:	2303      	movs	r3, #3
 80013ea:	e1ef      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013ec:	4b32      	ldr	r3, [pc, #200]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80013ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d1ef      	bne.n	80013da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0304 	and.w	r3, r3, #4
 8001402:	2b00      	cmp	r3, #0
 8001404:	f000 80a6 	beq.w	8001554 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001408:	2300      	movs	r3, #0
 800140a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800140c:	4b2a      	ldr	r3, [pc, #168]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800140e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d10d      	bne.n	8001434 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001418:	4b27      	ldr	r3, [pc, #156]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800141a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141c:	4a26      	ldr	r2, [pc, #152]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800141e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001422:	6593      	str	r3, [r2, #88]	; 0x58
 8001424:	4b24      	ldr	r3, [pc, #144]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800142c:	60bb      	str	r3, [r7, #8]
 800142e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001430:	2301      	movs	r3, #1
 8001432:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001434:	4b21      	ldr	r3, [pc, #132]	; (80014bc <HAL_RCC_OscConfig+0x508>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800143c:	2b00      	cmp	r3, #0
 800143e:	d118      	bne.n	8001472 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001440:	4b1e      	ldr	r3, [pc, #120]	; (80014bc <HAL_RCC_OscConfig+0x508>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a1d      	ldr	r2, [pc, #116]	; (80014bc <HAL_RCC_OscConfig+0x508>)
 8001446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800144a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800144c:	f7ff fc5c 	bl	8000d08 <HAL_GetTick>
 8001450:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001454:	f7ff fc58 	bl	8000d08 <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e1b2      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001466:	4b15      	ldr	r3, [pc, #84]	; (80014bc <HAL_RCC_OscConfig+0x508>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0f0      	beq.n	8001454 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d108      	bne.n	800148c <HAL_RCC_OscConfig+0x4d8>
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800147c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001480:	4a0d      	ldr	r2, [pc, #52]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800148a:	e029      	b.n	80014e0 <HAL_RCC_OscConfig+0x52c>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	2b05      	cmp	r3, #5
 8001492:	d115      	bne.n	80014c0 <HAL_RCC_OscConfig+0x50c>
 8001494:	4b08      	ldr	r3, [pc, #32]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 8001496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800149a:	4a07      	ldr	r2, [pc, #28]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 800149c:	f043 0304 	orr.w	r3, r3, #4
 80014a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80014a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014aa:	4a03      	ldr	r2, [pc, #12]	; (80014b8 <HAL_RCC_OscConfig+0x504>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014b4:	e014      	b.n	80014e0 <HAL_RCC_OscConfig+0x52c>
 80014b6:	bf00      	nop
 80014b8:	40021000 	.word	0x40021000
 80014bc:	40007000 	.word	0x40007000
 80014c0:	4b9a      	ldr	r3, [pc, #616]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80014c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014c6:	4a99      	ldr	r2, [pc, #612]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80014d0:	4b96      	ldr	r3, [pc, #600]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80014d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014d6:	4a95      	ldr	r2, [pc, #596]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80014d8:	f023 0304 	bic.w	r3, r3, #4
 80014dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d016      	beq.n	8001516 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e8:	f7ff fc0e 	bl	8000d08 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014ee:	e00a      	b.n	8001506 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014f0:	f7ff fc0a 	bl	8000d08 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80014fe:	4293      	cmp	r3, r2
 8001500:	d901      	bls.n	8001506 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001502:	2303      	movs	r3, #3
 8001504:	e162      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001506:	4b89      	ldr	r3, [pc, #548]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d0ed      	beq.n	80014f0 <HAL_RCC_OscConfig+0x53c>
 8001514:	e015      	b.n	8001542 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001516:	f7ff fbf7 	bl	8000d08 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800151c:	e00a      	b.n	8001534 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800151e:	f7ff fbf3 	bl	8000d08 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	f241 3288 	movw	r2, #5000	; 0x1388
 800152c:	4293      	cmp	r3, r2
 800152e:	d901      	bls.n	8001534 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e14b      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001534:	4b7d      	ldr	r3, [pc, #500]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1ed      	bne.n	800151e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001542:	7ffb      	ldrb	r3, [r7, #31]
 8001544:	2b01      	cmp	r3, #1
 8001546:	d105      	bne.n	8001554 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001548:	4b78      	ldr	r3, [pc, #480]	; (800172c <HAL_RCC_OscConfig+0x778>)
 800154a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154c:	4a77      	ldr	r2, [pc, #476]	; (800172c <HAL_RCC_OscConfig+0x778>)
 800154e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001552:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f003 0320 	and.w	r3, r3, #32
 800155c:	2b00      	cmp	r3, #0
 800155e:	d03c      	beq.n	80015da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001564:	2b00      	cmp	r3, #0
 8001566:	d01c      	beq.n	80015a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001568:	4b70      	ldr	r3, [pc, #448]	; (800172c <HAL_RCC_OscConfig+0x778>)
 800156a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800156e:	4a6f      	ldr	r2, [pc, #444]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001570:	f043 0301 	orr.w	r3, r3, #1
 8001574:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001578:	f7ff fbc6 	bl	8000d08 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001580:	f7ff fbc2 	bl	8000d08 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e11c      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001592:	4b66      	ldr	r3, [pc, #408]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001594:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001598:	f003 0302 	and.w	r3, r3, #2
 800159c:	2b00      	cmp	r3, #0
 800159e:	d0ef      	beq.n	8001580 <HAL_RCC_OscConfig+0x5cc>
 80015a0:	e01b      	b.n	80015da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80015a2:	4b62      	ldr	r3, [pc, #392]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80015a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015a8:	4a60      	ldr	r2, [pc, #384]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80015aa:	f023 0301 	bic.w	r3, r3, #1
 80015ae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015b2:	f7ff fba9 	bl	8000d08 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80015ba:	f7ff fba5 	bl	8000d08 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e0ff      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80015cc:	4b57      	ldr	r3, [pc, #348]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80015ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1ef      	bne.n	80015ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 80f3 	beq.w	80017ca <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	f040 80c9 	bne.w	8001780 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80015ee:	4b4f      	ldr	r3, [pc, #316]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f003 0203 	and.w	r2, r3, #3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fe:	429a      	cmp	r2, r3
 8001600:	d12c      	bne.n	800165c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160c:	3b01      	subs	r3, #1
 800160e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001610:	429a      	cmp	r2, r3
 8001612:	d123      	bne.n	800165c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800161e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001620:	429a      	cmp	r2, r3
 8001622:	d11b      	bne.n	800165c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800162e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001630:	429a      	cmp	r2, r3
 8001632:	d113      	bne.n	800165c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163e:	085b      	lsrs	r3, r3, #1
 8001640:	3b01      	subs	r3, #1
 8001642:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001644:	429a      	cmp	r2, r3
 8001646:	d109      	bne.n	800165c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	085b      	lsrs	r3, r3, #1
 8001654:	3b01      	subs	r3, #1
 8001656:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001658:	429a      	cmp	r2, r3
 800165a:	d06b      	beq.n	8001734 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	2b0c      	cmp	r3, #12
 8001660:	d062      	beq.n	8001728 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e0ac      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001672:	4b2e      	ldr	r3, [pc, #184]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a2d      	ldr	r2, [pc, #180]	; (800172c <HAL_RCC_OscConfig+0x778>)
 8001678:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800167c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800167e:	f7ff fb43 	bl	8000d08 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001686:	f7ff fb3f 	bl	8000d08 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e099      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001698:	4b24      	ldr	r3, [pc, #144]	; (800172c <HAL_RCC_OscConfig+0x778>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f0      	bne.n	8001686 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016a4:	4b21      	ldr	r3, [pc, #132]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80016a6:	68da      	ldr	r2, [r3, #12]
 80016a8:	4b21      	ldr	r3, [pc, #132]	; (8001730 <HAL_RCC_OscConfig+0x77c>)
 80016aa:	4013      	ands	r3, r2
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80016b4:	3a01      	subs	r2, #1
 80016b6:	0112      	lsls	r2, r2, #4
 80016b8:	4311      	orrs	r1, r2
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80016be:	0212      	lsls	r2, r2, #8
 80016c0:	4311      	orrs	r1, r2
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80016c6:	0852      	lsrs	r2, r2, #1
 80016c8:	3a01      	subs	r2, #1
 80016ca:	0552      	lsls	r2, r2, #21
 80016cc:	4311      	orrs	r1, r2
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80016d2:	0852      	lsrs	r2, r2, #1
 80016d4:	3a01      	subs	r2, #1
 80016d6:	0652      	lsls	r2, r2, #25
 80016d8:	4311      	orrs	r1, r2
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80016de:	06d2      	lsls	r2, r2, #27
 80016e0:	430a      	orrs	r2, r1
 80016e2:	4912      	ldr	r1, [pc, #72]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80016e4:	4313      	orrs	r3, r2
 80016e6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80016e8:	4b10      	ldr	r3, [pc, #64]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0f      	ldr	r2, [pc, #60]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80016ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016f2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016f4:	4b0d      	ldr	r3, [pc, #52]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	4a0c      	ldr	r2, [pc, #48]	; (800172c <HAL_RCC_OscConfig+0x778>)
 80016fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001700:	f7ff fb02 	bl	8000d08 <HAL_GetTick>
 8001704:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001708:	f7ff fafe 	bl	8000d08 <HAL_GetTick>
 800170c:	4602      	mov	r2, r0
 800170e:	693b      	ldr	r3, [r7, #16]
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e058      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800171a:	4b04      	ldr	r3, [pc, #16]	; (800172c <HAL_RCC_OscConfig+0x778>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d0f0      	beq.n	8001708 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001726:	e050      	b.n	80017ca <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001728:	2301      	movs	r3, #1
 800172a:	e04f      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
 800172c:	40021000 	.word	0x40021000
 8001730:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001734:	4b27      	ldr	r3, [pc, #156]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d144      	bne.n	80017ca <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001740:	4b24      	ldr	r3, [pc, #144]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a23      	ldr	r2, [pc, #140]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 8001746:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800174a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800174c:	4b21      	ldr	r3, [pc, #132]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	4a20      	ldr	r2, [pc, #128]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 8001752:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001756:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001758:	f7ff fad6 	bl	8000d08 <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001760:	f7ff fad2 	bl	8000d08 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e02c      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001772:	4b18      	ldr	r3, [pc, #96]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f0      	beq.n	8001760 <HAL_RCC_OscConfig+0x7ac>
 800177e:	e024      	b.n	80017ca <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	2b0c      	cmp	r3, #12
 8001784:	d01f      	beq.n	80017c6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001786:	4b13      	ldr	r3, [pc, #76]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 800178c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001790:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001792:	f7ff fab9 	bl	8000d08 <HAL_GetTick>
 8001796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800179a:	f7ff fab5 	bl	8000d08 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e00f      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1f0      	bne.n	800179a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 80017ba:	68da      	ldr	r2, [r3, #12]
 80017bc:	4905      	ldr	r1, [pc, #20]	; (80017d4 <HAL_RCC_OscConfig+0x820>)
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_RCC_OscConfig+0x824>)
 80017c0:	4013      	ands	r3, r2
 80017c2:	60cb      	str	r3, [r1, #12]
 80017c4:	e001      	b.n	80017ca <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3720      	adds	r7, #32
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40021000 	.word	0x40021000
 80017d8:	feeefffc 	.word	0xfeeefffc

080017dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
 80017e4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d101      	bne.n	80017f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e0e7      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017f0:	4b75      	ldr	r3, [pc, #468]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	683a      	ldr	r2, [r7, #0]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d910      	bls.n	8001820 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017fe:	4b72      	ldr	r3, [pc, #456]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f023 0207 	bic.w	r2, r3, #7
 8001806:	4970      	ldr	r1, [pc, #448]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	4313      	orrs	r3, r2
 800180c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800180e:	4b6e      	ldr	r3, [pc, #440]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f003 0307 	and.w	r3, r3, #7
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	429a      	cmp	r2, r3
 800181a:	d001      	beq.n	8001820 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e0cf      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d010      	beq.n	800184e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689a      	ldr	r2, [r3, #8]
 8001830:	4b66      	ldr	r3, [pc, #408]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001838:	429a      	cmp	r2, r3
 800183a:	d908      	bls.n	800184e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800183c:	4b63      	ldr	r3, [pc, #396]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	4960      	ldr	r1, [pc, #384]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800184a:	4313      	orrs	r3, r2
 800184c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	2b00      	cmp	r3, #0
 8001858:	d04c      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	2b03      	cmp	r3, #3
 8001860:	d107      	bne.n	8001872 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001862:	4b5a      	ldr	r3, [pc, #360]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d121      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e0a6      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	2b02      	cmp	r3, #2
 8001878:	d107      	bne.n	800188a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800187a:	4b54      	ldr	r3, [pc, #336]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d115      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e09a      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d107      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001892:	4b4e      	ldr	r3, [pc, #312]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d109      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e08e      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018a2:	4b4a      	ldr	r3, [pc, #296]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e086      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018b2:	4b46      	ldr	r3, [pc, #280]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f023 0203 	bic.w	r2, r3, #3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	4943      	ldr	r1, [pc, #268]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 80018c0:	4313      	orrs	r3, r2
 80018c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018c4:	f7ff fa20 	bl	8000d08 <HAL_GetTick>
 80018c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ca:	e00a      	b.n	80018e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018cc:	f7ff fa1c 	bl	8000d08 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80018da:	4293      	cmp	r3, r2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e06e      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e2:	4b3a      	ldr	r3, [pc, #232]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f003 020c 	and.w	r2, r3, #12
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d1eb      	bne.n	80018cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d010      	beq.n	8001922 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	4b31      	ldr	r3, [pc, #196]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800190c:	429a      	cmp	r2, r3
 800190e:	d208      	bcs.n	8001922 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001910:	4b2e      	ldr	r3, [pc, #184]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	492b      	ldr	r1, [pc, #172]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800191e:	4313      	orrs	r3, r2
 8001920:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001922:	4b29      	ldr	r3, [pc, #164]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0307 	and.w	r3, r3, #7
 800192a:	683a      	ldr	r2, [r7, #0]
 800192c:	429a      	cmp	r2, r3
 800192e:	d210      	bcs.n	8001952 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001930:	4b25      	ldr	r3, [pc, #148]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f023 0207 	bic.w	r2, r3, #7
 8001938:	4923      	ldr	r1, [pc, #140]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	4313      	orrs	r3, r2
 800193e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001940:	4b21      	ldr	r3, [pc, #132]	; (80019c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0307 	and.w	r3, r3, #7
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	429a      	cmp	r2, r3
 800194c:	d001      	beq.n	8001952 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e036      	b.n	80019c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0304 	and.w	r3, r3, #4
 800195a:	2b00      	cmp	r3, #0
 800195c:	d008      	beq.n	8001970 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800195e:	4b1b      	ldr	r3, [pc, #108]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	68db      	ldr	r3, [r3, #12]
 800196a:	4918      	ldr	r1, [pc, #96]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800196c:	4313      	orrs	r3, r2
 800196e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0308 	and.w	r3, r3, #8
 8001978:	2b00      	cmp	r3, #0
 800197a:	d009      	beq.n	8001990 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800197c:	4b13      	ldr	r3, [pc, #76]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	691b      	ldr	r3, [r3, #16]
 8001988:	00db      	lsls	r3, r3, #3
 800198a:	4910      	ldr	r1, [pc, #64]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 800198c:	4313      	orrs	r3, r2
 800198e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001990:	f000 f824 	bl	80019dc <HAL_RCC_GetSysClockFreq>
 8001994:	4602      	mov	r2, r0
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <HAL_RCC_ClockConfig+0x1f0>)
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	091b      	lsrs	r3, r3, #4
 800199c:	f003 030f 	and.w	r3, r3, #15
 80019a0:	490b      	ldr	r1, [pc, #44]	; (80019d0 <HAL_RCC_ClockConfig+0x1f4>)
 80019a2:	5ccb      	ldrb	r3, [r1, r3]
 80019a4:	f003 031f 	and.w	r3, r3, #31
 80019a8:	fa22 f303 	lsr.w	r3, r2, r3
 80019ac:	4a09      	ldr	r2, [pc, #36]	; (80019d4 <HAL_RCC_ClockConfig+0x1f8>)
 80019ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80019b0:	4b09      	ldr	r3, [pc, #36]	; (80019d8 <HAL_RCC_ClockConfig+0x1fc>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7ff f957 	bl	8000c68 <HAL_InitTick>
 80019ba:	4603      	mov	r3, r0
 80019bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80019be:	7afb      	ldrb	r3, [r7, #11]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40022000 	.word	0x40022000
 80019cc:	40021000 	.word	0x40021000
 80019d0:	08001c24 	.word	0x08001c24
 80019d4:	20000004 	.word	0x20000004
 80019d8:	20000008 	.word	0x20000008

080019dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80019e2:	2300      	movs	r3, #0
 80019e4:	61fb      	str	r3, [r7, #28]
 80019e6:	2300      	movs	r3, #0
 80019e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80019ea:	4b3e      	ldr	r3, [pc, #248]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	f003 030c 	and.w	r3, r3, #12
 80019f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80019f4:	4b3b      	ldr	r3, [pc, #236]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	f003 0303 	and.w	r3, r3, #3
 80019fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d005      	beq.n	8001a10 <HAL_RCC_GetSysClockFreq+0x34>
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d121      	bne.n	8001a4e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d11e      	bne.n	8001a4e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001a10:	4b34      	ldr	r3, [pc, #208]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 0308 	and.w	r3, r3, #8
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d107      	bne.n	8001a2c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001a1c:	4b31      	ldr	r3, [pc, #196]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a22:	0a1b      	lsrs	r3, r3, #8
 8001a24:	f003 030f 	and.w	r3, r3, #15
 8001a28:	61fb      	str	r3, [r7, #28]
 8001a2a:	e005      	b.n	8001a38 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001a2c:	4b2d      	ldr	r3, [pc, #180]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	091b      	lsrs	r3, r3, #4
 8001a32:	f003 030f 	and.w	r3, r3, #15
 8001a36:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001a38:	4a2b      	ldr	r2, [pc, #172]	; (8001ae8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a40:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d10d      	bne.n	8001a64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001a4c:	e00a      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001a4e:	693b      	ldr	r3, [r7, #16]
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d102      	bne.n	8001a5a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001a54:	4b25      	ldr	r3, [pc, #148]	; (8001aec <HAL_RCC_GetSysClockFreq+0x110>)
 8001a56:	61bb      	str	r3, [r7, #24]
 8001a58:	e004      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d101      	bne.n	8001a64 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a60:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a62:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	d134      	bne.n	8001ad4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d003      	beq.n	8001a82 <HAL_RCC_GetSysClockFreq+0xa6>
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b03      	cmp	r3, #3
 8001a7e:	d003      	beq.n	8001a88 <HAL_RCC_GetSysClockFreq+0xac>
 8001a80:	e005      	b.n	8001a8e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001a82:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <HAL_RCC_GetSysClockFreq+0x110>)
 8001a84:	617b      	str	r3, [r7, #20]
      break;
 8001a86:	e005      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001a88:	4b19      	ldr	r3, [pc, #100]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001a8a:	617b      	str	r3, [r7, #20]
      break;
 8001a8c:	e002      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	617b      	str	r3, [r7, #20]
      break;
 8001a92:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	091b      	lsrs	r3, r3, #4
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001aa2:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001aa4:	68db      	ldr	r3, [r3, #12]
 8001aa6:	0a1b      	lsrs	r3, r3, #8
 8001aa8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	fb03 f202 	mul.w	r2, r3, r2
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001aba:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	0e5b      	lsrs	r3, r3, #25
 8001ac0:	f003 0303 	and.w	r3, r3, #3
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ad4:	69bb      	ldr	r3, [r7, #24]
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3724      	adds	r7, #36	; 0x24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	08001c34 	.word	0x08001c34
 8001aec:	00f42400 	.word	0x00f42400
 8001af0:	007a1200 	.word	0x007a1200

08001af4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b086      	sub	sp, #24
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001afc:	2300      	movs	r3, #0
 8001afe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001b00:	4b2a      	ldr	r3, [pc, #168]	; (8001bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d003      	beq.n	8001b14 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001b0c:	f7ff f9ee 	bl	8000eec <HAL_PWREx_GetVoltageRange>
 8001b10:	6178      	str	r0, [r7, #20]
 8001b12:	e014      	b.n	8001b3e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b14:	4b25      	ldr	r3, [pc, #148]	; (8001bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b18:	4a24      	ldr	r2, [pc, #144]	; (8001bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b1e:	6593      	str	r3, [r2, #88]	; 0x58
 8001b20:	4b22      	ldr	r3, [pc, #136]	; (8001bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001b2c:	f7ff f9de 	bl	8000eec <HAL_PWREx_GetVoltageRange>
 8001b30:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001b32:	4b1e      	ldr	r3, [pc, #120]	; (8001bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b36:	4a1d      	ldr	r2, [pc, #116]	; (8001bac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b3c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b44:	d10b      	bne.n	8001b5e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b80      	cmp	r3, #128	; 0x80
 8001b4a:	d919      	bls.n	8001b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2ba0      	cmp	r3, #160	; 0xa0
 8001b50:	d902      	bls.n	8001b58 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b52:	2302      	movs	r3, #2
 8001b54:	613b      	str	r3, [r7, #16]
 8001b56:	e013      	b.n	8001b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b58:	2301      	movs	r3, #1
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	e010      	b.n	8001b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b80      	cmp	r3, #128	; 0x80
 8001b62:	d902      	bls.n	8001b6a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001b64:	2303      	movs	r3, #3
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	e00a      	b.n	8001b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b80      	cmp	r3, #128	; 0x80
 8001b6e:	d102      	bne.n	8001b76 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b70:	2302      	movs	r3, #2
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	e004      	b.n	8001b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2b70      	cmp	r3, #112	; 0x70
 8001b7a:	d101      	bne.n	8001b80 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b80:	4b0b      	ldr	r3, [pc, #44]	; (8001bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f023 0207 	bic.w	r2, r3, #7
 8001b88:	4909      	ldr	r1, [pc, #36]	; (8001bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b90:	4b07      	ldr	r3, [pc, #28]	; (8001bb0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0307 	and.w	r3, r3, #7
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d001      	beq.n	8001ba2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e000      	b.n	8001ba4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ba2:	2300      	movs	r3, #0
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3718      	adds	r7, #24
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40022000 	.word	0x40022000

08001bb4 <memset>:
 8001bb4:	4402      	add	r2, r0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d100      	bne.n	8001bbe <memset+0xa>
 8001bbc:	4770      	bx	lr
 8001bbe:	f803 1b01 	strb.w	r1, [r3], #1
 8001bc2:	e7f9      	b.n	8001bb8 <memset+0x4>

08001bc4 <__libc_init_array>:
 8001bc4:	b570      	push	{r4, r5, r6, lr}
 8001bc6:	4d0d      	ldr	r5, [pc, #52]	; (8001bfc <__libc_init_array+0x38>)
 8001bc8:	4c0d      	ldr	r4, [pc, #52]	; (8001c00 <__libc_init_array+0x3c>)
 8001bca:	1b64      	subs	r4, r4, r5
 8001bcc:	10a4      	asrs	r4, r4, #2
 8001bce:	2600      	movs	r6, #0
 8001bd0:	42a6      	cmp	r6, r4
 8001bd2:	d109      	bne.n	8001be8 <__libc_init_array+0x24>
 8001bd4:	4d0b      	ldr	r5, [pc, #44]	; (8001c04 <__libc_init_array+0x40>)
 8001bd6:	4c0c      	ldr	r4, [pc, #48]	; (8001c08 <__libc_init_array+0x44>)
 8001bd8:	f000 f818 	bl	8001c0c <_init>
 8001bdc:	1b64      	subs	r4, r4, r5
 8001bde:	10a4      	asrs	r4, r4, #2
 8001be0:	2600      	movs	r6, #0
 8001be2:	42a6      	cmp	r6, r4
 8001be4:	d105      	bne.n	8001bf2 <__libc_init_array+0x2e>
 8001be6:	bd70      	pop	{r4, r5, r6, pc}
 8001be8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bec:	4798      	blx	r3
 8001bee:	3601      	adds	r6, #1
 8001bf0:	e7ee      	b.n	8001bd0 <__libc_init_array+0xc>
 8001bf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8001bf6:	4798      	blx	r3
 8001bf8:	3601      	adds	r6, #1
 8001bfa:	e7f2      	b.n	8001be2 <__libc_init_array+0x1e>
 8001bfc:	08001c64 	.word	0x08001c64
 8001c00:	08001c64 	.word	0x08001c64
 8001c04:	08001c64 	.word	0x08001c64
 8001c08:	08001c68 	.word	0x08001c68

08001c0c <_init>:
 8001c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c0e:	bf00      	nop
 8001c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c12:	bc08      	pop	{r3}
 8001c14:	469e      	mov	lr, r3
 8001c16:	4770      	bx	lr

08001c18 <_fini>:
 8001c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c1a:	bf00      	nop
 8001c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c1e:	bc08      	pop	{r3}
 8001c20:	469e      	mov	lr, r3
 8001c22:	4770      	bx	lr
