

================================================================
== Vitis HLS Report for 'input_split'
================================================================
* Date:           Sat Jan 17 14:12:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        krnl_proj_split
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108  |input_split_Pipeline_VITIS_LOOP_39_2  |       66|       66|  0.220 us|  0.220 us|   66|   66|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        ?|        ?|        70|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      148|     2668|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      140|    -|
|Register             |        -|     -|      729|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      877|     2812|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108  |input_split_Pipeline_VITIS_LOOP_39_2  |        0|   0|  148|  2668|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+
    |Total                                            |                                      |        0|   0|  148|  2668|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |add_i_i5_fu_62            |   9|          2|   64|        128|
    |ap_NS_fsm                 |  31|          6|    1|          6|
    |ap_done                   |   9|          2|    1|          2|
    |empty_fu_58               |   9|          2|   64|        128|
    |input_stream_TDATA_blk_n  |   9|          2|    1|          2|
    |long_bytes_blk_n          |   9|          2|    1|          2|
    |long_bytes_din            |   9|          2|    9|         18|
    |long_bytes_write          |  14|          3|    1|          3|
    |real_start                |   9|          2|    1|          2|
    |short_bytes_blk_n         |   9|          2|    1|          2|
    |short_bytes_din           |   9|          2|    9|         18|
    |short_bytes_write         |  14|          3|    1|          3|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 140|         30|  154|        314|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |add_i_i5_fu_62                                                |   64|   0|   64|          0|
    |ap_CS_fsm                                                     |    5|   0|    5|          0|
    |ap_done_reg                                                   |    1|   0|    1|          0|
    |empty_fu_58                                                   |   64|   0|   64|          0|
    |grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108_ap_start_reg  |    1|   0|    1|          0|
    |in_word_data_reg_209                                          |  512|   0|  512|          0|
    |in_word_dest_reg_223                                          |   16|   0|   16|          0|
    |in_word_keep_reg_214                                          |   64|   0|   64|          0|
    |in_word_last_reg_219                                          |    1|   0|    1|          0|
    |start_once_reg                                                |    1|   0|    1|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  729|   0|  729|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|            input_split|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|            input_split|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|            input_split|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|            input_split|  return value|
|ap_return_0                 |  out|   16|  ap_ctrl_hs|            input_split|  return value|
|ap_return_1                 |  out|   64|  ap_ctrl_hs|            input_split|  return value|
|input_stream_TDATA          |   in|  512|        axis|  input_stream_V_data_V|       pointer|
|input_stream_TVALID         |   in|    1|        axis|  input_stream_V_dest_V|       pointer|
|input_stream_TREADY         |  out|    1|        axis|  input_stream_V_dest_V|       pointer|
|input_stream_TDEST          |   in|   16|        axis|  input_stream_V_dest_V|       pointer|
|input_stream_TKEEP          |   in|   64|        axis|  input_stream_V_keep_V|       pointer|
|input_stream_TSTRB          |   in|   64|        axis|  input_stream_V_strb_V|       pointer|
|input_stream_TUSER          |   in|    1|        axis|  input_stream_V_user_V|       pointer|
|input_stream_TLAST          |   in|    1|        axis|  input_stream_V_last_V|       pointer|
|input_stream_TID            |   in|    1|        axis|    input_stream_V_id_V|       pointer|
|short_bytes_din             |  out|    9|     ap_fifo|            short_bytes|       pointer|
|short_bytes_num_data_valid  |   in|    7|     ap_fifo|            short_bytes|       pointer|
|short_bytes_fifo_cap        |   in|    7|     ap_fifo|            short_bytes|       pointer|
|short_bytes_full_n          |   in|    1|     ap_fifo|            short_bytes|       pointer|
|short_bytes_write           |  out|    1|     ap_fifo|            short_bytes|       pointer|
|long_bytes_din              |  out|    9|     ap_fifo|             long_bytes|       pointer|
|long_bytes_num_data_valid   |   in|    7|     ap_fifo|             long_bytes|       pointer|
|long_bytes_fifo_cap         |   in|    7|     ap_fifo|             long_bytes|       pointer|
|long_bytes_full_n           |   in|    1|     ap_fifo|             long_bytes|       pointer|
|long_bytes_write            |  out|    1|     ap_fifo|             long_bytes|       pointer|
+----------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_i_i5 = alloca i32 1"   --->   Operation 7 'alloca' 'add_i_i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%byte_count_write_assign_loc = alloca i64 1"   --->   Operation 9 'alloca' 'byte_count_write_assign_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V, void @empty_2"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %long_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %short_bytes, void @empty_10, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_stream_V_dest_V, i1 %input_stream_V_id_V, i1 %input_stream_V_last_V, i1 %input_stream_V_user_V, i64 %input_stream_V_strb_V, i64 %input_stream_V_keep_V, i512 %input_stream_V_data_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %add_i_i5"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %empty"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_39_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:36]   --->   Operation 16 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%empty_32 = read i659 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A, i512 %input_stream_V_data_V, i64 %input_stream_V_keep_V, i64 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i16 %input_stream_V_dest_V" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 17 'read' 'empty_32' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%in_word_data = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 18 'extractvalue' 'in_word_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_word_keep = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 19 'extractvalue' 'in_word_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%in_word_last = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 20 'extractvalue' 'in_word_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_word_dest = extractvalue i659 %empty_32" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 21 'extractvalue' 'in_word_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty"   --->   Operation 22 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%add_i_i5_load = load i64 %add_i_i5"   --->   Operation 23 'load' 'add_i_i5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.38ns)   --->   "%call_ln37 = call void @input_split_Pipeline_VITIS_LOOP_39_2, i64 %add_i_i5_load, i64 %p_load, i64 %in_word_keep, i512 %in_word_data, i9 %short_bytes, i9 %long_bytes, i64 %byte_count_write_assign_loc, i64 %p_loc" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 25 'call' 'call_ln37' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 26 [1/2] (0.70ns)   --->   "%call_ln37 = call void @input_split_Pipeline_VITIS_LOOP_39_2, i64 %add_i_i5_load, i64 %p_load, i64 %in_word_keep, i512 %in_word_data, i9 %short_bytes, i9 %long_bytes, i64 %byte_count_write_assign_loc, i64 %p_loc" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:37]   --->   Operation 26 'call' 'call_ln37' <Predicate = true> <Delay = 0.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:36]   --->   Operation 27 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%byte_count_write_assign_loc_load = load i64 %byte_count_write_assign_loc"   --->   Operation 28 'load' 'byte_count_write_assign_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 29 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 30 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %in_word_last, void %cleanup, void %if.then9" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:50]   --->   Operation 31 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %byte_count_write_assign_loc_load, i64 %add_i_i5"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!in_word_last)> <Delay = 0.38>
ST_5 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %p_loc_load, i64 %empty"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!in_word_last)> <Delay = 0.38>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln36 = br void %VITIS_LOOP_39_2" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:36]   --->   Operation 34 'br' 'br_ln36' <Predicate = (!in_word_last)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.21ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %short_bytes, i9 256" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:54]   --->   Operation 35 'write' 'write_ln54' <Predicate = (in_word_last)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_5 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i9P0A, i9 %long_bytes, i9 256" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:55]   --->   Operation 36 'write' 'write_ln55' <Predicate = (in_word_last)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 64> <FIFO>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %in_word_dest" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:59]   --->   Operation 37 'insertvalue' 'mrv' <Predicate = (in_word_last)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i64 %byte_count_write_assign_loc_load" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:59]   --->   Operation 38 'insertvalue' 'mrv_1' <Predicate = (in_word_last)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i80 %mrv_1" [/home/m2_2/shared/dat480-final/Project_kernels_HLS_split/src/krnl_proj_split.cpp:59]   --->   Operation 39 'ret' 'ret_ln59' <Predicate = (in_word_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ short_bytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ long_bytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                            (alloca             ) [ 011111]
add_i_i5                         (alloca             ) [ 011111]
p_loc                            (alloca             ) [ 001111]
byte_count_write_assign_loc      (alloca             ) [ 001111]
specaxissidechannel_ln0          (specaxissidechannel) [ 000000]
specinterface_ln0                (specinterface      ) [ 000000]
specinterface_ln0                (specinterface      ) [ 000000]
specinterface_ln0                (specinterface      ) [ 000000]
store_ln0                        (store              ) [ 000000]
store_ln0                        (store              ) [ 000000]
br_ln36                          (br                 ) [ 000000]
empty_32                         (read               ) [ 000000]
in_word_data                     (extractvalue       ) [ 000110]
in_word_keep                     (extractvalue       ) [ 000110]
in_word_last                     (extractvalue       ) [ 000111]
in_word_dest                     (extractvalue       ) [ 000111]
p_load                           (load               ) [ 000010]
add_i_i5_load                    (load               ) [ 000010]
empty_33                         (wait               ) [ 000000]
call_ln37                        (call               ) [ 000000]
specloopname_ln36                (specloopname       ) [ 000000]
byte_count_write_assign_loc_load (load               ) [ 000000]
p_loc_load                       (load               ) [ 000000]
empty_34                         (wait               ) [ 000000]
br_ln50                          (br                 ) [ 000000]
store_ln0                        (store              ) [ 000000]
store_ln0                        (store              ) [ 000000]
br_ln36                          (br                 ) [ 000000]
write_ln54                       (write              ) [ 000000]
write_ln55                       (write              ) [ 000000]
mrv                              (insertvalue        ) [ 000000]
mrv_1                            (insertvalue        ) [ 000000]
ret_ln59                         (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="short_bytes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="short_bytes"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="long_bytes">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_bytes"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i1P0A.i1P0A.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_split_Pipeline_VITIS_LOOP_39_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="empty_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="add_i_i5_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_i_i5/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="byte_count_write_assign_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="byte_count_write_assign_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="empty_32_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="659" slack="0"/>
<pin id="76" dir="0" index="1" bw="512" slack="0"/>
<pin id="77" dir="0" index="2" bw="64" slack="0"/>
<pin id="78" dir="0" index="3" bw="64" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="16" slack="0"/>
<pin id="83" dir="1" index="8" bw="659" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_32/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln54_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln55_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="64" slack="0"/>
<pin id="112" dir="0" index="3" bw="64" slack="1"/>
<pin id="113" dir="0" index="4" bw="512" slack="1"/>
<pin id="114" dir="0" index="5" bw="9" slack="0"/>
<pin id="115" dir="0" index="6" bw="9" slack="0"/>
<pin id="116" dir="0" index="7" bw="64" slack="2"/>
<pin id="117" dir="0" index="8" bw="64" slack="2"/>
<pin id="118" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln0_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_word_data_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="659" slack="0"/>
<pin id="134" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_word_data/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_word_keep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="659" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_word_keep/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_word_last_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="659" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_word_last/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="in_word_dest_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="659" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_word_dest/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="2"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_i_i5_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="2"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_i_i5_load/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="byte_count_write_assign_loc_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="4"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="byte_count_write_assign_loc_load/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_loc_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="4"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="4"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="4"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="80" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="3"/>
<pin id="175" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="mrv_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="80" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="183" class="1005" name="empty_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="190" class="1005" name="add_i_i5_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_i_i5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="p_loc_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="2"/>
<pin id="199" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="203" class="1005" name="byte_count_write_assign_loc_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="2"/>
<pin id="205" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="byte_count_write_assign_loc "/>
</bind>
</comp>

<comp id="209" class="1005" name="in_word_data_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="512" slack="1"/>
<pin id="211" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="in_word_data "/>
</bind>
</comp>

<comp id="214" class="1005" name="in_word_keep_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_word_keep "/>
</bind>
</comp>

<comp id="219" class="1005" name="in_word_last_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="3"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_word_last "/>
</bind>
</comp>

<comp id="223" class="1005" name="in_word_dest_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="3"/>
<pin id="225" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="in_word_dest "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="52" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="54" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="74" pin="8"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="74" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="74" pin="8"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="74" pin="8"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="156" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="58" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="193"><net_src comp="62" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="200"><net_src comp="66" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="206"><net_src comp="70" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="212"><net_src comp="132" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="217"><net_src comp="136" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="222"><net_src comp="140" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="144" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="172" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_stream_V_data_V | {}
	Port: input_stream_V_keep_V | {}
	Port: input_stream_V_strb_V | {}
	Port: input_stream_V_user_V | {}
	Port: input_stream_V_last_V | {}
	Port: input_stream_V_id_V | {}
	Port: input_stream_V_dest_V | {}
	Port: short_bytes | {3 4 5 }
	Port: long_bytes | {3 4 5 }
 - Input state : 
	Port: input_split : input_stream_V_data_V | {2 }
	Port: input_split : input_stream_V_keep_V | {2 }
	Port: input_split : input_stream_V_strb_V | {2 }
	Port: input_split : input_stream_V_user_V | {2 }
	Port: input_split : input_stream_V_last_V | {2 }
	Port: input_split : input_stream_V_id_V | {2 }
	Port: input_split : input_stream_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
	State 3
		call_ln37 : 1
	State 4
	State 5
		store_ln0 : 1
		store_ln0 : 1
		mrv_1 : 1
		ret_ln59 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108 |   720   |   2419  |
|----------|-------------------------------------------------|---------|---------|
|   read   |               empty_32_read_fu_74               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |              write_ln54_write_fu_92             |    0    |    0    |
|          |             write_ln55_write_fu_100             |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |               in_word_data_fu_132               |    0    |    0    |
|extractvalue|               in_word_keep_fu_136               |    0    |    0    |
|          |               in_word_last_fu_140               |    0    |    0    |
|          |               in_word_dest_fu_144               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|insertvalue|                    mrv_fu_172                   |    0    |    0    |
|          |                   mrv_1_fu_177                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   720   |   2419  |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|          add_i_i5_reg_190         |   64   |
|byte_count_write_assign_loc_reg_203|   64   |
|           empty_reg_183           |   64   |
|        in_word_data_reg_209       |   512  |
|        in_word_dest_reg_223       |   16   |
|        in_word_keep_reg_214       |   64   |
|        in_word_last_reg_219       |    1   |
|           p_loc_reg_197           |   64   |
+-----------------------------------+--------+
|               Total               |   849  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   720  |  2419  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   849  |    -   |
+-----------+--------+--------+
|   Total   |  1569  |  2419  |
+-----------+--------+--------+
