<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu19p-fsvb3824-2-e</Part>
        <TopModelName>conv_fprop1</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_115_1>
                <Slack>2.41</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_118_2>
                    <Slack>2.41</Slack>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_79_1>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <InstanceList/>
                        <VITIS_LOOP_81_2>
                            <Slack>2.41</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <InstanceList/>
                        </VITIS_LOOP_81_2>
                    </VITIS_LOOP_79_1>
                </VITIS_LOOP_118_2>
            </VITIS_LOOP_115_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../source/hls.cpp:115</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_115_1>
                    <Name>VITIS_LOOP_115_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:115</SourceLocation>
                    <VITIS_LOOP_118_2>
                        <Name>VITIS_LOOP_118_2</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../source/hls.cpp:118</SourceLocation>
                        <VITIS_LOOP_79_1>
                            <Name>VITIS_LOOP_79_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../source/hls.cpp:79~../source/hls.cpp:126</SourceLocation>
                            <VITIS_LOOP_81_2>
                                <Name>VITIS_LOOP_81_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../source/hls.cpp:81~../source/hls.cpp:126</SourceLocation>
                            </VITIS_LOOP_81_2>
                        </VITIS_LOOP_79_1>
                    </VITIS_LOOP_118_2>
                </VITIS_LOOP_115_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>82</DSP>
            <FF>11179</FF>
            <LUT>9924</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>3840</DSP>
            <FF>8171520</FF>
            <LUT>4085760</LUT>
            <URAM>320</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ce</name>
            <Object>conv_fprop1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_core</name>
            <Object>ap_core</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_part</name>
            <Object>ap_part</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_parent</name>
            <Object>ap_parent</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_w</name>
            <Object>input_layer_map_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_h</name>
            <Object>input_layer_map_h</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_count</name>
            <Object>input_layer_map_count</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_data_address0</name>
            <Object>input_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_data_ce0</name>
            <Object>input_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_data_q0</name>
            <Object>input_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_address0</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_ce0</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_we0</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_d0</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_q0</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_address1</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_ce1</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_we1</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_d1</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_error_q1</name>
            <Object>input_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_address0</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_ce0</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_we0</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_d0</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_q0</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_address1</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_ce1</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_we1</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_d1</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_b_q1</name>
            <Object>input_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_address0</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_ce0</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_we0</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_d0</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_q0</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_address1</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_ce1</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_we1</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_d1</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_db_q1</name>
            <Object>input_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_w</name>
            <Object>input_layer_kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_h</name>
            <Object>input_layer_kernel_h</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_count</name>
            <Object>input_layer_kernel_count</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_address0</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_ce0</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_we0</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_d0</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3200</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_q0</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3200</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_address1</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_ce1</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_we1</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_d1</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3200</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_kernel_q1</name>
            <Object>input_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3200</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_address0</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_ce0</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_we0</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_d0</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_q0</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_address1</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_ce1</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_we1</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_d1</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_map_common_q1</name>
            <Object>input_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_w</name>
            <Object>c1_conv_layer_map_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_h</name>
            <Object>c1_conv_layer_map_h</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_count</name>
            <Object>c1_conv_layer_map_count</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_data_address0</name>
            <Object>c1_conv_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_data_ce0</name>
            <Object>c1_conv_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_data_we0</name>
            <Object>c1_conv_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_data_d0</name>
            <Object>c1_conv_layer_map_data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_address0</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_ce0</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_we0</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_d0</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_q0</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_address1</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>17</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_ce1</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_we1</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_d1</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_error_q1</name>
            <Object>c1_conv_layer_map_error</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_b_address0</name>
            <Object>c1_conv_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_b_ce0</name>
            <Object>c1_conv_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_b_q0</name>
            <Object>c1_conv_layer_map_b</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_address0</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_ce0</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_we0</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_d0</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_q0</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_address1</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_ce1</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_we1</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_d1</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_db_q1</name>
            <Object>c1_conv_layer_map_db</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_kernel_w</name>
            <Object>c1_conv_layer_kernel_w</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_kernel_h</name>
            <Object>c1_conv_layer_kernel_h</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_kernel_count</name>
            <Object>c1_conv_layer_kernel_count</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_kernel_address0</name>
            <Object>c1_conv_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_kernel_ce0</name>
            <Object>c1_conv_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_kernel_q0</name>
            <Object>c1_conv_layer_kernel</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3200</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_common_address0</name>
            <Object>c1_conv_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_common_ce0</name>
            <Object>c1_conv_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_common_we0</name>
            <Object>c1_conv_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_common_d0</name>
            <Object>c1_conv_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>c1_conv_layer_map_common_q0</name>
            <Object>c1_conv_layer_map_common</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pconnection_address0</name>
            <Object>pconnection</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pconnection_ce0</name>
            <Object>pconnection</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pconnection_q0</name>
            <Object>pconnection</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv_fprop1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv_fprop1_Pipeline_1_fu_241</InstName>
                    <ModuleName>conv_fprop1_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>241</ID>
                    <BindInstances>empty_16_fu_69_p2 exitcond_fu_79_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248</InstName>
                    <ModuleName>conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>248</ID>
                    <BindInstances>icmp_ln86_fu_194_p2 icmp_ln84_fu_199_p2 add_ln84_1_fu_204_p2 add_ln84_fu_213_p2 select_ln84_fu_245_p3 select_ln84_1_fu_219_p3 ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6 ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6 mul_31ns_32s_58_2_1_U5 grp_fu_329_p3 ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6 add_ln88_3_fu_280_p2 add_ln88_2_fu_264_p2 lshr_ln88_fu_295_p2 dmul_64ns_64ns_64_8_max_dsp_1_U4 add_ln86_fu_269_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_fprop1_Pipeline_VITIS_LOOP_132_3_fu_263</InstName>
                    <ModuleName>conv_fprop1_Pipeline_VITIS_LOOP_132_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>263</ID>
                    <BindInstances>icmp_ln132_fu_136_p2 add_ln132_fu_142_p2 add_ln134_fu_153_p2 dadd_64ns_64ns_64_8_full_dsp_1_U20 dexp_64ns_64ns_64_30_full_dsp_1_U24 xor_ln11_fu_179_p2 dexp_64ns_64ns_64_30_full_dsp_1_U25 dadd_64ns_64ns_64_8_full_dsp_1_U22 ddiv_64ns_64ns_64_31_no_dsp_1_U23</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul_32s_32s_32_2_1_U36 empty_fu_297_p2 icmp_ln115_fu_313_p2 add_ln115_fu_318_p2 empty_19_fu_352_p2 smax_fu_358_p3 empty_20_fu_366_p2 smax1_fu_372_p3 mul_31ns_31ns_62_2_1_U35 icmp_ln118_fu_396_p2 add_ln118_fu_401_p2 mac_muladd_11s_11s_11ns_11_4_1_U38 mac_muladd_11s_11s_11ns_11_4_1_U38 icmp_ln79_fu_434_p2 add_ln79_fu_439_p2 mul_10s_10s_10_1_1_U37 icmp_ln81_fu_462_p2 add_ln81_fu_467_p2 add_ln91_fu_482_p2 dadddsub_64ns_64ns_64_8_full_dsp_1_U34</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv_fprop1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.002</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>0 ~ ?</Latency>
                        <AbsoluteTimeLatency>0 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>-</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_16_fu_69_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond_fu_79_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4</Name>
            <Loops>
                <VITIS_LOOP_84_3_VITIS_LOOP_86_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                        <Name>VITIS_LOOP_84_3_VITIS_LOOP_86_4</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:78~../source/hls.cpp:126</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                            <Name>VITIS_LOOP_84_3_VITIS_LOOP_86_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../source/hls.cpp:86~../source/hls.cpp:126</SourceLocation>
                        </VITIS_LOOP_84_3_VITIS_LOOP_86_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>13</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1283</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2959</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln86_fu_194_p2" SOURCE="../source/hls.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_199_p2" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_204_p2" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_213_p2" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_245_p3" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_1_fu_219_p3" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_32s_58_2_1_U5" SOURCE="../source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_329_p3" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U6" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_3_fu_280_p2" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_2_fu_264_p2" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln88_fu_295_p2" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_8_max_dsp_1_U4" SOURCE="../source/hls.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul19_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3_VITIS_LOOP_86_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_269_p2" SOURCE="../source/hls.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_fprop1_Pipeline_VITIS_LOOP_132_3</Name>
            <Loops>
                <VITIS_LOOP_132_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.354</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_3>
                        <Name>VITIS_LOOP_132_3</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>80</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_132_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:132</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_3>
                            <Name>VITIS_LOOP_132_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../source/hls.cpp:134</SourceLocation>
                        </VITIS_LOOP_132_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>58</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4653</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5251</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln132_fu_136_p2" SOURCE="../source/hls.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_142_p2" SOURCE="../source/hls.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_fu_153_p2" SOURCE="../source/hls.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_132_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U20" SOURCE="../source/hls.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="val_assign" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="29" LOOP="VITIS_LOOP_132_3" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_30_full_dsp_1_U24" SOURCE="../source/hls.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="ep" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_132_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln11_fu_179_p2" SOURCE="../source/hls.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dexp" DSP="26" ID="" IMPL="fulldsp" LATENCY="29" LOOP="VITIS_LOOP_132_3" OPTYPE="dexp" PRAGMA="" RTLNAME="dexp_64ns_64ns_64_30_full_dsp_1_U25" SOURCE="../source/hls.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="em" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_132_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U22" SOURCE="../source/hls.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="30" LOOP="VITIS_LOOP_132_3" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_31_no_dsp_1_U23" SOURCE="../source/hls.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_fprop1</Name>
            <Loops>
                <VITIS_LOOP_115_1>
                    <VITIS_LOOP_118_2>
                        <VITIS_LOOP_79_1>
                            <VITIS_LOOP_81_2/>
                        </VITIS_LOOP_79_1>
                    </VITIS_LOOP_118_2>
                </VITIS_LOOP_115_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_conv_fprop1_Pipeline_1_fu_241</Instance>
                            <Instance>grp_conv_fprop1_Pipeline_VITIS_LOOP_132_3_fu_263</Instance>
                        </InstanceList>
                        <VITIS_LOOP_118_2>
                            <Name>VITIS_LOOP_118_2</Name>
                            <Slack>2.41</Slack>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_79_1>
                                <Name>VITIS_LOOP_79_1</Name>
                                <Slack>2.41</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>undef</IterationLatency>
                                <PipelineDepth>undef</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_81_2>
                                    <Name>VITIS_LOOP_81_2</Name>
                                    <Slack>2.41</Slack>
                                    <TripCount>undef</TripCount>
                                    <Latency>undef</Latency>
                                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                    <IterationLatency>undef</IterationLatency>
                                    <PipelineDepth>undef</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList>
                                        <Instance>grp_conv_fprop1_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4_fu_248</Instance>
                                    </InstanceList>
                                </VITIS_LOOP_81_2>
                            </VITIS_LOOP_79_1>
                        </VITIS_LOOP_118_2>
                    </VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../source/hls.cpp:115</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../source/hls.cpp:115</SourceLocation>
                            <VITIS_LOOP_118_2>
                                <Name>VITIS_LOOP_118_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../source/hls.cpp:118</SourceLocation>
                                <VITIS_LOOP_79_1>
                                    <Name>VITIS_LOOP_79_1</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../source/hls.cpp:79~../source/hls.cpp:126</SourceLocation>
                                    <VITIS_LOOP_81_2>
                                        <Name>VITIS_LOOP_81_2</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>../source/hls.cpp:81~../source/hls.cpp:126</SourceLocation>
                                    </VITIS_LOOP_81_2>
                                </VITIS_LOOP_79_1>
                            </VITIS_LOOP_118_2>
                        </VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>82</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>11179</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9924</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U36" SOURCE="../source/hls.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="size" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_297_p2" SOURCE="../source/hls.cpp:114" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln115_fu_313_p2" SOURCE="../source/hls.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_318_p2" SOURCE="../source/hls.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_19_fu_352_p2" SOURCE="../source/hls.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_358_p3" SOURCE="../source/hls.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_20_fu_366_p2" SOURCE="../source/hls.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_372_p3" SOURCE="../source/hls.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_115_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_2_1_U35" SOURCE="../source/hls.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln127" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_118_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln118_fu_396_p2" SOURCE="../source/hls.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_401_p2" SOURCE="../source/hls.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_118_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_11s_11ns_11_4_1_U38" SOURCE="../source/hls.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_118_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_11s_11ns_11_4_1_U38" SOURCE="../source/hls.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln79_fu_434_p2" SOURCE="../source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_439_p2" SOURCE="../source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_1_1_U37" SOURCE="../source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln81_fu_462_p2" SOURCE="../source/hls.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_467_p2" SOURCE="../source/hls.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_482_p2" SOURCE="../source/hls.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_81_2" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_8_full_dsp_1_U34" SOURCE="../source/hls.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_interface clock_enable="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ap_core" index="0" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_core" name="ap_core" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_part" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_part" name="ap_part" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_parent" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_parent" name="ap_parent" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_layer" index="3" direction="in" srcType="_Layer*" srcSize="21953792">
            <hwRefs>
                <hwRef type="port" interface="input_layer_map_w" name="input_layer_map_w" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_h" name="input_layer_map_h" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_count" name="input_layer_map_count" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_data_address0" name="input_layer_map_data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_data_ce0" name="input_layer_map_data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_data_q0" name="input_layer_map_data_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_error_address0" name="input_layer_map_error_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_ce0" name="input_layer_map_error_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_we0" name="input_layer_map_error_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_d0" name="input_layer_map_error_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_q0" name="input_layer_map_error_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_error_address1" name="input_layer_map_error_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_ce1" name="input_layer_map_error_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_we1" name="input_layer_map_error_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_d1" name="input_layer_map_error_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_error_q1" name="input_layer_map_error_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_b_address0" name="input_layer_map_b_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_ce0" name="input_layer_map_b_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_we0" name="input_layer_map_b_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_d0" name="input_layer_map_b_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_q0" name="input_layer_map_b_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_b_address1" name="input_layer_map_b_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_ce1" name="input_layer_map_b_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_we1" name="input_layer_map_b_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_d1" name="input_layer_map_b_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_b_q1" name="input_layer_map_b_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_db_address0" name="input_layer_map_db_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_ce0" name="input_layer_map_db_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_we0" name="input_layer_map_db_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_d0" name="input_layer_map_db_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_q0" name="input_layer_map_db_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_db_address1" name="input_layer_map_db_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_ce1" name="input_layer_map_db_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_we1" name="input_layer_map_db_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_d1" name="input_layer_map_db_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_db_q1" name="input_layer_map_db_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_kernel_w" name="input_layer_kernel_w" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_kernel_h" name="input_layer_kernel_h" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_kernel_count" name="input_layer_kernel_count" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_kernel_address0" name="input_layer_kernel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_ce0" name="input_layer_kernel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_we0" name="input_layer_kernel_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_d0" name="input_layer_kernel_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_q0" name="input_layer_kernel_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_kernel_address1" name="input_layer_kernel_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_ce1" name="input_layer_kernel_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_we1" name="input_layer_kernel_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_d1" name="input_layer_kernel_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_kernel_q1" name="input_layer_kernel_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_common_address0" name="input_layer_map_common_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_ce0" name="input_layer_map_common_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_we0" name="input_layer_map_common_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_d0" name="input_layer_map_common_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_q0" name="input_layer_map_common_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_layer_map_common_address1" name="input_layer_map_common_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_ce1" name="input_layer_map_common_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_we1" name="input_layer_map_common_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_d1" name="input_layer_map_common_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_layer_map_common_q1" name="input_layer_map_common_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c1_conv_layer" index="4" direction="inout" srcType="_Layer*" srcSize="21953792">
            <hwRefs>
                <hwRef type="port" interface="c1_conv_layer_map_w" name="c1_conv_layer_map_w" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_h" name="c1_conv_layer_map_h" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_count" name="c1_conv_layer_map_count" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_data_address0" name="c1_conv_layer_map_data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_data_ce0" name="c1_conv_layer_map_data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_data_we0" name="c1_conv_layer_map_data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_data_d0" name="c1_conv_layer_map_data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_address0" name="c1_conv_layer_map_error_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_ce0" name="c1_conv_layer_map_error_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_we0" name="c1_conv_layer_map_error_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_d0" name="c1_conv_layer_map_error_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_q0" name="c1_conv_layer_map_error_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_address1" name="c1_conv_layer_map_error_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_ce1" name="c1_conv_layer_map_error_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_we1" name="c1_conv_layer_map_error_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_d1" name="c1_conv_layer_map_error_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_error_q1" name="c1_conv_layer_map_error_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_b_address0" name="c1_conv_layer_map_b_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_b_ce0" name="c1_conv_layer_map_b_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_b_q0" name="c1_conv_layer_map_b_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_address0" name="c1_conv_layer_map_db_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_ce0" name="c1_conv_layer_map_db_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_we0" name="c1_conv_layer_map_db_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_d0" name="c1_conv_layer_map_db_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_q0" name="c1_conv_layer_map_db_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_address1" name="c1_conv_layer_map_db_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_ce1" name="c1_conv_layer_map_db_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_we1" name="c1_conv_layer_map_db_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_d1" name="c1_conv_layer_map_db_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_db_q1" name="c1_conv_layer_map_db_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_kernel_w" name="c1_conv_layer_kernel_w" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_kernel_h" name="c1_conv_layer_kernel_h" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_kernel_count" name="c1_conv_layer_kernel_count" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_kernel_address0" name="c1_conv_layer_kernel_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_kernel_ce0" name="c1_conv_layer_kernel_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_kernel_q0" name="c1_conv_layer_kernel_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="c1_conv_layer_map_common_address0" name="c1_conv_layer_map_common_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_common_ce0" name="c1_conv_layer_map_common_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_common_we0" name="c1_conv_layer_map_common_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_common_d0" name="c1_conv_layer_map_common_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="c1_conv_layer_map_common_q0" name="c1_conv_layer_map_common_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pconnection" index="5" direction="in" srcType="bool*" srcSize="1">
            <hwRefs>
                <hwRef type="port" interface="pconnection_address0" name="pconnection_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="pconnection_ce0" name="pconnection_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="pconnection_q0" name="pconnection_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
                <busParam busParamName="ASSOCIATED_CLKEN">ap_ce</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ce" type="clockenable" busTypeName="clockenable" mode="slave">
            <portMaps>
                <portMap portMapName="ap_ce">CE</portMap>
            </portMaps>
            <ports>
                <port>ap_ce</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_core" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_core">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_core</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_core"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_part" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_part">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_part</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_part"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_parent" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_parent">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_parent</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_parent"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_map_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_map_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_count" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_map_count">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_count</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="input_layer_map_data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_error_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="input_layer_map_error_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_error_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_error_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_error_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_error_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_error_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_error_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_error_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_error_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="input_layer_map_error_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_error_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_error_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_error_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_error_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_error_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_error_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_error_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_b_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_layer_map_b_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_b_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_b_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_b_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_b_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_b_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_b_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_b_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_b_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_layer_map_b_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_b_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_b_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_b_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_b_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_b_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_b_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_b_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_db_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_layer_map_db_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_db_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_db_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_db_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_db_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_db_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_db_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_db_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_db_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_layer_map_db_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_db_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_db_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_db_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_db_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_db_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_db_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_db_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_kernel_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_kernel_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_count" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_kernel_count">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_count</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="input_layer_kernel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3200">
            <portMaps>
                <portMap portMapName="input_layer_kernel_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="3200">
            <portMaps>
                <portMap portMapName="input_layer_kernel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="input_layer_kernel_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="3200">
            <portMaps>
                <portMap portMapName="input_layer_kernel_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_kernel_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="3200">
            <portMaps>
                <portMap portMapName="input_layer_kernel_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_kernel_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_common_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_layer_map_common_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_common_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_common_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_common_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_common_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_common_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_common_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_common_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_common_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_layer_map_common_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_common_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_common_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_common_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_common_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_map_common_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="input_layer_map_common_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_map_common_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_count" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_count">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_count</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_error_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_error_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_error_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_error_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_error_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_error_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_error_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_error_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_error_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_error_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="17">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_error_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_error_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_error_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_error_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_error_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_error_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_error_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_error_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_b_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_b_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_b_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_b_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_b_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_b_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_db_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_db_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_db_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_db_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_db_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_db_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_db_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_db_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_db_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_db_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_db_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_db_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_db_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_db_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_db_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_db_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_db_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_db_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_kernel_w" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c1_conv_layer_kernel_w">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_kernel_w</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_kernel_h" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c1_conv_layer_kernel_h">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_kernel_h</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_kernel_count" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="c1_conv_layer_kernel_count">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_kernel_count</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_kernel_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="c1_conv_layer_kernel_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_kernel_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_kernel_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="3200">
            <portMaps>
                <portMap portMapName="c1_conv_layer_kernel_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_kernel_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_common_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_common_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_common_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_common_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_common_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_common_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="c1_conv_layer_map_common_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="c1_conv_layer_map_common_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>c1_conv_layer_map_common_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="c1_conv_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pconnection_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="pconnection_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pconnection_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pconnection"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pconnection_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="pconnection_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pconnection_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pconnection"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="c1_conv_layer_kernel_address0">out, 11</column>
                    <column name="c1_conv_layer_kernel_q0">in, 3200</column>
                    <column name="c1_conv_layer_map_b_address0">out, 7</column>
                    <column name="c1_conv_layer_map_b_q0">in, 64</column>
                    <column name="c1_conv_layer_map_common_address0">out, 10</column>
                    <column name="c1_conv_layer_map_common_d0">out, 64</column>
                    <column name="c1_conv_layer_map_common_q0">in, 64</column>
                    <column name="c1_conv_layer_map_data_address0">out, 17</column>
                    <column name="c1_conv_layer_map_data_d0">out, 64</column>
                    <column name="c1_conv_layer_map_db_address0">out, 7</column>
                    <column name="c1_conv_layer_map_db_address1">out, 7</column>
                    <column name="c1_conv_layer_map_db_d0">out, 64</column>
                    <column name="c1_conv_layer_map_db_d1">out, 64</column>
                    <column name="c1_conv_layer_map_db_q0">in, 64</column>
                    <column name="c1_conv_layer_map_db_q1">in, 64</column>
                    <column name="c1_conv_layer_map_error_address0">out, 17</column>
                    <column name="c1_conv_layer_map_error_address1">out, 17</column>
                    <column name="c1_conv_layer_map_error_d0">out, 64</column>
                    <column name="c1_conv_layer_map_error_d1">out, 64</column>
                    <column name="c1_conv_layer_map_error_q0">in, 64</column>
                    <column name="c1_conv_layer_map_error_q1">in, 64</column>
                    <column name="input_layer_kernel_address0">out, 11</column>
                    <column name="input_layer_kernel_address1">out, 11</column>
                    <column name="input_layer_kernel_d0">out, 3200</column>
                    <column name="input_layer_kernel_d1">out, 3200</column>
                    <column name="input_layer_kernel_q0">in, 3200</column>
                    <column name="input_layer_kernel_q1">in, 3200</column>
                    <column name="input_layer_map_b_address0">out, 7</column>
                    <column name="input_layer_map_b_address1">out, 7</column>
                    <column name="input_layer_map_b_d0">out, 64</column>
                    <column name="input_layer_map_b_d1">out, 64</column>
                    <column name="input_layer_map_b_q0">in, 64</column>
                    <column name="input_layer_map_b_q1">in, 64</column>
                    <column name="input_layer_map_common_address0">out, 10</column>
                    <column name="input_layer_map_common_address1">out, 10</column>
                    <column name="input_layer_map_common_d0">out, 64</column>
                    <column name="input_layer_map_common_d1">out, 64</column>
                    <column name="input_layer_map_common_q0">in, 64</column>
                    <column name="input_layer_map_common_q1">in, 64</column>
                    <column name="input_layer_map_data_address0">out, 17</column>
                    <column name="input_layer_map_data_q0">in, 64</column>
                    <column name="input_layer_map_db_address0">out, 7</column>
                    <column name="input_layer_map_db_address1">out, 7</column>
                    <column name="input_layer_map_db_d0">out, 64</column>
                    <column name="input_layer_map_db_d1">out, 64</column>
                    <column name="input_layer_map_db_q0">in, 64</column>
                    <column name="input_layer_map_db_q1">in, 64</column>
                    <column name="input_layer_map_error_address0">out, 17</column>
                    <column name="input_layer_map_error_address1">out, 17</column>
                    <column name="input_layer_map_error_d0">out, 64</column>
                    <column name="input_layer_map_error_d1">out, 64</column>
                    <column name="input_layer_map_error_q0">in, 64</column>
                    <column name="input_layer_map_error_q1">in, 64</column>
                    <column name="pconnection_address0">out, 7</column>
                    <column name="pconnection_q0">in, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_core">ap_none, in, 8</column>
                    <column name="ap_parent">ap_none, in, 8</column>
                    <column name="ap_part">ap_none, in, 8</column>
                    <column name="c1_conv_layer_kernel_count">ap_none, in, 32</column>
                    <column name="c1_conv_layer_kernel_h">ap_none, in, 32</column>
                    <column name="c1_conv_layer_kernel_w">ap_none, in, 32</column>
                    <column name="c1_conv_layer_map_count">ap_none, in, 32</column>
                    <column name="c1_conv_layer_map_h">ap_none, in, 32</column>
                    <column name="c1_conv_layer_map_w">ap_none, in, 32</column>
                    <column name="input_layer_kernel_count">ap_none, in, 32</column>
                    <column name="input_layer_kernel_h">ap_none, in, 32</column>
                    <column name="input_layer_kernel_w">ap_none, in, 32</column>
                    <column name="input_layer_map_count">ap_none, in, 32</column>
                    <column name="input_layer_map_h">ap_none, in, 32</column>
                    <column name="input_layer_map_w">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_ce">clockenable, ap_ce</column>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ap_core">in, unsigned char</column>
                    <column name="ap_part">in, unsigned char</column>
                    <column name="ap_parent">in, unsigned char</column>
                    <column name="input_layer">in, _Layer*</column>
                    <column name="c1_conv_layer">inout, _Layer*</column>
                    <column name="pconnection">in, bool*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ap_core">ap_core, port, </column>
                    <column name="ap_part">ap_part, port, </column>
                    <column name="ap_parent">ap_parent, port, </column>
                    <column name="input_layer">input_layer_map_w, port, </column>
                    <column name="input_layer">input_layer_map_h, port, </column>
                    <column name="input_layer">input_layer_map_count, port, </column>
                    <column name="input_layer">input_layer_map_data_address0, port, offset</column>
                    <column name="input_layer">input_layer_map_data_ce0, port, </column>
                    <column name="input_layer">input_layer_map_data_q0, port, </column>
                    <column name="input_layer">input_layer_map_error_address0, port, offset</column>
                    <column name="input_layer">input_layer_map_error_ce0, port, </column>
                    <column name="input_layer">input_layer_map_error_we0, port, </column>
                    <column name="input_layer">input_layer_map_error_d0, port, </column>
                    <column name="input_layer">input_layer_map_error_q0, port, </column>
                    <column name="input_layer">input_layer_map_error_address1, port, offset</column>
                    <column name="input_layer">input_layer_map_error_ce1, port, </column>
                    <column name="input_layer">input_layer_map_error_we1, port, </column>
                    <column name="input_layer">input_layer_map_error_d1, port, </column>
                    <column name="input_layer">input_layer_map_error_q1, port, </column>
                    <column name="input_layer">input_layer_map_b_address0, port, offset</column>
                    <column name="input_layer">input_layer_map_b_ce0, port, </column>
                    <column name="input_layer">input_layer_map_b_we0, port, </column>
                    <column name="input_layer">input_layer_map_b_d0, port, </column>
                    <column name="input_layer">input_layer_map_b_q0, port, </column>
                    <column name="input_layer">input_layer_map_b_address1, port, offset</column>
                    <column name="input_layer">input_layer_map_b_ce1, port, </column>
                    <column name="input_layer">input_layer_map_b_we1, port, </column>
                    <column name="input_layer">input_layer_map_b_d1, port, </column>
                    <column name="input_layer">input_layer_map_b_q1, port, </column>
                    <column name="input_layer">input_layer_map_db_address0, port, offset</column>
                    <column name="input_layer">input_layer_map_db_ce0, port, </column>
                    <column name="input_layer">input_layer_map_db_we0, port, </column>
                    <column name="input_layer">input_layer_map_db_d0, port, </column>
                    <column name="input_layer">input_layer_map_db_q0, port, </column>
                    <column name="input_layer">input_layer_map_db_address1, port, offset</column>
                    <column name="input_layer">input_layer_map_db_ce1, port, </column>
                    <column name="input_layer">input_layer_map_db_we1, port, </column>
                    <column name="input_layer">input_layer_map_db_d1, port, </column>
                    <column name="input_layer">input_layer_map_db_q1, port, </column>
                    <column name="input_layer">input_layer_kernel_w, port, </column>
                    <column name="input_layer">input_layer_kernel_h, port, </column>
                    <column name="input_layer">input_layer_kernel_count, port, </column>
                    <column name="input_layer">input_layer_kernel_address0, port, offset</column>
                    <column name="input_layer">input_layer_kernel_ce0, port, </column>
                    <column name="input_layer">input_layer_kernel_we0, port, </column>
                    <column name="input_layer">input_layer_kernel_d0, port, </column>
                    <column name="input_layer">input_layer_kernel_q0, port, </column>
                    <column name="input_layer">input_layer_kernel_address1, port, offset</column>
                    <column name="input_layer">input_layer_kernel_ce1, port, </column>
                    <column name="input_layer">input_layer_kernel_we1, port, </column>
                    <column name="input_layer">input_layer_kernel_d1, port, </column>
                    <column name="input_layer">input_layer_kernel_q1, port, </column>
                    <column name="input_layer">input_layer_map_common_address0, port, offset</column>
                    <column name="input_layer">input_layer_map_common_ce0, port, </column>
                    <column name="input_layer">input_layer_map_common_we0, port, </column>
                    <column name="input_layer">input_layer_map_common_d0, port, </column>
                    <column name="input_layer">input_layer_map_common_q0, port, </column>
                    <column name="input_layer">input_layer_map_common_address1, port, offset</column>
                    <column name="input_layer">input_layer_map_common_ce1, port, </column>
                    <column name="input_layer">input_layer_map_common_we1, port, </column>
                    <column name="input_layer">input_layer_map_common_d1, port, </column>
                    <column name="input_layer">input_layer_map_common_q1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_w, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_h, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_count, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_data_address0, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_data_ce0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_data_we0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_data_d0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_address0, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_ce0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_we0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_d0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_q0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_address1, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_ce1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_we1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_d1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_error_q1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_b_address0, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_b_ce0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_b_q0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_address0, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_ce0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_we0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_d0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_q0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_address1, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_ce1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_we1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_d1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_db_q1, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_kernel_w, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_kernel_h, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_kernel_count, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_kernel_address0, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_kernel_ce0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_kernel_q0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_common_address0, port, offset</column>
                    <column name="c1_conv_layer">c1_conv_layer_map_common_ce0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_common_we0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_common_d0, port, </column>
                    <column name="c1_conv_layer">c1_conv_layer_map_common_q0, port, </column>
                    <column name="pconnection">pconnection_address0, port, offset</column>
                    <column name="pconnection">pconnection_ce0, port, </column>
                    <column name="pconnection">pconnection_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

