--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml inst_rom_display.twx inst_rom_display.ncd -o
inst_rom_display.twr inst_rom_display.pcf -ucf inst_rom.ucf

Design file:              inst_rom_display.ncd
Physical constraint file: inst_rom_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 6321 paths analyzed, 1020 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.514ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y84.ADDRA13), 212 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.526ns (Levels of Logic = 7)
  Clock Path Skew:      0.047ns (0.690 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y145.AQ     Tcko                  0.447   display_value<29>
                                                       display_value_2
    SLICE_X81Y145.A2     net (fanout=1)        0.605   display_value<2>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X90Y152.C4     net (fanout=3)        1.097   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X90Y152.C      Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X3Y84.ADDRA13 net (fanout=2)        1.562   lcd_module/rom_addr<9>
    RAMB16_X3Y84.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.526ns (2.444ns logic, 6.082ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.467ns (Levels of Logic = 7)
  Clock Path Skew:      0.054ns (0.690 - 0.636)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y143.CQ     Tcko                  0.391   display_value<22>
                                                       display_value_22
    SLICE_X81Y145.A5     net (fanout=1)        0.602   display_value<22>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X90Y152.C4     net (fanout=3)        1.097   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X90Y152.C      Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X3Y84.ADDRA13 net (fanout=2)        1.562   lcd_module/rom_addr<9>
    RAMB16_X3Y84.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (2.388ns logic, 6.079ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_18 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.415ns (Levels of Logic = 7)
  Clock Path Skew:      0.054ns (0.690 - 0.636)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_18 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y143.BQ     Tcko                  0.408   display_value<16>
                                                       display_value_18
    SLICE_X81Y145.A6     net (fanout=1)        0.533   display_value<18>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X90Y152.C4     net (fanout=3)        1.097   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X90Y152.C      Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X3Y84.ADDRA13 net (fanout=2)        1.562   lcd_module/rom_addr<9>
    RAMB16_X3Y84.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.415ns (2.405ns logic, 6.010ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y82.ADDRA13), 212 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.282ns (Levels of Logic = 7)
  Clock Path Skew:      0.049ns (0.692 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y145.AQ     Tcko                  0.447   display_value<29>
                                                       display_value_2
    SLICE_X81Y145.A2     net (fanout=1)        0.605   display_value<2>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X90Y152.C4     net (fanout=3)        1.097   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X90Y152.C      Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X3Y82.ADDRA13 net (fanout=2)        1.318   lcd_module/rom_addr<9>
    RAMB16_X3Y82.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.282ns (2.444ns logic, 5.838ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.223ns (Levels of Logic = 7)
  Clock Path Skew:      0.056ns (0.692 - 0.636)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y143.CQ     Tcko                  0.391   display_value<22>
                                                       display_value_22
    SLICE_X81Y145.A5     net (fanout=1)        0.602   display_value<22>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X90Y152.C4     net (fanout=3)        1.097   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X90Y152.C      Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X3Y82.ADDRA13 net (fanout=2)        1.318   lcd_module/rom_addr<9>
    RAMB16_X3Y82.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.223ns (2.388ns logic, 5.835ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_18 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 7)
  Clock Path Skew:      0.056ns (0.692 - 0.636)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_18 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y143.BQ     Tcko                  0.408   display_value<16>
                                                       display_value_18
    SLICE_X81Y145.A6     net (fanout=1)        0.533   display_value<18>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X90Y152.C4     net (fanout=3)        1.097   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X90Y152.C      Tilo                  0.204   lcd_module/Mmux_rom_addr105
                                                       lcd_module/Mmux_rom_addr108
    RAMB16_X3Y82.ADDRA13 net (fanout=2)        1.318   lcd_module/rom_addr<9>
    RAMB16_X3Y82.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (2.405ns logic, 5.766ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y84.ADDRA12), 219 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_2 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.205ns (Levels of Logic = 8)
  Clock Path Skew:      0.047ns (0.690 - 0.643)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_2 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y145.AQ     Tcko                  0.447   display_value<29>
                                                       display_value_2
    SLICE_X81Y145.A2     net (fanout=1)        0.605   display_value<2>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X84Y155.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X84Y155.A      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X84Y155.C1     net (fanout=2)        0.456   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X84Y155.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y84.ADDRA12 net (fanout=2)        1.449   lcd_module/rom_addr<8>
    RAMB16_X3Y84.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.205ns (2.647ns logic, 5.558ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_22 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.146ns (Levels of Logic = 8)
  Clock Path Skew:      0.054ns (0.690 - 0.636)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_22 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y143.CQ     Tcko                  0.391   display_value<22>
                                                       display_value_22
    SLICE_X81Y145.A5     net (fanout=1)        0.602   display_value<22>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X84Y155.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X84Y155.A      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X84Y155.C1     net (fanout=2)        0.456   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X84Y155.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y84.ADDRA12 net (fanout=2)        1.449   lcd_module/rom_addr<8>
    RAMB16_X3Y84.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.146ns (2.591ns logic, 5.555ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_18 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.094ns (Levels of Logic = 8)
  Clock Path Skew:      0.054ns (0.690 - 0.636)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_18 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y143.BQ     Tcko                  0.408   display_value<16>
                                                       display_value_18
    SLICE_X81Y145.A6     net (fanout=1)        0.533   display_value<18>
    SLICE_X81Y145.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char121
                                                       lcd_module/lcd_draw_module/Mmux_draw_char122
    SLICE_X84Y146.D6     net (fanout=1)        0.514   lcd_module/lcd_draw_module/Mmux_draw_char121
    SLICE_X84Y146.CMUX   Topdc                 0.368   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124_F
                                                       lcd_module/lcd_draw_module/Mmux_draw_char124
    SLICE_X84Y146.A2     net (fanout=1)        0.624   lcd_module/lcd_draw_module/Mmux_draw_char123
    SLICE_X84Y146.A      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char124
                                                       lcd_module/lcd_draw_module/Mmux_draw_char128
    SLICE_X82Y154.D4     net (fanout=5)        1.077   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_lut<2>
    SLICE_X82Y154.D      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X82Y154.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X82Y154.C      Tilo                  0.205   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B4     net (fanout=3)        0.485   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X84Y155.B      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X84Y155.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X84Y155.A      Tilo                  0.203   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X84Y155.C1     net (fanout=2)        0.456   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X84Y155.C      Tilo                  0.204   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_35_o
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y84.ADDRA12 net (fanout=2)        1.449   lcd_module/rom_addr<8>
    RAMB16_X3Y84.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.094ns (2.608ns logic, 5.486ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_12 (SLICE_X92Y149.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_12 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_12 to lcd_module/touch_module/touch_array_7_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y149.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<14>
                                                       lcd_module/touch_module/touch_array_7_12
    SLICE_X92Y149.A6     net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<12>
    SLICE_X92Y149.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<14>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT42
                                                       lcd_module/touch_module/touch_array_7_12
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_40 (SLICE_X92Y151.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_40 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_40 to lcd_module/touch_module/touch_array_7_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y151.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<43>
                                                       lcd_module/touch_module/touch_array_7_40
    SLICE_X92Y151.A6     net (fanout=3)        0.022   lcd_module/touch_module/touch_array_7<40>
    SLICE_X92Y151.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<43>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT351
                                                       lcd_module/touch_module/touch_array_7_40
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_8 (SLICE_X96Y151.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_8 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_8 to lcd_module/touch_module/touch_array_7_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y151.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/touch_array_7_8
    SLICE_X96Y151.A6     net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<8>
    SLICE_X96Y151.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<11>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT471
                                                       lcd_module/touch_module/touch_array_7_8
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y82.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y84.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.514|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6321 paths, 0 nets, and 1422 connections

Design statistics:
   Minimum period:   8.514ns{1}   (Maximum frequency: 117.454MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 10:34:49 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 370 MB



