-------------------------------------------------------------------------------
Questa PropCheck Version 2020.2_1 linux_x86_64 27 May 2020
-------------------------------------------------------------------------------
Report Generated               : Sun May 30 13:57:29 2021
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk_i : P



Using automatically created reset sequence:


---------------- BEGIN RESET SEQUENCE --------------
//--------------------------------------------
// Reset sequence for design "shiftregister_wrapper"
//--------------------------------------------

// Uncomment line below to drive 'b0 on inputs not explicitly assigned
// $default_input_value 0

// Declare reference clock for "##" directive
$default_clock clk_i

// Assert reset for 1 clock edge
rst_i = 1
## 1
---------------- END RESET SEQUENCE ----------------


Port Constraints
-------------------------------------------------------------------------------
Category            Value                   Directive   Port      
-------------------------------------------------------------------------------
Clock               period 100(PE@0,NE@50)  <inferred>  clk_i     
-------------------------------------------------------------------------------
Reset               active_high(1'b1,1'b0)  <inferred>  rst_i     
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (4)
-------------------------------------------------------------------------------
duv.binded.assert_load2
duv.binded.assert_maintain
duv.binded.assert_shift_left
duv.binded.assert_shift_right
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (100.0% of 0 in sequential fanin of properties)
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (100.0% of 0 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    6
  DUT Input Bits                      6
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                            7
  Counter State Bits                  0
  RAM State Bits                      0
  Register State Bits                 0
  Property State Bits                 7
Logic Gates                           8
  Design Gates                        0
  Property Gates                      8
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (1)
-------------------------------------------------------------------------------
duv.binded.assert_maintain
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired (3)
-------------------------------------------------------------------------------
duv.binded.assert_load2
duv.binded.assert_shift_left
duv.binded.assert_shift_right
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (3)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
          300    2  duv.binded.assert_load2
          300    2  duv.binded.assert_shift_left
          300    2  duv.binded.assert_shift_right
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  2 cycles                            3
---------------------------------------
Total                                 3
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        0 |       1        0       0       0 |       0        0       0       0
        7 |       0        0       0       0 |       2        0       0       0
       10 |       0        0       0       0 |       1        0       4       0
-------------------------------------------------------------------------------



--------- Process Statistics ----------
Elapsed Time                       0 s
Total CPU Time                     0 s
Total Peak Memory                0.6 GB
---------- Engine Processes -----------
Average CPU Time                   0 s
Minimum CPU Utilization          0.0 %
Average Peak Memory              0.2 GB
Maximum Peak Memory              0.1 GB
Peak Cores                         4
Distinct Machines                  1
Launch Failures                    0
Unexpected Process Terminations    0
Successful Re-connections          0
---------------------------------------



----- Detailed Process Statistics -----
Elapsed Time                       0 s 
-------- Orchestration Process --------
------------ reds2021:6134 ------------
CPU Time                           0 s 
Peak Memory                      0.2 GB
---------- Engine Processes -----------
------------ reds2021:6156 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ reds2021:6155 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ reds2021:6158 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
------------ reds2021:6159 ------------
CPU Time                           0 s 
Peak Memory                      0.1 GB
CPU Utilization                    0 % 
---------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Proven                                1
Inconclusive                          0
Fired                                 3
---------------------------------------
Total                                 4
---------------------------------------
