/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May 17 04:12:40 2010
 *                 MD5 Checksum         47fd0602d6c7abb64bf56c6d387b1fe1
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID         0x00404000 /* Chip family ID */
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID             0x00404004 /* Product Revision ID */
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR 0x00404008 /* BSP feature table address */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL               0x00404010 /* Control register for NMI */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0      0x00404028 /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1      0x0040402c /* OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    0x00404030 /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    0x00404034 /* OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404038 /* Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x0040403c /* Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404040 /* Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x00404044 /* Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404048 /* Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x0040404c /* Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404050 /* Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x00404054 /* Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404058 /* Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x0040405c /* Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404060 /* Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x00404064 /* Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404068 /* Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x0040406c /* Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404070 /* Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x00404074 /* Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404078 /* General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x0040407c /* General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0         0x00404080 /* General control register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1         0x00404084 /* General control register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2         0x00404088 /* General control register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3         0x0040408c /* General control register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4         0x00404090 /* General control register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5         0x00404094 /* General control register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       0x00404098 /* General status register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       0x0040409c /* General status register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       0x004040a0 /* General status register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0 0x004040a4 /* General control register without scan 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1 0x004040a8 /* General control register without scan 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2 0x004040ac /* General control register without scan 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3 0x004040b0 /* General control register without scan 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4 0x004040b4 /* General control register without scan 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5 0x004040b8 /* General control register without scan 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x00404100 /* Pinmux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x00404104 /* Pinmux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x00404108 /* Pinmux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x0040410c /* Pinmux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x00404110 /* Pinmux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x00404114 /* Pinmux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x00404118 /* Pinmux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x0040411c /* Pinmux control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8         0x00404120 /* Pinmux control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9         0x00404124 /* Pinmux control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10        0x00404128 /* Pinmux control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11        0x0040412c /* Pinmux control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12        0x00404130 /* Pinmux control register 12 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13        0x00404134 /* Pinmux control register 13 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14        0x00404138 /* Pinmux control register 14 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15        0x0040413c /* Pinmux control register 15 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16        0x00404140 /* Pinmux control register 16 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17        0x00404144 /* Pinmux control register 17 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18        0x00404148 /* Pinmux control register 18 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19        0x0040414c /* Pinmux control register 19 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20        0x00404150 /* Pinmux control register 20 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21        0x00404154 /* Pinmux control register 21 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22        0x00404158 /* Pinmux control register 22 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0     0x0040415c /* Pad pull-up/pull-down control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1     0x00404160 /* Pad pull-up/pull-down control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2     0x00404164 /* Pad pull-up/pull-down control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3     0x00404168 /* Pad pull-up/pull-down control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4     0x0040416c /* Pad pull-up/pull-down control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5     0x00404170 /* Pad pull-up/pull-down control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6     0x00404174 /* Pad pull-up/pull-down control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7     0x00404178 /* Pad pull-up/pull-down control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8     0x0040417c /* Pad pull-up/pull-down control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9     0x00404180 /* Pad pull-up/pull-down control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10    0x00404184 /* Pad pull-up/pull-down control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11    0x00404188 /* Pad pull-up/pull-down control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12    0x0040418c /* Pad pull-up/pull-down control register 12 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13    0x00404190 /* Pad pull-up/pull-down control register 13 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14    0x00404194 /* Pad pull-up/pull-down control register 14 */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0     0x00404198 /* Bypass clock unselect register 0 */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404300 /* Reset control */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE    0x00404304 /* Reset source enable */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET        0x00404308 /* Software master reset */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION     0x0040430c /* Hardware reset extension */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR          0x00404310 /* Reset Monitor */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x00404314 /* Reset history */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET          0x00404318 /* Software init 0 set */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR        0x0040431c /* Software init 0 clear */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS       0x00404320 /* Software init 0 status */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR  0x00404324 /* Security software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR 0x00404328 /* Test configuration software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR 0x0040432c /* Final software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET          0x00404330 /* Software init 1 set */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR        0x00404334 /* Software init 1 clear */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS       0x00404338 /* Software init 1 status */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR  0x0040433c /* Security software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR 0x00404340 /* Test configuration software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR 0x00404344 /* Final software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER 0x00404348 /* Software init one-shot trigger */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH 0x0040434c /* One-shot 0 width */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK 0x00404350 /* One-shot 0 mask for software init 0 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK 0x00404354 /* One-shot 0 mask for software init 1 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH 0x00404358 /* One-shot 1 width */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK 0x0040435c /* One-shot 1 mask for software init 0 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK 0x00404360 /* One-shot 1 mask for software init 1 */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x00404364 /* Scratch register */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x00404368 /* Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404380 /* Test port control */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     0x00404384 /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE     0x00404388 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      0x0040438c /* Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE      0x00404390 /* Testport poke register */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404394 /* EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404398 /* EJTAG output select */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL        0x0040439c /* UART Router select */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404400 /* Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x00404420 /* SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x00404424 /* SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x00404514 /* Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION     0x00404518 /* Test configuration */

/***************************************************************************
 *CHIP_FAMILY_ID - Chip family ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: CHIP_FAMILY_ID :: chip_family_id [31:00] */
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_SHIFT      0

/***************************************************************************
 *PRODUCT_ID - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PRODUCT_ID :: product_id [31:00] */
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_MASK               0xffffffff
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_SHIFT              0

/***************************************************************************
 *BSP_FEATURE_TABLE_ADDR - BSP feature table address
 ***************************************************************************/
/* SUN_TOP_CTRL :: BSP_FEATURE_TABLE_ADDR :: bsp_feature_table_addr [31:00] */
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_SHIFT 0

/***************************************************************************
 *NMI_CTRL - Control register for NMI
 ***************************************************************************/
/* SUN_TOP_CTRL :: NMI_CTRL :: nmi_config_lock [31:31] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_config_lock_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_config_lock_SHIFT           31

/* SUN_TOP_CTRL :: NMI_CTRL :: reserved0 [30:03] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_reserved0_MASK                  0x7ffffff8
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_reserved0_SHIFT                 3

/* SUN_TOP_CTRL :: NMI_CTRL :: nmi_pad_monitor [02:02] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_pad_monitor_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_nmi_pad_monitor_SHIFT           2

/* SUN_TOP_CTRL :: NMI_CTRL :: config_nmi_polarity [01:01] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_config_nmi_polarity_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_config_nmi_polarity_SHIFT       1

/* SUN_TOP_CTRL :: NMI_CTRL :: disable_pad_nmi [00:00] */
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_disable_pad_nmi_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_NMI_CTRL_disable_pad_nmi_SHIFT           0

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST_0 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hd_display_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hd_display_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hd_display_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_sata_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata_disable_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_tuner1_disable [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tuner1_disable_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tuner1_disable_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_tuner0_disable [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tuner0_disable_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tuner0_disable_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_sds1_disable [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sds1_disable_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sds1_disable_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_ldpc1_disable [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ldpc1_disable_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ldpc1_disable_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_tfec1_disable [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tfec1_disable_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tfec1_disable_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_sds0_disable [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sds0_disable_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sds0_disable_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_ldpc0_disable [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ldpc0_disable_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_ldpc0_disable_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_tfec0_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tfec0_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_tfec0_disable_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_output_656_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_output_656_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_output_656_disable_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_directv_disable [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_directv_disable_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_directv_disable_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_temp_sensor_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_temp_sensor_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_temp_sensor_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_moca_disable [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_moca_disable_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_moca_disable_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_vc4_disable [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vc4_disable_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vc4_disable_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_av_out_disable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_out_disable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_out_disable_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb0_disable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb0_disable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb0_disable_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb1_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb1_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb1_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb01_otg_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb01_otg_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb01_otg_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb2_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb2_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb2_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb3_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb3_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb3_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_usb23_otg_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb23_otg_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_usb23_otg_disable_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_genet1_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_genet1_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_genet1_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_audio_spdif_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_testport [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_cr [06:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_MASK  0x00000060
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rave_verify_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_bsp_spares [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_SHIFT 0

/***************************************************************************
 *OTP_OPTION_TEST_1 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_19 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_19_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_19_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_18 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_18_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_18_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_17 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_17_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_17_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_16 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_16_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_16_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_15 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_15_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_15_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_14 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_14_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_14_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_13 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_13_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_13_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_12 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_12_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_12_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_11 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_10 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_9 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_8 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_7 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_7_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_6 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_6_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_5 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_5_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_4 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_4_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_3 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_3_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_2 [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_2_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_1 [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_1_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_0 [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_0_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_jtag_product_id [11:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_jtag_product_id_MASK 0x00000f00
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_jtag_product_id_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_vtrap_trim [07:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_vtrap_trim_MASK 0x000000e0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_vtrap_trim_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_vtrap_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_vtrap_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_vtrap_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_vt_mon_disable [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_vt_mon_disable_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_vt_mon_disable_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_macrovision_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_macrovision_disable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_macrovision_disable_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_hdcp_disable [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp_disable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp_disable_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_svc_disable [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_svc_disable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_svc_disable_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_0 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hd_display_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hd_display_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hd_display_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_sata_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sata_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sata_disable_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_tuner1_disable [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tuner1_disable_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tuner1_disable_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_tuner0_disable [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tuner0_disable_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tuner0_disable_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_sds1_disable [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sds1_disable_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sds1_disable_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_ldpc1_disable [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_ldpc1_disable_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_ldpc1_disable_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_tfec1_disable [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tfec1_disable_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tfec1_disable_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_sds0_disable [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sds0_disable_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sds0_disable_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_ldpc0_disable [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_ldpc0_disable_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_ldpc0_disable_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_tfec0_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tfec0_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_tfec0_disable_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_output_656_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_output_656_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_output_656_disable_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_directv_disable [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_directv_disable_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_directv_disable_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_temp_sensor_disable [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_temp_sensor_disable_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_temp_sensor_disable_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_moca_disable [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_moca_disable_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_moca_disable_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_vc4_disable [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vc4_disable_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vc4_disable_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_av_out_disable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_av_out_disable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_av_out_disable_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb0_disable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb0_disable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb0_disable_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb1_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb1_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb1_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb01_otg_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb01_otg_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb01_otg_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb2_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb2_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb2_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb3_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb3_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb3_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_usb23_otg_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb23_otg_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_usb23_otg_disable_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_genet1_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_genet1_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_genet1_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_audio_spdif_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_audio_spdif_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_audio_spdif_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_testport [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_cr [06:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_MASK 0x00000060
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rave_verify_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rave_verify_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rave_verify_enable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_bsp_spares [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_bsp_spares_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_bsp_spares_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_1 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_19 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_19_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_19_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_18 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_18_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_18_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_17 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_17_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_17_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_16 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_16_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_16_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_15 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_15_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_15_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_14 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_14_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_14_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_13 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_13_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_13_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_12 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_12_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_12_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_11 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_11_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_11_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_10 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_10_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_10_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_9 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_8 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_7 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_7_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_6 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_6_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_5 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_5_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_4 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_4_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_3 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_3_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_2 [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_2_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_1 [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_1_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_0 [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_0_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_jtag_product_id [11:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_jtag_product_id_MASK 0x00000f00
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_jtag_product_id_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_vtrap_trim [07:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_vtrap_trim_MASK 0x000000e0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_vtrap_trim_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_vtrap_disable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_vtrap_disable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_vtrap_disable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_vt_mon_disable [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_vt_mon_disable_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_vt_mon_disable_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_macrovision_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_macrovision_disable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_macrovision_disable_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_hdcp_disable [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hdcp_disable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hdcp_disable_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_svc_disable [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_svc_disable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_svc_disable_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_MASK     0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_SHIFT    31

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_MASK     0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_SHIFT    30

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_MASK     0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_SHIFT    29

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_MASK     0x10000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_SHIFT    28

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_MASK     0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_SHIFT    27

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_MASK     0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_SHIFT    26

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_MASK     0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_SHIFT    25

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_MASK     0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_SHIFT    24

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_MASK     0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_SHIFT    23

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_MASK     0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_SHIFT    22

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_MASK     0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_SHIFT    21

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_MASK     0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_SHIFT    20

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_MASK     0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_SHIFT    19

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_MASK     0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_SHIFT    18

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_MASK     0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_SHIFT    17

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_MASK     0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_SHIFT    16

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_SHIFT    15

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_SHIFT    14

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_13_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_13_SHIFT    13

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_12_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_12_SHIFT    12

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_11_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_11_SHIFT    11

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_10_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_10_SHIFT    10

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_9_MASK      0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_9_SHIFT     9

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_8_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_8_SHIFT     8

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_7_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_7_SHIFT     7

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_SHIFT     6

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_SHIFT     5

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_4_MASK      0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_4_SHIFT     4

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_3_MASK      0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_3_SHIFT     3

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_2_MASK      0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_2_SHIFT     2

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: usb_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_usb_mode_MASK             0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_usb_mode_SHIFT            1

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: mii_resync_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_mii_resync_enable_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_mii_resync_enable_SHIFT   0

/***************************************************************************
 *GENERAL_CTRL_1 - General control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_MASK            0xffff0000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_SHIFT           16

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_15_SHIFT    15

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_14_SHIFT    14

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_MASK     0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_13_SHIFT    13

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_12_SHIFT    12

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_11_SHIFT    11

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_10_SHIFT    10

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_9_MASK      0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_9_SHIFT     9

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_8_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_8_SHIFT     8

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_7_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_7_SHIFT     7

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_6_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_6_SHIFT     6

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_5_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_5_SHIFT     5

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_4_MASK      0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_4_SHIFT     4

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_3_MASK      0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_3_SHIFT     3

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_2_MASK      0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_2_SHIFT     2

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_SHIFT     1

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_SHIFT     0

/***************************************************************************
 *GENERAL_CTRL_2 - General control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_SHIFT     1

/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_SHIFT     0

/***************************************************************************
 *GENERAL_CTRL_3 - General control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_SHIFT     1

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_SHIFT     0

/***************************************************************************
 *GENERAL_CTRL_4 - General control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_SHIFT     1

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_SHIFT     0

/***************************************************************************
 *GENERAL_CTRL_5 - General control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_SHIFT     1

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_SHIFT     0

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_reserved0_MASK          0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_reserved0_SHIFT         8

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status1_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status1_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status1_7_SHIFT 7

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_6_MASK  0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_6_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_5_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_5_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_4_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_4_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_3_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_3_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_2 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_2_MASK  0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_2_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_1_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: hif_strap_invalid [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_hif_strap_invalid_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_hif_strap_invalid_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_1 - General status register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_MASK          0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_SHIFT         2

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: general_status1_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_general_status1_1_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_general_status1_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: general_status1_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_general_status1_0_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_general_status1_0_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_2 - General status register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_MASK          0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_SHIFT         2

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_0_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_0 - General control register without scan 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_MASK    0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_SHIFT   8

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_1_pad_mode [07:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_mode_MASK 0x000000f0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_1_pad_mode_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_mode [03:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_mode_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_mode_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_1 - General control register without scan 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: general_ctrl_no_scan1_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: general_ctrl_no_scan1_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_general_ctrl_no_scan1_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_2 - General control register without scan 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: general_ctrl_no_scan2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: general_ctrl_no_scan2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_general_ctrl_no_scan2_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_3 - General control register without scan 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_4 - General control register without scan 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_5 - General control register without scan 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: general_ctrl_no_scan5_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: general_ctrl_no_scan5_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_general_ctrl_no_scan5_0_SHIFT 0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pinmux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rgmii_rxd_01 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_01_MASK         0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_01_SHIFT        28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_01_RGMII_RXD_01 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_01_SDS1_PKTP_VALID 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_01_SDS0_PKTP_VALID 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_01_TP_OUT_27    3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rgmii_rxd_00 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_00_MASK         0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_00_SHIFT        24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_00_RGMII_RXD_00 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_00_SDS1_PKTP_ERROR 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_00_SDS0_PKTP_ERROR 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rgmii_rxd_00_ALT_TP_OUT_25 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_sync1 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync1_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync1_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync1_RMX_SYNC1       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync1_PM_RMX_SYNC1    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_data1 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data1_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data1_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data1_RMX_DATA1       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data1_PM_RMX_DATA1    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_clk1 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk1_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk1_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk1_RMX_CLK1         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk1_PM_RMX_CLK1      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_sync0 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync0_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync0_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync0_RMX_SYNC0       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_sync0_PM_RMX_SYNC0    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_data0 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data0_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data0_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data0_RMX_DATA0       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_data0_PM_RMX_DATA0    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: rmx_clk0 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk0_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk0_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk0_RMX_CLK0         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_rmx_clk0_PM_RMX_CLK0      1

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pinmux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: ebi_data0 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_data0_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_data0_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_data0_EBI_DATA0       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_ebi_data0_ALT_TP_IN_00    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: hdmi_htplg [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_hdmi_htplg_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_hdmi_htplg_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_hdmi_htplg_HDMI_HTPLG     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_hdmi_htplg_ALT_TP_OUT_26  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: mii_col [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_col_MASK              0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_col_SHIFT             20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_col_MII_COL           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_col_SDS1_PKTP_DAT_4   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_col_SDS0_PKTP_DAT_4   2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: mii_rxer [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_rxer_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_rxer_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_rxer_MII_RXER         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_rxer_SDS1_PKTP_DAT_3  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_mii_rxer_SDS0_PKTP_DAT_3  2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: rgmii_rxctl [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxctl_MASK          0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxctl_SHIFT         12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxctl_RGMII_RXCTL   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxctl_SDS1_PKTP_DAT_2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxctl_SDS0_PKTP_DAT_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxctl_TP_OUT_22     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: rgmii_rxclk [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxclk_MASK          0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxclk_SHIFT         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxclk_RGMII_RXCLK   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxclk_SDS1_PKTP_DAT_1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxclk_SDS0_PKTP_DAT_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxclk_TP_IN_26      3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: rgmii_rxd_03 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_03_MASK         0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_03_SHIFT        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_03_RGMII_RXD_03 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_03_SDS1_PKTP_DAT_0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_03_SDS0_PKTP_DAT_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_03_TP_IN_25     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: rgmii_rxd_02 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_02_MASK         0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_02_SHIFT        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_02_RGMII_RXD_02 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_02_SDS1_PKTP_SYNC 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_02_SDS0_PKTP_SYNC 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_rgmii_rxd_02_TP_IN_31     3

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pinmux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data8 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data8_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data8_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data8_EBI_DATA8       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data8_ALT_TP_IN_08    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data7 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data7_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data7_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data7_EBI_DATA7       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data7_ALT_TP_IN_07    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data6 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data6_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data6_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data6_EBI_DATA6       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data6_ALT_TP_IN_06    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data5 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data5_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data5_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data5_EBI_DATA5       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data5_ALT_TP_IN_05    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data4 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data4_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data4_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data4_EBI_DATA4       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data4_ALT_TP_IN_04    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data3 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data3_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data3_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data3_EBI_DATA3       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data3_ALT_TP_IN_03    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data2 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data2_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data2_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data2_EBI_DATA2       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data2_ALT_TP_IN_02    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: ebi_data1 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data1_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data1_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data1_EBI_DATA1       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_ebi_data1_ALT_TP_IN_01    1

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pinmux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_addr0 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr0_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr0_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr0_EBI_ADDR0       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_addr0_ALT_TP_IN_16    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data15 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data15_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data15_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data15_EBI_DATA15     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data15_ALT_TP_IN_15   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data14 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data14_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data14_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data14_EBI_DATA14     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data14_ALT_TP_IN_14   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data13 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data13_MASK           0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data13_SHIFT          16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data13_EBI_DATA13     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data13_ALT_TP_IN_13   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data12 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data12_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data12_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data12_EBI_DATA12     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data12_ALT_TP_IN_12   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data11 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data11_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data11_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data11_EBI_DATA11     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data11_ALT_TP_IN_11   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data10 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data10_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data10_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data10_EBI_DATA10     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data10_ALT_TP_IN_10   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: ebi_data9 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data9_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data9_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data9_EBI_DATA9       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_ebi_data9_ALT_TP_IN_09    1

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pinmux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr8 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr8_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr8_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr8_EBI_ADDR8       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr8_ALT_TP_IN_24    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr7 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr7_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr7_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr7_EBI_ADDR7       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr7_ALT_TP_IN_23    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr6 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr6_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr6_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr6_EBI_ADDR6       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr6_ALT_TP_IN_22    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr5 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr5_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr5_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr5_EBI_ADDR5       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr5_ALT_TP_IN_21    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr4 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr4_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr4_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr4_EBI_ADDR4       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr4_ALT_TP_IN_20    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr3 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr3_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr3_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr3_EBI_ADDR3       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr3_ALT_TP_IN_19    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr2 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr2_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr2_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr2_EBI_ADDR2       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr2_ALT_TP_IN_18    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: ebi_addr1 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr1_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr1_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr1_EBI_ADDR1       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_ebi_addr1_ALT_TP_IN_17    1

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pinmux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr16 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr16_MASK           0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr16_SHIFT          28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr16_EBI_ADDR16     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr16_ALT_TP_OUT_11  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr15 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr15_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr15_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr15_EBI_ADDR15     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr15_ALT_TP_IN_31   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr14 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr14_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr14_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr14_EBI_ADDR14     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr14_ALT_TP_IN_30   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr13 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr13_MASK           0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr13_SHIFT          16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr13_EBI_ADDR13     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr13_ALT_TP_IN_29   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr12 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr12_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr12_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr12_EBI_ADDR12     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr12_ALT_TP_IN_28   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr11 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr11_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr11_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr11_EBI_ADDR11     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr11_ALT_TP_IN_27   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr10 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr10_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr10_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr10_EBI_ADDR10     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr10_ALT_TP_OUT_10  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: ebi_addr9 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr9_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr9_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr9_EBI_ADDR9       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_ebi_addr9_ALT_TP_IN_25    1

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pinmux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr23 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr23_MASK           0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr23_SHIFT          28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr23_EBI_ADDR23     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr23_ALT_TP_OUT_02  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr22 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr22_MASK           0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr22_SHIFT          24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr22_EBI_ADDR22     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr22_ALT_TP_OUT_01  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr21 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr21_MASK           0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr21_SHIFT          20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr21_EBI_ADDR21     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr21_ALT_TP_OUT_00  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_tab [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_tab_MASK              0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_tab_SHIFT             16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_tab_EBI_TAB           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_tab_ALT_TP_OUT_03     1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr20 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr20_MASK           0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr20_SHIFT          12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr20_EBI_ADDR20     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr20_ALT_TP_OUT_31  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr19 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr19_MASK           0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr19_SHIFT          8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr19_EBI_ADDR19     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr19_ALT_TP_OUT_30  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr18 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr18_MASK           0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr18_SHIFT          4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr18_EBI_ADDR18     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr18_ALT_TP_OUT_29  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: ebi_addr17 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr17_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr17_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr17_EBI_ADDR17     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_ebi_addr17_ALT_TP_OUT_28  1

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pinmux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_rdb [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_rdb_MASK              0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_rdb_SHIFT             28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_rdb_EBI_RDB           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_rdb_PM_EBI_RDB        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_we0b [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_we0b_MASK             0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_we0b_SHIFT            24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_we0b_EBI_WE0B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_we0b_PM_EBI_WE0B      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_cs3b [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs3b_MASK             0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs3b_SHIFT            20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs3b_EBI_CS3B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs3b_PM_EBI_CS3B      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_cs2b [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs2b_MASK             0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs2b_SHIFT            16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs2b_EBI_CS2B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs2b_PM_EBI_CS2B      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_cs1b [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs1b_MASK             0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs1b_SHIFT            12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs1b_EBI_CS1B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs1b_PM_EBI_CS1B      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_cs0b [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs0b_MASK             0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs0b_SHIFT            8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs0b_EBI_CS0B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs0b_PM_EBI_CS0B      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_nand_rbb [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_nand_rbb_MASK         0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_nand_rbb_SHIFT        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_nand_rbb_EBI_NAND_RBB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_nand_rbb_PM_EBI_NAND_RBB 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: ebi_cs4b [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs4b_MASK             0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs4b_SHIFT            0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs4b_EBI_CS4B         0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_ebi_cs4b_MDCLK            1

/***************************************************************************
 *PIN_MUX_CTRL_8 - Pinmux control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: aon_gpio_002 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_MASK         0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_SHIFT        28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_AON_GPIO_002 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_LED_KD_2     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_SC0_IO       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_CI2CHIP_MDI0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_002_TP_OUT_02    4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: aon_gpio_001 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_MASK         0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_SHIFT        24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_AON_GPIO_001 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_LED_KD_1     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_SC_EXT_CLK   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_CI2CHIP_MIVAL 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_TP_OUT_01    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_001_PM_AON_GPIO_001 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: aon_gpio_000 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_MASK         0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_SHIFT        20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_AON_GPIO_000 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_LED_KD_0     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_SC_CLK_OUT   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_CI2CHIP_MISTRT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_TP_OUT_00    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_gpio_000_PM_AON_GPIO_000 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: aon_ir_in0 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_ir_in0_MASK           0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_ir_in0_SHIFT          16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_ir_in0_AON_IR_IN0     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_ir_in0_TP_OUT_21      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_ir_in0_PM_AON_IR_IN0  2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: aon_s3_standbyb [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_s3_standbyb_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_s3_standbyb_SHIFT     12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_s3_standbyb_AON_S3_STANDBYB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_aon_s3_standbyb_TP_OUT_24 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: usb_clkout25 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_usb_clkout25_MASK         0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_usb_clkout25_SHIFT        8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_usb_clkout25_USB_CLKOUT25 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_usb_clkout25_MDIO_SATA    1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: ebi_dsb [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_dsb_MASK              0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_dsb_SHIFT             4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_dsb_EBI_DSB           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_dsb_PM_EBI_DSB        1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: ebi_tsb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_tsb_MASK              0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_tsb_SHIFT             0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_tsb_EBI_TSB           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_ebi_tsb_PM_EBI_TSB        1

/***************************************************************************
 *PIN_MUX_CTRL_9 - Pinmux control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_010 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_MASK         0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_SHIFT        28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_AON_GPIO_010 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_LED_LD_1     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_SC1_IO       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_CI2CHIP_MICLK 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_IR_IN0       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_TP_OUT_10    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_010_PM_AON_GPIO_010 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_009 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_MASK         0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_SHIFT        24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_AON_GPIO_009 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_LED_LD_0     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_SC0_VPP      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_CI2CHIP_MDI7 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_I2S_BIDIR_LR1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_TP_OUT_09    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_009_PM_AON_GPIO_009 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_008 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_MASK         0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_SHIFT        20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_AON_GPIO_008 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_LED_LS_4     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_SC0_IO       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_CI2CHIP_MDI6 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_I2S_BIDIR_DATA1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_TP_OUT_08    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_008_PM_AON_GPIO_008 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_007 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_MASK         0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_SHIFT        16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_AON_GPIO_007 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_LED_LS_3     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_SC0_IO       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_CI2CHIP_MDI5 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_I2S_BIDIR_CLK1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_TP_IN_07     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_007_PM_AON_GPIO_007 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_006 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_MASK         0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_SHIFT        12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_AON_GPIO_006 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_LED_LS_2     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_SC0_VCC      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_CI2CHIP_MDI4 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_006_TP_OUT_06    4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_005 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_MASK         0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_SHIFT        8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_AON_GPIO_005 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_LED_LS_1     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_SC0_PRES     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_CI2CHIP_MDI3 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_005_TP_OUT_05    4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_004 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_MASK         0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_SHIFT        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_AON_GPIO_004 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_LED_LS_0     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_SC0_RST      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_CI2CHIP_MDI2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_TP_OUT_04    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_004_PM_AON_GPIO_004 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: aon_gpio_003 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_MASK         0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_SHIFT        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_AON_GPIO_003 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_LED_KD_3     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_SC0_CLK      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_CI2CHIP_MDI1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_TP_IN_03     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_aon_gpio_003_PM_AON_GPIO_003 5

/***************************************************************************
 *PIN_MUX_CTRL_10 - Pinmux control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_sgpio_00 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_sgpio_00_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_sgpio_00_SHIFT       28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_sgpio_00_AON_SGPIO_00 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_sgpio_00_BSC_M3_SCL  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_sgpio_00_TP_IN_23    2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_017 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_MASK        0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_SHIFT       24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_AON_GPIO_017 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_IR_OUT      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_SC1_VPP     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_LED_OUT     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_TP_IN_04    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_017_PM_AON_GPIO_017 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_016 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_MASK        0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_SHIFT       20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_AON_GPIO_016 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_LED_LD_7    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_SC1_IO      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_EXT_IRQB_4  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_SPI_M_MISO  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_TP_OUT_16   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_016_PM_AON_GPIO_016 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_015 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_MASK        0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_SHIFT       16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_AON_GPIO_015 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_LED_LD_6    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_SC1_IO      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_EXT_IRQB_3  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_SPI_M_MOSI  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_TP_OUT_15   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_015_PM_AON_GPIO_015 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_014 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_MASK        0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_SHIFT       12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_AON_GPIO_014 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_LED_LD_5    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_SC1_VCC     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_EXT_IRQB_2  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_SPI_M_SCK   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_TP_OUT_14   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_014_PM_AON_GPIO_014 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_013 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_MASK        0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_SHIFT       8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_AON_GPIO_013 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_LED_LD_4    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_SC1_RST     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_EXT_IRQB_1  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_SPI_M_SS0B  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_TP_OUT_13   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_013_PM_AON_GPIO_013 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_012 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_MASK        0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_SHIFT       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_AON_GPIO_012 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_LED_LD_3    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_SC1_PRES    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_EXT_IRQB_0  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_TP_OUT_12   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_012_PM_AON_GPIO_012 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: aon_gpio_011 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_MASK        0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_SHIFT       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_AON_GPIO_011 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_LED_LD_2    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_SC1_CLK     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_IR_OUT      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_TP_IN_11    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_aon_gpio_011_PM_AON_GPIO_011 5

/***************************************************************************
 *PIN_MUX_CTRL_11 - Pinmux control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_006 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_GPIO_006        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_GENET0_ACTIVITY 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_GENET1_ACTIVITY 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_EXT_IRQB_7      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_SPI_M_SS1B      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_006_PM_GPIO_006     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_005 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_GPIO_005        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_CODEC_MCLK      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_EXT_IRQB_14     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_UART_RXD_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_SPI_M_SS0B      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_005_PM_GPIO_005     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_004 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_GPIO_004        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_CODEC_FSYNCB    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_EXT_IRQB_13     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_UART_TXD_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_SPI_M_MISO      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_004_PM_GPIO_004     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_003 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_GPIO_003        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_CODEC_SCLK      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_EXT_IRQB_12     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_UART_RTS_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_SPI_M_MOSI      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_003_PM_GPIO_003     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_002 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_GPIO_002        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_CODEC_SDI       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_EXT_IRQB_11     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_UART_CTS_0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_SPI_M_SCK       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_ALT_TP_OUT_04   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_002_PM_GPIO_002     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_001 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_GPIO_001        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_IR_IN1          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_PWM_1           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_EXT_IRQB_6      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_TP_OUT_18       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_001_PM_GPIO_001     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: gpio_000 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_GPIO_000        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_IR_INT          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_PWM_0           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_EXT_IRQB_5      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_TP_OUT_17       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_gpio_000_PM_GPIO_000     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: aon_sgpio_01 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_aon_sgpio_01_MASK        0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_aon_sgpio_01_SHIFT       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_aon_sgpio_01_AON_SGPIO_01 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_aon_sgpio_01_BSC_M3_SDA  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_aon_sgpio_01_TP_IN_22    2

/***************************************************************************
 *PIN_MUX_CTRL_12 - Pinmux control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_014 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_GPIO_014        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_UART_RXD_0      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_PWM_1           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_LED_KD_1        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_PKT_CLK2        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_EXT_IRQB_6      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_IR_IN1          6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_TP_IN_00        7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_014_PM_GPIO_014     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_013 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_GPIO_013        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_UART_TXD_0      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_PWM_0           2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_LED_KD_0        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_PKT_VALID2      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_EXT_IRQB_5      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_IR_INT          6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_TP_OUT_30       7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_013_PM_GPIO_013     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_012 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_012_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_012_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_012_GPIO_012        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_012_SC0_VCC         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_012_SPI_M_SS1B      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_012_TP_IN_09        3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_011 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_011_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_011_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_011_GPIO_011        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_011_SC0_PRES        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_011_SPI_M_SS2B      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_011_TP_OUT_28       3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_010 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_GPIO_010        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_SC0_RST         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_SPI_M_MISO      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_TP_IN_27        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_010_PM_GPIO_010     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_009 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_GPIO_009        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_SC0_CLK         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_SPI_M_MOSI      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_TP_OUT_26       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_009_PM_GPIO_009     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_008 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_008_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_008_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_008_GPIO_008        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_008_SC0_IO          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_008_SPI_M_SCK       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_008_TP_OUT_25       3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: gpio_007 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_GPIO_007        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_GENET0_LINK     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_GENET1_LINK     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_EXT_IRQB_8      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_SPI_M_SS2B      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_gpio_007_PM_GPIO_007     5

/***************************************************************************
 *PIN_MUX_CTRL_13 - Pinmux control register 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_022 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_GPIO_022        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_UART_RXD_2      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_EXT_IRQB_14     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_PKT_ERROR1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_CHIP2CI_MOSTRT  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_TP_IN_06        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_022_PM_GPIO_022     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_021 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_GPIO_021        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_UART_TXD_2      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_EXT_IRQB_13     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_LED_LS_4        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_PKT_ERROR0      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_CHIP2CI_MOVAL   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_TP_OUT_07       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_021_PM_GPIO_021     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_020 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_GPIO_020        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_UART_RTS_1      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_EXT_IRQB_12     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_LED_LS_3        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_PKT_SYNC3       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_VEC_VSYNC_0     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_TP_OUT_20       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_020_PM_GPIO_020     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_019 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_GPIO_019        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_UART_CTS_1      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_I2S_LR0         2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_LED_LS_2        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_PKT_DATA3       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_VEC_VSYNC_1     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_TP_IN_05        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_019_PM_GPIO_019     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_018 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_GPIO_018        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_UART_RXD_1      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_EXT_IRQB_11     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_LED_LS_1        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_PKT_ERROR3      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_TP_IN_02        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_018_PM_GPIO_018     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_017 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_GPIO_017        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_UART_TXD_1      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_EXT_IRQB_10     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_LED_LS_0        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_PKT_SYNC2       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_TP_OUT_03       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_017_PM_GPIO_017     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_016 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_GPIO_016        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_UART_RTS_0      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_I2S_DATA0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_LED_KD_3        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_PKT_ERROR2      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_EXT_IRQB_8      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_VEC_HSYNC_1     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_TP_OUT_31       7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_016_PM_GPIO_016     8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: gpio_015 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_GPIO_015        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_UART_CTS_0      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_I2S_CLK0        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_LED_KD_2        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_PKT_DATA2       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_EXT_IRQB_7      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_VEC_HSYNC_0     6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_TP_IN_01        7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_gpio_015_PM_GPIO_015     8

/***************************************************************************
 *PIN_MUX_CTRL_14 - Pinmux control register 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_030 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_GPIO_030        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_SC1_IO          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_LED_LD_5        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_CHIP2CI_MDO7    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_I2S_CLK0        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_TP_IN_15        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_030_PM_GPIO_030     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_029 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_GPIO_029        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_SC1_VCC         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_LED_LD_4        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_CHIP2CI_MDO6    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_PKT_SYNC5       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_029_TP_IN_14        5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_028 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_GPIO_028        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_SC1_RST         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_LED_LD_3        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_CHIP2CI_MDO5    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_PKT_ERROR5      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_028_TP_IN_13        5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_027 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_GPIO_027        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_SC1_PRES        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_LED_LD_2        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_CHIP2CI_MDO4    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_PKT_DATA5       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_TP_IN_12        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_027_PM_GPIO_027     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_026 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_GPIO_026        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_SC1_CLK         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_LED_LD_1        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_CHIP2CI_MDO3    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_PKT_CLK5        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_TP_OUT_11       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_026_PM_GPIO_026     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_025 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_GPIO_025        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_SC1_IO          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_LED_LD_0        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_CHIP2CI_MDO2    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_PKT_VALID5      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_025_TP_IN_10        5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_024 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_GPIO_024        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_UART_RTS_2      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_CHIP2CI_MCLKO   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_RMX_PAUSE1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_PKT_DATA1       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_CHIP2CI_MDO1    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_TP_OUT_29       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_024_PM_GPIO_024     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_14 :: gpio_023 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_GPIO_023        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_UART_CTS_2      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_CI2CHIP_MCLKI   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_RMX_PAUSE0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_PKT_DATA0       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_CHIP2CI_MDO0    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_TP_IN_08        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_14_gpio_023_PM_GPIO_023     7

/***************************************************************************
 *PIN_MUX_CTRL_15 - Pinmux control register 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_038 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_GPIO_038        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_CI2CHIP_MDI1    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_PPKT_DATA1      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_PKT_VALID1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_038_RGMII_1_RXD_02  4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_037 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_GPIO_037        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_CI2CHIP_MDI0    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_PPKT_DATA0      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_PKT_VALID0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_037_RGMII_1_RXD_01  4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_036 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_GPIO_036        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_CI2CHIP_MIVAL   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_PPKT_VALID      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_PKT_ERROR1      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_RGMII_1_RXD_00  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_036_ALT_TP_OUT_06   5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_035 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_GPIO_035        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_CI2CHIP_MISTRT  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_PPKT_SYNC       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_PKT_ERROR0      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_035_ALT_TP_OUT_05   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_034 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_GPIO_034        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_SC_EXT_CLK      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_PKT_SYNC1       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_TP_IN_19        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_034_PM_GPIO_034     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_033 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_GPIO_033        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_SC_CLK_OUT      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_PKT_SYNC0       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_TP_IN_18        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_033_PM_GPIO_033     4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_032 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_GPIO_032        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_SC1_VPP         1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_LED_LD_7        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_I2S_LR0         3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_TP_IN_17        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_032_PM_GPIO_032     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_15 :: gpio_031 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_GPIO_031        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_SC1_IO          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_LED_LD_6        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_CHIP2CI_MOCLK   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_I2S_DATA0       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_TP_IN_16        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_15_gpio_031_PM_GPIO_031     6

/***************************************************************************
 *PIN_MUX_CTRL_16 - Pinmux control register 16
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_046 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_GPIO_046        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_CHIP2CI_MOVAL   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_RMXP_VALID      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_EXT_IRQB_5      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_RGMII_1_TXCLK   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_SPI_M_SS1B      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_PKT_CLK5        6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_046_ALT_TP_OUT_12   7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_045 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_GPIO_045        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_CI2CHIP_MICLK   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_PPKT_CLK        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_RGMII_1_TXD_03  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_PKT_VALID5      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_045_PM_GPIO_045     5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_044 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_GPIO_044        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_CI2CHIP_MDI7    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_PPKT_DATA7      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_PKT_SYNC1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_RGMII_1_TXD_02  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_MOCA_ACTIVE     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_044_ALT_TP_IN_26    6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_043 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_GPIO_043        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_CI2CHIP_MDI6    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_PPKT_DATA6      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_PKT_SYNC0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_RGMII_1_TXD_01  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_MOCA_LINK       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_043_ALT_TP_OUT_09   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_042 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_GPIO_042        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_CI2CHIP_MDI5    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_PPKT_DATA5      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_PKT_DATA1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_RGMII_1_TXD_00  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_042_ALT_TP_OUT_08   5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_041 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_GPIO_041        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_CI2CHIP_MDI4    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_PPKT_DATA4      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_PKT_DATA0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_RGMII_1_RXCTL   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_041_ALT_TP_OUT_07   5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_040 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_GPIO_040        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_CI2CHIP_MDI3    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_PPKT_DATA3      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_PKT_CLK1        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_RGMII_1_RXCLK   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_SDS1_IF_AGC     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_040_ALT_TP_OUT_27   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_16 :: gpio_039 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_GPIO_039        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_CI2CHIP_MDI2    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_PPKT_DATA2      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_PKT_CLK0        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_RGMII_1_RXD_03  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_16_gpio_039_SDS1_RF_AGC     5

/***************************************************************************
 *PIN_MUX_CTRL_17 - Pinmux control register 17
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_054 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_GPIO_054        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_CHIP2CI_MDO6    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_RMXP_DATA6      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_PKT_ERROR3      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_EXT_IRQB_0      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_I2S_BIDIR_CLK1  5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_ALT_TP_OUT_20   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_054_PM_GPIO_054     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_053 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_GPIO_053        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_CHIP2CI_MDO5    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_RMXP_DATA5      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_PKT_ERROR2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_MII_1_TXER      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_EXT_IRQB_12     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_053_ALT_TP_OUT_19   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_052 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_GPIO_052        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_CHIP2CI_MDO4    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_RMXP_DATA4      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_PKT_DATA2       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_MII_1_CRS       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_EXT_IRQB_11     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_052_ALT_TP_OUT_18   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_051 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_GPIO_051        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_CHIP2CI_MDO3    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_RMXP_DATA3      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_PKT_CLK2        3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_MII_1_COL       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_EXT_IRQB_10     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_051_ALT_TP_OUT_17   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_050 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_GPIO_050        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_CHIP2CI_MDO2    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_RMXP_DATA2      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_PKT_VALID2      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_MII_1_RXER      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_EXT_IRQB_9      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_050_ALT_TP_OUT_16   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_049 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_GPIO_049        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_CHIP2CI_MDO1    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_RMXP_DATA1      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_EXT_IRQB_8      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_RGMII_1_MDIO    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_RMX_PAUSE1      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_PKT_SYNC5       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_049_ALT_TP_OUT_15   7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_048 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_GPIO_048        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_CHIP2CI_MDO0    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_RMXP_DATA0      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_EXT_IRQB_7      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_RGMII_1_MDC     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_RMX_PAUSE0      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_PKT_ERROR5      6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_048_ALT_TP_OUT_14   7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_17 :: gpio_047 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_GPIO_047        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_CHIP2CI_MOSTRT  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_RMXP_SYNC       2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_EXT_IRQB_6      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_RGMII_1_TXCTL   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_SPI_M_SS2B      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_PKT_DATA5       6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_17_gpio_047_ALT_TP_OUT_13   7

/***************************************************************************
 *PIN_MUX_CTRL_18 - Pinmux control register 18
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_062 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_GPIO_062        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_TNR_TST_SCK     1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_SDS1_PKTP_DAT_7 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_SDS0_PKTP_CLK   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_SPI_S_MISO      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_SDS1_IF_AGC     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_062_TTX0_REQ        6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_061 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_GPIO_061        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_SDS1_PKTP_DAT_6 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_SDS0_PKTP_DAT_7 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_SPI_S_SS0B      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_SDS1_RF_AGC     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_061_TTX0_DATA       5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_060 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_060_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_060_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_060_GPIO_060        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_060_SDS1_PKTP_DAT_5 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_060_SDS0_PKTP_DAT_6 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_060_SDS0_IF_AGC     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_059 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_059_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_059_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_059_GPIO_059        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_059_SDS1_PKTP_CLK   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_059_SDS0_PKTP_DAT_5 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_059_SDS0_RF_AGC     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_058 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_058_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_058_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_058_GPIO_058        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_058_SPI_M_MISO      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_058_PKT_VALID0      2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_057 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_057_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_057_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_057_GPIO_057        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_057_SPI_M_MOSI      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_057_VEC_VSYNC_1     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_057_VEC_HSYNC_1     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_056 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_GPIO_056        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_CHIP2CI_MOCLK   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_RMXP_CLK        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_PKT_SYNC3       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_EXT_IRQB_2      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_I2S_BIDIR_LR1   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_ALT_TP_OUT_22   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_056_PM_GPIO_056     7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_18 :: gpio_055 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_GPIO_055        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_CHIP2CI_MDO7    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_RMXP_DATA7      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_PKT_SYNC2       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_EXT_IRQB_1      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_I2S_BIDIR_DATA1 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_ALT_TP_OUT_21   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_18_gpio_055_PM_GPIO_055     7

/***************************************************************************
 *PIN_MUX_CTRL_19 - Pinmux control register 19
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_070 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_070_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_070_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_070_GPIO_070        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_070_MOCA_TNR_TST_MISO 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_070_GENET1_LINK     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_070_TNR1_TST_MISO   3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_069 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_069_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_069_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_069_GPIO_069        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_069_MOCA_TNR_TST_SS_N 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_069_GENET1_ACTIVITY 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_068 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_068_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_068_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_068_GPIO_068        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_068_GENET0_ACTIVITY 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_068_GENET1_LINK     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_068_SPI_M_SS0B      3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_067 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_GPIO_067        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_TNR_BYP_DELSIG_FS 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_SDS1_BERT_ERROR 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_SDS1_DEMOD_ERROR 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_SDS0_BERT_ERROR 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_067_SDS0_DEMOD_ERROR 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_066 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_GPIO_066        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_TNR_TSPI_RSTB   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_SDS1_BERT_VALID 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_SDS1_DEMOD_VALID 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_SDS0_BERT_VALID 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_066_SDS0_DEMOD_VALID 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_065 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_GPIO_065        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_TNR_TST_MOSI    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_SDS1_BERT_SYNC  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_SDS1_DEMOD_SYNC 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_SDS0_BERT_SYNC  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_065_SDS0_DEMOD_SYNC 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_064 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_GPIO_064        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_TNR1_TST_SS_N   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_SDS1_BERT_DATA  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_SDS1_DEMOD_DATA 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_SDS0_BERT_DATA  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_064_SDS0_DEMOD_DATA 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_19 :: gpio_063 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_GPIO_063        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_TNR0_TST_SS_N   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_SDS1_BERT_CLK   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_SDS1_DEMOD_CLK  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_SDS0_BERT_CLK   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_19_gpio_063_SDS0_DEMOD_CLK  5

/***************************************************************************
 *PIN_MUX_CTRL_20 - Pinmux control register 20
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_078 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_GPIO_078        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_SPI_M_SS0B      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_CHIP2CI_MCLKO   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_AUD_FS_CLK1     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_PKT_CLK1        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_TP_IN_28        5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_078_PM_GPIO_078     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_077 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_GPIO_077        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_SPI_M_SS1B      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_CI2CHIP_MCLKI   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_AUD_FS_CLK0     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_PKT_CLK0        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_PM_LED_OUT      5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_077_PM_GPIO_077     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_076 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_076_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_076_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_076_GPIO_076        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_076_SPI_M_SS2B      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_076_PKT_VALID1      2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_075 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_GPIO_075        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_SPI_M_SCK       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_TTX0_REQ        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_VEC_VSYNC_0     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_PKT_DATA3       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_VEC_HSYNC_0     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_075_PM_GPIO_075     6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_074 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_GPIO_074        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_SPI_M_MISO      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_VEC_VSYNC_1     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_VEC_HSYNC_1     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_PKT_CLK3        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_TTX0_DATA       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_074_ALT_TP_OUT_24   6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_073 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_GPIO_073        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_SPI_M_MOSI      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_VEC_VSYNC_0     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_VEC_HSYNC_0     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_PKT_VALID3      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_073_ALT_TP_OUT_23   5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_072 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_072_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_072_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_072_GPIO_072        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_072_SPI_M_SCK       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_072_TP_IN_21        2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_072_PM_GPIO_072     3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_20 :: gpio_071 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_071_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_071_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_071_GPIO_071        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_20_gpio_071_CODEC_SDO       1

/***************************************************************************
 *PIN_MUX_CTRL_21 - Pinmux control register 21
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: sgpio_05 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_05_MASK            0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_05_SHIFT           28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_05_SGPIO_05        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_05_BSC_M2_SDA      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_05_SDS0_IF_AGC     2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: sgpio_04 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_04_MASK            0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_04_SHIFT           24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_04_SGPIO_04        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_04_BSC_M2_SCL      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_04_SDS0_RF_AGC     2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: sgpio_03 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_03_MASK            0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_03_SHIFT           20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_03_SGPIO_03        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_03_BSC_M1_SDA      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_03_UHFR_GLB_PWRDN  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_03_TP_IN_20        3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: sgpio_02 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_02_MASK            0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_02_SHIFT           16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_02_SGPIO_02        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_02_BSC_M1_SCL      1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_02_UHFR_GLB_PWRDN  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_02_TP_IN_24        3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: sgpio_01 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_01_MASK            0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_01_SHIFT           12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_01_SGPIO_01        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_01_BSC_M0_SDA      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: sgpio_00 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_00_MASK            0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_00_SHIFT           8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_00_SGPIO_00        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_sgpio_00_BSC_M0_SCL      1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: gpio_080 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_GPIO_080        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_IR_IN1          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_AUD_FS_CLK1     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_SDS1_DSEC_TXEN  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_TNR0_TST_MISO   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_080_TP_IN_30        5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_21 :: gpio_079 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_MASK            0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_SHIFT           0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_GPIO_079        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_IR_INT          1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_AUD_FS_CLK0     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_SDS1_DSEC_TXOUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_21_gpio_079_TP_IN_29        4

/***************************************************************************
 *PIN_MUX_CTRL_22 - Pinmux control register 22
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_reserved0_MASK           0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_reserved0_SHIFT          28

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: sds1_dsec_selvtop [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_selvtop_MASK   0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_selvtop_SHIFT  24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_selvtop_SDS1_DSEC_SELVTOP 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_selvtop_FTM_TXEN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_selvtop_TP_OUT_23 2

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: sds1_dsec_txen [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txen_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txen_SHIFT     20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txen_SDS1_DSEC_TXEN 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txen_FTM_RX_DATA_BYP 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: sds1_dsec_txout [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txout_MASK     0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txout_SHIFT    16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txout_SDS1_DSEC_TXOUT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds1_dsec_txout_FTM_UART_MAN_DATA 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: sds0_dsec_selvtop [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds0_dsec_selvtop_MASK   0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds0_dsec_selvtop_SHIFT  12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds0_dsec_selvtop_SDS0_DSEC_SELVTOP 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_sds0_dsec_selvtop_FTM_TXEN 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: vo_656_clk [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_clk_MASK          0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_clk_SHIFT         8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_clk_VO_656_CLK    0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_clk_MOCA_ACTIVE   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: vo_656_7 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_7_MASK            0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_7_SHIFT           4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_7_VO_656_7        0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_vo_656_7_MOCA_LINK       1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_22 :: clk27_out [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_clk27_out_MASK           0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_clk27_out_SHIFT          0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_clk27_out_CLK27_OUT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_22_clk27_out_TP_OUT_19      1

/***************************************************************************
 *PIN_MUX_PAD_CTRL_0 - Pad pull-up/pull-down control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: spare_pad_ctrl_0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_1 - Pad pull-up/pull-down control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: spare_pad_ctrl_1 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_2 - Pad pull-up/pull-down control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: spare_pad_ctrl_2 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_3 - Pad pull-up/pull-down control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: spare_pad_ctrl_3 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: reserved0 [29:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_reserved0_MASK        0x3fffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_reserved0_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_4 - Pad pull-up/pull-down control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: spare_pad_ctrl_4 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: reserved0 [29:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved0_MASK        0x3fc00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved0_SHIFT       22

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: ebi_nand_rbb_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_nand_rbb_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_nand_rbb_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_nand_rbb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_nand_rbb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_nand_rbb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: ebi_cs5b_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs5b_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs5b_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs5b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs5b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs5b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: ebi_cs4b_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs4b_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs4b_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs4b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs4b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_cs4b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: reserved1 [15:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved1_MASK        0x0000ff00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved1_SHIFT       8

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: ebi_tab_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_tab_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_tab_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_tab_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_tab_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_ebi_tab_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: reserved2 [05:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved2_MASK        0x0000003f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_reserved2_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_5 - Pad pull-up/pull-down control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: spare_pad_ctrl_5 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: reserved0 [29:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved0_MASK        0x3ff00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved0_SHIFT       20

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_dsb_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_dsb_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_dsb_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_dsb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_dsb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_dsb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_tsb_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_tsb_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_tsb_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_tsb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_tsb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_tsb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_rdb_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rdb_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rdb_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rdb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rdb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rdb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_we1b_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we1b_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we1b_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we1b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we1b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we1b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_we0b_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we0b_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we0b_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we0b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we0b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_we0b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_rwb_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rwb_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rwb_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rwb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rwb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_rwb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_cs3b_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs3b_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs3b_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs3b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs3b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs3b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_cs2b_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs2b_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs2b_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs2b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs2b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs2b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_cs1b_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs1b_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs1b_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs1b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs1b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs1b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: ebi_cs0b_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs0b_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs0b_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs0b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs0b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_ebi_cs0b_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_6 - Pad pull-up/pull-down control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: spare_pad_ctrl_6 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: reserved0 [29:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved0_MASK        0x3c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved0_SHIFT       26

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: aon_gpio_004_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_004_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_004_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_004_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_004_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_004_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: aon_gpio_003_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_003_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_003_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_003_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_003_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_003_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: reserved1 [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved1_MASK        0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved1_SHIFT       20

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: aon_gpio_001_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_001_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_001_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_001_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_001_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_001_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: aon_gpio_000_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_000_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_000_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_000_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_000_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_aon_gpio_000_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: reserved2 [15:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved2_MASK        0x0000ffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_reserved2_SHIFT       0

/***************************************************************************
 *PIN_MUX_PAD_CTRL_7 - Pad pull-up/pull-down control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: spare_pad_ctrl_7 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_001_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_001_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_001_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_001_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_001_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_001_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: gpio_000_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_000_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_000_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_000_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_000_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_gpio_000_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: reserved0 [25:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_reserved0_MASK        0x03c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_reserved0_SHIFT       22

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_017_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_017_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_017_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_017_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_017_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_017_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_016_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_016_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_016_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_016_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_016_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_016_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_015_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_015_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_015_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_015_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_015_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_015_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_014_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_014_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_014_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_014_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_014_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_014_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_013_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_013_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_013_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_013_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_013_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_013_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_012_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_012_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_012_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_012_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_012_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_012_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_011_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_011_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_011_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_011_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_011_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_011_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_010_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_010_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_010_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_010_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_010_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_010_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_009_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_009_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_009_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_009_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_009_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_009_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_008_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_008_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_008_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_008_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_008_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_008_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: aon_gpio_007_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_007_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_007_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_007_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_007_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_aon_gpio_007_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_8 - Pad pull-up/pull-down control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: spare_pad_ctrl_8 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_spare_pad_ctrl_8_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_016_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_016_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_016_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_016_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_016_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_016_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_015_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_015_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_015_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_015_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_015_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_015_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_014_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_014_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_014_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_014_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_014_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_014_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_013_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_013_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_013_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_013_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_013_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_013_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: reserved0 [21:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_reserved0_MASK        0x003c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_reserved0_SHIFT       18

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_010_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_010_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_010_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_010_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_010_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_010_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_009_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_009_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_009_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_009_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_009_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_009_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: reserved1 [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_reserved1_MASK        0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_reserved1_SHIFT       12

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_007_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_007_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_007_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_007_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_007_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_007_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_006_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_006_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_006_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_006_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_006_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_006_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_005_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_005_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_005_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_005_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_005_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_005_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_004_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_004_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_004_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_004_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_004_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_004_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_003_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_003_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_003_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_003_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_003_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_003_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_8 :: gpio_002_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_002_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_002_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_002_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_002_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_8_gpio_002_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_9 - Pad pull-up/pull-down control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: spare_pad_ctrl_9 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_spare_pad_ctrl_9_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_031_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_031_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_031_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_031_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_031_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_031_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_030_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_030_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_030_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_030_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_030_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_030_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: reserved0 [25:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_reserved0_MASK        0x03c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_reserved0_SHIFT       22

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_027_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_027_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_027_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_027_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_027_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_027_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_026_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_026_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_026_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_026_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_026_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_026_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: reserved1 [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_reserved1_MASK        0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_reserved1_SHIFT       16

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_024_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_024_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_024_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_024_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_024_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_024_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_023_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_023_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_023_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_023_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_023_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_023_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_022_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_022_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_022_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_022_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_022_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_022_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_021_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_021_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_021_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_021_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_021_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_021_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_020_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_020_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_020_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_020_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_020_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_020_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_019_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_019_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_019_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_019_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_019_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_019_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_018_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_018_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_018_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_018_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_018_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_018_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_9 :: gpio_017_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_017_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_017_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_017_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_017_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_9_gpio_017_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_10 - Pad pull-up/pull-down control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: spare_pad_ctrl_10 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_spare_pad_ctrl_10_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_046_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_046_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_046_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_046_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_046_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_046_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_045_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_045_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_045_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_045_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_045_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_045_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_044_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_044_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_044_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_044_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_044_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_044_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_043_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_043_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_043_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_043_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_043_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_043_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_042_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_042_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_042_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_042_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_042_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_042_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_041_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_041_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_041_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_041_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_041_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_041_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_040_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_040_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_040_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_040_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_040_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_040_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_039_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_039_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_039_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_039_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_039_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_039_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_038_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_038_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_038_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_038_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_038_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_038_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_037_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_037_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_037_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_037_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_037_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_037_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_036_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_036_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_036_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_036_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_036_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_036_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_035_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_035_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_035_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_035_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_035_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_035_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_034_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_034_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_034_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_034_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_034_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_034_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_033_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_033_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_033_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_033_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_033_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_033_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_10 :: gpio_032_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_032_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_032_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_032_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_032_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_10_gpio_032_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_11 - Pad pull-up/pull-down control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: spare_pad_ctrl_11 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_spare_pad_ctrl_11_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_061_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_061_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_061_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_061_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_061_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_061_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_060_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_060_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_060_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_060_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_060_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_060_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_059_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_059_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_059_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_059_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_059_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_059_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_058_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_058_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_058_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_058_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_058_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_058_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_057_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_057_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_057_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_057_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_057_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_057_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_056_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_056_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_056_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_056_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_056_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_056_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_055_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_055_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_055_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_055_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_055_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_055_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_054_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_054_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_054_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_054_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_054_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_054_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_053_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_053_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_053_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_053_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_053_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_053_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_052_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_052_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_052_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_052_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_052_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_052_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_051_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_051_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_051_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_051_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_051_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_051_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_050_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_050_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_050_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_050_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_050_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_050_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_049_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_049_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_049_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_049_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_049_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_049_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_048_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_048_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_048_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_048_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_048_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_048_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_11 :: gpio_047_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_047_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_047_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_047_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_047_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_11_gpio_047_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_12 - Pad pull-up/pull-down control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: spare_pad_ctrl_12 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_spare_pad_ctrl_12_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_076_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_076_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_076_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_076_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_076_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_076_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_075_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_075_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_075_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_075_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_075_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_075_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_074_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_074_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_074_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_074_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_074_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_074_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_073_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_073_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_073_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_073_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_073_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_073_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_072_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_072_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_072_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_072_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_072_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_072_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_071_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_071_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_071_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_071_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_071_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_071_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_070_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_070_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_070_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_070_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_070_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_070_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_069_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_069_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_069_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_069_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_069_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_069_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_068_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_068_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_068_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_068_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_068_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_068_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_067_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_067_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_067_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_067_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_067_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_067_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_066_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_066_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_066_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_066_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_066_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_066_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_065_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_065_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_065_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_065_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_065_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_065_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_064_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_064_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_064_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_064_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_064_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_064_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_063_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_063_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_063_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_063_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_063_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_063_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_12 :: gpio_062_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_062_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_062_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_062_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_062_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_12_gpio_062_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_13 - Pad pull-up/pull-down control register 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: spare_pad_ctrl_13 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_spare_pad_ctrl_13_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: reserved0 [29:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_reserved0_MASK       0x3fffff00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_reserved0_SHIFT      8

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: gpio_080_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_080_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_080_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_080_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_080_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_080_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: gpio_079_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_079_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_079_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_079_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_079_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_079_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: gpio_078_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_078_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_078_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_078_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_078_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_078_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_13 :: gpio_077_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_077_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_077_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_077_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_077_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_13_gpio_077_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_14 - Pad pull-up/pull-down control register 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_14 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_reserved0_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_reserved0_SHIFT      28

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_14 :: spare_pad_ctrl_14 [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_spare_pad_ctrl_14_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_14 :: reserved1 [25:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_reserved1_MASK       0x03ffffff
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_14_reserved1_SHIFT      0

/***************************************************************************
 *BYP_CLK_UNSELECT_0 - Bypass clock unselect register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: reserved0 [31:31] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_MASK        0x80000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_SHIFT       31

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_dsp_clk [30:30] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_dsp_clk_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_dsp_clk_SHIFT 30

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_avd_clk [29:29] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_avd_clk_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_avd_clk_SHIFT 29

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_cpu_clk [28:28] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_cpu_clk_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_cpu_clk_SHIFT 28

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_byp_sys9_clk [27:27] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_sys9_clk_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_byp_sys9_clk_SHIFT 27

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_vo_656_7 [26:26] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_vo_656_7_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_vo_656_7_SHIFT 26

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_sgpio_04 [25:25] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_04_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_04_SHIFT 25

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_sgpio_02 [24:24] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_02_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_02_SHIFT 24

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_sgpio_01 [23:23] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_01_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_01_SHIFT 23

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_sgpio_00 [22:22] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_00_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_sgpio_00_SHIFT 22

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_080 [21:21] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_080_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_080_SHIFT 21

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_077 [20:20] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_077_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_077_SHIFT 20

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_076 [19:19] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_076_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_076_SHIFT 19

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_075 [18:18] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_075_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_075_SHIFT 18

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_068 [17:17] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_068_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_068_SHIFT 17

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_058 [16:16] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_058_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_058_SHIFT 16

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_057 [15:15] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_057_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_057_SHIFT 15

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_045 [14:14] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_045_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_045_SHIFT 14

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_039 [13:13] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_039_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_039_SHIFT 13

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_038 [12:12] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_038_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_038_SHIFT 12

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_037 [11:11] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_037_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_037_SHIFT 11

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_005 [10:10] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_005_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_005_SHIFT 10

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_004 [09:09] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_004_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_004_SHIFT 9

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_gpio_003 [08:08] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_003_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_gpio_003_SHIFT 8

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_aon_nmib [07:07] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_aon_nmib_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_aon_nmib_SHIFT 7

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_ebi_cs3b [06:06] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs3b_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs3b_SHIFT 6

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_ebi_cs2b [05:05] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs2b_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs2b_SHIFT 5

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_ebi_cs1b [04:04] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs1b_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs1b_SHIFT 4

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_ebi_addr25 [03:03] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_addr25_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_addr25_SHIFT 3

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_ebi_nand_rbb [02:02] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_nand_rbb_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_nand_rbb_SHIFT 2

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_ebi_cs4b [01:01] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs4b_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_ebi_cs4b_SHIFT 1

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_mii_col [00:00] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_mii_col_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_mii_col_SHIFT 0

/***************************************************************************
 *RESET_CTRL - Reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0xfffffffc
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               2

/* SUN_TOP_CTRL :: RESET_CTRL :: front_panel_reset_polarity [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_front_panel_reset_polarity_SHIFT 1

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     0

/***************************************************************************
 *RESET_SOURCE_ENABLE - Reset source enable
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: reserved0 [31:12] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_MASK       0xfffff000
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_SHIFT      12

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: front_panel_reset_enable_lock [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_front_panel_reset_enable_lock_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_front_panel_reset_enable_lock_SHIFT 11

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: front_panel_reset_enable [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_front_panel_reset_enable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_front_panel_reset_enable_SHIFT 10

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_en_lock [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_SHIFT 9

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_enable [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_SHIFT 8

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_en_lock [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_SHIFT 7

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_enable [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_SHIFT 6

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_en_lock [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_SHIFT 5

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_SHIFT 4

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_en_lock [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_SHIFT 3

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_enable [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_SHIFT 2

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_en_lock [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_SHIFT 1

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_SHIFT 0

/***************************************************************************
 *SW_MASTER_RESET - Software master reset
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_MASTER_RESET :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_reserved0_MASK           0xfffffffe
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_reserved0_SHIFT          1

/* SUN_TOP_CTRL :: SW_MASTER_RESET :: chip_master_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_SHIFT  0

/***************************************************************************
 *HW_RESET_EXTENSION - Hardware reset extension
 ***************************************************************************/
/* SUN_TOP_CTRL :: HW_RESET_EXTENSION :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_reserved0_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_reserved0_SHIFT       28

/* SUN_TOP_CTRL :: HW_RESET_EXTENSION :: hw_reset_extension [27:00] */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_SHIFT 0

/***************************************************************************
 *RESET_MONITOR - Reset Monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_MONITOR :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reserved0_MASK             0xffffff00
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reserved0_SHIFT            8

/* SUN_TOP_CTRL :: RESET_MONITOR :: cpu_sw_init_def_val [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_cpu_sw_init_def_val_MASK   0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_cpu_sw_init_def_val_SHIFT  7

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_outb_def_val [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_def_val_MASK    0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_def_val_SHIFT   6

/* SUN_TOP_CTRL :: RESET_MONITOR :: hold_cpu_in_reset_monitor [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_SHIFT 5

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_outb_monitor [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_monitor_MASK    0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_monitor_SHIFT   4

/* SUN_TOP_CTRL :: RESET_MONITOR :: front_panel_reset_monitor [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_SHIFT 3

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_ext_mode_monitor [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_ext_mode_monitor_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_ext_mode_monitor_SHIFT 2

/* SUN_TOP_CTRL :: RESET_MONITOR :: phase5_reset_timer_monitor [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase5_reset_timer_monitor_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase5_reset_timer_monitor_SHIFT 1

/* SUN_TOP_CTRL :: RESET_MONITOR :: phase4_reset_timer_monitor [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase4_reset_timer_monitor_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase4_reset_timer_monitor_SHIFT 0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:17] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xfffe0000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            17

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_1 [16:16] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_SHIFT 16

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_0 [15:15] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_SHIFT 15

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_1 [14:14] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_SHIFT 14

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_0 [13:13] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_SHIFT 13

/* SUN_TOP_CTRL :: RESET_HISTORY :: speedtrap_reset [12:12] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_speedtrap_reset_MASK       0x00001000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_speedtrap_reset_SHIFT      12

/* SUN_TOP_CTRL :: RESET_HISTORY :: overvoltage_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overvoltage_reset_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overvoltage_reset_SHIFT    11

/* SUN_TOP_CTRL :: RESET_HISTORY :: overtemp_reset [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overtemp_reset_MASK        0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overtemp_reset_SHIFT       10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_ejtag_reset [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_ejtag_reset_MASK       0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_ejtag_reset_SHIFT      9

/* SUN_TOP_CTRL :: RESET_HISTORY :: security_dl_sw_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_dl_sw_reset_MASK  0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_dl_sw_reset_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: security_master_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_master_reset_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_master_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 6

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 5

/* SUN_TOP_CTRL :: RESET_HISTORY :: pcie_hot_boot [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_hot_boot_MASK         0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_hot_boot_SHIFT        4

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: pin_reset [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pin_reset_MASK             0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pin_reset_SHIFT            1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *SW_INIT_0_SET - Software init 0 set
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_SET :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_reserved0_MASK             0xc0000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_reserved0_SHIFT            30

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_MASK          0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_SHIFT         29

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_moca_sw_init_MASK          0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_moca_sw_init_SHIFT         28

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet1_sw_init_MASK        0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet1_sw_init_SHIFT       27

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet0_sw_init_MASK        0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet0_sw_init_SHIFT       26

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb1_sw_init_MASK          0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb1_sw_init_SHIFT         25

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_MASK          0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_SHIFT         24

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_MASK   0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_SHIFT  23

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_22_MASK   0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_22_SHIFT  22

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_MASK          0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_SHIFT         21

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_20_MASK   0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_20_SHIFT  20

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_MASK         0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_SHIFT        19

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_MASK           0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_SHIFT          18

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_MASK   0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_SHIFT  17

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga_sw_init_MASK         0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga_sw_init_SHIFT        16

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_MASK           0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_SHIFT          15

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_MASK           0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_SHIFT          14

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_13_MASK   0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_13_SHIFT  13

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_svd0_sw_init_MASK          0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_svd0_sw_init_SHIFT         12

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_11_MASK   0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_11_SHIFT  11

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_MASK        0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_SHIFT       10

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_MASK           0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_SHIFT          9

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_MASK           0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_SHIFT          8

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_7_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_7_SHIFT   7

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_MASK           0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_SHIFT          6

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_5_MASK    0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_5_SHIFT   5

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_4_MASK    0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_4_SHIFT   4

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_3_MASK    0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_3_SHIFT   3

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_SHIFT      2

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_MASK           0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_SHIFT          1

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_SHIFT     0

/***************************************************************************
 *SW_INIT_0_CLEAR - Software init 0 clear
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_reserved0_MASK           0xc0000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_reserved0_SHIFT          30

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_SHIFT       29

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_moca_sw_init_MASK        0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_moca_sw_init_SHIFT       28

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet1_sw_init_MASK      0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet1_sw_init_SHIFT     27

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet0_sw_init_MASK      0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet0_sw_init_SHIFT     26

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb1_sw_init_MASK        0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb1_sw_init_SHIFT       25

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_MASK        0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_SHIFT       24

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_SHIFT       21

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_MASK       0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_SHIFT      19

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_MASK         0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_SHIFT        18

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga_sw_init_MASK       0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga_sw_init_SHIFT      16

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_MASK         0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_SHIFT        15

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_MASK         0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_SHIFT        14

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_svd0_sw_init_MASK        0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_svd0_sw_init_SHIFT       12

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_SHIFT     10

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_MASK         0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_SHIFT        9

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_MASK         0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_SHIFT        8

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_MASK         0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_SHIFT        6

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_5_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_4_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_3_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_SHIFT    2

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_SHIFT        1

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_SHIFT   0

/***************************************************************************
 *SW_INIT_0_STATUS - Software init 0 status
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_reserved0_MASK          0xc0000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_reserved0_SHIFT         30

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_MASK       0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_SHIFT      29

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_moca_sw_init_MASK       0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_moca_sw_init_SHIFT      28

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet1_sw_init_MASK     0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet1_sw_init_SHIFT    27

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet0_sw_init_MASK     0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet0_sw_init_SHIFT    26

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb1_sw_init_MASK       0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb1_sw_init_SHIFT      25

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_MASK       0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_SHIFT      24

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_MASK       0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_SHIFT      21

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_MASK      0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_SHIFT     19

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_MASK        0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_SHIFT       18

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga_sw_init_MASK      0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga_sw_init_SHIFT     16

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_MASK        0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_SHIFT       15

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_MASK        0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_SHIFT       14

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_svd0_sw_init_MASK       0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_svd0_sw_init_SHIFT      12

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_SHIFT    10

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_MASK        0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_SHIFT       9

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_MASK        0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_SHIFT       8

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_MASK        0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_SHIFT       6

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_MASK    0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_SHIFT   2

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_SHIFT       1

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_SHIFT  0

/***************************************************************************
 *SEC_SW_INIT_0_MONITOR - Security software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_reserved0_MASK     0xc0000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_reserved0_SHIFT    30

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sata_sw_init_MASK  0x20000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_moca_sw_init_MASK  0x10000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb1_sw_init_MASK  0x02000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb0_sw_init_MASK  0x01000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr0_sw_init_MASK  0x00200000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_xpt_sw_init_MASK   0x00040000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT  18

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_raaga_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_raaga_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_aio_sw_init_MASK   0x00008000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_aio_sw_init_SHIFT  15

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_gfx_sw_init_MASK   0x00004000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT  14

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_svd0_sw_init_MASK  0x00001000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_svd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vec_sw_init_MASK   0x00000200
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vec_sw_init_SHIFT  9

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_bvn_sw_init_MASK   0x00000100
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT  8

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ebi_sw_init_MASK   0x00000040
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT  6

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_MASK   0x00000002
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT  1

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_0_MONITOR - Test configuration software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_reserved0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_reserved0_SHIFT 30

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_raaga_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_raaga_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_svd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_svd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_0_MONITOR - Final software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_reserved0_MASK   0xc0000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_reserved0_SHIFT  30

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_raaga_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_raaga_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_svd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_svd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_1_SET - Software init 1 set
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_SET :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_reserved0_MASK             0xfffffc00
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_reserved0_SHIFT            10

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_MASK        0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_SHIFT       9

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_MASK        0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_SHIFT       8

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds1_a_sw_init_MASK        0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds1_a_sw_init_SHIFT       7

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds1_r_sw_init_MASK        0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds1_r_sw_init_SHIFT       6

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds1_t_sw_init_MASK        0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds1_t_sw_init_SHIFT       5

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds0_a_sw_init_MASK        0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds0_a_sw_init_SHIFT       4

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds0_r_sw_init_MASK        0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds0_r_sw_init_SHIFT       3

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds0_t_sw_init_MASK        0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sds0_t_sw_init_SHIFT       2

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_ftm_sw_init_MASK           0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_ftm_sw_init_SHIFT          1

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_uhfr_sw_init_MASK          0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_uhfr_sw_init_SHIFT         0

/***************************************************************************
 *SW_INIT_1_CLEAR - Software init 1 clear
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_MASK           0xfffffc00
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_SHIFT          10

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_MASK      0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_SHIFT     9

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_MASK      0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_SHIFT     8

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds1_a_sw_init_MASK      0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds1_a_sw_init_SHIFT     7

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds1_r_sw_init_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds1_r_sw_init_SHIFT     6

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds1_t_sw_init_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds1_t_sw_init_SHIFT     5

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds0_a_sw_init_MASK      0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds0_a_sw_init_SHIFT     4

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds0_r_sw_init_MASK      0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds0_r_sw_init_SHIFT     3

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds0_t_sw_init_MASK      0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sds0_t_sw_init_SHIFT     2

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_ftm_sw_init_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_ftm_sw_init_SHIFT        1

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_uhfr_sw_init_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_uhfr_sw_init_SHIFT       0

/***************************************************************************
 *SW_INIT_1_STATUS - Software init 1 status
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_reserved0_MASK          0xfffffc00
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_reserved0_SHIFT         10

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_MASK     0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_SHIFT    9

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_MASK     0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_SHIFT    8

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds1_a_sw_init_MASK     0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds1_a_sw_init_SHIFT    7

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds1_r_sw_init_MASK     0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds1_r_sw_init_SHIFT    6

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds1_t_sw_init_MASK     0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds1_t_sw_init_SHIFT    5

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds0_a_sw_init_MASK     0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds0_a_sw_init_SHIFT    4

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds0_r_sw_init_MASK     0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds0_r_sw_init_SHIFT    3

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds0_t_sw_init_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sds0_t_sw_init_SHIFT    2

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_ftm_sw_init_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_ftm_sw_init_SHIFT       1

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_uhfr_sw_init_MASK       0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_uhfr_sw_init_SHIFT      0

/***************************************************************************
 *SEC_SW_INIT_1_MONITOR - Security software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_MASK     0xfffffc00
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_SHIFT    10

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds1_a_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds1_a_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds1_r_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds1_r_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds1_t_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds1_t_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds0_a_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds0_a_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds0_r_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds0_r_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds0_t_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sds0_t_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_ftm_sw_init_MASK   0x00000002
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_ftm_sw_init_SHIFT  1

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_uhfr_sw_init_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_uhfr_sw_init_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_1_MONITOR - Test configuration software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_MASK 0xfffffc00
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_SHIFT 10

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds1_a_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds1_a_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds1_r_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds1_r_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds1_t_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds1_t_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds0_a_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds0_a_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds0_r_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds0_r_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds0_t_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sds0_t_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_ftm_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_ftm_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_uhfr_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_uhfr_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_1_MONITOR - Final software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_MASK   0xfffffc00
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_SHIFT  10

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds1_a_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds1_a_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds1_r_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds1_r_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds1_t_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds1_t_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds0_a_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds0_a_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds0_r_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds0_r_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds0_t_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sds0_t_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_ftm_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_ftm_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_uhfr_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_uhfr_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_ONE_SHOT_TRIGGER - Software init one-shot trigger
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_MASK  0xfffffffc
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_SHIFT 2

/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_SHIFT 1

/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_SHIFT 0

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_WIDTH - One-shot 0 width
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_MASK  0xf0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: one_shot_0_width [27:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_SHIFT 0

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_0_MASK - One-shot 0 mask for software init 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_reserved0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_reserved0_SHIFT 30

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_svd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_svd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_1_MASK - One-shot 0 mask for software init 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_MASK 0xfffffc00
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_SHIFT 10

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds1_a_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds1_a_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds1_r_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds1_r_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds1_t_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds1_t_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds0_a_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds0_a_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds0_r_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds0_r_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds0_t_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sds0_t_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_ftm_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_ftm_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_uhfr_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_uhfr_sw_init_SHIFT 0

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_WIDTH - One-shot 1 width
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_MASK  0xf0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: one_shot_1_width [27:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_SHIFT 0

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_0_MASK - One-shot 1 mask for software init 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_reserved0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_reserved0_SHIFT 30

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: usb1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: raaga_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: svd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_svd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_svd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_1_MASK - One-shot 1 mask for software init 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_MASK 0xfffffc00
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_SHIFT 10

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare1_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare0_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sds1_a_sw_init [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds1_a_sw_init_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds1_a_sw_init_SHIFT 7

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sds1_r_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds1_r_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds1_r_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sds1_t_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds1_t_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds1_t_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sds0_a_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds0_a_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds0_a_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sds0_r_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds0_r_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds0_r_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sds0_t_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds0_t_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sds0_t_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: ftm_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_ftm_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_ftm_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: uhfr_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_uhfr_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_uhfr_sw_init_SHIFT 0

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0

/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_SHIFT           31

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_MASK            0x40000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_SHIFT           30

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_MASK            0x20000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_SHIFT           29

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_MASK            0x10000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_SHIFT           28

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_MASK            0x08000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_SHIFT           27

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_MASK            0x04000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_SHIFT           26

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_MASK            0x02000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_SHIFT           25

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_MASK            0x01000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_SHIFT           24

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_SHIFT           23

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_MASK            0x00400000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_SHIFT           22

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_MASK            0x00200000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_SHIFT           21

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_MASK            0x00100000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_SHIFT           20

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_MASK            0x00080000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_SHIFT           19

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_SHIFT           18

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_MASK            0x00020000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_SHIFT           17

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_MASK            0x00010000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_SHIFT           16

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_MASK            0x00008000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_SHIFT           15

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_MASK            0x00004000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_SHIFT           14

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_MASK            0x00002000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_SHIFT           13

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_MASK            0x00001000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_SHIFT           12

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_MASK            0x00000800
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_SHIFT           11

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_MASK            0x00000400
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_SHIFT           10

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_MASK            0x00000200
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_SHIFT           9

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_MASK            0x00000100
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_SHIFT           8

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_MASK            0x00000080
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_SHIFT           7

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_MASK            0x00000040
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_SHIFT           6

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_MASK            0x00000020
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_SHIFT           5

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_MASK            0x00000010
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_SHIFT           4

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_MASK            0x00000008
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_SHIFT           3

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_SHIFT           2

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_MASK            0x00000002
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_SHIFT           1

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_SHIFT           0

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sys_ctrl_local_tp_out_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_MASK 0xf0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SHIFT 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_FP_RST_CNT 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SSP 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TP_OUT_POKE_REG 5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TP_IN 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SOFT_MODEM_TP 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_PWR_CTRL_STATUS 10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_PWR_CTRL_IRQ_IN 11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UPG_TP_OUT 12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TOP_AUX_TP_OUT 15

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [27:10] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x0ffffc00
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           10

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_in_source_select [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_SHIFT 9

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [08:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000180
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           7

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [06:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000007f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GENET0  0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GENET1  1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CPU     2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SATA    3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SDS0_R  4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SDS0_A  5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SDS0_T  6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SDS1_R  7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SDS1_A  8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SDS1_T  9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SYS     16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     20
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BSP     21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNE    22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVNM    23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BVND    24
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VEC     25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DVP_HT  26
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SVD0    27
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GFX     29
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     30
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RAAGA   31
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     33
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MEMC0   35
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB0    45
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB1    46
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MOCA    47
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_UHFR    50
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_FTM     51

/***************************************************************************
 *TEST_PORT_OUT_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_PEEK :: test_port_out_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_OUT_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_POKE :: test_port_out_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_PEEK :: test_port_in_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_POKE :: test_port_in_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_SHIFT 0

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xfffffff0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           4

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [03:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x0000000f
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_MIPS_CPU_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_BSP_8051_CPU_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MOCA_CPU_ONE_HOT 8

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:03] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffff8
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         3

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x00000007
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_MIPS_CPU 1
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_BSP_8051_CPU 2
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MOCA_CPU 3

/***************************************************************************
 *UART_ROUTER_SEL - UART Router select
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_7_cpu_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SHIFT     28
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_6_cpu_sel [27:24] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SHIFT     24
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_5_cpu_sel [23:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SHIFT     20
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_4_cpu_sel [19:16] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SHIFT     16
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_3_cpu_sel [15:12] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SHIFT     12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_2_cpu_sel [11:08] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SHIFT     8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_1_cpu_sel [07:04] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SHIFT     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_15 15

/* SUN_TOP_CTRL :: UART_ROUTER_SEL :: port_0_cpu_sel [03:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SHIFT     0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_NO_CPU    0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_AUDIO_FP  1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SVD0_OL   2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SVD0_IL   3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_SVD0_BL   4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_05 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_06 6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_12 12
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_14 14
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_15 15

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: NOT_USED [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_MASK     0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_SHIFT    10

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x00404428
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x00404448
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xffffffe0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        5

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_select [04:03] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_MASK 0x00000018
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SHIFT 3

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [02:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DO_NOT_USE_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_XPT_RO_TEST_ID 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SYS_RO_TEST_ID 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC0_RO_TEST_ID 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC1_RO_TEST_ID 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_VEC_RO_TEST_ID 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_RPTD_RO_TEST_ID 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MIPS_RO_TEST_ID 7

/***************************************************************************
 *TEST_CONFIGURATION - Test configuration
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_reserved0_MASK        0xfffffff0
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_reserved0_SHIFT       4

/* SUN_TOP_CTRL :: TEST_CONFIGURATION :: test_configuration [03:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_SHIFT 0

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
