[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29441       tick       3202909       1487541       1438207       3202909 
      2  29441       tick       4394833       2151730       2135071       4394833 
      3  29441       tick       4396635       2152409       2132419       4396635 
      4  29441       tick       4395285       2151143       2126834       4395285 
      5  29441       tick       4391109       2149723       2130525       4391109 
      6  29441       tick       4385766       2148263       2127919       4385766 
      7  29441       tick       4399836       2153402       2133068       4399836 
      8  29441       tick       4388463       2149030       2133890       4388463 
      9  29441       tick       4396437       2152117       2128275       4396437 
     10  29441       tick       4389756       2149132       2131471       4389756 
     11  29441       tick       4392906       2150708       2127894       4392906 
     12  29441       tick       4398976       2153482       2126206       4398976 
     13  29441       tick       4393325       2151479       2136080       4393325 
     14  29441       tick       4393709       2151066       2124592       4393709 
     15  29441       tick       4387055       2147382       2131330       4387055 
     16  29441       tick       4390098       2148245       2125888       4390098 
     17  29441       tick       4395052       2151749       2130947       4395052 
     18  29441       tick       4394507       2151508       2135940       4394507 
     19  29441       exit       3826340       1873238       1855290       3826340 
