Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'a' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/top.v:45]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'b' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/top.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'B' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'result' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'A' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v:38]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'B' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'result' [C:/Users/jhonc/project_1/project_1.srcs/sources_1/new/fpu.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fadd_16
Compiling module xil_defaultlib.fmul_16
Compiling module xil_defaultlib.fpu
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
