Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 100.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                 100.000000    0.000000 50.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
21.241451         network latency uartUnit.baud_rateUnit._67_/CLK
        21.250448 network latency alu_uart_interfaceUnit._220_/CLK
---------------
21.241451 21.250448 latency
        0.008995 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
20.605417         network latency uartUnit.baud_rateUnit._67_/CLK
        20.613743 network latency alu_uart_interfaceUnit._220_/CLK
---------------
20.605417 20.613743 latency
        0.008326 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
