<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="2" Path="/home/kevin/programming/accel/ACL_IP/ACL_IP.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="14c0a95f61ea4ca0aabdfa7b749f8986"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="SourceMgmtMode" Val="DisplayOnly"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../accel"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/SPImaster.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/SPImaster.vhd"/>
          <Attr Name="ImportTime" Val="1343416562"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/SPIinterface.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/SPIinterface.vhd"/>
          <Attr Name="ImportTime" Val="1343416754"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/slaveSelect.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/slaveSelect.vhd"/>
          <Attr Name="ImportTime" Val="1343416426"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/SPIcomponents.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/SPIcomponents.vhd"/>
          <Attr Name="ImportTime" Val="1343416074"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/selData.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/selData.vhd"/>
          <Attr Name="ImportTime" Val="1343664914"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/ClkDiv_5Hz.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/ClkDiv_5Hz.vhd"/>
          <Attr Name="ImportTime" Val="1343406168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/PmodACL_Demo.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/PmodACL_Demo.vhd"/>
          <Attr Name="ImportTime" Val="1343669676"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/Binary_To_BCD.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/Binary_To_BCD.vhd"/>
          <Attr Name="ImportTime" Val="1343402862"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PmodACL_Demo/Format_Data.vhd">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Downloads/PmodACL_Demo/Format_Data.vhd"/>
          <Attr Name="ImportTime" Val="1343405874"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/PMOD_ACL_example/import_ise_summary.txt">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PMOD_ACL_example/import_ise_summary.txt"/>
          <Attr Name="ImportTime" Val="1429564440"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/Div/Div.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div.upgrade_log"/>
          <Attr Name="ImportTime" Val="1429565722"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../component.xml">
        <FileInfo SFType="IPXACT"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="PmodACL_Demo"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="SPI"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="NGOutputHDLFormat" Val="vhdl"/>
      </Config>
    </FileSet>
    <FileSet Name="Div" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Div">
      <File Path="$PSRCDIR/sources_1/ip/Div/Div.xco">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../PMOD_ACL_example/PMOD_ACL_example.srcs/sources_1/ip/Div/Div.xci"/>
          <Attr Name="ImportTime" Val="1429565722"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="Div"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="QuestaSim/ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="Div_synth_1" Type="Ft3:Synth" SrcSet="Div" Part="xc7z010clg400-1" ConstrsSet="Div" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Div_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="Div_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="Div" Description="Vivado Implementation Defaults" SynthRun="Div_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
  <HWSession Dir="hw_1" File="hw.xml"/>
</Project>
