v 4
file . "sim/display_tb.vhdl" "439e1df9793b122d94c712596e3ccf51ff811238" "20250811102353.422":
  entity display_tb at 1( 0) + 0 on 69;
  architecture test of display_tb at 9( 129) + 0 on 70;
file . "src/display.vhdl" "3593f7c518d925ab210e03fc8d9988c0e7771bb5" "20250811102353.418":
  entity display at 1( 0) + 0 on 67;
  architecture rtl of display at 18( 529) + 0 on 68;
