Each Makefile for unit testing is found in verilog/<Module name>
To simulate and synthesis, you should run make in the folder of each Module
To simulate:
  make simv && ./simv
To synthesis
  make syn

To simulate pipeline at root
  make simv && ./simv
To synthesis
  make syn