Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: MainModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainModule"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MainModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../LAB8_TASK2/Up_Down_Counter.v" in library work
Compiling verilog file "../LAB8_TASK2/mux.v" in library work
Module <Up_Down_Counter> compiled
Compiling verilog file "../LAB8_TASK2/binarycoddeddecimal (1).v" in library work
Module <mux> compiled
Compiling verilog file "../LAB8_TASK2/bcd_to_7seg (1).v" in library work
Module <binarycoddeddecimal> compiled
Compiling verilog file "MainModule.v" in library work
Module <bcd_to_seg> compiled
Module <MainModule> compiled
No errors in compilation
Analysis of file <"MainModule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MainModule> in library <work> with parameters.
	One = "10"
	Three = "00"
	Two = "11"
	Zero = "00"

Analyzing hierarchy for module <Up_Down_Counter> in library <work> with parameters.
	limit = "00000000000000110000110101000000"
	n = "00000000000000000000000000010010"

Analyzing hierarchy for module <Up_Down_Counter> in library <work> with parameters.
	limit = "00000000000000000010011100001111"
	n = "00000000000000000000000000001110"

Analyzing hierarchy for module <Up_Down_Counter> in library <work> with parameters.
	limit = "00000000000000000000000000000100"
	n = "00000000000000000000000000000011"

Analyzing hierarchy for module <Up_Down_Counter> in library <work> with parameters.
	limit = "00000000000011110100001001000000"
	n = "00000000000000000000000000010100"

Analyzing hierarchy for module <binarycoddeddecimal> in library <work>.

Analyzing hierarchy for module <mux> in library <work>.

Analyzing hierarchy for module <bcd_to_seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MainModule>.
	One = 2'b10
	Three = 2'b00
	Two = 2'b11
	Zero = 2'b00
WARNING:Xst:883 - "MainModule.v" line 74: Ignored duplicate item in case statement. 
WARNING:Xst:905 - "MainModule.v" line 52: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <BTN>, <BTN1>, <BTN2>, <Td>
WARNING:Xst:883 - "MainModule.v" line 91: Ignored duplicate item in case statement. 
Module <MainModule> is correct for synthesis.
 
Analyzing module <Up_Down_Counter.1> in library <work>.
	limit = 32'sb00000000000000110000110101000000
	n = 32'sb00000000000000000000000000010010
Module <Up_Down_Counter.1> is correct for synthesis.
 
Analyzing module <Up_Down_Counter.2> in library <work>.
	limit = 32'sb00000000000000000010011100001111
	n = 32'sb00000000000000000000000000001110
Module <Up_Down_Counter.2> is correct for synthesis.
 
Analyzing module <Up_Down_Counter.3> in library <work>.
	limit = 32'sb00000000000000000000000000000100
	n = 32'sb00000000000000000000000000000011
Module <Up_Down_Counter.3> is correct for synthesis.
 
Analyzing module <Up_Down_Counter.4> in library <work>.
	limit = 32'sb00000000000011110100001001000000
	n = 32'sb00000000000000000000000000010100
Module <Up_Down_Counter.4> is correct for synthesis.
 
Analyzing module <binarycoddeddecimal> in library <work>.
Module <binarycoddeddecimal> is correct for synthesis.
 
Analyzing module <mux> in library <work>.
Module <mux> is correct for synthesis.
 
Analyzing module <bcd_to_seg> in library <work>.
Module <bcd_to_seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Up_Down_Counter_1>.
    Related source file is "../LAB8_TASK2/Up_Down_Counter.v".
    Found 18-bit up counter for signal <counter>.
    Found 1-bit register for signal <T_C>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Up_Down_Counter_1> synthesized.


Synthesizing Unit <Up_Down_Counter_2>.
    Related source file is "../LAB8_TASK2/Up_Down_Counter.v".
    Found 14-bit up counter for signal <counter>.
    Found 1-bit register for signal <T_C>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Up_Down_Counter_2> synthesized.


Synthesizing Unit <Up_Down_Counter_3>.
    Related source file is "../LAB8_TASK2/Up_Down_Counter.v".
    Found 3-bit up counter for signal <counter>.
    Found 1-bit register for signal <T_C>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Up_Down_Counter_3> synthesized.


Synthesizing Unit <Up_Down_Counter_4>.
    Related source file is "../LAB8_TASK2/Up_Down_Counter.v".
    Found 20-bit up counter for signal <counter>.
    Found 1-bit register for signal <T_C>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Up_Down_Counter_4> synthesized.


Synthesizing Unit <binarycoddeddecimal>.
    Related source file is "../LAB8_TASK2/binarycoddeddecimal (1).v".
WARNING:Xst:647 - Input <binary<14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit adder for signal <$add0000> created at line 46.
    Found 4-bit adder for signal <$add0001> created at line 46.
    Found 4-bit adder for signal <$add0002> created at line 46.
    Found 4-bit adder for signal <$add0003> created at line 44.
    Found 4-bit adder for signal <$add0004> created at line 46.
    Found 4-bit adder for signal <$add0005> created at line 44.
    Found 4-bit adder for signal <$add0006> created at line 46.
    Found 4-bit adder for signal <$add0007> created at line 44.
    Found 4-bit adder for signal <$add0008> created at line 46.
    Found 4-bit adder for signal <$add0009> created at line 42.
    Found 4-bit adder for signal <$add0010> created at line 44.
    Found 4-bit adder for signal <$add0011> created at line 46.
    Found 4-bit adder for signal <$add0012> created at line 42.
    Found 4-bit adder for signal <$add0013> created at line 44.
    Found 4-bit adder for signal <$add0014> created at line 46.
    Found 4-bit adder for signal <$add0015> created at line 42.
    Found 4-bit adder for signal <$add0016> created at line 44.
    Found 4-bit adder for signal <$add0017> created at line 46.
    Found 4-bit adder for signal <$add0018> created at line 40.
    Found 4-bit adder for signal <$add0019> created at line 42.
    Found 4-bit adder for signal <$add0020> created at line 44.
    Found 4-bit adder for signal <$add0021> created at line 46.
    Found 4-bit adder for signal <$add0022> created at line 40.
    Found 4-bit adder for signal <$add0023> created at line 42.
    Found 4-bit adder for signal <$add0024> created at line 44.
    Found 4-bit adder for signal <$add0025> created at line 46.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0000> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0001> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0002> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0003> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0004> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0005> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0006> created at line 43.
    Found 4-bit comparator greatequal for signal <hundreds_0$cmp_ge0007> created at line 43.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0000> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0001> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0002> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0003> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0004> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0005> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0006> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0007> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0008> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0009> created at line 45.
    Found 4-bit comparator greatequal for signal <tens_0$cmp_ge0010> created at line 45.
    Found 4-bit comparator greatequal for signal <thousands$cmp_ge0000> created at line 39.
    Found 4-bit comparator greatequal for signal <thousands$cmp_ge0001> created at line 39.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0000> created at line 41.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0001> created at line 41.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0002> created at line 41.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0003> created at line 41.
    Found 4-bit comparator greatequal for signal <thousands_0$cmp_ge0004> created at line 41.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <binarycoddeddecimal> synthesized.


Synthesizing Unit <mux>.
    Related source file is "../LAB8_TASK2/mux.v".
    Found 4-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux> synthesized.


Synthesizing Unit <bcd_to_seg>.
    Related source file is "../LAB8_TASK2/bcd_to_7seg (1).v".
    Found 16x7-bit ROM for signal <LED_out>.
    Summary:
	inferred   1 ROM(s).
Unit <bcd_to_seg> synthesized.


Synthesizing Unit <MainModule>.
    Related source file is "MainModule.v".
WARNING:Xst:646 - Signal <muxSelect<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <currentState> of Case statement line 53 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <currentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <currentState>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <currentState> of Case statement line 87 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <currentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <currentState> of Case statement line 87 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <currentState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst:737 - Found 3-bit latch for signal <nextState>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit register for signal <currentState>.
Unit <MainModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 30
 14-bit adder                                          : 1
 18-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 26
# Counters                                             : 4
 14-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 4
 3-bit register                                        : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 26
 4-bit comparator greatequal                           : 26
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 30
 14-bit adder                                          : 1
 18-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 24
# Counters                                             : 4
 14-bit up counter                                     : 1
 18-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 26
 4-bit comparator greatequal                           : 26
# Multiplexers                                         : 2
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MainModule> ...
WARNING:Xst:1294 - Latch <nextState_0> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_1> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_2> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_0> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_1> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_2> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_0> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_1> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_2> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_0> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_1> is equivalent to a wire in block <MainModule>.
WARNING:Xst:1294 - Latch <nextState_2> is equivalent to a wire in block <MainModule>.

Optimizing unit <Up_Down_Counter_1> ...

Optimizing unit <Up_Down_Counter_2> ...

Optimizing unit <Up_Down_Counter_3> ...
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Up_Down_Counter_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <counter_2> (without init value) has a constant value of 0 in block <Up_Down_Counter_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Up_Down_Counter_4> ...

Optimizing unit <binarycoddeddecimal> ...
WARNING:Xst:2677 - Node <Counter2/T_C> of sequential type is unconnected in block <MainModule>.
WARNING:Xst:2677 - Node <Counter3/T_C> of sequential type is unconnected in block <MainModule>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainModule, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MainModule.ngr
Top Level Output File Name         : MainModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 544
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 98
#      LUT2                        : 63
#      LUT2_L                      : 3
#      LUT3                        : 38
#      LUT3_L                      : 4
#      LUT4                        : 109
#      LUT4_D                      : 5
#      LUT4_L                      : 2
#      MUXCY                       : 98
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 59
#      FDC                         : 2
#      FDCE                        : 56
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      177  out of   4656     3%  
 Number of Slice Flip Flops:             59  out of   9312     0%  
 Number of 4 input LUTs:                331  out of   9312     3%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
CLK                                | BUFGP                    | 43    |
currentState_2                     | NONE(Counter2/counter_13)| 14    |
Counter1/T_C                       | NONE(Counter3/counter_1) | 2     |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 38    |
Ct(Ct1:O)                          | NONE(Counter4/T_C)     | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.211ns (Maximum Frequency: 108.566MHz)
   Minimum input arrival time before clock: 5.145ns
   Maximum output required time after clock: 34.892ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.211ns (frequency: 108.566MHz)
  Total number of paths / destination ports: 8347 / 45
-------------------------------------------------------------------------
Delay:               9.211ns (Levels of Logic = 16)
  Source:            Counter4/counter_1 (FF)
  Destination:       Counter4/counter_19 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Counter4/counter_1 to Counter4/counter_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  Counter4/counter_1 (Counter4/counter_1)
     LUT1:I0->O            1   0.704   0.000  Counter4/Madd__old_counter_8_cy<1>_rt (Counter4/Madd__old_counter_8_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Counter4/Madd__old_counter_8_cy<1> (Counter4/Madd__old_counter_8_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<2> (Counter4/Madd__old_counter_8_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<3> (Counter4/Madd__old_counter_8_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<4> (Counter4/Madd__old_counter_8_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<5> (Counter4/Madd__old_counter_8_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<6> (Counter4/Madd__old_counter_8_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<7> (Counter4/Madd__old_counter_8_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<8> (Counter4/Madd__old_counter_8_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<9> (Counter4/Madd__old_counter_8_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Counter4/Madd__old_counter_8_cy<10> (Counter4/Madd__old_counter_8_cy<10>)
     XORCY:CI->O           1   0.804   0.455  Counter4/Madd__old_counter_8_xor<11> (Counter4/_old_counter_8<11>)
     LUT3:I2->O            2   0.704   0.482  Counter4/T_C_not0002139 (Counter4/T_C_not0002139)
     LUT4:I2->O            3   0.704   0.535  Counter4/T_C_not00021511_SW0 (N34)
     LUT4_D:I3->O          9   0.704   0.899  Counter4/counter_cmp_eq000036 (Counter4/counter_cmp_eq0000)
     LUT2:I1->O            1   0.704   0.000  Counter4/Mcount_counter_eqn_161 (Counter4/Mcount_counter_eqn_16)
     FDCE:D                    0.308          Counter4/counter_16
    ----------------------------------------
    Total                      9.211ns (6.218ns logic, 2.993ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'currentState_2'
  Clock period: 8.470ns (frequency: 118.064MHz)
  Total number of paths / destination ports: 1575 / 14
-------------------------------------------------------------------------
Delay:               8.470ns (Levels of Logic = 15)
  Source:            Counter2/counter_1 (FF)
  Destination:       Counter2/counter_13 (FF)
  Source Clock:      currentState_2 rising
  Destination Clock: currentState_2 rising

  Data Path: Counter2/counter_1 to Counter2/counter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.591   0.844  Counter2/counter_1 (Counter2/counter_1)
     LUT1:I0->O            1   0.704   0.000  Counter2/Madd__old_counter_6_cy<1>_rt (Counter2/Madd__old_counter_6_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Counter2/Madd__old_counter_6_cy<1> (Counter2/Madd__old_counter_6_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<2> (Counter2/Madd__old_counter_6_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<3> (Counter2/Madd__old_counter_6_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<4> (Counter2/Madd__old_counter_6_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<5> (Counter2/Madd__old_counter_6_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<6> (Counter2/Madd__old_counter_6_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<7> (Counter2/Madd__old_counter_6_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<8> (Counter2/Madd__old_counter_6_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<9> (Counter2/Madd__old_counter_6_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Counter2/Madd__old_counter_6_cy<10> (Counter2/Madd__old_counter_6_cy<10>)
     XORCY:CI->O           1   0.804   0.455  Counter2/Madd__old_counter_6_xor<11> (Counter2/_old_counter_6<11>)
     LUT3:I2->O            1   0.704   0.595  Counter2/counter_cmp_eq000027 (Counter2/counter_cmp_eq000027)
     LUT4_D:I0->O         13   0.704   1.062  Counter2/counter_cmp_eq000047 (Counter2/counter_cmp_eq0000)
     LUT2:I1->O            1   0.704   0.000  Counter2/Mcount_counter_eqn_91 (Counter2/Mcount_counter_eqn_9)
     FDCE:D                    0.308          Counter2/counter_9
    ----------------------------------------
    Total                      8.470ns (5.514ns logic, 2.956ns route)
                                       (65.1% logic, 34.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Counter1/T_C'
  Clock period: 3.023ns (frequency: 330.797MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 1)
  Source:            Counter3/counter_0 (FF)
  Destination:       Counter3/counter_0 (FF)
  Source Clock:      Counter1/T_C rising
  Destination Clock: Counter1/T_C rising

  Data Path: Counter3/counter_0 to Counter3/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.591   1.000  Counter3/counter_0 (Counter3/counter_0)
     INV:I->O              1   0.704   0.420  Counter3/Mcount_counter_xor<0>11_INV_0 (Counter3/Mcount_counter)
     FDCE:D                    0.308          Counter3/counter_0
    ----------------------------------------
    Total                      3.023ns (1.603ns logic, 1.420ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 49 / 43
-------------------------------------------------------------------------
Offset:              5.145ns (Levels of Logic = 3)
  Source:            EN (PAD)
  Destination:       Counter1/T_C (FF)
  Destination Clock: CLK rising

  Data Path: EN to Counter1/T_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.218   1.440  EN_IBUF (EN_IBUF)
     LUT3_L:I0->LO         1   0.704   0.104  Counter1/T_C_not000259_SW0 (N38)
     LUT4:I3->O            1   0.704   0.420  Counter1/T_C_not000259 (Counter1/T_C_not0002)
     FDCE:CE                   0.555          Counter1/T_C
    ----------------------------------------
    Total                      5.145ns (3.181ns logic, 1.964ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Counter1/T_C'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.038ns (Levels of Logic = 1)
  Source:            EN (PAD)
  Destination:       Counter3/counter_1 (FF)
  Destination Clock: Counter1/T_C rising

  Data Path: EN to Counter3/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.218   1.265  EN_IBUF (EN_IBUF)
     FDCE:CE                   0.555          Counter3/counter_0
    ----------------------------------------
    Total                      3.038ns (1.773ns logic, 1.265ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Counter1/T_C'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            Counter3/counter_0 (FF)
  Destination:       sevenSegOut<6> (PAD)
  Source Clock:      Counter1/T_C rising

  Data Path: Counter3/counter_0 to sevenSegOut<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.591   1.175  Counter3/counter_0 (Counter3/counter_0)
     LUT3:I0->O            1   0.704   0.000  m1/Mmux_out_4 (m1/Mmux_out_4)
     MUXF5:I0->O           7   0.321   0.883  m1/Mmux_out_2_f5 (bcdOut<0>)
     LUT4:I0->O            1   0.704   0.420  ssg1/Mrom_LED_out41 (sevenSegOut_4_OBUF)
     OBUF:I->O                 3.272          sevenSegOut_4_OBUF (sevenSegOut<4>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'currentState_2'
  Total number of paths / destination ports: 58859794 / 7
-------------------------------------------------------------------------
Offset:              34.892ns (Levels of Logic = 25)
  Source:            Counter2/counter_11 (FF)
  Destination:       sevenSegOut<6> (PAD)
  Source Clock:      currentState_2 rising

  Data Path: Counter2/counter_11 to sevenSegOut<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   1.136  Counter2/counter_11 (Counter2/counter_11)
     LUT4:I0->O            7   0.704   0.787  BCD1/tens_0_mux00011 (BCD1/tens_0_mux0001)
     LUT4:I1->O            6   0.704   0.844  BCD1/tens_0_mux000211 (BCD1/N27)
     LUT4:I0->O            4   0.704   0.622  BCD1/ones_mux00071 (BCD1/Madd__add0004_lut<2>)
     LUT4:I2->O            7   0.704   0.787  BCD1/tens_0_mux00031 (BCD1/Madd__add0005_cy<0>)
     LUT4:I1->O            1   0.704   0.000  BCD1/hundreds_0_mux000136_G (N65)
     MUXF5:I1->O           9   0.321   0.995  BCD1/hundreds_0_mux000136 (BCD1/hundreds_0_mux0001)
     LUT4:I0->O            3   0.704   0.535  BCD1/tens_mux00041 (BCD1/Madd__add0007_lut<2>)
     LUT4:I3->O            5   0.704   0.808  BCD1/hundreds_0_mux000211 (BCD1/N30)
     LUT2:I0->O            2   0.704   0.622  BCD1/hundreds_0_cmp_ge00021 (BCD1/hundreds_0_cmp_ge0002)
     LUT4:I0->O            4   0.704   0.622  BCD1/tens_mux00071 (BCD1/Madd__add0010_lut<2>)
     LUT3:I2->O            5   0.704   0.668  BCD1/hundreds_0_mux00031 (BCD1/Madd__add0012_cy<0>)
     LUT4:I2->O            2   0.704   0.451  BCD1/Madd__add0012_cy<1>11 (BCD1/Madd__add0012_cy<1>)
     LUT4:I3->O            8   0.704   0.932  BCD1/thousands_0_mux0001 (BCD1/thousands_0_mux0001)
     LUT4:I0->O            3   0.704   0.535  BCD1/hundreds_mux00041 (BCD1/Madd__add0015_lut<2>)
     LUT4:I3->O            6   0.704   0.844  BCD1/thousands_0_mux000211 (BCD1/N36)
     LUT4:I0->O            1   0.704   0.000  BCD1/hundreds_mux000712 (BCD1/hundreds_mux000711)
     MUXF5:I0->O           4   0.321   0.622  BCD1/hundreds_mux00071_f5 (BCD1/Madd__add0019_lut<2>)
     LUT3:I2->O            3   0.704   0.610  BCD1/thousands_0_mux000311 (BCD1/N39)
     LUT3:I1->O            2   0.704   0.482  BCD1/Madd__add0022_Madd_cy<1>11 (BCD1/Madd__add0022_Madd_cy<1>)
     LUT4:I2->O            2   0.704   0.622  BCD1/thousands_cmp_ge00011 (BCD1/thousands_cmp_ge0001)
     LUT3:I0->O            1   0.704   0.455  BCD1/thousands_mux00071 (thousand<1>)
     LUT3:I2->O            1   0.704   0.000  m1/Mmux_out_31 (m1/Mmux_out_31)
     MUXF5:I1->O           7   0.321   0.883  m1/Mmux_out_2_f5_0 (bcdOut<1>)
     LUT4:I0->O            1   0.704   0.420  ssg1/Mrom_LED_out61 (sevenSegOut_6_OBUF)
     OBUF:I->O                 3.272          sevenSegOut_6_OBUF (sevenSegOut<6>)
    ----------------------------------------
    Total                     34.892ns (19.610ns logic, 15.282ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.69 secs
 
--> 

Total memory usage is 4514380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    5 (   0 filtered)

