Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o Z:/Desktop/LabDigitales/Proyecto/top_isim_beh.exe -prj Z:/Desktop/LabDigitales/Proyecto/top_beh.prj work.top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/StaticCounter.v" into library work
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/ipcore_dir/snake_mem.v" into library work
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/snake.v" into library work
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 121: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 122: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 123: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 124: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 125: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/ipcore_dir/screen_mem_i.v" into library work
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/Sync.v" into library work
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/snake_game.v" into library work
WARNING:HDLCompiler:568 - "Z:/Desktop/LabDigitales/Proyecto/snake_game.v" Line 29: Constant value is truncated to fit in <7> bits.
WARNING:HDLCompiler:568 - "Z:/Desktop/LabDigitales/Proyecto/snake_game.v" Line 30: Constant value is truncated to fit in <7> bits.
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/ClockRatio.v" into library work
Analyzing Verilog file "Z:/Desktop/LabDigitales/Proyecto/top.v" into library work
WARNING:HDLCompiler:568 - "Z:/Desktop/LabDigitales/Proyecto/top.v" Line 49: Constant value is truncated to fit in <7> bits.
WARNING:HDLCompiler:568 - "Z:/Desktop/LabDigitales/Proyecto/top.v" Line 50: Constant value is truncated to fit in <7> bits.
WARNING:HDLCompiler:568 - "Z:/Desktop/LabDigitales/Proyecto/top.v" Line 51: Constant value is truncated to fit in <7> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 121: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 122: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 123: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 124: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 125: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:189 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 75: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "Z:/Desktop/LabDigitales/Proyecto/snake.v" Line 78: Size mismatch in connection of port <addrb>. Formal port size is 10-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module ClockRatio(numRatio=50000000,dem...
Compiling module Sync
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module snake_mem
Compiling module StaticCounter(upTo=1023)
Compiling module snake(H=32,V=32)
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module screen_mem_i
Compiling module snake_game(H=32,V=32,pos_x=10,po...
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable Z:/Desktop/LabDigitales/Proyecto/top_isim_beh.exe
Fuse Memory Usage: 32676 KB
Fuse CPU Usage: 546 ms
