\hypertarget{structVHDL__writer}{}\section{V\+H\+D\+L\+\_\+writer Struct Reference}
\label{structVHDL__writer}\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}


Autoheader include.  




{\ttfamily \#include $<$V\+H\+D\+L\+\_\+writer.\+hpp$>$}



Inheritance diagram for V\+H\+D\+L\+\_\+writer\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=165pt]{d5/d68/structVHDL__writer__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for V\+H\+D\+L\+\_\+writer\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/dbc/structVHDL__writer__coll__graph}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
std\+::string \hyperlink{structVHDL__writer_a1bf07f430f6ea252ea65286d2b2b5ded}{get\+\_\+name} () const override
\begin{DoxyCompactList}\small\item\em Return the name of the language writer. \end{DoxyCompactList}\item 
std\+::string \hyperlink{structVHDL__writer_aa4075167cf0d866eb3ffe02f3fcfb5c1}{get\+\_\+extension} () const override
\begin{DoxyCompactList}\small\item\em Return the filename extension associated with the \hyperlink{structVHDL__writer}{V\+H\+D\+L\+\_\+writer}. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a9e5dd9daf73ae7621fd861dd1ad81f41}{write\+\_\+comment} (const std\+::string \&comment\+\_\+string) override
\begin{DoxyCompactList}\small\item\em Print a comment. \end{DoxyCompactList}\item 
std\+::string \hyperlink{structVHDL__writer_aaadfd937b71dd556923b7e20e18cab60}{type\+\_\+converter} (\hyperlink{structural__objects_8hpp_a219296792577e3292783725961506c83}{structural\+\_\+type\+\_\+descriptor\+Ref} Type) override
\begin{DoxyCompactList}\small\item\em Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor}. \end{DoxyCompactList}\item 
std\+::string \hyperlink{structVHDL__writer_aebe9a464e894d42bd3493c104d537e7f}{type\+\_\+converter\+\_\+size} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor} for the range of the array. \end{DoxyCompactList}\item 
std\+::string \hyperlink{structVHDL__writer_a8fe8a416efdb306d8f290e0a4b7faef8}{may\+\_\+slice\+\_\+string} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir)
\begin{DoxyCompactList}\small\item\em return the slice in case of a port owned by a port vector \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_ab617f377af475bddff6b07f327f8b058}{write\+\_\+library\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write used library. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a9387c719414e8fb4e8b086ce9d9bc500}{write\+\_\+module\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of the module. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a30331328811ba735b896a60304e09074}{write\+\_\+module\+\_\+internal\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of internal objects of the module. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a2d88694c56cecd9e97117da37c3cf0d3}{write\+\_\+port\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, bool last\+\_\+port\+\_\+to\+\_\+analyze) override
\begin{DoxyCompactList}\small\item\em Write the port declaration starting from a port object. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a34dbb60f7e32cdaab7b617f5cb5d9943}{write\+\_\+component\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of a component. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_abbe0d08a850b90049d20cbc3ded0e132}{write\+\_\+signal\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of a signal. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a36282fe093991df0bd1b5c1df8466fd6}{write\+\_\+module\+\_\+definition\+\_\+begin} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the top constructor declaration. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_ab73e2cc602653d648cb732dc34421854}{write\+\_\+module\+\_\+instance\+\_\+begin} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, const std\+::string \&module\+\_\+name, bool write\+\_\+parametrization) override
\begin{DoxyCompactList}\small\item\em Write the initial part of the instance of a module. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a8aac905135d17dd707703da3b73dd6d5}{write\+\_\+module\+\_\+instance\+\_\+end} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the ending part of the instance of a module. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_ab460a8caf690d621561c8ea8705d7438}{write\+\_\+port\+\_\+binding} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&\hyperlink{tutorial__pact__2019_2Introduction_2second_2module_8c_a363ff33001bb9810eee7a6a61179583b}{top}, bool \&first\+\_\+port\+\_\+analyzed) override
\begin{DoxyCompactList}\small\item\em Write the binding of a port. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a8930dbb88b219d4ab659d65925541684}{write\+\_\+vector\+\_\+port\+\_\+binding} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port, bool \&first\+\_\+port\+\_\+analyzed) override
\item 
void \hyperlink{structVHDL__writer_af09ad7bcc11cb6cbcc0d92957db60283}{write\+\_\+module\+\_\+definition\+\_\+end} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the end part in a module declaration. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_ad21dd69e82fa37e50df3660cd177da3c}{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&port, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&sig) override
\begin{DoxyCompactList}\small\item\em Write some code managing primary ports to signals connections. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_ad9ae71cdd9eefe75ccaffac7aad2c909}{write\+\_\+module\+\_\+parametrization} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Module can be parametrized with respect different features. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_aaba770cf999a1be1ead3e65623adc02f}{write\+\_\+tail} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the tail part of the file. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a0c98259dd9ea0a8ac551a7204e3a734f}{write\+\_\+state\+\_\+declaration} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, const std\+::list$<$ std\+::string $>$ \&list\+\_\+of\+\_\+states, const std\+::string \&reset\+\_\+port, const std\+::string \&reset\+\_\+state, bool one\+\_\+hot) override
\begin{DoxyCompactList}\small\item\em write the declaration of all the states of the finite state machine. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a24689039313dfd370692b4c13f2c8862}{write\+\_\+present\+\_\+state\+\_\+update} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} cir, const std\+::string \&reset\+\_\+state, const std\+::string \&reset\+\_\+port, const std\+::string \&clock\+\_\+port, const std\+::string \&reset\+\_\+type, bool connect\+\_\+present\+\_\+next\+\_\+state\+\_\+signals) override
\begin{DoxyCompactList}\small\item\em write the present\+\_\+state update process \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a8a3178b0a3f07604df38e02882851374}{write\+\_\+transition\+\_\+output\+\_\+functions} (bool single\+\_\+proc, unsigned int output\+\_\+index, const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir, const std\+::string \&reset\+\_\+state, const std\+::string \&reset\+\_\+port, const std\+::string \&start\+\_\+port, const std\+::string \&clock\+\_\+port, std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&first, std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&end) override
\begin{DoxyCompactList}\small\item\em Write the transition and output functions. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a479a39c4d3b15e8052100fca87a45717}{write\+\_\+\+N\+P\+\_\+functionalities} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write in the proper language the behavioral description of the module described in \char`\"{}\+Not Parsed\char`\"{} form. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_af48ed8414cfbd1a7713d3bab7b4b5218}{write\+\_\+assign} (const std\+::string \&op0, const std\+::string \&op1) override
\item 
void \hyperlink{structVHDL__writer_a19481913996a5ac739d788aa43f9a2a9}{write\+\_\+port\+\_\+decl\+\_\+header} () override
\begin{DoxyCompactList}\small\item\em Write the header for port\+\_\+decl. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_af421fa8d57e933193276a0cb76ccd0a3}{write\+\_\+port\+\_\+decl\+\_\+tail} () override
\begin{DoxyCompactList}\small\item\em Write the tail for port\+\_\+decl. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_a0c54febb526f68c5d71314576086ec3b}{write\+\_\+module\+\_\+parametrization\+\_\+decl} (const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&cir) override
\begin{DoxyCompactList}\small\item\em Write the declaration of the module parameters. \end{DoxyCompactList}\item 
\hyperlink{structVHDL__writer_a710c73d9ba012835d394917ee0a45488}{V\+H\+D\+L\+\_\+writer} (const technology\+\_\+manager\+Const\+Ref \hyperlink{structVHDL__writer_a1229d2102ce3fd2c45b9848483e0bd0f}{TM}, const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref} \hyperlink{classlanguage__writer_aeb717c1d12571e3808759009be752d59}{parameters})
\begin{DoxyCompactList}\small\item\em Constructor. \end{DoxyCompactList}\item 
\hyperlink{structVHDL__writer_afc4d892a2ca0e9def482be137208a7b5}{$\sim$\+V\+H\+D\+L\+\_\+writer} () override
\begin{DoxyCompactList}\small\item\em Destructor. \end{DoxyCompactList}\item 
bool \hyperlink{structVHDL__writer_aa1655e8fca9245faa8c9bed5956d079a}{has\+\_\+output\+\_\+prefix} () const override
\item 
bool \hyperlink{structVHDL__writer_a5c9eb93fec5f11553f37873b107dd739}{check\+\_\+keyword} (std\+::string) const override
\item 
void \hyperlink{structVHDL__writer_a1058749b23119ee23449b16921619e04}{Write\+Builtin} (const structural\+\_\+object\+Const\+Ref component) override
\begin{DoxyCompactList}\small\item\em Write a builtin component. \end{DoxyCompactList}\item 
void \hyperlink{structVHDL__writer_aae8bd96734b2cf29299f86ec53cfde3c}{write\+\_\+header} () override
\begin{DoxyCompactList}\small\item\em Write the header of vhdl file. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classCustomOrderedSet}{Custom\+Ordered\+Set}$<$ std\+::string $>$ \hyperlink{structVHDL__writer_a68438bcbd4f0b484090a4a9b10d487ee}{keywords}
\item 
\hyperlink{classCustomOrderedSet}{Custom\+Ordered\+Set}$<$ std\+::string $>$ \hyperlink{structVHDL__writer_a54d25538b5aca382ab62f7a5da4743c1}{list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def}
\item 
const technology\+\_\+manager\+Const\+Ref \hyperlink{structVHDL__writer_a1229d2102ce3fd2c45b9848483e0bd0f}{TM}
\begin{DoxyCompactList}\small\item\em The technology manager. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Protected Attributes}
\begin{DoxyCompactItemize}
\item 
static const char $\ast$ \hyperlink{structVHDL__writer_a13015c583b732347cdf490034ae02ad3}{token\+Names} \mbox{[}$\,$\mbox{]}
\begin{DoxyCompactList}\small\item\em Autoheader include. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Autoheader include. 

S\+TD include S\+TL include 

Definition at line 60 of file V\+H\+D\+L\+\_\+writer.\+hpp.



\subsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{structVHDL__writer_a710c73d9ba012835d394917ee0a45488}\label{structVHDL__writer_a710c73d9ba012835d394917ee0a45488}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{V\+H\+D\+L\+\_\+writer()}{VHDL\_writer()}}
{\footnotesize\ttfamily V\+H\+D\+L\+\_\+writer\+::\+V\+H\+D\+L\+\_\+writer (\begin{DoxyParamCaption}\item[{const technology\+\_\+manager\+Const\+Ref}]{TM,  }\item[{const \hyperlink{Parameter_8hpp_a37841774a6fcb479b597fdf8955eb4ea}{Parameter\+Const\+Ref}}]{parameters }\end{DoxyParamCaption})}



Constructor. 


\begin{DoxyParams}{Parameters}
{\em TM} & is the technology manager \\
\hline
{\em parameters} & is the set of input parameters \\
\hline
\end{DoxyParams}


Definition at line 87 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References language\+\_\+writer\+::debug\+\_\+level, G\+E\+T\+\_\+\+C\+L\+A\+SS, keywords, language\+\_\+writer\+::parameters, token\+Names, and $\sim$\+V\+H\+D\+L\+\_\+writer().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a710c73d9ba012835d394917ee0a45488_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a710c73d9ba012835d394917ee0a45488_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_afc4d892a2ca0e9def482be137208a7b5}\label{structVHDL__writer_afc4d892a2ca0e9def482be137208a7b5}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!````~V\+H\+D\+L\+\_\+writer@{$\sim$\+V\+H\+D\+L\+\_\+writer}}
\index{````~V\+H\+D\+L\+\_\+writer@{$\sim$\+V\+H\+D\+L\+\_\+writer}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{$\sim$\+V\+H\+D\+L\+\_\+writer()}{~VHDL\_writer()}}
{\footnotesize\ttfamily V\+H\+D\+L\+\_\+writer\+::$\sim$\+V\+H\+D\+L\+\_\+writer (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [default]}}



Destructor. 



Referenced by get\+\_\+extension(), and V\+H\+D\+L\+\_\+writer().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_afc4d892a2ca0e9def482be137208a7b5_icgraph}
\end{center}
\end{figure}


\subsection{Member Function Documentation}
\mbox{\Hypertarget{structVHDL__writer_a5c9eb93fec5f11553f37873b107dd739}\label{structVHDL__writer_a5c9eb93fec5f11553f37873b107dd739}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!check\+\_\+keyword@{check\+\_\+keyword}}
\index{check\+\_\+keyword@{check\+\_\+keyword}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{check\+\_\+keyword()}{check\_keyword()}}
{\footnotesize\ttfamily bool V\+H\+D\+L\+\_\+writer\+::check\+\_\+keyword (\begin{DoxyParamCaption}\item[{std\+::string}]{id }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a5a69f96be3c6c3cab69325058c077d21}{language\+\_\+writer}.



Definition at line 1698 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References keywords.



Referenced by has\+\_\+output\+\_\+prefix().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=348pt]{d0/d0c/structVHDL__writer_a5c9eb93fec5f11553f37873b107dd739_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_aa4075167cf0d866eb3ffe02f3fcfb5c1}\label{structVHDL__writer_aa4075167cf0d866eb3ffe02f3fcfb5c1}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!get\+\_\+extension@{get\+\_\+extension}}
\index{get\+\_\+extension@{get\+\_\+extension}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{get\+\_\+extension()}{get\_extension()}}
{\footnotesize\ttfamily std\+::string V\+H\+D\+L\+\_\+writer\+::get\+\_\+extension (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Return the filename extension associated with the \hyperlink{structVHDL__writer}{V\+H\+D\+L\+\_\+writer}. 



Implements \hyperlink{classlanguage__writer_a3bcb9c84b283d53ecc1f3c4ee8e9dc38}{language\+\_\+writer}.



Definition at line 82 of file V\+H\+D\+L\+\_\+writer.\+hpp.



References may\+\_\+slice\+\_\+string(), language\+\_\+writer\+::parameters, top(), type\+\_\+converter(), type\+\_\+converter\+\_\+size(), V\+H\+D\+L\+\_\+writer(), write\+\_\+assign(), write\+\_\+comment(), write\+\_\+component\+\_\+declaration(), write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix(), write\+\_\+library\+\_\+declaration(), write\+\_\+module\+\_\+declaration(), write\+\_\+module\+\_\+definition\+\_\+begin(), write\+\_\+module\+\_\+definition\+\_\+end(), write\+\_\+module\+\_\+instance\+\_\+begin(), write\+\_\+module\+\_\+instance\+\_\+end(), write\+\_\+module\+\_\+internal\+\_\+declaration(), write\+\_\+module\+\_\+parametrization(), write\+\_\+module\+\_\+parametrization\+\_\+decl(), write\+\_\+\+N\+P\+\_\+functionalities(), write\+\_\+port\+\_\+binding(), write\+\_\+port\+\_\+decl\+\_\+header(), write\+\_\+port\+\_\+decl\+\_\+tail(), write\+\_\+port\+\_\+declaration(), write\+\_\+present\+\_\+state\+\_\+update(), write\+\_\+signal\+\_\+declaration(), write\+\_\+state\+\_\+declaration(), write\+\_\+tail(), write\+\_\+transition\+\_\+output\+\_\+functions(), write\+\_\+vector\+\_\+port\+\_\+binding(), and $\sim$\+V\+H\+D\+L\+\_\+writer().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d0/d0c/structVHDL__writer_aa4075167cf0d866eb3ffe02f3fcfb5c1_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a1bf07f430f6ea252ea65286d2b2b5ded}\label{structVHDL__writer_a1bf07f430f6ea252ea65286d2b2b5ded}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!get\+\_\+name@{get\+\_\+name}}
\index{get\+\_\+name@{get\+\_\+name}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{get\+\_\+name()}{get\_name()}}
{\footnotesize\ttfamily std\+::string V\+H\+D\+L\+\_\+writer\+::get\+\_\+name (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Return the name of the language writer. 



Implements \hyperlink{classlanguage__writer_a6eabf4ff2972e00a392a0d2a8b4c5a3a}{language\+\_\+writer}.



Definition at line 75 of file V\+H\+D\+L\+\_\+writer.\+hpp.

\mbox{\Hypertarget{structVHDL__writer_aa1655e8fca9245faa8c9bed5956d079a}\label{structVHDL__writer_aa1655e8fca9245faa8c9bed5956d079a}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!has\+\_\+output\+\_\+prefix@{has\+\_\+output\+\_\+prefix}}
\index{has\+\_\+output\+\_\+prefix@{has\+\_\+output\+\_\+prefix}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{has\+\_\+output\+\_\+prefix()}{has\_output\_prefix()}}
{\footnotesize\ttfamily bool V\+H\+D\+L\+\_\+writer\+::has\+\_\+output\+\_\+prefix (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a10d8bf3a0f71364bc3a72273c1172a34}{language\+\_\+writer}.



Definition at line 249 of file V\+H\+D\+L\+\_\+writer.\+hpp.



References check\+\_\+keyword(), write\+\_\+header(), and Write\+Builtin().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_aa1655e8fca9245faa8c9bed5956d079a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a8fe8a416efdb306d8f290e0a4b7faef8}\label{structVHDL__writer_a8fe8a416efdb306d8f290e0a4b7faef8}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!may\+\_\+slice\+\_\+string@{may\+\_\+slice\+\_\+string}}
\index{may\+\_\+slice\+\_\+string@{may\+\_\+slice\+\_\+string}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{may\+\_\+slice\+\_\+string()}{may\_slice\_string()}}
{\footnotesize\ttfamily std\+::string V\+H\+D\+L\+\_\+writer\+::may\+\_\+slice\+\_\+string (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})}



return the slice in case of a port owned by a port vector 


\begin{DoxyParams}{Parameters}
{\em port} & is the port \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
a string in case of a port owned by a port vector 
\end{DoxyReturn}


Definition at line 298 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, get\+\_\+id(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+owner(), structural\+\_\+object\+::get\+\_\+type\+Ref(), structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, port\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::print(), structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::size, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, structural\+\_\+type\+\_\+descriptor\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), and write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8fe8a416efdb306d8f290e0a4b7faef8_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8fe8a416efdb306d8f290e0a4b7faef8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_aaadfd937b71dd556923b7e20e18cab60}\label{structVHDL__writer_aaadfd937b71dd556923b7e20e18cab60}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!type\+\_\+converter@{type\+\_\+converter}}
\index{type\+\_\+converter@{type\+\_\+converter}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{type\+\_\+converter()}{type\_converter()}}
{\footnotesize\ttfamily std\+::string V\+H\+D\+L\+\_\+writer\+::type\+\_\+converter (\begin{DoxyParamCaption}\item[{\hyperlink{structural__objects_8hpp_a219296792577e3292783725961506c83}{structural\+\_\+type\+\_\+descriptor\+Ref}}]{Type }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor}. 


\begin{DoxyParams}{Parameters}
{\em Type} & is the \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor}. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a1ac884fda2f8990edf61f914af7b04dd}{language\+\_\+writer}.



Definition at line 101 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::id\+\_\+type, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, structural\+\_\+type\+\_\+descriptor\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), write\+\_\+port\+\_\+binding(), write\+\_\+port\+\_\+declaration(), and write\+\_\+signal\+\_\+declaration().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_aaadfd937b71dd556923b7e20e18cab60_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_aebe9a464e894d42bd3493c104d537e7f}\label{structVHDL__writer_aebe9a464e894d42bd3493c104d537e7f}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!type\+\_\+converter\+\_\+size@{type\+\_\+converter\+\_\+size}}
\index{type\+\_\+converter\+\_\+size@{type\+\_\+converter\+\_\+size}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{type\+\_\+converter\+\_\+size()}{type\_converter\_size()}}
{\footnotesize\ttfamily std\+::string V\+H\+D\+L\+\_\+writer\+::type\+\_\+converter\+\_\+size (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Return a language based type string given a \hyperlink{structstructural__type__descriptor}{structural\+\_\+type\+\_\+descriptor} for the range of the array. 

In case of scalar type it return an empty string. 
\begin{DoxyParams}{Parameters}
{\em cir} & is the object for which the size has been computed. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a154f45ed77a5dff96d190b4e1ccfa366}{language\+\_\+writer}.



Definition at line 152 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+owner(), structural\+\_\+object\+::get\+\_\+path(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, port\+\_\+vector\+\_\+o\+\_\+K, P\+O\+R\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, signal\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::size, S\+TR, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), write\+\_\+port\+\_\+declaration(), and write\+\_\+signal\+\_\+declaration().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_aebe9a464e894d42bd3493c104d537e7f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_aebe9a464e894d42bd3493c104d537e7f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_af48ed8414cfbd1a7713d3bab7b4b5218}\label{structVHDL__writer_af48ed8414cfbd1a7713d3bab7b4b5218}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+assign@{write\+\_\+assign}}
\index{write\+\_\+assign@{write\+\_\+assign}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+assign()}{write\_assign()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+assign (\begin{DoxyParamCaption}\item[{const std\+::string \&}]{op0,  }\item[{const std\+::string \&}]{op1 }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a49b971e9b90296b0096a78c06219992d}{language\+\_\+writer}.



Definition at line 1539 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_af48ed8414cfbd1a7713d3bab7b4b5218_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a9e5dd9daf73ae7621fd861dd1ad81f41}\label{structVHDL__writer_a9e5dd9daf73ae7621fd861dd1ad81f41}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+comment@{write\+\_\+comment}}
\index{write\+\_\+comment@{write\+\_\+comment}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+comment()}{write\_comment()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+comment (\begin{DoxyParamCaption}\item[{const std\+::string \&}]{comment\+\_\+string }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Print a comment. 


\begin{DoxyParams}{Parameters}
{\em comment\+\_\+string} & is the string to be printed as a comment. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_acb35eb2c22883fcf1f479a091dc4429d}{language\+\_\+writer}.



Definition at line 96 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension(), write\+\_\+component\+\_\+declaration(), write\+\_\+present\+\_\+state\+\_\+update(), write\+\_\+state\+\_\+declaration(), and write\+\_\+transition\+\_\+output\+\_\+functions().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a9e5dd9daf73ae7621fd861dd1ad81f41_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a9e5dd9daf73ae7621fd861dd1ad81f41_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a34dbb60f7e32cdaab7b617f5cb5d9943}\label{structVHDL__writer_a34dbb60f7e32cdaab7b617f5cb5d9943}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+component\+\_\+declaration@{write\+\_\+component\+\_\+declaration}}
\index{write\+\_\+component\+\_\+declaration@{write\+\_\+component\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+component\+\_\+declaration()}{write\_component\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+component\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of a component. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a99c30813a77c594298e9d4612d2a7e29}{language\+\_\+writer}.



Definition at line 487 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), structural\+\_\+object\+::get\+\_\+kind\+\_\+text(), H\+D\+L\+\_\+manager\+::get\+\_\+mod\+\_\+typename(), structural\+\_\+object\+::get\+\_\+path(), Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, write\+\_\+comment(), write\+\_\+module\+\_\+parametrization\+\_\+decl(), and write\+\_\+port\+\_\+declaration().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a34dbb60f7e32cdaab7b617f5cb5d9943_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a34dbb60f7e32cdaab7b617f5cb5d9943_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_aae8bd96734b2cf29299f86ec53cfde3c}\label{structVHDL__writer_aae8bd96734b2cf29299f86ec53cfde3c}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+header@{write\+\_\+header}}
\index{write\+\_\+header@{write\+\_\+header}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+header()}{write\_header()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+header (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the header of vhdl file. 



Reimplemented from \hyperlink{classlanguage__writer_a3e96d627983817f9b84f72cc1fa8bb4f}{language\+\_\+writer}.



Definition at line 1768 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by has\+\_\+output\+\_\+prefix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_aae8bd96734b2cf29299f86ec53cfde3c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=343pt]{d0/d0c/structVHDL__writer_aae8bd96734b2cf29299f86ec53cfde3c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_ad21dd69e82fa37e50df3660cd177da3c}\label{structVHDL__writer_ad21dd69e82fa37e50df3660cd177da3c}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix@{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix}}
\index{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix@{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix()}{write\_io\_signal\_post\_fix()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+io\+\_\+signal\+\_\+post\+\_\+fix (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{sig }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write some code managing primary ports to signals connections. 


\begin{DoxyParams}{Parameters}
{\em port} & is the primary port for which this problem happens. \\
\hline
{\em sig} & is the attached signal. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a1789bbe12e4b1e4f168f4cc25bb7faff}{language\+\_\+writer}.



Definition at line 829 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, constant\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+owner(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, port\+\_\+o\+::\+IN, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, may\+\_\+slice\+\_\+string(), port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, signal\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ad21dd69e82fa37e50df3660cd177da3c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ad21dd69e82fa37e50df3660cd177da3c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_ab617f377af475bddff6b07f327f8b058}\label{structVHDL__writer_ab617f377af475bddff6b07f327f8b058}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+library\+\_\+declaration@{write\+\_\+library\+\_\+declaration}}
\index{write\+\_\+library\+\_\+declaration@{write\+\_\+library\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+library\+\_\+declaration()}{write\_library\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+library\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write used library. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component for which the library declarations are written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_ab43debc2245af8078bb36b157d780aca}{language\+\_\+writer}.



Definition at line 408 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, structural\+\_\+object\+::get\+\_\+kind(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, N\+P\+\_\+functionality\+::\+I\+P\+\_\+\+L\+I\+B\+R\+A\+RY, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ab617f377af475bddff6b07f327f8b058_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ab617f377af475bddff6b07f327f8b058_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a9387c719414e8fb4e8b086ce9d9bc500}\label{structVHDL__writer_a9387c719414e8fb4e8b086ce9d9bc500}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+declaration@{write\+\_\+module\+\_\+declaration}}
\index{write\+\_\+module\+\_\+declaration@{write\+\_\+module\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+declaration()}{write\_module\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of the module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a32b5b9395eb518430fca70b1d49ff133}{language\+\_\+writer}.



Definition at line 434 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+kind(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a9387c719414e8fb4e8b086ce9d9bc500_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a9387c719414e8fb4e8b086ce9d9bc500_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a36282fe093991df0bd1b5c1df8466fd6}\label{structVHDL__writer_a36282fe093991df0bd1b5c1df8466fd6}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+definition\+\_\+begin@{write\+\_\+module\+\_\+definition\+\_\+begin}}
\index{write\+\_\+module\+\_\+definition\+\_\+begin@{write\+\_\+module\+\_\+definition\+\_\+begin}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+definition\+\_\+begin()}{write\_module\_definition\_begin()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+definition\+\_\+begin (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the top constructor declaration. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the top component to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a53b7db2b1ad81b2ee89ff81705b0f0ff}{language\+\_\+writer}.



Definition at line 574 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), Indented\+Output\+Stream\+::\+Indent(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a36282fe093991df0bd1b5c1df8466fd6_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a36282fe093991df0bd1b5c1df8466fd6_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_af09ad7bcc11cb6cbcc0d92957db60283}\label{structVHDL__writer_af09ad7bcc11cb6cbcc0d92957db60283}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+definition\+\_\+end@{write\+\_\+module\+\_\+definition\+\_\+end}}
\index{write\+\_\+module\+\_\+definition\+\_\+end@{write\+\_\+module\+\_\+definition\+\_\+end}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+definition\+\_\+end()}{write\_module\_definition\_end()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+definition\+\_\+end (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the end part in a module declaration. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the top component to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a57586ab4a2816a9eeb3658b9f072d02d}{language\+\_\+writer}.



Definition at line 596 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), Indented\+Output\+Stream\+::\+Deindent(), structural\+\_\+object\+::get\+\_\+kind(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_af09ad7bcc11cb6cbcc0d92957db60283_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_af09ad7bcc11cb6cbcc0d92957db60283_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_ab73e2cc602653d648cb732dc34421854}\label{structVHDL__writer_ab73e2cc602653d648cb732dc34421854}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+instance\+\_\+begin@{write\+\_\+module\+\_\+instance\+\_\+begin}}
\index{write\+\_\+module\+\_\+instance\+\_\+begin@{write\+\_\+module\+\_\+instance\+\_\+begin}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+instance\+\_\+begin()}{write\_module\_instance\_begin()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+instance\+\_\+begin (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{const std\+::string \&}]{module\+\_\+name,  }\item[{bool}]{write\+\_\+parametrization }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the initial part of the instance of a module. 


\begin{DoxyParams}{Parameters}
{\em module\+\_\+name} & is the name of the module to be instanced. It has to be specified since V\+H\+DL and verilog can print in different ways \\
\hline
{\em cir} & is the module to be instanced. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a9fa5dba07a53f84fb2936c0c46a511a4}{language\+\_\+writer}.



Definition at line 581 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and write\+\_\+module\+\_\+parametrization().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ab73e2cc602653d648cb732dc34421854_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ab73e2cc602653d648cb732dc34421854_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a8aac905135d17dd707703da3b73dd6d5}\label{structVHDL__writer_a8aac905135d17dd707703da3b73dd6d5}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+instance\+\_\+end@{write\+\_\+module\+\_\+instance\+\_\+end}}
\index{write\+\_\+module\+\_\+instance\+\_\+end@{write\+\_\+module\+\_\+instance\+\_\+end}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+instance\+\_\+end()}{write\_module\_instance\_end()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+instance\+\_\+end (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the ending part of the instance of a module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be instanced. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a58bc0c17545d1fc96385a5fbffbe62b2}{language\+\_\+writer}.



Definition at line 591 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8aac905135d17dd707703da3b73dd6d5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8aac905135d17dd707703da3b73dd6d5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a30331328811ba735b896a60304e09074}\label{structVHDL__writer_a30331328811ba735b896a60304e09074}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+internal\+\_\+declaration@{write\+\_\+module\+\_\+internal\+\_\+declaration}}
\index{write\+\_\+module\+\_\+internal\+\_\+declaration@{write\+\_\+module\+\_\+internal\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+internal\+\_\+declaration()}{write\_module\_internal\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+internal\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of internal objects of the module. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the module to be written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a3971d4b51e6c1762c29f8e0cb0a899f7}{language\+\_\+writer}.



Definition at line 441 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+kind(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, and T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a30331328811ba735b896a60304e09074_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a30331328811ba735b896a60304e09074_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_ad9ae71cdd9eefe75ccaffac7aad2c909}\label{structVHDL__writer_ad9ae71cdd9eefe75ccaffac7aad2c909}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+parametrization@{write\+\_\+module\+\_\+parametrization}}
\index{write\+\_\+module\+\_\+parametrization@{write\+\_\+module\+\_\+parametrization}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+parametrization()}{write\_module\_parametrization()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+parametrization (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Module can be parametrized with respect different features. 

Port vectors are parametrized with the number of port associated, while ports are parametrized in case the type is a integer with the number of bits. The id of the module is modified by adding the parameters at its end. For example an A\+N\+D\+\_\+\+G\+A\+TE with a port\+\_\+vector of 2 will be declared as\+: A\+N\+D\+\_\+\+G\+A\+T\+E\+\_\+2. Moreover, a multiplier with the first input of four bits, the second input with eight bits and an output of twelve bits will be declared as\+: M\+U\+L\+T\+\_\+4\+\_\+8\+\_\+12. Note that parametrization has a meaning only in case the functionality come from the S\+TD technology library. 
\begin{DoxyParams}{Parameters}
{\em cir} & is the component to be declared. \\
\hline
\end{DoxyParams}
writing memory-\/related parameters

Generic of owner module

If we reach this point actual parameter of current module is formal parameter of owner module of type memory Since memory parameters are integer and parameter of current module is std\+\_\+logic\+\_\+vector conversion has to be added We need to know the size of the generic (name), but this is not possible examining only the current generic At the moment his pattern has been encountered only in constant\+\_\+value, so we use information about another generic that we know exist int that module 

Implements \hyperlink{classlanguage__writer_a393febaf037080d4a91588cfa699c8cb}{language\+\_\+writer}.



Definition at line 916 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+kind(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+path(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, M\+E\+M\+O\+R\+Y\+\_\+\+P\+A\+R\+A\+M\+E\+T\+ER, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, port\+\_\+vector\+\_\+o\+\_\+K, P\+O\+R\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::size, S\+T\+D\+\_\+\+G\+E\+T\+\_\+\+S\+I\+ZE, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, TM, structural\+\_\+type\+\_\+descriptor\+::type, test\+\_\+panda\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), and write\+\_\+module\+\_\+instance\+\_\+begin().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ad9ae71cdd9eefe75ccaffac7aad2c909_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ad9ae71cdd9eefe75ccaffac7aad2c909_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a0c54febb526f68c5d71314576086ec3b}\label{structVHDL__writer_a0c54febb526f68c5d71314576086ec3b}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+module\+\_\+parametrization\+\_\+decl@{write\+\_\+module\+\_\+parametrization\+\_\+decl}}
\index{write\+\_\+module\+\_\+parametrization\+\_\+decl@{write\+\_\+module\+\_\+parametrization\+\_\+decl}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+module\+\_\+parametrization\+\_\+decl()}{write\_module\_parametrization\_decl()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+module\+\_\+parametrization\+\_\+decl (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of the module parameters. 

writing memory-\/related parameters

in case first\+\_\+it is false at least one parameter has used. 

Implements \hyperlink{classlanguage__writer_ad14ee8909894bca0a7d8874554d91d9b}{language\+\_\+writer}.



Definition at line 1583 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), B\+I\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, channel\+\_\+o\+\_\+K, component\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+kind\+\_\+text(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), structural\+\_\+object\+::get\+\_\+type\+Ref(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, M\+E\+M\+O\+R\+Y\+\_\+\+P\+A\+R\+A\+M\+E\+T\+ER, N\+U\+M\+\_\+\+E\+L\+E\+M\+\_\+\+P\+R\+E\+F\+IX, Number\+To\+Binary\+String(), structural\+\_\+type\+\_\+descriptor\+::\+O\+T\+H\+ER, port\+\_\+vector\+\_\+o\+\_\+K, P\+O\+R\+T\+S\+I\+Z\+E\+\_\+\+P\+R\+E\+F\+IX, structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, TM, structural\+\_\+type\+\_\+descriptor\+::type, test\+\_\+panda\+::type, structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+U\+N\+K\+N\+O\+WN, structural\+\_\+type\+\_\+descriptor\+::\+U\+S\+ER, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+S\+ER.



Referenced by get\+\_\+extension(), and write\+\_\+component\+\_\+declaration().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a0c54febb526f68c5d71314576086ec3b_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a0c54febb526f68c5d71314576086ec3b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a479a39c4d3b15e8052100fca87a45717}\label{structVHDL__writer_a479a39c4d3b15e8052100fca87a45717}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+\+N\+P\+\_\+functionalities@{write\+\_\+\+N\+P\+\_\+functionalities}}
\index{write\+\_\+\+N\+P\+\_\+functionalities@{write\+\_\+\+N\+P\+\_\+functionalities}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+\+N\+P\+\_\+functionalities()}{write\_NP\_functionalities()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+\+N\+P\+\_\+functionalities (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write in the proper language the behavioral description of the module described in \char`\"{}\+Not Parsed\char`\"{} form. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component. \\
\hline
\end{DoxyParams}
manage reset by preprocessing the behavioral description 

Implements \hyperlink{classlanguage__writer_a75a800dc2e7afbecf76f1acaae82b6ce}{language\+\_\+writer}.



Definition at line 1544 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), N\+P\+\_\+functionality\+::get\+\_\+\+N\+P\+\_\+functionality(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, language\+\_\+writer\+::parameters, remove\+\_\+escaped(), R\+E\+S\+E\+T\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and N\+P\+\_\+functionality\+::\+V\+H\+D\+L\+\_\+\+P\+R\+O\+V\+I\+D\+ED.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a479a39c4d3b15e8052100fca87a45717_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a479a39c4d3b15e8052100fca87a45717_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_ab460a8caf690d621561c8ea8705d7438}\label{structVHDL__writer_ab460a8caf690d621561c8ea8705d7438}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+port\+\_\+binding@{write\+\_\+port\+\_\+binding}}
\index{write\+\_\+port\+\_\+binding@{write\+\_\+port\+\_\+binding}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+binding()}{write\_port\_binding()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+port\+\_\+binding (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{top,  }\item[{bool \&}]{first\+\_\+port\+\_\+analyzed }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the binding of a port. 

It follows the name binding style. 
\begin{DoxyParams}{Parameters}
{\em port} & is the port to be bounded. \\
\hline
{\em top} & is the component owner of the component that has the port to be bounded. \\
\hline
\end{DoxyParams}
This conversion is needed since vector of bool are mapped on V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT 

Implements \hyperlink{classlanguage__writer_aae06225ee079da7199d6f7e9f35fa108}{language\+\_\+writer}.



Definition at line 701 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, constant\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+type\+\_\+descriptor\+::get\+\_\+name(), structural\+\_\+object\+::get\+\_\+owner(), structural\+\_\+object\+::get\+\_\+path(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, structural\+\_\+object\+::get\+\_\+type\+Ref(), port\+\_\+o\+::\+IN, I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, structural\+\_\+type\+\_\+descriptor\+::\+I\+NT, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::\+R\+E\+AL, structural\+\_\+type\+\_\+descriptor\+::size, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, structural\+\_\+type\+\_\+descriptor\+::type, type\+\_\+converter(), structural\+\_\+type\+\_\+descriptor\+::\+U\+I\+NT, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+I\+NT, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+U\+I\+NT.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ab460a8caf690d621561c8ea8705d7438_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_ab460a8caf690d621561c8ea8705d7438_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a19481913996a5ac739d788aa43f9a2a9}\label{structVHDL__writer_a19481913996a5ac739d788aa43f9a2a9}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+port\+\_\+decl\+\_\+header@{write\+\_\+port\+\_\+decl\+\_\+header}}
\index{write\+\_\+port\+\_\+decl\+\_\+header@{write\+\_\+port\+\_\+decl\+\_\+header}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+decl\+\_\+header()}{write\_port\_decl\_header()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+port\+\_\+decl\+\_\+header (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the header for port\+\_\+decl. 



Implements \hyperlink{classlanguage__writer_a89c790a77df81030bd359a1adcaae433}{language\+\_\+writer}.



Definition at line 1571 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Indent(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a19481913996a5ac739d788aa43f9a2a9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a19481913996a5ac739d788aa43f9a2a9_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_af421fa8d57e933193276a0cb76ccd0a3}\label{structVHDL__writer_af421fa8d57e933193276a0cb76ccd0a3}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+port\+\_\+decl\+\_\+tail@{write\+\_\+port\+\_\+decl\+\_\+tail}}
\index{write\+\_\+port\+\_\+decl\+\_\+tail@{write\+\_\+port\+\_\+decl\+\_\+tail}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+decl\+\_\+tail()}{write\_port\_decl\_tail()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+port\+\_\+decl\+\_\+tail (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the tail for port\+\_\+decl. 



Implements \hyperlink{classlanguage__writer_af20577675f401b5e75b4f0a64484529b}{language\+\_\+writer}.



Definition at line 1577 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), and language\+\_\+writer\+::indented\+\_\+output\+\_\+stream.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_af421fa8d57e933193276a0cb76ccd0a3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_af421fa8d57e933193276a0cb76ccd0a3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a2d88694c56cecd9e97117da37c3cf0d3}\label{structVHDL__writer_a2d88694c56cecd9e97117da37c3cf0d3}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+port\+\_\+declaration@{write\+\_\+port\+\_\+declaration}}
\index{write\+\_\+port\+\_\+declaration@{write\+\_\+port\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+port\+\_\+declaration()}{write\_port\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+port\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{bool}]{last\+\_\+port\+\_\+to\+\_\+analyze }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the port declaration starting from a port object. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the port to be written. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_acf6d294fc4f807691e729b0dd13bc998}{language\+\_\+writer}.



Definition at line 450 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), port\+\_\+o\+::\+G\+EN, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+type\+Ref(), port\+\_\+o\+::\+IN, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, port\+\_\+o\+::\+IO, port\+\_\+o\+::\+O\+UT, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, port\+\_\+o\+::\+T\+L\+M\+\_\+\+IN, port\+\_\+o\+::\+T\+L\+M\+\_\+\+I\+N\+O\+UT, port\+\_\+o\+::\+T\+L\+M\+\_\+\+O\+UT, type\+\_\+converter(), type\+\_\+converter\+\_\+size(), and port\+\_\+o\+::\+U\+N\+K\+N\+O\+WN.



Referenced by get\+\_\+extension(), and write\+\_\+component\+\_\+declaration().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a2d88694c56cecd9e97117da37c3cf0d3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a2d88694c56cecd9e97117da37c3cf0d3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a24689039313dfd370692b4c13f2c8862}\label{structVHDL__writer_a24689039313dfd370692b4c13f2c8862}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+present\+\_\+state\+\_\+update@{write\+\_\+present\+\_\+state\+\_\+update}}
\index{write\+\_\+present\+\_\+state\+\_\+update@{write\+\_\+present\+\_\+state\+\_\+update}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+present\+\_\+state\+\_\+update()}{write\_present\_state\_update()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+present\+\_\+state\+\_\+update (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref}}]{cir,  }\item[{const std\+::string \&}]{reset\+\_\+state,  }\item[{const std\+::string \&}]{reset\+\_\+port,  }\item[{const std\+::string \&}]{clock\+\_\+port,  }\item[{const std\+::string \&}]{reset\+\_\+type,  }\item[{bool}]{connect\+\_\+present\+\_\+next\+\_\+state\+\_\+signals }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



write the present\+\_\+state update process 


\begin{DoxyParams}{Parameters}
{\em reset\+\_\+state} & is the reset state. \\
\hline
{\em reset\+\_\+port} & is the reset port. \\
\hline
{\em clock\+\_\+port} & is the clock port. \\
\hline
{\em synch\+\_\+reset} & when true the F\+SM will have an synchronous reset \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_accbef441e192407932159b5a4d885cda}{language\+\_\+writer}.



Definition at line 1173 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), Indented\+Output\+Stream\+::\+Deindent(), Indented\+Output\+Stream\+::\+Indent(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, language\+\_\+writer\+::parameters, and write\+\_\+comment().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a24689039313dfd370692b4c13f2c8862_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a24689039313dfd370692b4c13f2c8862_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_abbe0d08a850b90049d20cbc3ded0e132}\label{structVHDL__writer_abbe0d08a850b90049d20cbc3ded0e132}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+signal\+\_\+declaration@{write\+\_\+signal\+\_\+declaration}}
\index{write\+\_\+signal\+\_\+declaration@{write\+\_\+signal\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+signal\+\_\+declaration()}{write\_signal\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+signal\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the declaration of a signal. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the signal to be declared. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_ae574f2a7e9cb7904172ce08aab243f8e}{language\+\_\+writer}.



Definition at line 552 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+type\+Ref(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, signal\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, structural\+\_\+type\+\_\+descriptor\+::size, S\+TR, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, structural\+\_\+type\+\_\+descriptor\+::type, type\+\_\+converter(), type\+\_\+converter\+\_\+size(), structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL, and structural\+\_\+type\+\_\+descriptor\+::vector\+\_\+size.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_abbe0d08a850b90049d20cbc3ded0e132_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_abbe0d08a850b90049d20cbc3ded0e132_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a0c98259dd9ea0a8ac551a7204e3a734f}\label{structVHDL__writer_a0c98259dd9ea0a8ac551a7204e3a734f}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+state\+\_\+declaration@{write\+\_\+state\+\_\+declaration}}
\index{write\+\_\+state\+\_\+declaration@{write\+\_\+state\+\_\+declaration}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+state\+\_\+declaration()}{write\_state\_declaration()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+state\+\_\+declaration (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{const std\+::list$<$ std\+::string $>$ \&}]{list\+\_\+of\+\_\+states,  }\item[{const std\+::string \&}]{reset\+\_\+port,  }\item[{const std\+::string \&}]{reset\+\_\+state,  }\item[{bool}]{one\+\_\+hot }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



write the declaration of all the states of the finite state machine. 


\begin{DoxyParams}{Parameters}
{\em list\+\_\+of\+\_\+states} & is the list of all the states. \\
\hline
\end{DoxyParams}
adjust in case states are not consecutives 

Implements \hyperlink{classlanguage__writer_a3325b6d77049e7f4bf39b1c4758df5e8}{language\+\_\+writer}.



Definition at line 1128 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), language\+\_\+writer\+::bitnumber(), language\+\_\+writer\+::encode\+\_\+one\+\_\+hot(), language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, max(), Number\+To\+Binary\+String(), language\+\_\+writer\+::parameters, S\+T\+A\+T\+E\+\_\+\+N\+A\+M\+E\+\_\+\+P\+R\+E\+F\+IX, S\+TR, and write\+\_\+comment().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a0c98259dd9ea0a8ac551a7204e3a734f_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a0c98259dd9ea0a8ac551a7204e3a734f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_aaba770cf999a1be1ead3e65623adc02f}\label{structVHDL__writer_aaba770cf999a1be1ead3e65623adc02f}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+tail@{write\+\_\+tail}}
\index{write\+\_\+tail@{write\+\_\+tail}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+tail()}{write\_tail()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+tail (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the tail part of the file. 

Write some lines of comments and some debugging code. 
\begin{DoxyParams}{Parameters}
{\em cir} & is the top component. \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_aa244ceb9a8c0033a75c5b885df4693c8}{language\+\_\+writer}.



Definition at line 1124 of file V\+H\+D\+L\+\_\+writer.\+cpp.



Referenced by get\+\_\+extension().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_aaba770cf999a1be1ead3e65623adc02f_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a8a3178b0a3f07604df38e02882851374}\label{structVHDL__writer_a8a3178b0a3f07604df38e02882851374}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+transition\+\_\+output\+\_\+functions@{write\+\_\+transition\+\_\+output\+\_\+functions}}
\index{write\+\_\+transition\+\_\+output\+\_\+functions@{write\+\_\+transition\+\_\+output\+\_\+functions}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+transition\+\_\+output\+\_\+functions()}{write\_transition\_output\_functions()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+transition\+\_\+output\+\_\+functions (\begin{DoxyParamCaption}\item[{bool}]{single\+\_\+proc,  }\item[{unsigned int}]{output\+\_\+index,  }\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{cir,  }\item[{const std\+::string \&}]{reset\+\_\+state,  }\item[{const std\+::string \&}]{reset\+\_\+port,  }\item[{const std\+::string \&}]{start\+\_\+port,  }\item[{const std\+::string \&}]{clock\+\_\+port,  }\item[{std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&}]{first,  }\item[{std\+::vector$<$ std\+::string $>$\+::const\+\_\+iterator \&}]{end }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write the transition and output functions. 


\begin{DoxyParams}{Parameters}
{\em cir} & is the component. \\
\hline
{\em reset\+\_\+port} & is the reset port. \\
\hline
{\em clock\+\_\+port} & is the clock port. \\
\hline
{\em first} & if the first iterator of the state table. \\
\hline
{\em end} & if the end iterator of the state table. \\
\hline
{\em n\+\_\+states} & is the number of states. \\
\hline
\end{DoxyParams}
get the default output of the reset state

set the defaults

get the present state

get the current output

check if we can skip this state or transitions

really useful for one-\/hot encoding 

Implements \hyperlink{classlanguage__writer_a1eb41e600406aea66d35f6da5ef16098}{language\+\_\+writer}.



Definition at line 1218 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, Indented\+Output\+Stream\+::\+Deindent(), Indented\+Output\+Stream\+::\+Indent(), I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, N\+E\+X\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, Number\+To\+Binary\+String(), P\+R\+E\+S\+E\+N\+T\+\_\+\+S\+T\+A\+T\+E\+\_\+\+P\+O\+R\+T\+\_\+\+N\+A\+ME, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+E\+R\+R\+OR, and write\+\_\+comment().



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8a3178b0a3f07604df38e02882851374_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8a3178b0a3f07604df38e02882851374_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a8930dbb88b219d4ab659d65925541684}\label{structVHDL__writer_a8930dbb88b219d4ab659d65925541684}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!write\+\_\+vector\+\_\+port\+\_\+binding@{write\+\_\+vector\+\_\+port\+\_\+binding}}
\index{write\+\_\+vector\+\_\+port\+\_\+binding@{write\+\_\+vector\+\_\+port\+\_\+binding}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{write\+\_\+vector\+\_\+port\+\_\+binding()}{write\_vector\_port\_binding()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::write\+\_\+vector\+\_\+port\+\_\+binding (\begin{DoxyParamCaption}\item[{const \hyperlink{structural__objects_8hpp_a8ea5f8cc50ab8f4c31e2751074ff60b2}{structural\+\_\+object\+Ref} \&}]{port,  }\item[{bool \&}]{first\+\_\+port\+\_\+analyzed }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Implements \hyperlink{classlanguage__writer_a97f0527b8b3b510dc254108379edf440}{language\+\_\+writer}.



Definition at line 603 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References Indented\+Output\+Stream\+::\+Append(), structural\+\_\+type\+\_\+descriptor\+::\+B\+O\+OL, constant\+\_\+o\+\_\+K, H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, structural\+\_\+object\+::get\+\_\+id(), structural\+\_\+object\+::get\+\_\+kind(), structural\+\_\+object\+::get\+\_\+owner(), G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+S\+I\+ZE, I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, signal\+\_\+o\+\_\+K, signal\+\_\+vector\+\_\+o\+\_\+K, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE, and structural\+\_\+type\+\_\+descriptor\+::\+V\+E\+C\+T\+O\+R\+\_\+\+B\+O\+OL.



Referenced by get\+\_\+extension().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8930dbb88b219d4ab659d65925541684_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a8930dbb88b219d4ab659d65925541684_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{structVHDL__writer_a1058749b23119ee23449b16921619e04}\label{structVHDL__writer_a1058749b23119ee23449b16921619e04}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!Write\+Builtin@{Write\+Builtin}}
\index{Write\+Builtin@{Write\+Builtin}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{Write\+Builtin()}{WriteBuiltin()}}
{\footnotesize\ttfamily void V\+H\+D\+L\+\_\+writer\+::\+Write\+Builtin (\begin{DoxyParamCaption}\item[{const structural\+\_\+object\+Const\+Ref}]{component }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Write a builtin component. 


\begin{DoxyParams}{Parameters}
{\em component} & is the component to be printed \\
\hline
\end{DoxyParams}


Implements \hyperlink{classlanguage__writer_a30538fe1dc72928281e409f7684ced83}{language\+\_\+writer}.



Definition at line 1703 of file V\+H\+D\+L\+\_\+writer.\+cpp.



References A\+N\+D\+\_\+\+G\+A\+T\+E\+\_\+\+S\+TD, Indented\+Output\+Stream\+::\+Append(), H\+D\+L\+\_\+manager\+::convert\+\_\+to\+\_\+identifier(), language\+\_\+writer\+::debug\+\_\+level, D\+E\+B\+U\+G\+\_\+\+L\+E\+V\+E\+L\+\_\+\+V\+E\+R\+Y\+\_\+\+P\+E\+D\+A\+N\+T\+IC, G\+E\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+A\+ME, I\+N\+D\+E\+N\+T\+\_\+\+D\+B\+G\+\_\+\+M\+EX, language\+\_\+writer\+::indented\+\_\+output\+\_\+stream, O\+R\+\_\+\+G\+A\+T\+E\+\_\+\+S\+TD, port\+\_\+o\+\_\+K, port\+\_\+vector\+\_\+o\+\_\+K, S\+TR, T\+H\+R\+O\+W\+\_\+\+A\+S\+S\+E\+RT, and T\+H\+R\+O\+W\+\_\+\+U\+N\+R\+E\+A\+C\+H\+A\+B\+LE.



Referenced by has\+\_\+output\+\_\+prefix().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a1058749b23119ee23449b16921619e04_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{d0/d0c/structVHDL__writer_a1058749b23119ee23449b16921619e04_icgraph}
\end{center}
\end{figure}


\subsection{Field Documentation}
\mbox{\Hypertarget{structVHDL__writer_a68438bcbd4f0b484090a4a9b10d487ee}\label{structVHDL__writer_a68438bcbd4f0b484090a4a9b10d487ee}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!keywords@{keywords}}
\index{keywords@{keywords}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{keywords}{keywords}}
{\footnotesize\ttfamily \hyperlink{classCustomOrderedSet}{Custom\+Ordered\+Set}$<$std\+::string$>$ V\+H\+D\+L\+\_\+writer\+::keywords\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 64 of file V\+H\+D\+L\+\_\+writer.\+hpp.



Referenced by check\+\_\+keyword(), and V\+H\+D\+L\+\_\+writer().

\mbox{\Hypertarget{structVHDL__writer_a54d25538b5aca382ab62f7a5da4743c1}\label{structVHDL__writer_a54d25538b5aca382ab62f7a5da4743c1}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def@{list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def}}
\index{list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def@{list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def}{list\_of\_comp\_already\_def}}
{\footnotesize\ttfamily \hyperlink{classCustomOrderedSet}{Custom\+Ordered\+Set}$<$std\+::string$>$ V\+H\+D\+L\+\_\+writer\+::list\+\_\+of\+\_\+comp\+\_\+already\+\_\+def\hspace{0.3cm}{\ttfamily [protected]}}



Definition at line 66 of file V\+H\+D\+L\+\_\+writer.\+hpp.



Referenced by write\+\_\+component\+\_\+declaration(), and write\+\_\+module\+\_\+declaration().

\mbox{\Hypertarget{structVHDL__writer_a1229d2102ce3fd2c45b9848483e0bd0f}\label{structVHDL__writer_a1229d2102ce3fd2c45b9848483e0bd0f}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!TM@{TM}}
\index{TM@{TM}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{TM}{TM}}
{\footnotesize\ttfamily const technology\+\_\+manager\+Const\+Ref V\+H\+D\+L\+\_\+writer\+::\+TM\hspace{0.3cm}{\ttfamily [protected]}}



The technology manager. 



Definition at line 69 of file V\+H\+D\+L\+\_\+writer.\+hpp.



Referenced by write\+\_\+module\+\_\+parametrization(), and write\+\_\+module\+\_\+parametrization\+\_\+decl().

\mbox{\Hypertarget{structVHDL__writer_a13015c583b732347cdf490034ae02ad3}\label{structVHDL__writer_a13015c583b732347cdf490034ae02ad3}} 
\index{V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}!token\+Names@{token\+Names}}
\index{token\+Names@{token\+Names}!V\+H\+D\+L\+\_\+writer@{V\+H\+D\+L\+\_\+writer}}
\subsubsection{\texorpdfstring{token\+Names}{tokenNames}}
{\footnotesize\ttfamily const char $\ast$ V\+H\+D\+L\+\_\+writer\+::token\+Names\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [protected]}}

{\bfseries Initial value\+:}
\begin{DoxyCode}
= \{\textcolor{stringliteral}{"abs"},           \textcolor{stringliteral}{"access"},   \textcolor{stringliteral}{"after"},      \textcolor{stringliteral}{"alias"},  \textcolor{stringliteral}{"all"},      \textcolor{stringliteral}{"and"},      \textcolor{stringliteral}{"architecture"}, \textcolor{stringliteral}{"array"},   \textcolor{stringliteral}{
      "assert"},  \textcolor{stringliteral}{"attribute"}, \textcolor{stringliteral}{"begin"},     \textcolor{stringliteral}{"block"},    \textcolor{stringliteral}{"body"},     \textcolor{stringliteral}{"buffer"},  \textcolor{stringliteral}{"bus"},    \textcolor{stringliteral}{"case"},      \textcolor{stringliteral}{"component"},
                                         \textcolor{stringliteral}{"configuration"}, \textcolor{stringliteral}{"constant"}, \textcolor{stringliteral}{"disconnect"}, \textcolor{stringliteral}{"downto"}, \textcolor{stringliteral}{"else"},     \textcolor{stringliteral}{"
      elsif"},    \textcolor{stringliteral}{"end"},          \textcolor{stringliteral}{"entity"},  \textcolor{stringliteral}{"exit"},    \textcolor{stringliteral}{"file"},      \textcolor{stringliteral}{"for"},       \textcolor{stringliteral}{"function"}, \textcolor{stringliteral}{"generate"}, \textcolor{stringliteral}{"generic"}
      , \textcolor{stringliteral}{"group"},  \textcolor{stringliteral}{"guarded"},   \textcolor{stringliteral}{"if"},
                                         \textcolor{stringliteral}{"impure"},        \textcolor{stringliteral}{"in"},       \textcolor{stringliteral}{"inertial"},   \textcolor{stringliteral}{"inout"},  \textcolor{stringliteral}{"is"},       \textcolor{stringliteral}{"
      label"},    \textcolor{stringliteral}{"library"},      \textcolor{stringliteral}{"linkage"}, \textcolor{stringliteral}{"literal"}, \textcolor{stringliteral}{"loop"},      \textcolor{stringliteral}{"map"},       \textcolor{stringliteral}{"mod"},      \textcolor{stringliteral}{"nand"},     \textcolor{stringliteral}{"new"},   
        \textcolor{stringliteral}{"next"},   \textcolor{stringliteral}{"nor"},       \textcolor{stringliteral}{"not"},
                                         \textcolor{stringliteral}{"null"},          \textcolor{stringliteral}{"of"},       \textcolor{stringliteral}{"on"},         \textcolor{stringliteral}{"open"},   \textcolor{stringliteral}{"or"},       \textcolor{stringliteral}{"
      others"},   \textcolor{stringliteral}{"out"},          \textcolor{stringliteral}{"package"}, \textcolor{stringliteral}{"port"},    \textcolor{stringliteral}{"postponed"}, \textcolor{stringliteral}{"procedure"}, \textcolor{stringliteral}{"process"},  \textcolor{stringliteral}{"pure"},     \textcolor{stringliteral}{"range"}, 
        \textcolor{stringliteral}{"record"}, \textcolor{stringliteral}{"register"},  \textcolor{stringliteral}{"reject"},
                                         \textcolor{stringliteral}{"rem"},           \textcolor{stringliteral}{"return"},   \textcolor{stringliteral}{"rol"},        \textcolor{stringliteral}{"ror"},    \textcolor{stringliteral}{"select"},   \textcolor{stringliteral}{"
      severity"}, \textcolor{stringliteral}{"signal"},       \textcolor{stringliteral}{"shared"},  \textcolor{stringliteral}{"sla"},     \textcolor{stringliteral}{"sli"},       \textcolor{stringliteral}{"sra"},       \textcolor{stringliteral}{"srl"},      \textcolor{stringliteral}{"subtype"},  \textcolor{stringliteral}{"then"},  
        \textcolor{stringliteral}{"to"},     \textcolor{stringliteral}{"transport"}, \textcolor{stringliteral}{"type"},
                                         \textcolor{stringliteral}{"unaffected"},    \textcolor{stringliteral}{"units"},    \textcolor{stringliteral}{"until"},      \textcolor{stringliteral}{"use"},    \textcolor{stringliteral}{"variable"}, \textcolor{stringliteral}{"
      wait"},     \textcolor{stringliteral}{"when"},         \textcolor{stringliteral}{"while"},   \textcolor{stringliteral}{"with"},    \textcolor{stringliteral}{"xnor"},      \textcolor{stringliteral}{"xor"}\}
\end{DoxyCode}


Autoheader include. 

. include H\+L\+S/stg include S\+TL include technology/physical\+\_\+library include utility include 

Definition at line 63 of file V\+H\+D\+L\+\_\+writer.\+hpp.



Referenced by V\+H\+D\+L\+\_\+writer().



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/design\+\_\+flows/backend/\+To\+H\+D\+L/writer/\hyperlink{VHDL__writer_8hpp}{V\+H\+D\+L\+\_\+writer.\+hpp}\item 
/home/osboxes/bambu/\+Pand\+A-\/bambu/src/design\+\_\+flows/backend/\+To\+H\+D\+L/writer/\hyperlink{VHDL__writer_8cpp}{V\+H\+D\+L\+\_\+writer.\+cpp}\end{DoxyCompactItemize}
