
*** Running vivado
    with args -log PS_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PS_axi_smc_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source PS_axi_smc_0.tcl -notrace
Command: synth_design -top PS_axi_smc_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PS_axi_smc_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/synth/PS_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_11RZTVI' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:788]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_one_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_0/synth/bd_d07b_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1'b1 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_one_0' (2#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_0/synth/bd_d07b_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_d07b_psr_aclk_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/synth/bd_d07b_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/synth/bd_d07b_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78018]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_d07b_psr_aclk_0' (9#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/synth/bd_d07b_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_d07b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:823]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_d07b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:823]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_d07b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:823]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_d07b_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:823]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_d07b_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:823]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_11RZTVI' (10#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:788]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_V81PGL' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_m00e_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_12/synth/bd_d07b_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (11#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_m00e_0' (20#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_12/synth/bd_d07b_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_V81PGL' (21#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:832]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_m00s2a_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_11/synth/bd_d07b_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_m00s2a_0' (23#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_11/synth/bd_d07b_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_s00a2s_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_5/synth/bd_d07b_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_s00a2s_0' (25#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_5/synth/bd_d07b_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1VLKV1I' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:1203]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_s00mmu_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_2/synth/bd_d07b_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_s00mmu_0' (29#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_2/synth/bd_d07b_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_s00sic_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_4/synth/bd_d07b_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_s00sic_0' (34#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_4/synth/bd_d07b_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_s00tr_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_3/synth/bd_d07b_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_s00tr_0' (37#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_3/synth/bd_d07b_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1VLKV1I' (38#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:1203]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1RUDBNG' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:1857]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_sarn_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_6/synth/bd_d07b_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (43#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (44#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_sarn_0' (53#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_6/synth/bd_d07b_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_sawn_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_8/synth/bd_d07b_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_sawn_0' (54#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_8/synth/bd_d07b_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_sbn_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_10/synth/bd_d07b_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (54#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (54#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_sbn_0' (55#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_10/synth/bd_d07b_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_srn_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_7/synth/bd_d07b_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (55#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (55#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_srn_0' (56#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_7/synth/bd_d07b_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_d07b_swn_0' [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_9/synth/bd_d07b_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 70 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 70 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 70 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 70 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 70 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 70 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (56#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (56#1) [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b_swn_0' (57#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_9/synth/bd_d07b_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1RUDBNG' (58#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:1857]
INFO: [Synth 8-6155] done synthesizing module 'bd_d07b' (59#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/synth/bd_d07b.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PS_axi_smc_0' (60#1) [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/synth/PS_axi_smc_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.484 ; gain = 28.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.484 ; gain = 28.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1028.484 ; gain = 28.250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1065.559 ; gain = 3.258
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/bd_d07b_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/bd_d07b_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/bd_d07b_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.gen/sources_1/bd/PS/ip/PS_axi_smc_0/bd_0/ip/ip_1/bd_d07b_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_smc_0_synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PS_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PS_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1391.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.455 . Memory (MB): peak = 1409.148 ; gain = 17.723
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_smc_0_synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 31    
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 5     
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 18    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 51    
+---Registers : 
	             2178 Bit    Registers := 6     
	              156 Bit    Registers := 2     
	              104 Bit    Registers := 1     
	               70 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 175   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 36    
	   2 Input    7 Bit        Muxes := 20    
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 30    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 11    
	  11 Input    3 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 41    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 168   
	   6 Input    1 Bit        Muxes := 53    
	  12 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|xpm_memory_sdpram:/xpm_memory_base_inst                                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26	 | 
|xpm_memory_sdpram:/xpm_memory_base_inst                                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26	 | 
|inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4	  | 
|inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12	 | 
|inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12	 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                               | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|xpm_memory_sdpram:/xpm_memory_base_inst                                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26	 | 
|xpm_memory_sdpram:/xpm_memory_base_inst                                                                                                                                   | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26	 | 
|inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4	  | 
|inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12	 | 
|inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 70              | RAM32M x 12	 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__322   | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |LUT1    |    76|
|3     |LUT2    |    96|
|4     |LUT3    |   233|
|5     |LUT4    |   358|
|6     |LUT5    |   216|
|7     |LUT6    |   447|
|8     |RAM32M  |    34|
|9     |SRL16   |     1|
|10    |SRL16E  |    73|
|11    |SRLC32E |    70|
|12    |FDCE    |    42|
|13    |FDR     |     4|
|14    |FDRE    |  1024|
|15    |FDSE    |    71|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1409.148 ; gain = 408.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:15 . Memory (MB): peak = 1409.148 ; gain = 28.250
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1409.148 ; gain = 408.914
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1409.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1409.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 34 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:51 . Memory (MB): peak = 1409.148 ; gain = 408.914
INFO: [Common 17-1381] The checkpoint 'C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_smc_0_synth_1/PS_axi_smc_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PS_axi_smc_0, cache-ID = ba73d473f9897c45
INFO: [Coretcl 2-1174] Renamed 256 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_smc_0_synth_1/PS_axi_smc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PS_axi_smc_0_utilization_synth.rpt -pb PS_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  9 16:15:18 2021...
