// Seed: 3953595016
module module_0 (
    input tri id_0,
    input wor id_1
);
  wire id_3;
endmodule
module module_1 (
    output wand id_0,
    inout wire id_1,
    output tri0 id_2,
    input logic id_3,
    output tri0 id_4,
    output supply0 id_5,
    output supply1 id_6
);
  always_comb @(1'b0) assign id_4 = id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    input  wire id_1#(1),
    input  wor  id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  nand primCall (id_0, id_4, id_1);
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
