Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 13 Nov 2018 00:35:01 -0000
Received: from icoremail.net (unknown [209.85.214.179])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH97aGOpbPDKBAQ--.38435S3;
	Tue, 13 Nov 2018 08:20:43 +0800 (CST)
Received: from mail-pl1-f179.google.com (unknown [209.85.214.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBXMj7YGOpbU4k0AA--.7168S3;
	Tue, 13 Nov 2018 08:20:41 +0800 (CST)
Received: by mail-pl1-f179.google.com with SMTP id x21-v6so2371159pln.9
        for <xuliker@zju.edu.cn>; Mon, 12 Nov 2018 16:20:41 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :date:from:to:cc:subject:message-id:references:mime-version
         :content-disposition:in-reply-to:user-agent:sender:precedence
         :list-id;
        bh=Z0vQYrMta29H72nRt69LXdi5qOr98htsRSDQQQ4AqXE=;
        b=px+Dbn/nYOCS/uqDTnOEm4VI6oRaGCiysOoqtdPSH0eY0cYd1sLo0IRHpUdwRzn6x0
         oDaepwWznHz9EjsSSy73vo4rq+ljf2SdZ1duhjDHKq8GjMczkcXu2tb6W3UwZ5iU/io9
         goi+PkGrz5vVFYW+37wHHJVhaLf7N3A//ZBTZZhsiyORof7hriZV28/G7pp9wo1XBSn2
         mH2u/o31LUBG2qqtbD8VreeXwK0BH6Ir/YExLfBD3YmjMMGUvKY1+TaOtAcla8R0A65L
         J9Y4hepAQlJeJnnn4tn2e5P+u80BNxKInWk0YCK4SzF56c46Cv757cy+P7A2xgtRo7RW
         K3Ug==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
X-Gm-Message-State: AGRZ1gJ0eRYZWnoGmcX69KMaCQRSYAQDgtToYJu5dXdVS/jTMuGu+O2r
	yn6ewcedop/M7WFaykFGPkNAErpSwxEYf1C/RvYk6Zj+pf6O96JVKg==
X-Received: by 2002:a17:902:a5cc:: with SMTP id t12-v6mr2923858plq.298.1542068440683;
        Mon, 12 Nov 2018 16:20:40 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:c304:0:0:0:0 with SMTP id g4-v6csp3835594pjt;
        Mon, 12 Nov 2018 16:20:39 -0800 (PST)
X-Google-Smtp-Source: AJdET5cJqhVHumcnXDp1ah1X+YJyzSPXs5xHcFCFPsjiVDtvM+jUJJ91SnoJitR/0QcI6E78ANc+
X-Received: by 2002:a62:6981:: with SMTP id e123-v6mr2935535pfc.104.1542068439852;
        Mon, 12 Nov 2018 16:20:39 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542068439; cv=none;
        d=google.com; s=arc-20160816;
        b=ikuhGcmqnXMaoc/U8kKdH4tvpGk/FI8DrI6H+Sk+sbwWbl9KyvvnuU5a7bQJM6/8Dl
         QWJFwNheKKaxRn0RXaowIxVndPx7W6qTsEsICbqxdQ06GhcoAkuLBx/D9YMXcCkhGtCt
         kU/eeDWBh+RrDzFzMKYdrTbqWJPLg9QyzV0oq8klInlZgOkg+uwIqCbNb1c/i7futsaQ
         qIlFxOIW1LO7RcZFOPyd5S2vEBKGdq9b22h4OIfDW8dD/Auy/LiKtU3EzKwvUTQk+8//
         5vRzawsfXKGsTR9kz5yHdqUxdMaGmeV15U0uUDrp4P1A+wuE3COKa/iVVKIcTeyXdmtH
         Oohw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date;
        bh=Z0vQYrMta29H72nRt69LXdi5qOr98htsRSDQQQ4AqXE=;
        b=De+vZ5uLp9wezjuhDckcvKuldgE03of1U+uvyCBp3vqHv6s2OiazrQ+dR8svdq3EfG
         0MP7C3X8eBmss0zrQqLa4eVO/rkU0UrRtBoIMUfgWUWA5GcWETo/sx1j1KSjroYgQMC0
         pJdGSWpuD3Ra+SEEgGpLbc9fCQ/+WKUNnZB5hOsdaMG2I/PjPi3dhMnJ6Tbzbi/kDUSA
         BNxKrHk7sBXMQVoM1rnsjp1X7T+f1JmQKpflwVVTCNU7RwRK/cJBHVXa7ZolNNKPdarJ
         pvi3wACqDJ2zuT9lhrAyOIiUVxiNFipSCgUPZGNEmo8LCuaBG/VOhCD7z0T7BIztOdrT
         ytjg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id t19si1510419pgk.163.2018.11.12.16.20.24;
        Mon, 12 Nov 2018 16:20:39 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1730182AbeKMKPZ (ORCPT <rfc822;pilgrimtao@gmail.com>
        + 99 others); Tue, 13 Nov 2018 05:15:25 -0500
Received: from mail-pl1-f195.google.com ([209.85.214.195]:45753 "EHLO
        mail-pl1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726028AbeKMKPZ (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 13 Nov 2018 05:15:25 -0500
Received: by mail-pl1-f195.google.com with SMTP id a14so488053plm.12;
        Mon, 12 Nov 2018 16:19:54 -0800 (PST)
X-Received: by 2002:a17:902:aa8d:: with SMTP id d13-v6mr2959247plr.74.1542068393859;
        Mon, 12 Nov 2018 16:19:53 -0800 (PST)
Received: from localhost ([64.114.255.114])
        by smtp.gmail.com with ESMTPSA id x194-v6sm25865714pfd.32.2018.11.12.16.19.53
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Mon, 12 Nov 2018 16:19:53 -0800 (PST)
Date: Mon, 12 Nov 2018 18:19:52 -0600
From: Rob Herring <robh@kernel.org>
To: Taniya Das <tdas@codeaurora.org>
Cc: Stephen Boyd <sboyd@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Andy Gross <andy.gross@linaro.org>,
        David Brown <david.brown@linaro.org>,
        Rajendra Nayak <rnayak@codeaurora.org>,
        linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org,
        linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org
Subject: Re: [PATCH v9 1/2] dt-bindings: clock: Introduce QCOM LPASS clock
 bindings
Message-ID: <20181113001952.GA2556@bogus>
References: <1541814256-23254-1-git-send-email-tdas@codeaurora.org>
 <1541814256-23254-2-git-send-email-tdas@codeaurora.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <1541814256-23254-2-git-send-email-tdas@codeaurora.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBXMj7YGOpbU4k0AA--.7168S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxGF43WFyUtry8tw4xKryxuFg_yoWruw43pa
	s0kFyfKr42yFy7uw4Fq3WxKrn3X3W8Ca4jgF17Xr10yF15C3Wftr43KF95ZFWUXrZ2v345
	ZF43WFWFkrn7Ww7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkIecxE
	wVCI4VWDMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIxAIcV
	C0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVW8Jr0_Cr1UMxvI42IY
	6I8E87Iv6xkF7I0E14v26r4UJVWxJr1l42xK82IYc2Ij64vIr41l42xK82IY64kExVAvwV
	Aq07x20xyl4x8a6x804xWl4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAqx4xG67AKxVWU
	JVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r1q6r43MIIYrxkI7V
	AKI48JMIIF0xvE42xK8VAvwI8IcIk0rVW3JVWrJrUvcSsGvfC2KfnxnUUI43ZEXa7IU5yp
	B3UUUUU==

On Sat, Nov 10, 2018 at 07:14:15AM +0530, Taniya Das wrote:
> Add device tree bindings for Low Power Audio subsystem clock controller for
> Qualcomm Technology Inc's SDM845 SoCs.
> 
> Signed-off-by: Taniya Das <tdas@codeaurora.org>
> ---
>  .../devicetree/bindings/clock/qcom,gcc.txt         | 16 +++++++++++++

Seems like a separate change?

>  .../devicetree/bindings/clock/qcom,lpasscc.txt     | 26 ++++++++++++++++++++++
>  include/dt-bindings/clock/qcom,gcc-sdm845.h        |  2 ++
>  include/dt-bindings/clock/qcom,lpass-sdm845.h      | 16 +++++++++++++
>  4 files changed, 60 insertions(+)
>  create mode 100644 Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
>  create mode 100644 include/dt-bindings/clock/qcom,lpass-sdm845.h
> 
> diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc.txt b/Documentation/devicetree/bindings/clock/qcom,gcc.txt
> index 52d9345..8661c3c 100644
> --- a/Documentation/devicetree/bindings/clock/qcom,gcc.txt
> +++ b/Documentation/devicetree/bindings/clock/qcom,gcc.txt
> @@ -35,6 +35,8 @@ be part of GCC and hence the TSENS properties can also be
>  part of the GCC/clock-controller node.
>  For more details on the TSENS properties please refer
>  Documentation/devicetree/bindings/thermal/qcom-tsens.txt
> +- protected-clocks : Protected clock specifier list as per common clock
> + binding.
> 
>  Example:
>  	clock-controller@900000 {
> @@ -55,3 +57,17 @@ Example of GCC with TSENS properties:
>  		#reset-cells = <1>;
>  		#thermal-sensor-cells = <1>;
>  	};
> +
> +Example of GCC with protected-clocks properties:
> +	clock-controller@100000 {
> +		compatible = "qcom,gcc-sdm845";
> +		reg = <0x100000 0x1f0000>;
> +		#clock-cells = <1>;
> +		#reset-cells = <1>;
> +		#power-domain-cells = <1>;
> +		protected-clocks = <GCC_QSPI_CORE_CLK>,
> +				   <GCC_QSPI_CORE_CLK_SRC>,
> +				   <GCC_QSPI_CNOC_PERIPH_AHB_CLK>,
> +				   <GCC_LPASS_Q6_AXI_CLK>,
> +				   <GCC_LPASS_SWAY_CLK>;
> +	};
> diff --git a/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt b/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
> new file mode 100644
> index 0000000..b9e9787
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/qcom,lpasscc.txt
> @@ -0,0 +1,26 @@
> +Qualcomm LPASS Clock Controller Binding
> +-----------------------------------------------
> +
> +Required properties :
> +- compatible		: shall contain "qcom,sdm845-lpasscc"
> +- #clock-cells		: from common clock binding, shall contain 1.
> +- reg			: shall contain base register address and size,
> +			  in the order
> +			Index-0 maps to LPASS_CC register region
> +			Index-1 maps to LPASS_QDSP6SS register region

No input clocks?

> +
> +Optional properties :
> +- reg-names	: register names of LPASS domain
> +		 "cc", "qdsp6ss".
> +
> +Example:
> +
> +The below node has to be defined in the cases where the LPASS peripheral loader
> +would bring the subsystem out of reset.
> +
> +	lpasscc: clock-controller@17014000 {
> +		compatible = "qcom,sdm845-lpasscc";
> +		reg = <0x17014000 0x1f004>, <0x17300000 0x200>;
> +		reg-names = "cc", "qdsp6ss";
> +		#clock-cells = <1>;
> +	};
> diff --git a/include/dt-bindings/clock/qcom,gcc-sdm845.h b/include/dt-bindings/clock/qcom,gcc-sdm845.h
> index b8eae5a..968fa65 100644
> --- a/include/dt-bindings/clock/qcom,gcc-sdm845.h
> +++ b/include/dt-bindings/clock/qcom,gcc-sdm845.h
> @@ -197,6 +197,8 @@
>  #define GCC_QSPI_CORE_CLK_SRC					187
>  #define GCC_QSPI_CORE_CLK					188
>  #define GCC_QSPI_CNOC_PERIPH_AHB_CLK				189
> +#define GCC_LPASS_Q6_AXI_CLK					190
> +#define GCC_LPASS_SWAY_CLK					191
> 
>  /* GCC Resets */
>  #define GCC_MMSS_BCR						0
> diff --git a/include/dt-bindings/clock/qcom,lpass-sdm845.h b/include/dt-bindings/clock/qcom,lpass-sdm845.h
> new file mode 100644
> index 0000000..015968e
> --- /dev/null
> +++ b/include/dt-bindings/clock/qcom,lpass-sdm845.h
> @@ -0,0 +1,16 @@
> +/* SPDX-License-Identifier: GPL-2.0 */
> +/*
> + * Copyright (c) 2018, The Linux Foundation. All rights reserved.
> + */
> +
> +#ifndef _DT_BINDINGS_CLK_SDM_LPASS_SDM845_H
> +#define _DT_BINDINGS_CLK_SDM_LPASS_SDM845_H
> +
> +#define LPASS_AUDIO_WRAPPER_AON_CLK			0
> +#define LPASS_Q6SS_AHBM_AON_CLK				1
> +#define LPASS_Q6SS_AHBS_AON_CLK				2
> +#define LPASS_QDSP6SS_XO_CLK				3
> +#define LPASS_QDSP6SS_SLEEP_CLK				4
> +#define LPASS_QDSP6SS_CORE_CLK				5
> +
> +#endif
> --
> Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
> of the Code Aurora Forum, hosted by the  Linux Foundation.
> 
