// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module algo_unpacked_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config16_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [15:0] p_read8;
input  [15:0] p_read9;
input  [15:0] p_read10;
input  [15:0] p_read11;
input  [15:0] p_read12;
input  [15:0] p_read13;
input  [15:0] p_read14;
input  [15:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [15:0] p_read21;
input  [15:0] p_read22;
input  [15:0] p_read23;
input  [15:0] p_read24;
input  [15:0] p_read25;
input  [15:0] p_read26;
input  [15:0] p_read27;
input  [15:0] p_read28;
input  [15:0] p_read29;
input  [15:0] p_read30;
input  [15:0] p_read31;
output  [15:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_subdone;
reg   [14:0] trunc_ln717_s_reg_4605;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] trunc_ln717_163_reg_4610;
reg   [15:0] trunc_ln717_166_reg_4615;
reg   [15:0] trunc_ln717_167_reg_4620;
reg   [13:0] trunc_ln717_168_reg_4625;
reg   [15:0] trunc_ln717_169_reg_4630;
reg   [15:0] trunc_ln717_170_reg_4635;
reg   [15:0] trunc_ln717_171_reg_4640;
reg   [15:0] trunc_ln717_172_reg_4645;
reg   [15:0] trunc_ln717_173_reg_4650;
reg   [15:0] trunc_ln717_174_reg_4655;
reg   [15:0] trunc_ln717_177_reg_4660;
reg   [13:0] trunc_ln717_185_reg_4665;
reg   [15:0] trunc_ln717_186_reg_4670;
reg   [15:0] trunc_ln717_187_reg_4675;
reg   [10:0] trunc_ln717_188_reg_4680;
reg   [15:0] trunc_ln717_190_reg_4685;
reg   [15:0] trunc_ln717_191_reg_4690;
wire   [15:0] add_ln712_18_fu_4184_p2;
reg   [15:0] add_ln712_18_reg_4695;
wire   [15:0] add_ln712_23_fu_4190_p2;
reg   [15:0] add_ln712_23_reg_4700;
wire   [15:0] add_ln712_26_fu_4196_p2;
reg   [15:0] add_ln712_26_reg_4705;
wire   [14:0] add_ln712_34_fu_4212_p2;
reg   [14:0] add_ln712_34_reg_4710;
wire   [15:0] add_ln712_fu_4464_p2;
reg   [15:0] add_ln712_reg_4715;
wire    ap_block_pp0_stage1_11001;
wire   [15:0] add_ln712_8_fu_4470_p2;
reg   [15:0] add_ln712_8_reg_4720;
wire   [15:0] add_ln712_12_fu_4485_p2;
reg   [15:0] add_ln712_12_reg_4725;
wire   [15:0] add_ln712_20_fu_4514_p2;
reg   [15:0] add_ln712_20_reg_4730;
wire   [15:0] add_ln712_24_fu_4525_p2;
reg   [15:0] add_ln712_24_reg_4735;
wire   [15:0] add_ln712_27_fu_4536_p2;
reg   [15:0] add_ln712_27_reg_4740;
wire   [15:0] add_ln712_36_fu_4570_p2;
reg   [15:0] add_ln712_36_reg_4745;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_port_reg_p_read;
reg   [15:0] ap_port_reg_p_read3;
reg   [15:0] ap_port_reg_p_read4;
reg   [15:0] ap_port_reg_p_read17;
reg   [15:0] ap_port_reg_p_read20;
reg   [15:0] ap_port_reg_p_read21;
wire   [6:0] mul_ln717_2_fu_360_p1;
wire    ap_block_pp0_stage0;
wire   [7:0] mul_ln717_5_fu_361_p1;
wire  signed [7:0] mul_ln717_8_fu_364_p1;
wire   [5:0] mul_ln1171_19_fu_369_p1;
wire  signed [7:0] mul_ln717_fu_380_p1;
wire   [7:0] mul_ln717_3_fu_393_p1;
wire   [6:0] mul_ln717_1_fu_398_p1;
wire   [7:0] mul_ln717_9_fu_403_p1;
wire  signed [4:0] mul_ln1171_fu_409_p1;
wire   [6:0] mul_ln717_4_fu_410_p1;
wire  signed [7:0] mul_ln717_6_fu_413_p1;
wire   [7:0] mul_ln717_7_fu_414_p1;
wire   [20:0] mul_ln1171_fu_409_p2;
wire   [21:0] mul_ln717_fu_380_p2;
wire   [21:0] mul_ln717_1_fu_398_p2;
wire   [21:0] mul_ln717_2_fu_360_p2;
wire   [18:0] shl_ln1171_85_fu_3592_p3;
wire  signed [19:0] sext_ln1171_105_fu_3600_p1;
wire   [19:0] sub_ln1171_41_fu_3604_p2;
wire   [21:0] mul_ln717_3_fu_393_p2;
wire   [20:0] shl_ln1171_86_fu_3635_p3;
wire   [17:0] shl_ln1171_87_fu_3647_p3;
wire  signed [21:0] sext_ln1171_107_fu_3643_p1;
wire  signed [21:0] sext_ln1171_108_fu_3655_p1;
wire   [21:0] add_ln1171_fu_3659_p2;
wire   [21:0] mul_ln717_4_fu_410_p2;
wire   [21:0] mul_ln717_5_fu_361_p2;
wire   [21:0] mul_ln717_6_fu_413_p2;
wire   [19:0] shl_ln1171_89_fu_3728_p3;
wire   [21:0] shl_ln1171_88_fu_3720_p3;
wire  signed [21:0] sext_ln1171_110_fu_3736_p1;
wire   [21:0] add_ln1171_4_fu_3740_p2;
wire   [17:0] shl_ln1171_91_fu_3764_p3;
wire  signed [21:0] sext_ln1171_111_fu_3772_p1;
wire   [21:0] shl_ln1171_90_fu_3756_p3;
wire   [21:0] sub_ln1171_42_fu_3776_p2;
wire   [18:0] shl_ln1171_92_fu_3792_p3;
wire   [16:0] shl_ln1171_93_fu_3804_p3;
wire  signed [19:0] sext_ln1171_112_fu_3800_p1;
wire  signed [19:0] sext_ln1171_113_fu_3812_p1;
wire   [19:0] sub_ln1171_43_fu_3816_p2;
wire   [13:0] trunc_ln717_176_fu_3822_p4;
wire   [21:0] mul_ln717_7_fu_414_p2;
wire  signed [15:0] sext_ln1171_116_fu_3851_p0;
wire  signed [15:0] shl_ln1171_95_fu_3855_p1;
wire   [18:0] shl_ln1171_95_fu_3855_p3;
wire  signed [19:0] sext_ln1171_117_fu_3863_p1;
wire  signed [19:0] sext_ln1171_116_fu_3851_p1;
wire   [19:0] sub_ln1171_45_fu_3867_p2;
wire   [13:0] trunc_ln717_179_fu_3873_p4;
wire  signed [15:0] sext_ln1171_118_fu_3887_p0;
wire  signed [15:0] shl_ln1171_96_fu_3891_p1;
wire   [19:0] shl_ln1171_96_fu_3891_p3;
wire  signed [20:0] sext_ln1171_119_fu_3899_p1;
wire  signed [20:0] sext_ln1171_118_fu_3887_p1;
wire   [20:0] add_ln1171_5_fu_3903_p2;
wire   [14:0] trunc_ln717_180_fu_3909_p4;
wire  signed [15:0] sext_ln1171_123_fu_3923_p0;
wire  signed [15:0] trunc_ln1171_4_fu_3927_p0;
wire   [14:0] trunc_ln1171_4_fu_3927_p1;
wire   [21:0] shl_ln1171_100_fu_3931_p3;
wire  signed [21:0] sext_ln1171_123_fu_3923_p1;
wire   [21:0] sub_ln1171_48_fu_3939_p2;
wire   [14:0] trunc_ln1171_5_fu_3955_p1;
wire   [20:0] shl_ln1171_102_fu_3967_p3;
wire   [21:0] shl_ln1171_101_fu_3959_p3;
wire  signed [21:0] sext_ln1171_124_fu_3975_p1;
wire   [21:0] sub_ln1171_49_fu_3979_p2;
wire  signed [15:0] sext_ln1171_125_fu_3995_p0;
wire  signed [15:0] shl_ln1171_103_fu_3999_p1;
wire   [18:0] shl_ln1171_103_fu_3999_p3;
wire  signed [19:0] sext_ln1171_126_fu_4007_p1;
wire  signed [19:0] sext_ln1171_125_fu_3995_p1;
wire   [19:0] sub_ln1171_50_fu_4011_p2;
wire   [21:0] mul_ln1171_19_fu_369_p2;
wire   [21:0] mul_ln717_8_fu_364_p2;
wire  signed [16:0] sext_ln1171_128_fu_4057_p1;
wire   [16:0] sub_ln1171_51_fu_4061_p2;
wire   [12:0] trunc_ln717_189_fu_4077_p4;
wire   [17:0] shl_ln1171_105_fu_4099_p3;
wire   [21:0] shl_ln1171_104_fu_4091_p3;
wire  signed [21:0] sext_ln1171_130_fu_4107_p1;
wire   [21:0] add_ln1171_6_fu_4111_p2;
wire   [21:0] mul_ln717_9_fu_403_p2;
wire  signed [15:0] sext_ln1171_131_fu_4142_p0;
wire  signed [15:0] shl_ln1171_106_fu_4146_p1;
wire   [18:0] shl_ln1171_106_fu_4146_p3;
wire  signed [19:0] sext_ln1171_132_fu_4154_p1;
wire   [19:0] sub_ln1171_52_fu_4158_p2;
wire  signed [19:0] sext_ln1171_131_fu_4142_p1;
wire   [19:0] sub_ln1171_53_fu_4164_p2;
wire   [13:0] trunc_ln717_192_fu_4170_p4;
wire   [15:0] trunc_ln717_175_fu_3782_p4;
wire  signed [15:0] sext_ln717_81_fu_3832_p1;
wire  signed [15:0] sext_ln717_83_fu_3883_p1;
wire  signed [15:0] sext_ln717_84_fu_3919_p1;
wire   [15:0] trunc_ln717_183_fu_3945_p4;
wire   [15:0] trunc_ln717_184_fu_3985_p4;
wire  signed [13:0] sext_ln1171_129_fu_4087_p1;
wire   [13:0] add_ln712_33_fu_4202_p2;
wire  signed [14:0] sext_ln712_11_fu_4208_p1;
wire  signed [14:0] sext_ln712_fu_4180_p1;
wire    ap_block_pp0_stage1;
wire   [17:0] shl_ln1171_s_fu_4226_p3;
wire  signed [21:0] sext_ln1171_fu_4234_p1;
wire   [21:0] shl_ln_fu_4218_p3;
wire   [21:0] sub_ln1171_fu_4238_p2;
wire   [18:0] shl_ln1171_81_fu_4257_p3;
wire  signed [19:0] sext_ln1171_100_fu_4265_p1;
wire   [16:0] shl_ln1171_82_fu_4275_p3;
wire   [19:0] sub_ln1171_38_fu_4269_p2;
wire  signed [19:0] sext_ln1171_101_fu_4283_p1;
wire   [19:0] sub_ln1171_39_fu_4287_p2;
wire   [13:0] trunc_ln717_164_fu_4293_p4;
wire   [20:0] shl_ln1171_83_fu_4307_p3;
wire   [18:0] shl_ln1171_84_fu_4319_p3;
wire  signed [21:0] sext_ln1171_102_fu_4315_p1;
wire  signed [21:0] sext_ln1171_103_fu_4327_p1;
wire   [21:0] sub_ln1171_40_fu_4331_p2;
wire  signed [15:0] sext_ln1171_114_fu_4350_p0;
wire  signed [15:0] shl_ln1171_94_fu_4354_p1;
wire   [20:0] shl_ln1171_94_fu_4354_p3;
wire  signed [21:0] sext_ln1171_115_fu_4362_p1;
wire  signed [21:0] sext_ln1171_114_fu_4350_p1;
wire   [21:0] sub_ln1171_44_fu_4366_p2;
wire   [18:0] shl_ln1171_97_fu_4382_p3;
wire   [16:0] shl_ln1171_98_fu_4394_p3;
wire  signed [19:0] sext_ln1171_121_fu_4402_p1;
wire  signed [19:0] sext_ln1171_120_fu_4390_p1;
wire   [19:0] sub_ln1171_46_fu_4406_p2;
wire   [13:0] trunc_ln717_181_fu_4412_p4;
wire  signed [15:0] sext_ln1171_122_fu_4426_p0;
wire  signed [15:0] trunc_ln1171_fu_4430_p0;
wire   [14:0] trunc_ln1171_fu_4430_p1;
wire   [21:0] shl_ln1171_99_fu_4434_p3;
wire  signed [21:0] sext_ln1171_122_fu_4426_p1;
wire   [21:0] sub_ln1171_47_fu_4442_p2;
wire   [15:0] trunc_ln_fu_4244_p4;
wire  signed [15:0] sext_ln717_fu_4254_p1;
wire  signed [15:0] sext_ln717_76_fu_4303_p1;
wire   [15:0] trunc_ln717_165_fu_4337_p4;
wire  signed [15:0] sext_ln717_78_fu_4347_p1;
wire   [15:0] add_ln712_11_fu_4480_p2;
wire   [15:0] add_ln712_10_fu_4475_p2;
wire   [15:0] add_ln712_15_fu_4495_p2;
wire   [15:0] add_ln712_14_fu_4491_p2;
wire   [15:0] add_ln712_17_fu_4505_p2;
wire   [15:0] add_ln712_19_fu_4509_p2;
wire   [15:0] add_ln712_16_fu_4499_p2;
wire   [15:0] trunc_ln717_178_fu_4372_p4;
wire   [15:0] add_ln712_22_fu_4520_p2;
wire  signed [15:0] sext_ln717_85_fu_4422_p1;
wire   [15:0] trunc_ln717_182_fu_4448_p4;
wire   [15:0] add_ln712_25_fu_4530_p2;
wire  signed [15:0] sext_ln717_86_fu_4458_p1;
wire  signed [15:0] sext_ln717_88_fu_4461_p1;
wire   [15:0] add_ln712_30_fu_4546_p2;
wire   [15:0] add_ln712_29_fu_4541_p2;
wire  signed [15:0] sext_ln712_12_fu_4561_p1;
wire   [15:0] add_ln712_32_fu_4557_p2;
wire   [15:0] add_ln712_35_fu_4564_p2;
wire   [15:0] add_ln712_31_fu_4551_p2;
wire   [15:0] add_ln712_9_fu_4576_p2;
wire   [15:0] add_ln712_13_fu_4580_p2;
wire   [15:0] add_ln712_28_fu_4590_p2;
wire   [15:0] add_ln712_37_fu_4594_p2;
wire   [15:0] add_ln712_21_fu_4585_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

algo_unpacked_mul_16s_7ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 22 ))
mul_16s_7ns_22_1_1_U943(
    .din0(p_read6),
    .din1(mul_ln717_2_fu_360_p1),
    .dout(mul_ln717_2_fu_360_p2)
);

algo_unpacked_mul_16s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8ns_22_1_1_U944(
    .din0(p_read11),
    .din1(mul_ln717_5_fu_361_p1),
    .dout(mul_ln717_5_fu_361_p2)
);

algo_unpacked_mul_16s_8s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8s_22_1_1_U945(
    .din0(p_read26),
    .din1(mul_ln717_8_fu_364_p1),
    .dout(mul_ln717_8_fu_364_p2)
);

algo_unpacked_mul_16s_6ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6ns_22_1_1_U946(
    .din0(p_read25),
    .din1(mul_ln1171_19_fu_369_p1),
    .dout(mul_ln1171_19_fu_369_p2)
);

algo_unpacked_mul_16s_8s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8s_22_1_1_U947(
    .din0(p_read2),
    .din1(mul_ln717_fu_380_p1),
    .dout(mul_ln717_fu_380_p2)
);

algo_unpacked_mul_16s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8ns_22_1_1_U948(
    .din0(p_read8),
    .din1(mul_ln717_3_fu_393_p1),
    .dout(mul_ln717_3_fu_393_p2)
);

algo_unpacked_mul_16s_7ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 22 ))
mul_16s_7ns_22_1_1_U949(
    .din0(p_read5),
    .din1(mul_ln717_1_fu_398_p1),
    .dout(mul_ln717_1_fu_398_p2)
);

algo_unpacked_mul_16s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8ns_22_1_1_U950(
    .din0(p_read30),
    .din1(mul_ln717_9_fu_403_p1),
    .dout(mul_ln717_9_fu_403_p2)
);

algo_unpacked_mul_16s_5s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 21 ))
mul_16s_5s_21_1_1_U951(
    .din0(p_read1),
    .din1(mul_ln1171_fu_409_p1),
    .dout(mul_ln1171_fu_409_p2)
);

algo_unpacked_mul_16s_7ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 22 ))
mul_16s_7ns_22_1_1_U952(
    .din0(p_read10),
    .din1(mul_ln717_4_fu_410_p1),
    .dout(mul_ln717_4_fu_410_p2)
);

algo_unpacked_mul_16s_8s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8s_22_1_1_U953(
    .din0(p_read12),
    .din1(mul_ln717_6_fu_413_p1),
    .dout(mul_ln717_6_fu_413_p2)
);

algo_unpacked_mul_16s_8ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 22 ))
mul_16s_8ns_22_1_1_U954(
    .din0(p_read16),
    .din1(mul_ln717_7_fu_414_p1),
    .dout(mul_ln717_7_fu_414_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln712_12_reg_4725 <= add_ln712_12_fu_4485_p2;
        add_ln712_20_reg_4730 <= add_ln712_20_fu_4514_p2;
        add_ln712_24_reg_4735 <= add_ln712_24_fu_4525_p2;
        add_ln712_27_reg_4740 <= add_ln712_27_fu_4536_p2;
        add_ln712_36_reg_4745 <= add_ln712_36_fu_4570_p2;
        add_ln712_8_reg_4720 <= add_ln712_8_fu_4470_p2;
        add_ln712_reg_4715 <= add_ln712_fu_4464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln712_18_reg_4695 <= add_ln712_18_fu_4184_p2;
        add_ln712_23_reg_4700 <= add_ln712_23_fu_4190_p2;
        add_ln712_26_reg_4705 <= add_ln712_26_fu_4196_p2;
        add_ln712_34_reg_4710 <= add_ln712_34_fu_4212_p2;
        trunc_ln717_163_reg_4610 <= {{mul_ln717_fu_380_p2[21:6]}};
        trunc_ln717_166_reg_4615 <= {{mul_ln717_1_fu_398_p2[21:6]}};
        trunc_ln717_167_reg_4620 <= {{mul_ln717_2_fu_360_p2[21:6]}};
        trunc_ln717_168_reg_4625 <= {{sub_ln1171_41_fu_3604_p2[19:6]}};
        trunc_ln717_169_reg_4630 <= {{mul_ln717_3_fu_393_p2[21:6]}};
        trunc_ln717_170_reg_4635 <= {{add_ln1171_fu_3659_p2[21:6]}};
        trunc_ln717_171_reg_4640 <= {{mul_ln717_4_fu_410_p2[21:6]}};
        trunc_ln717_172_reg_4645 <= {{mul_ln717_5_fu_361_p2[21:6]}};
        trunc_ln717_173_reg_4650 <= {{mul_ln717_6_fu_413_p2[21:6]}};
        trunc_ln717_174_reg_4655 <= {{add_ln1171_4_fu_3740_p2[21:6]}};
        trunc_ln717_177_reg_4660 <= {{mul_ln717_7_fu_414_p2[21:6]}};
        trunc_ln717_185_reg_4665 <= {{sub_ln1171_50_fu_4011_p2[19:6]}};
        trunc_ln717_186_reg_4670 <= {{mul_ln1171_19_fu_369_p2[21:6]}};
        trunc_ln717_187_reg_4675 <= {{mul_ln717_8_fu_364_p2[21:6]}};
        trunc_ln717_188_reg_4680 <= {{sub_ln1171_51_fu_4061_p2[16:6]}};
        trunc_ln717_190_reg_4685 <= {{add_ln1171_6_fu_4111_p2[21:6]}};
        trunc_ln717_191_reg_4690 <= {{mul_ln717_9_fu_403_p2[21:6]}};
        trunc_ln717_s_reg_4605 <= {{mul_ln1171_fu_409_p2[20:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_p_read <= p_read;
        ap_port_reg_p_read17 <= p_read17;
        ap_port_reg_p_read20 <= p_read20;
        ap_port_reg_p_read21 <= p_read21;
        ap_port_reg_p_read3 <= p_read3;
        ap_port_reg_p_read4 <= p_read4;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start == 1'b0)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1171_4_fu_3740_p2 = ($signed(shl_ln1171_88_fu_3720_p3) + $signed(sext_ln1171_110_fu_3736_p1));

assign add_ln1171_5_fu_3903_p2 = ($signed(sext_ln1171_119_fu_3899_p1) + $signed(sext_ln1171_118_fu_3887_p1));

assign add_ln1171_6_fu_4111_p2 = ($signed(shl_ln1171_104_fu_4091_p3) + $signed(sext_ln1171_130_fu_4107_p1));

assign add_ln1171_fu_3659_p2 = ($signed(sext_ln1171_107_fu_3643_p1) + $signed(sext_ln1171_108_fu_3655_p1));

assign add_ln712_10_fu_4475_p2 = (trunc_ln717_165_fu_4337_p4 + trunc_ln717_166_reg_4615);

assign add_ln712_11_fu_4480_p2 = ($signed(trunc_ln717_167_reg_4620) + $signed(sext_ln717_78_fu_4347_p1));

assign add_ln712_12_fu_4485_p2 = (add_ln712_11_fu_4480_p2 + add_ln712_10_fu_4475_p2);

assign add_ln712_13_fu_4580_p2 = (add_ln712_12_reg_4725 + add_ln712_9_fu_4576_p2);

assign add_ln712_14_fu_4491_p2 = (trunc_ln717_169_reg_4630 + trunc_ln717_170_reg_4635);

assign add_ln712_15_fu_4495_p2 = (trunc_ln717_171_reg_4640 + trunc_ln717_172_reg_4645);

assign add_ln712_16_fu_4499_p2 = (add_ln712_15_fu_4495_p2 + add_ln712_14_fu_4491_p2);

assign add_ln712_17_fu_4505_p2 = (trunc_ln717_173_reg_4650 + trunc_ln717_174_reg_4655);

assign add_ln712_18_fu_4184_p2 = ($signed(trunc_ln717_175_fu_3782_p4) + $signed(sext_ln717_81_fu_3832_p1));

assign add_ln712_19_fu_4509_p2 = (add_ln712_18_reg_4695 + add_ln712_17_fu_4505_p2);

assign add_ln712_20_fu_4514_p2 = (add_ln712_19_fu_4509_p2 + add_ln712_16_fu_4499_p2);

assign add_ln712_21_fu_4585_p2 = (add_ln712_20_reg_4730 + add_ln712_13_fu_4580_p2);

assign add_ln712_22_fu_4520_p2 = (trunc_ln717_177_reg_4660 + trunc_ln717_178_fu_4372_p4);

assign add_ln712_23_fu_4190_p2 = ($signed(sext_ln717_83_fu_3883_p1) + $signed(sext_ln717_84_fu_3919_p1));

assign add_ln712_24_fu_4525_p2 = (add_ln712_23_reg_4700 + add_ln712_22_fu_4520_p2);

assign add_ln712_25_fu_4530_p2 = ($signed(sext_ln717_85_fu_4422_p1) + $signed(trunc_ln717_182_fu_4448_p4));

assign add_ln712_26_fu_4196_p2 = (trunc_ln717_183_fu_3945_p4 + trunc_ln717_184_fu_3985_p4);

assign add_ln712_27_fu_4536_p2 = (add_ln712_26_reg_4705 + add_ln712_25_fu_4530_p2);

assign add_ln712_28_fu_4590_p2 = (add_ln712_27_reg_4740 + add_ln712_24_reg_4735);

assign add_ln712_29_fu_4541_p2 = ($signed(sext_ln717_86_fu_4458_p1) + $signed(trunc_ln717_186_reg_4670));

assign add_ln712_30_fu_4546_p2 = ($signed(trunc_ln717_187_reg_4675) + $signed(sext_ln717_88_fu_4461_p1));

assign add_ln712_31_fu_4551_p2 = (add_ln712_30_fu_4546_p2 + add_ln712_29_fu_4541_p2);

assign add_ln712_32_fu_4557_p2 = (trunc_ln717_190_reg_4685 + trunc_ln717_191_reg_4690);

assign add_ln712_33_fu_4202_p2 = ($signed(sext_ln1171_129_fu_4087_p1) + $signed(14'd992));

assign add_ln712_34_fu_4212_p2 = ($signed(sext_ln712_11_fu_4208_p1) + $signed(sext_ln712_fu_4180_p1));

assign add_ln712_35_fu_4564_p2 = ($signed(sext_ln712_12_fu_4561_p1) + $signed(add_ln712_32_fu_4557_p2));

assign add_ln712_36_fu_4570_p2 = (add_ln712_35_fu_4564_p2 + add_ln712_31_fu_4551_p2);

assign add_ln712_37_fu_4594_p2 = (add_ln712_36_reg_4745 + add_ln712_28_fu_4590_p2);

assign add_ln712_8_fu_4470_p2 = ($signed(trunc_ln717_163_reg_4610) + $signed(sext_ln717_76_fu_4303_p1));

assign add_ln712_9_fu_4576_p2 = (add_ln712_8_reg_4720 + add_ln712_reg_4715);

assign add_ln712_fu_4464_p2 = ($signed(trunc_ln_fu_4244_p4) + $signed(sext_ln717_fu_4254_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = (add_ln712_37_fu_4594_p2 + add_ln712_21_fu_4585_p2);

assign mul_ln1171_19_fu_369_p1 = 22'd21;

assign mul_ln1171_fu_409_p1 = 21'd2097141;

assign mul_ln717_1_fu_398_p1 = 22'd41;

assign mul_ln717_2_fu_360_p1 = 22'd50;

assign mul_ln717_3_fu_393_p1 = 22'd94;

assign mul_ln717_4_fu_410_p1 = 22'd35;

assign mul_ln717_5_fu_361_p1 = 22'd70;

assign mul_ln717_6_fu_413_p1 = 22'd4194202;

assign mul_ln717_7_fu_414_p1 = 22'd97;

assign mul_ln717_8_fu_364_p1 = 22'd4194201;

assign mul_ln717_9_fu_403_p1 = 22'd79;

assign mul_ln717_fu_380_p1 = 22'd4194221;

assign sext_ln1171_100_fu_4265_p1 = $signed(shl_ln1171_81_fu_4257_p3);

assign sext_ln1171_101_fu_4283_p1 = $signed(shl_ln1171_82_fu_4275_p3);

assign sext_ln1171_102_fu_4315_p1 = $signed(shl_ln1171_83_fu_4307_p3);

assign sext_ln1171_103_fu_4327_p1 = $signed(shl_ln1171_84_fu_4319_p3);

assign sext_ln1171_105_fu_3600_p1 = $signed(shl_ln1171_85_fu_3592_p3);

assign sext_ln1171_107_fu_3643_p1 = $signed(shl_ln1171_86_fu_3635_p3);

assign sext_ln1171_108_fu_3655_p1 = $signed(shl_ln1171_87_fu_3647_p3);

assign sext_ln1171_110_fu_3736_p1 = $signed(shl_ln1171_89_fu_3728_p3);

assign sext_ln1171_111_fu_3772_p1 = $signed(shl_ln1171_91_fu_3764_p3);

assign sext_ln1171_112_fu_3800_p1 = $signed(shl_ln1171_92_fu_3792_p3);

assign sext_ln1171_113_fu_3812_p1 = $signed(shl_ln1171_93_fu_3804_p3);

assign sext_ln1171_114_fu_4350_p0 = ap_port_reg_p_read17;

assign sext_ln1171_114_fu_4350_p1 = sext_ln1171_114_fu_4350_p0;

assign sext_ln1171_115_fu_4362_p1 = $signed(shl_ln1171_94_fu_4354_p3);

assign sext_ln1171_116_fu_3851_p0 = p_read18;

assign sext_ln1171_116_fu_3851_p1 = sext_ln1171_116_fu_3851_p0;

assign sext_ln1171_117_fu_3863_p1 = $signed(shl_ln1171_95_fu_3855_p3);

assign sext_ln1171_118_fu_3887_p0 = p_read19;

assign sext_ln1171_118_fu_3887_p1 = sext_ln1171_118_fu_3887_p0;

assign sext_ln1171_119_fu_3899_p1 = $signed(shl_ln1171_96_fu_3891_p3);

assign sext_ln1171_120_fu_4390_p1 = $signed(shl_ln1171_97_fu_4382_p3);

assign sext_ln1171_121_fu_4402_p1 = $signed(shl_ln1171_98_fu_4394_p3);

assign sext_ln1171_122_fu_4426_p0 = ap_port_reg_p_read21;

assign sext_ln1171_122_fu_4426_p1 = sext_ln1171_122_fu_4426_p0;

assign sext_ln1171_123_fu_3923_p0 = p_read22;

assign sext_ln1171_123_fu_3923_p1 = sext_ln1171_123_fu_3923_p0;

assign sext_ln1171_124_fu_3975_p1 = $signed(shl_ln1171_102_fu_3967_p3);

assign sext_ln1171_125_fu_3995_p0 = p_read24;

assign sext_ln1171_125_fu_3995_p1 = sext_ln1171_125_fu_3995_p0;

assign sext_ln1171_126_fu_4007_p1 = $signed(shl_ln1171_103_fu_3999_p3);

assign sext_ln1171_128_fu_4057_p1 = $signed(p_read27);

assign sext_ln1171_129_fu_4087_p1 = $signed(trunc_ln717_189_fu_4077_p4);

assign sext_ln1171_130_fu_4107_p1 = $signed(shl_ln1171_105_fu_4099_p3);

assign sext_ln1171_131_fu_4142_p0 = p_read31;

assign sext_ln1171_131_fu_4142_p1 = sext_ln1171_131_fu_4142_p0;

assign sext_ln1171_132_fu_4154_p1 = $signed(shl_ln1171_106_fu_4146_p3);

assign sext_ln1171_fu_4234_p1 = $signed(shl_ln1171_s_fu_4226_p3);

assign sext_ln712_11_fu_4208_p1 = $signed(add_ln712_33_fu_4202_p2);

assign sext_ln712_12_fu_4561_p1 = $signed(add_ln712_34_reg_4710);

assign sext_ln712_fu_4180_p1 = $signed(trunc_ln717_192_fu_4170_p4);

assign sext_ln717_76_fu_4303_p1 = $signed(trunc_ln717_164_fu_4293_p4);

assign sext_ln717_78_fu_4347_p1 = $signed(trunc_ln717_168_reg_4625);

assign sext_ln717_81_fu_3832_p1 = $signed(trunc_ln717_176_fu_3822_p4);

assign sext_ln717_83_fu_3883_p1 = $signed(trunc_ln717_179_fu_3873_p4);

assign sext_ln717_84_fu_3919_p1 = $signed(trunc_ln717_180_fu_3909_p4);

assign sext_ln717_85_fu_4422_p1 = $signed(trunc_ln717_181_fu_4412_p4);

assign sext_ln717_86_fu_4458_p1 = $signed(trunc_ln717_185_reg_4665);

assign sext_ln717_88_fu_4461_p1 = $signed(trunc_ln717_188_reg_4680);

assign sext_ln717_fu_4254_p1 = $signed(trunc_ln717_s_reg_4605);

assign shl_ln1171_100_fu_3931_p3 = {{trunc_ln1171_4_fu_3927_p1}, {7'd0}};

assign shl_ln1171_101_fu_3959_p3 = {{trunc_ln1171_5_fu_3955_p1}, {7'd0}};

assign shl_ln1171_102_fu_3967_p3 = {{p_read23}, {5'd0}};

assign shl_ln1171_103_fu_3999_p1 = p_read24;

assign shl_ln1171_103_fu_3999_p3 = {{shl_ln1171_103_fu_3999_p1}, {3'd0}};

assign shl_ln1171_104_fu_4091_p3 = {{p_read29}, {6'd0}};

assign shl_ln1171_105_fu_4099_p3 = {{p_read29}, {2'd0}};

assign shl_ln1171_106_fu_4146_p1 = p_read31;

assign shl_ln1171_106_fu_4146_p3 = {{shl_ln1171_106_fu_4146_p1}, {3'd0}};

assign shl_ln1171_81_fu_4257_p3 = {{ap_port_reg_p_read3}, {3'd0}};

assign shl_ln1171_82_fu_4275_p3 = {{ap_port_reg_p_read3}, {1'd0}};

assign shl_ln1171_83_fu_4307_p3 = {{ap_port_reg_p_read4}, {5'd0}};

assign shl_ln1171_84_fu_4319_p3 = {{ap_port_reg_p_read4}, {3'd0}};

assign shl_ln1171_85_fu_3592_p3 = {{p_read7}, {3'd0}};

assign shl_ln1171_86_fu_3635_p3 = {{p_read9}, {5'd0}};

assign shl_ln1171_87_fu_3647_p3 = {{p_read9}, {2'd0}};

assign shl_ln1171_88_fu_3720_p3 = {{p_read13}, {6'd0}};

assign shl_ln1171_89_fu_3728_p3 = {{p_read13}, {4'd0}};

assign shl_ln1171_90_fu_3756_p3 = {{p_read14}, {6'd0}};

assign shl_ln1171_91_fu_3764_p3 = {{p_read14}, {2'd0}};

assign shl_ln1171_92_fu_3792_p3 = {{p_read15}, {3'd0}};

assign shl_ln1171_93_fu_3804_p3 = {{p_read15}, {1'd0}};

assign shl_ln1171_94_fu_4354_p1 = ap_port_reg_p_read17;

assign shl_ln1171_94_fu_4354_p3 = {{shl_ln1171_94_fu_4354_p1}, {5'd0}};

assign shl_ln1171_95_fu_3855_p1 = p_read18;

assign shl_ln1171_95_fu_3855_p3 = {{shl_ln1171_95_fu_3855_p1}, {3'd0}};

assign shl_ln1171_96_fu_3891_p1 = p_read19;

assign shl_ln1171_96_fu_3891_p3 = {{shl_ln1171_96_fu_3891_p1}, {4'd0}};

assign shl_ln1171_97_fu_4382_p3 = {{ap_port_reg_p_read20}, {3'd0}};

assign shl_ln1171_98_fu_4394_p3 = {{ap_port_reg_p_read20}, {1'd0}};

assign shl_ln1171_99_fu_4434_p3 = {{trunc_ln1171_fu_4430_p1}, {7'd0}};

assign shl_ln1171_s_fu_4226_p3 = {{ap_port_reg_p_read}, {2'd0}};

assign shl_ln_fu_4218_p3 = {{ap_port_reg_p_read}, {6'd0}};

assign sub_ln1171_38_fu_4269_p2 = ($signed(20'd0) - $signed(sext_ln1171_100_fu_4265_p1));

assign sub_ln1171_39_fu_4287_p2 = ($signed(sub_ln1171_38_fu_4269_p2) - $signed(sext_ln1171_101_fu_4283_p1));

assign sub_ln1171_40_fu_4331_p2 = ($signed(sext_ln1171_102_fu_4315_p1) - $signed(sext_ln1171_103_fu_4327_p1));

assign sub_ln1171_41_fu_3604_p2 = ($signed(20'd0) - $signed(sext_ln1171_105_fu_3600_p1));

assign sub_ln1171_42_fu_3776_p2 = ($signed(sext_ln1171_111_fu_3772_p1) - $signed(shl_ln1171_90_fu_3756_p3));

assign sub_ln1171_43_fu_3816_p2 = ($signed(sext_ln1171_112_fu_3800_p1) - $signed(sext_ln1171_113_fu_3812_p1));

assign sub_ln1171_44_fu_4366_p2 = ($signed(sext_ln1171_115_fu_4362_p1) - $signed(sext_ln1171_114_fu_4350_p1));

assign sub_ln1171_45_fu_3867_p2 = ($signed(sext_ln1171_117_fu_3863_p1) - $signed(sext_ln1171_116_fu_3851_p1));

assign sub_ln1171_46_fu_4406_p2 = ($signed(sext_ln1171_121_fu_4402_p1) - $signed(sext_ln1171_120_fu_4390_p1));

assign sub_ln1171_47_fu_4442_p2 = ($signed(shl_ln1171_99_fu_4434_p3) - $signed(sext_ln1171_122_fu_4426_p1));

assign sub_ln1171_48_fu_3939_p2 = ($signed(shl_ln1171_100_fu_3931_p3) - $signed(sext_ln1171_123_fu_3923_p1));

assign sub_ln1171_49_fu_3979_p2 = ($signed(shl_ln1171_101_fu_3959_p3) - $signed(sext_ln1171_124_fu_3975_p1));

assign sub_ln1171_50_fu_4011_p2 = ($signed(sext_ln1171_126_fu_4007_p1) - $signed(sext_ln1171_125_fu_3995_p1));

assign sub_ln1171_51_fu_4061_p2 = ($signed(17'd0) - $signed(sext_ln1171_128_fu_4057_p1));

assign sub_ln1171_52_fu_4158_p2 = ($signed(20'd0) - $signed(sext_ln1171_132_fu_4154_p1));

assign sub_ln1171_53_fu_4164_p2 = ($signed(sub_ln1171_52_fu_4158_p2) - $signed(sext_ln1171_131_fu_4142_p1));

assign sub_ln1171_fu_4238_p2 = ($signed(sext_ln1171_fu_4234_p1) - $signed(shl_ln_fu_4218_p3));

assign trunc_ln1171_4_fu_3927_p0 = p_read22;

assign trunc_ln1171_4_fu_3927_p1 = trunc_ln1171_4_fu_3927_p0[14:0];

assign trunc_ln1171_5_fu_3955_p1 = p_read23[14:0];

assign trunc_ln1171_fu_4430_p0 = ap_port_reg_p_read21;

assign trunc_ln1171_fu_4430_p1 = trunc_ln1171_fu_4430_p0[14:0];

assign trunc_ln717_164_fu_4293_p4 = {{sub_ln1171_39_fu_4287_p2[19:6]}};

assign trunc_ln717_165_fu_4337_p4 = {{sub_ln1171_40_fu_4331_p2[21:6]}};

assign trunc_ln717_175_fu_3782_p4 = {{sub_ln1171_42_fu_3776_p2[21:6]}};

assign trunc_ln717_176_fu_3822_p4 = {{sub_ln1171_43_fu_3816_p2[19:6]}};

assign trunc_ln717_178_fu_4372_p4 = {{sub_ln1171_44_fu_4366_p2[21:6]}};

assign trunc_ln717_179_fu_3873_p4 = {{sub_ln1171_45_fu_3867_p2[19:6]}};

assign trunc_ln717_180_fu_3909_p4 = {{add_ln1171_5_fu_3903_p2[20:6]}};

assign trunc_ln717_181_fu_4412_p4 = {{sub_ln1171_46_fu_4406_p2[19:6]}};

assign trunc_ln717_182_fu_4448_p4 = {{sub_ln1171_47_fu_4442_p2[21:6]}};

assign trunc_ln717_183_fu_3945_p4 = {{sub_ln1171_48_fu_3939_p2[21:6]}};

assign trunc_ln717_184_fu_3985_p4 = {{sub_ln1171_49_fu_3979_p2[21:6]}};

assign trunc_ln717_189_fu_4077_p4 = {{p_read28[15:3]}};

assign trunc_ln717_192_fu_4170_p4 = {{sub_ln1171_53_fu_4164_p2[19:6]}};

assign trunc_ln_fu_4244_p4 = {{sub_ln1171_fu_4238_p2[21:6]}};

endmodule //algo_unpacked_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config16_s
