Running: /home/tharushi/Programs/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController_test_isim_beh.exe -prj /home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController_test_beh.prj work.TopController_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Synchronize_input.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Walk_register.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Timer.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TimeParameters.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Synchronizer.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/LEDs.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/FSM.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/Divider.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController_test.v" into library work
Analyzing Verilog file "/home/tharushi/Programs/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController_test.v" Line 68: Target <time_val> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController_test.v" Line 68: Size mismatch in connection of port <time_val>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 94812 KB
Fuse CPU Usage: 1140 ms
Compiling module Synchronize_input
Compiling module Synchronizer
Compiling module Walk_register
Compiling module TimeParameters
Compiling module Divider
Compiling module Timer
Compiling module FSM
Compiling module LEDs
Compiling module TopController
Compiling module TopController_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable /home/tharushi/Programs/HDL/Traffic_Light_Controller/TopController_test_isim_beh.exe
Fuse Memory Usage: 654984 KB
Fuse CPU Usage: 1160 ms
GCC CPU Usage: 880 ms
