/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [6:0] _01_;
  reg [13:0] _02_;
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [38:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [15:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 11'h000;
    else _00_ <= { celloutsig_0_29z[1], celloutsig_0_3z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 14'h0000;
    else _02_ <= in_data[21:8];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 7'h00;
    else _01_ <= { in_data[6:1], celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[40:20] === in_data[44:24];
  assign celloutsig_0_41z = { _00_[10], celloutsig_0_39z, celloutsig_0_13z } === celloutsig_0_28z[2:0];
  assign celloutsig_1_5z = { celloutsig_1_0z[6:4], celloutsig_1_2z, celloutsig_1_2z } === in_data[161:141];
  assign celloutsig_1_6z = { in_data[135:134], celloutsig_1_5z } === in_data[138:136];
  assign celloutsig_1_12z = { celloutsig_1_0z[4:1], celloutsig_1_2z } === { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_3z[4:0], celloutsig_0_4z } === { celloutsig_0_3z[6:0], celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_12z[13:2] === { celloutsig_0_2z[1:0], celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_11z } === celloutsig_0_3z[7:5];
  assign celloutsig_0_39z = { celloutsig_0_23z[2:1], celloutsig_0_24z } >= { celloutsig_0_19z[35], celloutsig_0_23z };
  assign celloutsig_0_40z = _00_[9:0] >= { celloutsig_0_14z[3:0], celloutsig_0_5z };
  assign celloutsig_1_19z = celloutsig_1_2z[5:2] >= { celloutsig_1_2z[8:6], celloutsig_1_5z };
  assign celloutsig_0_8z = celloutsig_0_7z[5:1] >= { in_data[53:52], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_5z[2], celloutsig_0_4z } >= celloutsig_0_5z[5:2];
  assign celloutsig_0_17z = { celloutsig_0_10z[9:7], celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z } >= { celloutsig_0_14z[3:1], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[157:152] % { 1'h1, celloutsig_1_0z[4:0] };
  assign celloutsig_1_13z = celloutsig_1_8z[9:7] % { 1'h1, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_7z = celloutsig_0_2z[9:2] % { 1'h1, celloutsig_0_2z[8:3], celloutsig_0_0z };
  assign celloutsig_0_12z = { _02_[5:0], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z } % { 1'h1, in_data[59:52], celloutsig_0_5z, in_data[0] };
  assign celloutsig_0_19z = { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z } % { 1'h1, in_data[57:52], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_20z = { in_data[81:79], celloutsig_0_15z, celloutsig_0_13z } % { 1'h1, celloutsig_0_7z[5:3], celloutsig_0_8z };
  assign celloutsig_0_23z = celloutsig_0_10z[6:0] % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_19z[22:8], celloutsig_0_15z } % { 1'h1, celloutsig_0_10z[14:7], _01_ };
  assign celloutsig_0_28z = celloutsig_0_25z[9:6] % { 1'h1, celloutsig_0_7z[4:3], celloutsig_0_11z };
  assign celloutsig_0_2z = _02_[12:3] % { 1'h1, _02_[10:2] };
  assign celloutsig_0_3z = { _02_[8:0], celloutsig_0_0z } | in_data[21:12];
  assign celloutsig_1_0z = in_data[184:178] | in_data[109:103];
  assign celloutsig_1_2z = { celloutsig_1_1z[2:0], celloutsig_1_1z } | in_data[165:157];
  assign celloutsig_1_3z = { celloutsig_1_2z[8:1], celloutsig_1_0z, celloutsig_1_1z } | in_data[150:130];
  assign celloutsig_1_4z = { in_data[152:145], celloutsig_1_2z } | in_data[190:174];
  assign celloutsig_0_4z = celloutsig_0_3z[5:3] | celloutsig_0_2z[9:7];
  assign celloutsig_1_8z = { celloutsig_1_3z[15:5], celloutsig_1_6z } | celloutsig_1_4z[12:1];
  assign celloutsig_1_9z = celloutsig_1_1z[5:1] | celloutsig_1_2z[5:1];
  assign celloutsig_0_5z = in_data[53:48] | { _02_[4:2], celloutsig_0_4z };
  assign celloutsig_1_16z = celloutsig_1_3z[13:8] | { celloutsig_1_9z[4:2], celloutsig_1_13z };
  assign celloutsig_1_18z = celloutsig_1_2z[5:2] | celloutsig_1_16z[3:0];
  assign celloutsig_0_6z = in_data[33:25] | _02_[13:5];
  assign celloutsig_0_10z = { celloutsig_0_2z[9:8], celloutsig_0_7z, celloutsig_0_6z } | { in_data[73:69], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_2z[7:3], celloutsig_0_11z } | { celloutsig_0_2z[4:0], celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_10z[17:6] | { in_data[86], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_24z = celloutsig_0_19z[11:6] | { _01_[5:1], celloutsig_0_9z };
  assign celloutsig_0_26z = { _02_[6:5], _01_ } | celloutsig_0_16z[9:1];
  assign celloutsig_0_29z = { celloutsig_0_26z[6:3], celloutsig_0_20z } | celloutsig_0_2z[8:0];
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
