Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 14 19:44:30 2017
| Host         : Brendan-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Nexys4DdrUserDemo_control_sets_placed.rpt
| Design       : Nexys4DdrUserDemo
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   252 |
| Unused register locations in slices containing registers |   780 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2411 |          787 |
| No           | No                    | Yes                    |             108 |           53 |
| No           | Yes                   | No                     |             983 |          404 |
| Yes          | No                    | No                     |            1149 |          377 |
| Yes          | No                    | Yes                    |              20 |            7 |
| Yes          | Yes                   | No                     |            1245 |          444 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                                 Enable Signal                                                                                                                 |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn1/clear                                                                                                                                                                                                                           |                                                                                                                                                                                           |                1 |              1 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[6]_i_1_n_0                                                                                                                                                                          | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0                                                                                                                      |                1 |              1 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn3/sigTmp_i_1__1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                           |                1 |              1 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              1 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              1 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Btnu/clear                                                                                                                                                                                                                         |                                                                                                                                                                                           |                1 |              1 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn4/sigTmp_i_1__2_n_0                                                                                                                                                                                                               |                                                                                                                                                                                           |                1 |              1 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maintenance_request.maint_sre_r_lcl_reg                                                                                           |                1 |              1 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                   |                1 |              1 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn2/sigTmp_i_1__0_n_0                                                                                                                                                                                                               |                                                                                                                                                                                           |                1 |              1 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     |                                                                                                                                                                                           |                1 |              2 |
|  Inst_ClkGen/inst/clk_200MHz_o                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                           |                1 |              3 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[1][0]                                                                                                   |                2 |              3 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/read_data_indx.rd_data_indx_r_reg[0][0]                                                                                                                                    | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_MouseCtl/Inst_Ps2Interface/clk_inter0                                                                                                                                                |                1 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Serializer/pdm_clk_rising_reg_n_0                                                                                                                                                                                                  | Inst_Audio/Serializer/cnt_clk[7]_i_1_n_0                                                                                                                                                  |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maintenance_request.maint_sre_r_lcl_reg                                                                                           |                3 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/E[0]                                                                                                                                                                                                       | Inst_AccelerometerCtl/ADXL_Control/Reset_Cnt_Num_Reads                                                                                                                                    |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                             |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                              |                1 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[0]_9                                                                                                                                                                                               | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[0][6]_i_1_n_0                                                                                                                                  |                3 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/shift_frame                                                                                                                                                                                                   | Inst_MouseCtl/Inst_Ps2Interface/reset_bit_count                                                                                                                                           |                2 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/y_overflow_reg                                                                                                                                                                                                | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0                                                                                                                                 |                1 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                           |                3 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_compare0/q_has_priority_r_reg_0                                                    |                3 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_TempSensorCtl/retryCnt[3]_i_2_n_0                                                                                                                                                                                                        | Inst_TempSensorCtl/retryCnt[3]_i_1_n_0                                                                                                                                                    |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                           |                1 |              4 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/Inst_XadcTempDisplay/xadc_temp_red_dly_reg[0]                                                                                                                                    |                2 |              4 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/Inst_Adt7420TempDisplay/adt7420_temp_red_dly_reg[0]                                                                                                                              |                1 |              4 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/Inst_Adxl362TempDisplay/adxl362_temp_red_dly_reg[0]                                                                                                                              |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_dqs_cnt[0]_i_1_n_0                                     |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                           |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                           |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]_1                                        |                1 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_MouseCtl/Inst_Ps2Interface/data_inter0                                                                                                                                               |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_compare0/q_has_priority_r_reg_0                                                    |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_has_priority_r_reg_0                                                      |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/sync_cntr_reg[3][0]                                                                                                               |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                           |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                             |                3 |              4 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0                                                                                                                                                                    | Inst_AccelerometerCtl/RESET_INT_reg_n_0                                                                                                                                                   |                2 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[3]_i_1_n_0                                                   |                1 |              4 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maint_controller.maint_wip_r_lcl_reg_1                                                         |                3 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                |                3 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                                                                                                                                                                                      | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[1]0_in[7]                                                                                                                                      |                2 |              5 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Deserializer/pdm_clk_rising_reg_n_0                                                                                                                                                                                                | Inst_Audio/Deserializer/cnt_bits[4]_i_1_n_0                                                                                                                                               |                2 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                2 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                             |                3 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_RGB/FSM_onehot_state_reg_n_0_[3]                                                                                                                                                     |                2 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              5 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_RGB/PwmBlue/BLUE_OUT_reg[0]_0                                                                                                                                                        |                5 |              5 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_RGB/GREEN_OUT[4]_i_1_n_0                                                                                                                                                             |                4 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[2][6]_i_2_n_0                                                                                                                                                                                      | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg[2]_8[7]                                                                                                                                        |                1 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                              |                3 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                3 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                              |                4 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                |                1 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                              |                1 |              6 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/Advance_Cmd_Reg_Addr                                                                                                                                                                                       | Inst_AccelerometerCtl/ADXL_Control/Cmd_Reg_Data_Addr0                                                                                                                                     |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                           |                1 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                           |                4 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_1_n_0                                                                          | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maintenance_request.maint_sre_r_lcl_reg                                                                                           |                6 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                         |                1 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                           |                1 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/FSM_onehot_cState[5]_i_1_n_0                                                                                                                                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/Deserializer/clk_int                                                                                                                                                           |                2 |              6 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/MOSI_REG[6]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                           |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                           |                5 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                         |                5 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                         |                2 |              6 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                            |                5 |              7 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn2/E[0]                                                                                                                                                                                                                            | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0                                                                                                                                 |                4 |              7 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv_0                                                                                                                                                                                          |                                                                                                                                                                                           |                4 |              7 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0                                                                                                                                                                                  | Inst_MouseCtl/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0                                                                                                                              |                3 |              7 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/Shift_Cmd_Reg                                                                                                                                                                                              | Inst_AccelerometerCtl/RESET_INT_reg_n_0                                                                                                                                                   |                1 |              7 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maint_ref_zq_wip_r_reg                                                                                                            |                6 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                           |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                           |                2 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                           |                3 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_2_n_0                                                                                                                                                                                              | Inst_TempSensorCtl/Inst_TWICtl/sclCnt0_0                                                                                                                                                  |                4 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                4 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/RAM/CntCycleTime                                                                                                                                                               |                3 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/RAM/RstInt                                                                                                                                                                     |                4 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_TempSensorCtl/Inst_TWICtl/temp_reg[0]                                                                                                                                                                                                    |                                                                                                                                                                                           |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_TempSensorCtl/Inst_TWICtl/busFreeCnt0_1                                                                                                                                              |                3 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/DONE_1_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                           |                4 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SHIFT_TICK_IN                                                                                                                                                                                |                                                                                                                                                                                           |                4 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/mem_wdf_mask                                                                                                                                                                                                                   | Inst_Audio/DDR/mem_wdf_mask[15]_i_1_n_0                                                                                                                                                   |                2 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/mem_wdf_mask                                                                                                                                                                                                                   | Inst_Audio/DDR/mem_wdf_mask[7]_i_1_n_0                                                                                                                                                    |                2 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/load_rx_data                                                                                                                                                                                                  |                                                                                                                                                                                           |                2 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/E[0]                                                                                                                                                                                                          | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0                                                                                                                                 |                3 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/y_inc_reg[0][0]                                                                                                                                                                                               | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0                                                                                                                                 |                3 |              8 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/tx_data0                                                                                                                                                                                                                        |                                                                                                                                                                                           |                4 |              8 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_MicDisplay/sample_reg                                                                                                                                                                                                           |                                                                                                                                                                                           |                3 |              9 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                           |                2 |              9 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/Inst_Adxl362TempDisplay/TEMP_ACC.temp_capped[9]_i_1_n_0                                                                                                                          |                2 |              9 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/SCLK_2X_DIV[8]_i_1_n_0                                                                                                                   |                5 |              9 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/rdy_int                                                                                                                     |                                                                                                                                                                                           |                5 |              9 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_AccelerometerCtl/Accel_Calculation/ACCEL_Y_CLIP[8]                                                                                                                                   |                7 |              9 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/Serializer/cnt_clk[7]_i_1_n_0                                                                                                                                                  |                4 |              9 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                           |                3 |              9 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_AccelerometerCtl/Accel_Calculation/ACCEL_X_CLIP[8]                                                                                                                                   |                5 |              9 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_AccelerometerCtl/RESET_INT_reg_n_0                                                                                                                                                   |                7 |             10 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/slowClk                                                                                                                                                                                                                              | Inst_RGB/colorCnt[9]_i_1_n_0                                                                                                                                                              |                8 |             10 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/Inst_Adt7420TempDisplay/TEMP_ACC.temp_capped[11]_i_1_n_0                                                                                                                         |                3 |             10 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_AccelerometerCtl/ADXL_Control/Cnt_SS_Inactive0                                                                                                                                       |                4 |             10 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_FPGAMonitor/clear                                                                                                                                                                    |                4 |             10 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                   |                5 |             10 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                            |                5 |             10 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                           |                3 |             10 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_MicDisplay/rd_frame_start_reg0                                                                                                                                                                                                  |                                                                                                                                                                                           |                4 |             11 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_MicDisplay/en_wr_sample_buf_ram                                                                                                                                                                                                 |                                                                                                                                                                                           |                3 |             11 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/Inst_XadcTempDisplay/XADC.temp_xad_capped[12]_i_1_n_0                                                                                                                            |                2 |             11 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/y_new_reg_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                           |                3 |             11 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0                                                                                                                                                                                  | Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0                                                                                                                              |                4 |             11 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                           |               12 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_FPGAMonitor/x_drdy_r                                                                                                                                                                                                                     |                                                                                                                                                                                           |                5 |             12 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/clear                                                                                                                             |                3 |             12 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                   |                4 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn4/cnt                                                                                                                                                                                                                             | Inst_RGB/Btn4/sigTmp_i_1__2_n_0                                                                                                                                                           |                3 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Btnu/cnt                                                                                                                                                                                                                           | Inst_Audio/Btnu/clear                                                                                                                                                                     |                3 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn3/cnt                                                                                                                                                                                                                             | Inst_RGB/Btn3/sigTmp_i_1__1_n_0                                                                                                                                                           |                3 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn2/cnt                                                                                                                                                                                                                             | Inst_RGB/Btn2/sigTmp_i_1__0_n_0                                                                                                                                                           |                3 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_RGB/Btn1/cnt                                                                                                                                                                                                                             | Inst_RGB/Btn1/clear                                                                                                                                                                       |                3 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/x_new_reg_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                           |                3 |             12 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/eqOp54_in                                                                                                                                                                                                                            | Inst_VGA/v_cntr_reg0                                                                                                                                                                      |                3 |             12 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/vga_red_reg[3]_i_1_n_0                                                                                                                                                           |                7 |             12 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               | Inst_VGA/eqOp54_in                                                                                                                                                                        |                3 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_VGA/Inst_MicDisplay/en_wr_sample_buf_ram                                                                                                                                             |                5 |             12 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_MouseDisplay/red_out[3]_i_2_n_0                                                                                                                                                                                                 | Inst_VGA/Inst_MouseDisplay/red_out[3]_i_1_n_0                                                                                                                                             |                4 |             12 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_TempSensorCtl/Inst_TWICtl/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                           |                4 |             13 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_MicDisplay/mic_sr_reg_reg[31]_srl32_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                           |                4 |             13 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_MouseCtl/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0                                                                                                                                                                                  | Inst_MouseCtl/Inst_Ps2Interface/clear                                                                                                                                                     |                4 |             14 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                6 |             14 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Leds/clk_div                                                                                                                                                                                                                       | Inst_Audio/Leds/tmp_sig[14]_i_1_n_0                                                                                                                                                       |                7 |             14 |
|  Inst_ClkGen/inst/clk_200MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Deserializer/done_int0_out                                                                                                                                                                                                         |                                                                                                                                                                                           |                3 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Deserializer/pdm_clk_rising_reg_n_0                                                                                                                                                                                                |                                                                                                                                                                                           |                3 |             16 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/ram_dq_o0__0                                                                                                                                                                                                                   |                                                                                                                                                                                           |               13 |             16 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                3 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/RAM/FSM_onehot_State_reg_n_0_[4]                                                                                                                                                                                                   | Inst_Audio/RAM/RstInt                                                                                                                                                                     |                8 |             16 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                           |                2 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/RAM/p_0_in1_in                                                                                                                                                                                                                     |                                                                                                                                                                                           |                3 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/Serializer/pdm_clk_rising_reg_n_0                                                                                                                                                                                                  |                                                                                                                                                                                           |                5 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/RAM/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                           |                3 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/RAM/Mem_DQ_O[15]_i_1_n_0                                                                                                                                                       |                4 |             16 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_AccelerometerCtl/ADXL_Control/Reset_Sample_Rate_Div                                                                                                                                  |                6 |             17 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_TempSensorCtl/clear                                                                                                                                                                  |                5 |             17 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_LogoDisplay/en                                                                                                                                                                                                                  | Inst_VGA/Inst_LogoDisplay/rst                                                                                                                                                             |                5 |             17 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/my_empty_reg[8][0]                                                                                                                |                9 |             17 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                7 |             17 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_TempSensorCtl/Inst_TWICtl/p_2_out                                                                                                                                                    |                5 |             20 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/Data_Ready                                                                                                                                                                                                 | Inst_AccelerometerCtl/RESET_INT_reg_n_0                                                                                                                                                   |                9 |             22 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/Accel_Calculation/Data_Ready_0                                                                                                                                                                                          |                                                                                                                                                                                           |                6 |             22 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                             | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             22 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |               13 |             22 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                7 |             24 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[0][0]                                                                                                   |                8 |             24 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_MouseCtl/reset_timeout_cnt_reg_n_0                                                                                                                                                   |               10 |             24 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                           |                5 |             25 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               15 |             25 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                           |                8 |             25 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/RAM/Mem_CEN0                                                                                                                                                                                                                       | Inst_Audio/RAM/RstInt                                                                                                                                                                     |                5 |             25 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                           |                7 |             25 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/next_state[0]                                                                                                                                                                  |               10 |             25 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                |                                                                                                                                                                                           |                8 |             25 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_MouseCtl/reset_periodic_check_cnt_reg_n_0                                                                                                                                            |               10 |             26 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/done_ser_dly                                                                                                                                                                                                                       | Inst_Audio/cntPlaySamples[0]_i_1_n_0                                                                                                                                                      |                7 |             26 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/done_des_dly                                                                                                                                                                                                                       | Inst_Audio/cntRecSamples[0]_i_1_n_0                                                                                                                                                       |                7 |             26 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                          |               12 |             29 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/en_cnt_div4.wrlvl_odt_reg                                                                                                         |               16 |             29 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/lane_cnt_po_r_reg[0]                                                                                                              |               17 |             29 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_address_reg[0]                                                                                                            |               20 |             30 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/done_des                                                                                                                                                                                                                           | Inst_Audio/cntRecSamples[0]_i_1_n_0                                                                                                                                                       |                8 |             32 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_Audio/Leds/clk_div_i_1_n_0                                                                                                                                                           |                8 |             32 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_SevenSeg/slowClk                                                                                                                                                                                                                         | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0                                                                                                                                 |               13 |             32 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/done_ser                                                                                                                                                                                                                           | Inst_Audio/cntPlaySamples[0]_i_1_n_0                                                                                                                                                      |                8 |             32 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/out0[0]                                                                                                                                                                                                    | Inst_AccelerometerCtl/RESET_INT_reg_n_0                                                                                                                                                   |               12 |             36 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maintenance_request.maint_sre_r_lcl_reg                                                                                           |               13 |             36 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                           |               16 |             37 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_Audio/RAM/RnwInt                                                                                                                                                                                                                         |                                                                                                                                                                                           |               11 |             43 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/complex_num_reads_dec_reg[1][0]                                                                                                   |               16 |             44 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |               15 |             45 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/four_dec_min_limit_reg[0][0]                                                                                                      |               14 |             47 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                           |               19 |             64 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                           |               18 |             64 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/SPI_Interface/Shift_Data_Reg                                                                                                                                                                               |                                                                                                                                                                                           |               19 |             64 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                           |               15 |             64 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                           |               11 |             88 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in          |                                                                                                                                                                                           |               12 |             96 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                           |               12 |             96 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/v_sync_reg                                                                                                                                                                                                                           |                                                                                                                                                                                           |               53 |            102 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                     |                                                                                                                                                                                           |               14 |            112 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                     |                                                                                                                                                                                           |               14 |            112 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                     |                                                                                                                                                                                           |               14 |            112 |
|  Inst_ClkGen/inst/clk_100MHz_o                               | Inst_AccelerometerCtl/ADXL_Control/E[0]                                                                                                                                                                                                       | Inst_AccelerometerCtl/ADXL_Control/ACCEL_Y_SUM_reg[0]_0                                                                                                                                   |               38 |            136 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                  |                                                                                                                                                                                           |               40 |            144 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               | Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[1]_0                                                                                                                                 |               71 |            145 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       | Inst_VGA/Inst_OverlayCtrl/ACTIVE_I                                                                                                                                                                                                            | Inst_VGA/Inst_OverlayCtrl/addr_cntr_reg_rep[17]_i_1_n_0                                                                                                                                   |               74 |            146 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/mem_wdf_mask                                                                                                                                                                                                                   |                                                                                                                                                                                           |               41 |            150 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK | Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                           |               24 |            192 |
|  Inst_VGA/Inst_PxlClkGen/inst/CLK_OUT1                       |                                                                                                                                                                                                                                               |                                                                                                                                                                                           |              151 |            404 |
|  Inst_ClkGen/inst/clk_100MHz_o                               |                                                                                                                                                                                                                                               |                                                                                                                                                                                           |              164 |            406 |
|  Inst_Audio/DDR/Inst_DDR/u_ddr_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                               |                                                                                                                                                                                           |              487 |           1639 |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    10 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                    40 |
| 5      |                    23 |
| 6      |                    27 |
| 7      |                     6 |
| 8      |                    28 |
| 9      |                    11 |
| 10     |                     8 |
| 11     |                     5 |
| 12     |                    16 |
| 13     |                     2 |
| 14     |                     3 |
| 15     |                     1 |
| 16+    |                    69 |
+--------+-----------------------+


