
---------- Begin Simulation Statistics ----------
final_tick                               209723285000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 979208                       # Number of bytes of host memory used
host_op_rate                                    42870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23394.29                       # Real time elapsed on the host
host_tick_rate                                8964722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1002907214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.209723                       # Number of seconds simulated
sim_ticks                                209723285000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.980669                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                32758894                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             32765228                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            297712                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          49394845                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2423                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3265                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              842                       # Number of indirect misses.
system.cpu.branchPred.lookups                50659383                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     41928793                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      4858997                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect     16302027                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     30485763                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1268                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          180                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0      1710426                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        37513                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        16702                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6        25297                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      4377170                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       477428                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9       619974                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      5462056                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      1304559                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12       898240                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13      1101476                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14      1744353                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15      2305061                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16      1411436                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17      1131935                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18      1119742                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19       891249                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20      1762199                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22       830183                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24      2033591                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26       975900                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28       323451                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        72870                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit        15783                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong        17165                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      2630677                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1805                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        63421                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         5395                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        15442                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       387567                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        93840                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       471150                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      4484575                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11       808384                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       437856                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      1124687                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14      2182759                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      2209572                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16      1090167                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       633862                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18      1223987                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19       725679                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      1209826                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      1547125                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24      5278095                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26      2796624                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       669131                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      3100797                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     30306904                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit        10908                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       163002                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  496627                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          185                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 534054552                       # number of cc regfile reads
system.cpu.cc_regfile_writes                535045378                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            296547                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   47778740                       # Number of branches committed
system.cpu.commit.bw_lim_events              79958957                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1984                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        11216202                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1000016747                       # Number of instructions committed
system.cpu.commit.committedOps             1002923961                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    417715613                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.400973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.056579                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    160759461     38.49%     38.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    108094789     25.88%     64.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14186385      3.40%     67.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     21943774      5.25%     73.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16165841      3.87%     76.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8956011      2.14%     79.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2042760      0.49%     79.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      5607635      1.34%     80.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     79958957     19.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    417715613                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               392240                       # Number of function calls committed.
system.cpu.commit.int_insts                 953071037                       # Number of committed integer instructions.
system.cpu.commit.loads                     281956027                       # Number of loads committed
system.cpu.commit.membars                        1940                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        82965      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        568033531     56.64%     56.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          445019      0.04%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         670197      0.07%     56.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         545043      0.05%     56.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         301502      0.03%     56.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        171646      0.02%     56.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       396081      0.04%     56.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         157918      0.02%     56.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        250918      0.03%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          242769      0.02%     56.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          566619      0.06%     57.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          322984      0.03%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           98390      0.01%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         281041      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       281956027     28.11%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      148401288     14.80%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1002923961                       # Class of committed instruction
system.cpu.commit.refs                      430357315                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   5492541                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1002907214                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.419447                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.419447                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             192232941                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1329                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             32490344                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1017465800                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 71597235                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 127744679                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 306764                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4691                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              27458682                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                           18                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    50659383                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 106002028                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     312805263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 93459                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1017486988                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  615858                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.120777                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          106226980                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           33257944                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.425784                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          419340301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.434447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.371741                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                242637557     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 15789431      3.77%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 32609422      7.78%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5293865      1.26%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1630048      0.39%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5402072      1.29%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 17850512      4.26%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1680921      0.40%     77.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 96446473     23.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            419340301                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          106270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               426844                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 48966986                       # Number of branches executed
system.cpu.iew.exec_nop                         18737                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.447153                       # Inst execution rate
system.cpu.iew.exec_refs                    448614548                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  148559661                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                10763418                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             284140605                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2064                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             99769                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            149155931                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1014134299                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             300054887                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            509797                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1026449802                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1535528                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              11758264                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 306764                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              13856414                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1938996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         17430643                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        10626                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        81709                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2184560                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       754633                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          10626                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       152192                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         274652                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1479194525                       # num instructions consuming a value
system.cpu.iew.wb_count                    1009481021                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.533310                       # average fanout of values written-back
system.cpu.iew.wb_producers                 788869344                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.406698                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1009668095                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2033209252                       # number of integer regfile reads
system.cpu.int_regfile_writes               806265882                       # number of integer regfile writes
system.cpu.ipc                               2.384094                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.384094                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            100513      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             572440328     55.74%     55.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               477787      0.05%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     55.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1044716      0.10%     55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              837020      0.08%     55.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              309404      0.03%     56.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             172250      0.02%     56.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          397415      0.04%     56.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              168250      0.02%     56.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             261420      0.03%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               294239      0.03%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               718606      0.07%     56.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               391501      0.04%     56.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               108172      0.01%     56.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              331712      0.03%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     56.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            300307133     29.24%     85.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           148599111     14.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1026959605                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     9718611                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009463                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  143116      1.47%      1.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.00%      1.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 75259      0.77%      2.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                 96785      1.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%      3.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                49856      0.51%      3.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             67104      0.69%      4.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  3409      0.04%      4.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                53040      0.55%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  88074      0.91%      5.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                  83462      0.86%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8889987     91.47%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                168503      1.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1028885642                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2467965946                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1002280170                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1014816033                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1014113498                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1026959605                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2064                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11208285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             52594                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             80                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12183438                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     419340301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.448989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.979990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88525528     21.11%     21.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            72678561     17.33%     38.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66780384     15.93%     54.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            61538866     14.68%     69.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            60964166     14.54%     83.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            37511752      8.95%     92.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            18441269      4.40%     96.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9157560      2.18%     99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3742215      0.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       419340301                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.448368                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                7692061                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           15064764                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      7200851                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          10518403                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                           18                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          28244694                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         59395340                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            284140605                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           149155931                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               619784514                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2362578                       # number of misc regfile writes
system.cpu.numCycles                        419446571                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                30250710                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1341065241                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               21204669                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 82798923                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               73177918                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 53500                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            2577229669                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1016037389                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1359030082                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 143321709                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               66390331                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 306764                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             161636577                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 17964730                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       2008556425                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1025618                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              78246                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 158866930                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2076                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         10934866                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   1351891515                       # The number of ROB reads
system.cpu.rob.rob_writes                  2029906620                       # The number of ROB writes
system.cpu.timesIdled                            1155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  9280247                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 6185203                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       729665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1492600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12866595                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25734206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            559                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       721917                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7748                       # Transaction distribution
system.membus.trans_dist::ReadExReq            753242                       # Transaction distribution
system.membus.trans_dist::ReadExResp           753242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9670                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2255512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2255512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     95029056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                95029056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            762935                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  762935    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              762935                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4558391500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4047927750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8481083                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13501425                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1565                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           93829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4386329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4386329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2069                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8479014                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          199                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     38596114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              38601817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       232576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1641270464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1641503040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          730224                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46202688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13597835                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000041                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13597275    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    560      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13597835                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25648176000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19298114499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3103999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  747                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             12103753                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12104500                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 747                       # number of overall hits
system.l2.overall_hits::.cpu.data            12103753                       # number of overall hits
system.l2.overall_hits::total                12104500                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             761590                       # number of demand (read+write) misses
system.l2.demand_misses::total                 762912                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1322                       # number of overall misses
system.l2.overall_misses::.cpu.data            761590                       # number of overall misses
system.l2.overall_misses::total                762912                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    104787500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  72336857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      72441645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    104787500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  72336857500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     72441645000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         12865343                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12867412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        12865343                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12867412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.638956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.059197                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059290                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.638956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.059197                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059290                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79264.372163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94981.364645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94954.129703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79264.372163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94981.364645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94954.129703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              721917                       # number of writebacks
system.l2.writebacks::total                    721917                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        761590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            762912                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       761590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           762912                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91567500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  64720957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64812525000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91567500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  64720957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64812525000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.638956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.059197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.638956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.059197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059290                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69264.372163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84981.364645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84954.129703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69264.372163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84981.364645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84954.129703                       # average overall mshr miss latency
system.l2.replacements                         730224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12779508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12779508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12779508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12779508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1564                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1564                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1564                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           3633087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3633087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          753242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              753242                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  71560056000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   71560056000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       4386329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4386329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.171725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.171725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95002.742810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95002.742810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       753242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         753242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  64027636000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  64027636000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.171725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.171725                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85002.742810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85002.742810                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                747                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    104787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    104787500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2069                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.638956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.638956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79264.372163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79264.372163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91567500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.638956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.638956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69264.372163                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69264.372163                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       8470666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8470666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    776801500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    776801500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      8479014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8479014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93052.407762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93052.407762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    693321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    693321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000985                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83052.407762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83052.407762                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           176                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               176                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              23                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          199                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           199                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.115578                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.115578                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       439500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       439500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.115578                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.115578                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19108.695652                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19108.695652                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32174.773295                       # Cycle average of tags in use
system.l2.tags.total_refs                    25734182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    763168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.720206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.428124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        37.474648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32133.870523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981896                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2936                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 206636808                       # Number of tag accesses
system.l2.tags.data_accesses                206636808                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          84608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       48741760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48826368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46202688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46202688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          761590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              762912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       721917                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             721917                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            403427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         232409863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             232813290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       403427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           403427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      220303091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220303091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      220303091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           403427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        232409863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            453116381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    721917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    760718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014811308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        39644                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        39644                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2158900                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             684415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      762912                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     721917                       # Number of write requests accepted
system.mem_ctrls.readBursts                    762912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   721917                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    872                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             50321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             63143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             48085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             61292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             51321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            48032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38824                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19073535500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3810200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             33361785500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25029.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43779.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   509827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  627845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                762912                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               721917                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  257087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  188528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  39745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  39881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  39943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  39953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       346259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.278295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.166156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   310.153180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       186942     53.99%     53.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34731     10.03%     64.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20730      5.99%     70.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32667      9.43%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10055      2.90%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7696      2.22%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21183      6.12%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        11009      3.18%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21246      6.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       346259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        39644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.221849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    145.069490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        39642     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         39644                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        39644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.209389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.196643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.686791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              986      2.49%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              125      0.32%      2.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30770     77.62%     80.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5405     13.63%     94.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2143      5.41%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              164      0.41%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               40      0.10%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         39644                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48770560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   55808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                46201152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48826368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46202688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       232.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    232.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  209723187500                       # Total gap between requests
system.mem_ctrls.avgGap                     141244.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     48685952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     46201152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 403426.829786687740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 232143760.288706123829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220295767.348866373301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       761590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       721917                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37155250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  33324630250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4801436009000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28105.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43756.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6650952.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1220197440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            648550320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2715370560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1871359560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16555328400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39525459840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47249143680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       109785409800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        523.477447                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 121426096750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7003100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  81294088250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1252106100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            665502585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2725595040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1896921900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16555328400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36819017190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49528253280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       109442724495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.843459                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 127371225250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7003100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75348959750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    105999412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        105999412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    105999412                       # number of overall hits
system.cpu.icache.overall_hits::total       105999412                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2616                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2616                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2616                       # number of overall misses
system.cpu.icache.overall_misses::total          2616                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    145818496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145818496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    145818496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145818496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    106002028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    106002028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    106002028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    106002028                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55741.015291                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55741.015291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55741.015291                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55741.015291                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1123                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.920000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1565                       # number of writebacks
system.cpu.icache.writebacks::total              1565                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          547                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          547                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          547                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          547                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2069                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2069                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2069                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2069                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    115851997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    115851997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    115851997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    115851997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55994.198647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55994.198647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55994.198647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55994.198647                       # average overall mshr miss latency
system.cpu.icache.replacements                   1565                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    105999412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       105999412                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2616                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2616                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    145818496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145818496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    106002028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    106002028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55741.015291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55741.015291                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          547                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2069                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    115851997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    115851997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55994.198647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55994.198647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.800863                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106001481                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2069                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          51233.195263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.800863                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         212006125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        212006125                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    368636943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        368636943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    368638169                       # number of overall hits
system.cpu.dcache.overall_hits::total       368638169                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     46054958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       46054958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     46054977                       # number of overall misses
system.cpu.dcache.overall_misses::total      46054977                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 989259388790                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 989259388790                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 989259388790                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 989259388790                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    414691901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    414691901                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    414693146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    414693146                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.111058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.111058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.111058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.111058                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21479.975919                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21479.975919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21479.967057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21479.967057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     30363350                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2053033                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.789509                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12779508                       # number of writebacks
system.cpu.dcache.writebacks::total          12779508                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     33189422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     33189422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     33189422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     33189422                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     12865536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12865536                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     12865542                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12865542                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 264492932005                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 264492932005                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 264493346005                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 264493346005                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20558.252062                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20558.252062                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20558.274654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20558.274654                       # average overall mshr miss latency
system.cpu.dcache.replacements               12865030                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    246765246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       246765246                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     19526676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19526676                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 267848992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 267848992500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    266291922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    266291922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.073328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.073328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13717.080803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13717.080803                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     11041933                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11041933                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      8484743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8484743                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 128772222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 128772222500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15176.914905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15176.914905                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    121871697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      121871697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     26528275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     26528275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 721410174293                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 721410174293                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    148399972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    148399972                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.178762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.178762                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27194.009949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27194.009949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     22147489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     22147489                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      4380786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4380786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 135720494508                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 135720494508                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029520                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30980.854693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30980.854693                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1226                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1226                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1245                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1245                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015261                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015261                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       414000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       414000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004819                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        69000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        69000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1981                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1940                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1940                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.773436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           381507632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12865542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.653444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.773436                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999557                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         842259676                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        842259676                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 209723285000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 209723285000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
