{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542948651613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542948651613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 01:50:50 2018 " "Processing started: Fri Nov 23 01:50:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542948651613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542948651613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TpFinal -c main " "Command: quartus_sta TpFinal -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542948651617 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542948651945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542948652481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542948652481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948652569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948652569 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542948653017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948653017 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name inclk0 inclk0" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542948653025 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1542948653025 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542948653025 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948653025 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PseudoPll:inst1\|clk_out PseudoPll:inst1\|clk_out " "create_clock -period 1.000 -name PseudoPll:inst1\|clk_out PseudoPll:inst1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542948653029 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name st_signal st_signal " "create_clock -period 1.000 -name st_signal st_signal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542948653029 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542948653029 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542948653045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542948653045 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542948653049 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542948653105 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542948653181 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542948653181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.409 " "Worst-case setup slack is -18.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.409             -70.101 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.409             -70.101 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478             -59.224 PseudoPll:inst1\|clk_out  " "   -2.478             -59.224 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 st_signal  " "    0.318               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948653189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.209 " "Worst-case hold slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.209 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.209              -0.209 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 PseudoPll:inst1\|clk_out  " "    0.359               0.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 st_signal  " "    0.385               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948653317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542948653341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542948653361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 st_signal  " "   -3.000              -4.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 PseudoPll:inst1\|clk_out  " "   -1.000             -26.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 inclk0  " "    9.835               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.611               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.611               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948653489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948653489 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542948653705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542948653733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542948654870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542948654930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542948654954 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542948654954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.304 " "Worst-case setup slack is -16.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.304             -62.148 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -16.304             -62.148 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171             -51.512 PseudoPll:inst1\|clk_out  " "   -2.171             -51.512 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 st_signal  " "    0.398               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948654962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.275 " "Worst-case hold slack is -0.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -0.275 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.275              -0.275 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 PseudoPll:inst1\|clk_out  " "    0.313               0.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 st_signal  " "    0.341               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948654982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948654982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542948654998 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542948655010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 st_signal  " "   -3.000              -4.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 PseudoPll:inst1\|clk_out  " "   -1.000             -26.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 inclk0  " "    9.818               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.608               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.608               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948655022 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542948655226 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542948655325 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542948655329 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542948655329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.416 " "Worst-case setup slack is -10.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.416             -39.765 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.416             -39.765 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930             -21.748 PseudoPll:inst1\|clk_out  " "   -0.930             -21.748 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 st_signal  " "    0.626               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948655337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.118 " "Worst-case hold slack is -0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.118              -0.118 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.118              -0.118 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 PseudoPll:inst1\|clk_out  " "    0.188               0.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 st_signal  " "    0.208               0.000 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948655353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542948655365 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542948655429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.140 st_signal  " "   -3.000              -4.140 st_signal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -26.000 PseudoPll:inst1\|clk_out  " "   -1.000             -26.000 PseudoPll:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 inclk0  " "    9.587               0.000 inclk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.645               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.645               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542948655461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542948655461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542948656098 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542948656098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542948656330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 01:50:56 2018 " "Processing ended: Fri Nov 23 01:50:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542948656330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542948656330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542948656330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542948656330 ""}
