{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711836564222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711836564223 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NES 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"NES\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711836564421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711836564505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711836564505 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 25 24 0 0 " "Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711836564629 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 125 48 0 0 " "Implementing clock multiplication of 125, clock division of 48, and phase shift of 0 degrees (0 ps) for vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 1195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711836564629 ""}  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711836564629 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1711836564985 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711836565011 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711836565581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711836565581 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711836565581 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711836565581 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 18910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711836565654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 18912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711836565654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 18914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711836565654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 18916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711836565654 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 18918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711836565654 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711836565654 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711836565674 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711836566695 ""}
{ "Info" "ISTA_SDC_FOUND" "NES.sdc " "Reading SDC File: 'NES.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711836572007 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Rise) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Rise) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711836572361 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MemoryController:inst8\|DMA_WRITE (Fall) CLKDIV:inst4\|CLK_OUT~reg0 (Fall) setup and hold " "From MemoryController:inst8\|DMA_WRITE (Fall) to CLKDIV:inst4\|CLK_OUT~reg0 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711836572361 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1711836572361 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711836572482 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 CLKDIV:inst4\|CLK_OUT~reg0 " "  40.000 CLKDIV:inst4\|CLK_OUT~reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        CLOCK " "  20.833        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  19.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  19.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   7.999 inst6\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MemoryController:inst8\|DMA_WRITE " "  40.000 MemoryController:inst8\|DMA_WRITE" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PPU:inst9\|clk_out " "  40.000 PPU:inst9\|clk_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PPU:inst9\|VGA_CLK " "  40.000 PPU:inst9\|VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711836572485 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711836572485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711836575289 ""}  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711836575289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node vidor50PLL:inst6\|altpll:altpll_component\|vidor50PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711836575289 ""}  } { { "db/vidor50pll_altpll.v" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 1194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711836575289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKDIV:inst4\|CLK_OUT~reg0  " "Automatically promoted node CLKDIV:inst4\|CLK_OUT~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711836575289 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLKDIV:inst4\|CLK_OUT~0 " "Destination node CLKDIV:inst4\|CLK_OUT~0" {  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CLKDIV.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 14347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575289 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711836575289 ""}  } { { "CLKDIV.vhd" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CLKDIV.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711836575289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PPU:inst9\|VGA_CLK  " "Automatically promoted node PPU:inst9\|VGA_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a0 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a1 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a2 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 99 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a3 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 129 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a4 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 159 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a5 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 189 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a6 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 219 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a7 " "Destination node PPU:inst9\|altsyncram:ATR_TBL_rtl_0\|altsyncram_jan1:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_jan1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf" 249 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a0 " "Destination node PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_cgn1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_cgn1.tdf" 39 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a1 " "Destination node PPU:inst9\|altsyncram:NAME_TBL_rtl_0\|altsyncram_cgn1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_cgn1.tdf" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_cgn1.tdf" 69 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711836575290 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711836575290 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711836575290 ""}  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 3771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711836575290 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PPU:inst9\|clk_out  " "Automatically promoted node PPU:inst9\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711836575291 ""}  } { { "PPU.vhd" "" { Text "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 3649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711836575291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711836578160 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711836578187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711836578189 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711836578227 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON  " "Wildcard assignment \"Fast Output Register=ON\" to \"\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1711836578278 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1711836578278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711836578279 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711836578330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711836578330 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711836578353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711836579441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711836579471 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711836579471 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711836580706 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711836580756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711836583808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711836590577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711836590784 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711836645144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:55 " "Fitter placement operations ending: elapsed time is 00:00:55" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711836645144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711836649302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.2% " "5e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1711836664187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711836672552 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711836672552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:12 " "Fitter routing operations ending: elapsed time is 00:01:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711836722561 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.63 " "Total time spent on timing analysis during the Fitter is 20.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711836723434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711836723608 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711836726419 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711836726432 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711836730398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711836734967 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711836736863 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone 10 LP " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVTTL E2 " "Pin CLOCK uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 24 272 440 40 "CLOCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[0\] 3.3-V LVTTL G1 " "Pin DOUT\[0\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[0\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[1\] 3.3-V LVTTL N3 " "Pin DOUT\[1\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[1\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[2\] 3.3-V LVTTL P3 " "Pin DOUT\[2\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[2\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[3\] 3.3-V LVTTL R3 " "Pin DOUT\[3\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[3\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[4\] 3.3-V LVTTL T3 " "Pin DOUT\[4\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[4\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[5\] 3.3-V LVTTL T2 " "Pin DOUT\[5\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[5\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[6\] 3.3-V LVTTL G16 " "Pin DOUT\[6\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[6\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DOUT\[7\] 3.3-V LVTTL C6 " "Pin DOUT\[7\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DOUT[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DOUT\[7\]" } } } } { "NES.bdf" "" { Schematic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf" { { 456 368 536 472 "DOUT" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711836736954 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711836736954 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/output_files/NES.fit.smsg " "Generated suppressed messages file C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/output_files/NES.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711836738414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5572 " "Peak virtual memory: 5572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711836743629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 18:12:23 2024 " "Processing ended: Sat Mar 30 18:12:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711836743629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:01 " "Elapsed time: 00:03:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711836743629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711836743629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711836743629 ""}
