module transcodeur(E, S);
	input E;
	output S;
	
	always @(E):
	begin
		case(E)
			0: S<=7'b1111110;
			1: S<=7'b0110000;
			2: S<=7'b1101101;
			3: S<=7'b1111001;
			4: S<=7'b0110011;
			5: S<=7'b1011011;
			6: S<=7'b1011111;
			7: S<=7'b1110010;
			8: S<=7'b1111111;
			9: S<=7'b1111011;
			10: S<=7'b1110111;
			11: S<=7'b0011111;
			12: S<=7'b1001110;
			13: S<=7'b0111101;
			14: S<=7'b1001111;
			15: S<=7'b1100111;
		endcase
	end
endmodule
