// Seed: 1600856498
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5
);
  id_7(
      .id_0(id_5), .id_1(id_3), .id_2(~|id_4), .id_3(1)
  );
  assign module_3.type_4 = 0;
  wire id_8;
endmodule
module module_3 (
    input tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4,
    output supply1 id_5,
    input wand id_6,
    output logic id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wand id_11
);
  always_latch id_7 <= $display(1'd0);
  module_2 modCall_1 (
      id_9,
      id_0,
      id_9,
      id_1,
      id_6,
      id_5
  );
endmodule
