Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9afcef76b7fc41ceb661ea3616bcb510 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L axi_utils_v2_0_4 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L floating_point_v7_1_5 -L c_reg_fd_v12_0_4 -L xbip_addsub_v3_0_4 -L c_addsub_v12_0_11 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L cmpy_v6_0_14 -L floating_point_v7_0_14 -L xfft_v9_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port addrb [D:/Vivado/Project/mfcc/project_1/project_1.srcs/sources_1/new/add_win.v:62]
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 7 for port addra [D:/Vivado/Project/mfcc/project_1/project_1.srcs/sources_1/new/add_win.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port a [D:/Vivado/Project/mfcc/project_1/project_1.srcs/sources_1/new/qmut.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 31 for port a [D:/Vivado/Project/mfcc/project_1/project_1.srcs/sources_1/new/qmut.v:43]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_14.cmpy_v6_0_14_pkg
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_consts
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_exp_table...
Compiling package floating_point_v7_0_14.floating_point_v7_0_14_pkg
Compiling package xfft_v9_0_14.pkg
Compiling package xfft_v9_0_14.xfft_v9_0_14_axi_pkg
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package xbip_addsub_v3_0_4.xbip_addsub_v3_0_4_viv_comp
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg
Compiling package c_addsub_v12_0_11.c_addsub_v12_0_11_pkg_legacy
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_0_14.half_sincos_tw_table
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package xfft_v9_0_14.quarter_sin_tw_table
Compiling package xfft_v9_0_14.quarter2_sin_tw_table
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package floating_point_v7_1_5.vt2mutils
Compiling package floating_point_v7_1_5.vt2mcomps
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_table_pkg
Compiling package floating_point_v7_1_5.flt_log_l_block_pkg
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.ham_ram
Compiling module xil_defaultlib.qtwosComp(Q=16)
Compiling module xil_defaultlib.qmut(Q=16,N=32)
Compiling module xil_defaultlib.add_win
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=1,has_uvpro...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_srl_fifo [\glb_srl_fifo(width=88,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_4.glb_ifx_master [\glb_ifx_master(width=88,afull_t...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_0_14.axi_wrapper [\axi_wrapper(c_nfft_max=7,c_arch...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="virtex7",w...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=34...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="virtex7...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="virtex7",w...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder_bypass [\adder_bypass(c_xdevicefamily="v...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=35...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.sub_byp [\sub_byp(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf [\r22_bf(c_xdevicefamily="virtex7...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="virtex7...]
Compiling architecture synth of entity xfft_v9_0_14.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=36...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=37...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=37,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="virtex7",...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="virtex7...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=38...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=39...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus4 [\mux_bus4(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_0_14.twiddle_gen [\twiddle_gen(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=39,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_14.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_14.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="v...]
Compiling architecture xilinx of entity cmpy_v6_0_14.cmpy_v6_0_14_synth [\cmpy_v6_0_14_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_0_14.cmpy [\cmpy(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="virtex7...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=40...]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_0_14.adder [\adder(c_xdevicefamily="virtex7"...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_pe [\r22_pe(c_xdevicefamily="virtex7...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.dpm [\dpm(c_xdevicefamily="virtex7",w...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_memory [\r22_memory(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_busy [\r22_busy(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture structural of entity c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv [\c_reg_fd_v12_0_4_viv(c_width=7,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_11.c_addsub_v12_0_11_lut6_legacy [\c_addsub_v12_0_11_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_fabric_legacy [\c_addsub_v12_0_11_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_legacy [\c_addsub_v12_0_11_legacy(c_a_wi...]
Compiling architecture synth of entity c_addsub_v12_0_11.c_addsub_v12_0_11_viv [\c_addsub_v12_0_11_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_0_14.equ_rtl [\equ_rtl(c_xdevicefamily="virtex...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_0_14.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="v...]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_0_14.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="v...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.shift_ram [\shift_ram(c_xdevicefamily="virt...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14_d [\xfft_v9_0_14_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_core [\xfft_v9_0_14_core(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_0_14.xfft_v9_0_14_viv [\xfft_v9_0_14_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_0_14.xfft_v9_0_14 [\xfft_v9_0_14(c_xdevicefamily="v...]
Compiling architecture fft_arch of entity xil_defaultlib.fft [fft_default]
Compiling module xil_defaultlib.FFT
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.fil_ram
Compiling module xil_defaultlib.qadd(Q=16,N=32)
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=5,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_a_width=5,c...]
Compiling architecture mult_arch of entity xil_defaultlib.mult [mult_default]
Compiling module xil_defaultlib.mel_top
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_5.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_5.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture fixed2float_arch of entity xil_defaultlib.fixed2float [fixed2float_default]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_specialcase [\flt_log_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity floating_point_v7_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_5.twos_comp [\twos_comp(c_data_width=25,c_has...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_single_one_detect [\flt_log_single_one_detect(width...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_inproc [\flt_log_inproc(c_xdevicefamily=...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001100")(0,7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.ccm_scaled_adder [\ccm_scaled_adder(a_width=35,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.ccm [\ccm(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_exp [\flt_log_exp(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=4,bi_width=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=6,bi_width=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_rr_mul [\flt_log_rr_mul(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=36,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_pt_log_L_block [\flt_pt_log_L_block(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=41,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_rr [\flt_log_rr(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000100110011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000001100111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub_taylor_combiner_fabric [\flt_log_addsub_taylor_combiner_...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100101100110010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100111111...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub_taylor_fabric [\flt_log_addsub_taylor_fabric(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=47,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_5.mux_bus2 [\mux_bus2(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_taylor [\flt_log_taylor(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_lead_zero_encode [\flt_log_lead_zero_encode(c_xdev...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_shift_msb_first [\flt_log_shift_msb_first(c_a_wid...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_log_normalize [\flt_log_normalize(c_xdevicefami...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_norm [\flt_log_norm(c_xdevicefamily="v...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_rnd [\flt_log_rnd(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log_recomb [\flt_log_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_log [\flt_log(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture ln_ip_arch of entity xil_defaultlib.ln_ip [ln_ip_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture rtl of entity floating_point_v7_1_5.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=34,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture float2fixed_arch of entity xil_defaultlib.float2fixed [float2fixed_default]
Compiling module xil_defaultlib.Ln_top
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.dct_ram
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=4,bi_width=5...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="virtex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_a_width=4,c...]
Compiling architecture mult_dct_arch of entity xil_defaultlib.mult_dct [mult_dct_default]
Compiling module xil_defaultlib.dct_top
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
