ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 23, 1
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"n32g430_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "n32g430_std_periph_driver/src/n32g430_rcc.c"
  18              		.section	.text.RCC_Reset,"ax",%progbits
  19              		.align	1
  20              		.global	RCC_Reset
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	RCC_Reset:
  26              	.LFB123:
   1:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
   2:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Copyright (c) 2022, Nations Technologies Inc.
   3:n32g430_std_periph_driver/src/n32g430_rcc.c **** * 
   4:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     All rights reserved.
   5:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
   6:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     This software is the exclusive property of Nations Technologies Inc. (Hereinafter 
   7:n32g430_std_periph_driver/src/n32g430_rcc.c **** * referred to as NATIONS). This software, and the product of NATIONS described herein 
   8:n32g430_std_periph_driver/src/n32g430_rcc.c **** * (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties
   9:n32g430_std_periph_driver/src/n32g430_rcc.c **** * of the People's Republic of China and other applicable jurisdictions worldwide.
  10:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  11:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS does not grant any license under its patents, copyrights, trademarks, or other 
  12:n32g430_std_periph_driver/src/n32g430_rcc.c **** * intellectual property rights. Names and brands of third party may be mentioned or referred 
  13:n32g430_std_periph_driver/src/n32g430_rcc.c **** * thereto (if any) for identification purposes only.
  14:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  15:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS reserves the right to make changes, corrections, enhancements, modifications, and 
  16:n32g430_std_periph_driver/src/n32g430_rcc.c **** * improvements to this software at any time without notice. Please contact NATIONS and obtain 
  17:n32g430_std_periph_driver/src/n32g430_rcc.c **** * the latest version of this software before placing orders.
  18:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  19:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes 
  20:n32g430_std_periph_driver/src/n32g430_rcc.c **** * no responsibility for the accuracy and reliability of this software.
  21:n32g430_std_periph_driver/src/n32g430_rcc.c **** * 
  22:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     It is the responsibility of the user of this software to properly design, program, and test 
  23:n32g430_std_periph_driver/src/n32g430_rcc.c **** * the functionality and safety of any application made of this information and any resulting produc
  24:n32g430_std_periph_driver/src/n32g430_rcc.c **** * In no event shall NATIONS be liable for any direct, indirect, incidental, special,exemplary, or 
  25:n32g430_std_periph_driver/src/n32g430_rcc.c **** * consequential damages arising in any way out of the use of this software or the Product.
  26:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  27:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS Products are neither intended nor warranted for usage in systems or equipment, any
  28:n32g430_std_periph_driver/src/n32g430_rcc.c **** * malfunction or failure of which may cause loss of human life, bodily injury or severe property 
  29:n32g430_std_periph_driver/src/n32g430_rcc.c **** * damage. Such applications are deemed, "Insecure Usage".
  30:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  31:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATION
  32:n32g430_std_periph_driver/src/n32g430_rcc.c **** * harmless from and against all claims, costs, damages, and other liabilities, arising from or rela
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 2


  33:n32g430_std_periph_driver/src/n32g430_rcc.c **** * to any customer's Insecure Usage.
  34:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  35:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Any express or implied warranty with regard to this software or the Product, including,but no
  36:n32g430_std_periph_driver/src/n32g430_rcc.c **** * limited to, the warranties of merchantability, fitness for a particular purpose and non-infringem
  37:n32g430_std_periph_driver/src/n32g430_rcc.c **** * are disclaimed to the fullest extent permitted by law.
  38:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  39:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Unless otherwise explicitly permitted by NATIONS, anyone may not duplicate, modify, transcrib
  40:n32g430_std_periph_driver/src/n32g430_rcc.c **** * or otherwise distribute this software for any purposes, in whole or in part.
  41:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  42:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS products and technologies shall not be used for or incorporated into any products or 
  43:n32g430_std_periph_driver/src/n32g430_rcc.c **** * whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or re
  44:n32g430_std_periph_driver/src/n32g430_rcc.c **** * User shall comply with any applicable export control laws and regulations promulgated and adminis
  45:n32g430_std_periph_driver/src/n32g430_rcc.c **** * the governments of any countries asserting jurisdiction over the parties or transactions.
  46:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  47:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  48:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  49:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\file n32g430_rcc.c
  50:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\author Nations
  51:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\version v1.0.2
  52:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\copyright Copyright (c) 2022, Nations Technologies Inc. All rights reserved. 
  53:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  54:n32g430_std_periph_driver/src/n32g430_rcc.c **** #include "n32g430_rcc.h"
  55:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  56:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  57:n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Private Defines **/
  58:n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t APBAHBPresTable[16]     = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
  59:n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t ADCHCLKPresTable[16]    = {1, 2, 4, 6, 8, 10, 12, 16, 32, 32, 32, 32, 32, 32, 
  60:n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint16_t ADCPLLCLKPresTable[16] = {1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256, 256, 2
  61:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  62:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  63:n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Driving Functions Declaration **/ 
  64:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  65:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  66:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset.
  67:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Reset the RCC registers.
  68:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none 
  69:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
  70:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  71:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset(void)
  72:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  73:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set HSIEN bit */
  74:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL |= RCC_CTRL_HSIEN;            
  32              		.loc 1 74 5 view .LVU1
  33              		.loc 1 74 8 is_stmt 0 view .LVU2
  34 0000 114B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36              		.loc 1 74 15 view .LVU3
  37 0004 42F00102 		orr	r2, r2, #1
  38 0008 1A60     		str	r2, [r3]
  75:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  76:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset SCLKSW, AHBPRES, APB1PRES, APB2PRES and MCO bits */   
  77:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_SCLKSW|RCC_CFG_AHBPRES|RCC_CFG_APB1PRES|RCC_CFG_APB2PRES|RCC_CFG_MCO);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 3


  39              		.loc 1 77 5 is_stmt 1 view .LVU4
  40              		.loc 1 77 8 is_stmt 0 view .LVU5
  41 000a 5968     		ldr	r1, [r3, #4]
  42              		.loc 1 77 14 view .LVU6
  43 000c 0F4A     		ldr	r2, .L2+4
  44 000e 0A40     		ands	r2, r2, r1
  45 0010 5A60     		str	r2, [r3, #4]
  78:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  79:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN, CLKSSEN and PLLEN bits */
  80:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~(RCC_CTRL_HSEEN|RCC_CTRL_CLKSSEN|RCC_CTRL_PLLEN);
  46              		.loc 1 80 5 is_stmt 1 view .LVU7
  47              		.loc 1 80 8 is_stmt 0 view .LVU8
  48 0012 1A68     		ldr	r2, [r3]
  49              		.loc 1 80 15 view .LVU9
  50 0014 22F08472 		bic	r2, r2, #17301504
  51 0018 22F48032 		bic	r2, r2, #65536
  52 001c 1A60     		str	r2, [r3]
  81:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  82:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
  83:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~RCC_CTRL_HSEBP;
  53              		.loc 1 83 5 is_stmt 1 view .LVU10
  54              		.loc 1 83 8 is_stmt 0 view .LVU11
  55 001e 1A68     		ldr	r2, [r3]
  56              		.loc 1 83 15 view .LVU12
  57 0020 22F48022 		bic	r2, r2, #262144
  58 0024 1A60     		str	r2, [r3]
  84:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  85:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLSRC, PLLHSEPRES, PLLMULFCT bits */
  86:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_PLLSRC|RCC_CFG_PLLHSEPRES|RCC_CFG_PLLMULFCT);
  59              		.loc 1 86 5 is_stmt 1 view .LVU13
  60              		.loc 1 86 8 is_stmt 0 view .LVU14
  61 0026 5A68     		ldr	r2, [r3, #4]
  62              		.loc 1 86 14 view .LVU15
  63 0028 22F00362 		bic	r2, r2, #137363456
  64 002c 22F47022 		bic	r2, r2, #983040
  65 0030 5A60     		str	r2, [r3, #4]
  87:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  88:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset CFG2 register */
  89:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = RCC_CFG2_ADC1MPRES_DIV8;
  66              		.loc 1 89 5 is_stmt 1 view .LVU16
  67              		.loc 1 89 15 is_stmt 0 view .LVU17
  68 0032 4FF46052 		mov	r2, #14336
  69 0036 DA62     		str	r2, [r3, #44]
  90:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  91:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLHSIPRE register */
  92:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE |= RCC_PLLHSIPRE_PLLHSIPRE;
  70              		.loc 1 92 5 is_stmt 1 view .LVU18
  71              		.loc 1 92 8 is_stmt 0 view .LVU19
  72 0038 1A6C     		ldr	r2, [r3, #64]
  73              		.loc 1 92 20 view .LVU20
  74 003a 42F00102 		orr	r2, r2, #1
  75 003e 1A64     		str	r2, [r3, #64]
  93:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  94:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Disable all interrupts and clear pending bits  */
  95:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT = (RCC_CLKINT_LSIRDICLR|RCC_CLKINT_LSERDICLR|RCC_CLKINT_HSIRDICLR
  76              		.loc 1 95 5 is_stmt 1 view .LVU21
  77              		.loc 1 95 17 is_stmt 0 view .LVU22
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 4


  78 0040 034A     		ldr	r2, .L2+8
  79 0042 9A60     		str	r2, [r3, #8]
  96:n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
  97:n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_CLKSSICLR|RCC_CLKINT_LSESSICLR);
  98:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
  80              		.loc 1 98 1 view .LVU23
  81 0044 7047     		bx	lr
  82              	.L3:
  83 0046 00BF     		.align	2
  84              	.L2:
  85 0048 00100240 		.word	1073876992
  86 004c 0CC07FF8 		.word	-125845492
  87 0050 00009F04 		.word	77529088
  88              		.cfi_endproc
  89              	.LFE123:
  91              		.section	.text.RCC_HSE_Config,"ax",%progbits
  92              		.align	1
  93              		.global	RCC_HSE_Config
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	RCC_HSE_Config:
  99              	.LVL0:
 100              	.LFB124:
  99:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 100:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 101:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 102:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Config.
 103:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External High Speed oscillator (HSE).
 104:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_HSE :
 105:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_DISABLE    HSE oscillator OFF 
 106:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_ENABLE     HSE oscillator ON
 107:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_BYPASS     HSE oscillator bypassed with external clock
 108:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none:
 109:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    HSE can not be stopped if it is used directly or through the PLL as system clock
 110:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 111:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSE_Config(uint32_t RCC_HSE)
 112:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 101              		.loc 1 112 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 113:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN and HSEBP bits before configuring the HSE */
 114:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN bit */
 115:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_ENABLE);
 106              		.loc 1 115 5 view .LVU25
 107              		.loc 1 115 8 is_stmt 0 view .LVU26
 108 0000 0D4B     		ldr	r3, .L9
 109 0002 1A68     		ldr	r2, [r3]
 110              		.loc 1 115 15 view .LVU27
 111 0004 22F48032 		bic	r2, r2, #65536
 112 0008 1A60     		str	r2, [r3]
 116:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
 117:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_BYPASS);
 113              		.loc 1 117 5 is_stmt 1 view .LVU28
 114              		.loc 1 117 8 is_stmt 0 view .LVU29
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 5


 115 000a 1A68     		ldr	r2, [r3]
 116              		.loc 1 117 15 view .LVU30
 117 000c 22F48022 		bic	r2, r2, #262144
 118 0010 1A60     		str	r2, [r3]
 118:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure HSE (RC_HSE_DISABLE is already covered by the code section above) */
 119:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if(RCC_HSE == RCC_HSE_ENABLE)
 119              		.loc 1 119 5 is_stmt 1 view .LVU31
 120              		.loc 1 119 7 is_stmt 0 view .LVU32
 121 0012 B0F5803F 		cmp	r0, #65536
 122 0016 03D0     		beq	.L7
 120:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 121:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEEN bit */
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_ENABLE;
 123:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 124:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else if (RCC_HSE == RCC_HSE_BYPASS)
 123              		.loc 1 124 10 is_stmt 1 view .LVU33
 124              		.loc 1 124 13 is_stmt 0 view .LVU34
 125 0018 B0F5802F 		cmp	r0, #262144
 126 001c 06D0     		beq	.L8
 127              	.L4:
 125:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 126:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEBP and HSEEN bits */
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_BYPASS | RCC_HSE_ENABLE;
 128:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 129:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 130:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 131:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* No process */
 132:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 133:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 134:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 128              		.loc 1 134 1 view .LVU35
 129 001e 7047     		bx	lr
 130              	.L7:
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 131              		.loc 1 122 9 is_stmt 1 view .LVU36
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 132              		.loc 1 122 12 is_stmt 0 view .LVU37
 133 0020 1A46     		mov	r2, r3
 134 0022 1B68     		ldr	r3, [r3]
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 135              		.loc 1 122 19 view .LVU38
 136 0024 43F48033 		orr	r3, r3, #65536
 137 0028 1360     		str	r3, [r2]
 138 002a 7047     		bx	lr
 139              	.L8:
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 140              		.loc 1 127 9 is_stmt 1 view .LVU39
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 141              		.loc 1 127 12 is_stmt 0 view .LVU40
 142 002c 024A     		ldr	r2, .L9
 143 002e 1368     		ldr	r3, [r2]
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 144              		.loc 1 127 19 view .LVU41
 145 0030 43F4A023 		orr	r3, r3, #327680
 146 0034 1360     		str	r3, [r2]
 132:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 147              		.loc 1 132 5 is_stmt 1 view .LVU42
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 6


 148              		.loc 1 134 1 is_stmt 0 view .LVU43
 149 0036 F2E7     		b	.L4
 150              	.L10:
 151              		.align	2
 152              	.L9:
 153 0038 00100240 		.word	1073876992
 154              		.cfi_endproc
 155              	.LFE124:
 157              		.section	.text.RCC_Clock_Security_System_Enable,"ax",%progbits
 158              		.align	1
 159              		.global	RCC_Clock_Security_System_Enable
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	RCC_Clock_Security_System_Enable:
 165              	.LFB126:
 135:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 136:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 137:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Stable_Wait.
 138:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSE start-up.
 139:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 140:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 141:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSE oscillator is stable and ready to use
 142:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSE oscillator not yet ready
 143:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 144:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSE_Stable_Wait(void)
 145:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 147:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 148:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 149:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 150:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 151:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 152:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 153:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 154:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSE is ready and if Time out is reached exit */
 155:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 156:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 157:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSERD);
 158:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 160:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSERD) != RESET)
 162:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 163:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 164:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 165:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 166:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 167:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 168:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 169:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 170:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 171:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 172:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Enable.
 173:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the HSE Clock Security System.
 174:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 175:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 7


 176:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 177:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Enable(void)
 178:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 166              		.loc 1 178 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 179:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)ENABLE;
 171              		.loc 1 179 5 view .LVU45
 172              		.loc 1 179 42 is_stmt 0 view .LVU46
 173 0000 014B     		ldr	r3, .L12
 174 0002 0122     		movs	r2, #1
 175 0004 DA64     		str	r2, [r3, #76]
 180:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 176              		.loc 1 180 1 view .LVU47
 177 0006 7047     		bx	lr
 178              	.L13:
 179              		.align	2
 180              	.L12:
 181 0008 00004242 		.word	1111621632
 182              		.cfi_endproc
 183              	.LFE126:
 185              		.section	.text.RCC_Clock_Security_System_Disable,"ax",%progbits
 186              		.align	1
 187              		.global	RCC_Clock_Security_System_Disable
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	RCC_Clock_Security_System_Disable:
 193              	.LFB127:
 181:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 182:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 183:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Disable.
 184:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the HSE Clock Security System.
 185:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 186:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 187:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 188:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Disable(void)
 189:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 194              		.loc 1 189 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 190:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)DISABLE;
 199              		.loc 1 190 5 view .LVU49
 200              		.loc 1 190 42 is_stmt 0 view .LVU50
 201 0000 014B     		ldr	r3, .L15
 202 0002 0022     		movs	r2, #0
 203 0004 DA64     		str	r2, [r3, #76]
 191:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 204              		.loc 1 191 1 view .LVU51
 205 0006 7047     		bx	lr
 206              	.L16:
 207              		.align	2
 208              	.L15:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 8


 209 0008 00004242 		.word	1111621632
 210              		.cfi_endproc
 211              	.LFE127:
 213              		.section	.text.RCC_HSI_Calibration_Value_Set,"ax",%progbits
 214              		.align	1
 215              		.global	RCC_HSI_Calibration_Value_Set
 216              		.syntax unified
 217              		.thumb
 218              		.thumb_func
 220              	RCC_HSI_Calibration_Value_Set:
 221              	.LVL1:
 222              	.LFB128:
 192:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 193:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 194:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Calibration_Value_Set.
 195:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Adjusts the Internal High Speed oscillator (HSI) calibration value.
 196:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   calibration_value(the calibration trimming value):
 197:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        This parameter must be a number between 0 and 0x1F
 198:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 199:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 200:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Calibration_Value_Set(uint8_t calibration_value) 
 201:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 223              		.loc 1 201 1 is_stmt 1 view -0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 0
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227              		@ link register save eliminated.
 202:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 228              		.loc 1 202 5 view .LVU53
 203:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 204:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CTRL;
 229              		.loc 1 204 5 view .LVU54
 230              		.loc 1 204 16 is_stmt 0 view .LVU55
 231 0000 034A     		ldr	r2, .L18
 232 0002 1368     		ldr	r3, [r2]
 233              	.LVL2:
 205:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear HSITRIM[4:0] bits */
 206:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_HSITRIM_MASK;
 234              		.loc 1 206 5 is_stmt 1 view .LVU56
 235              		.loc 1 206 16 is_stmt 0 view .LVU57
 236 0004 23F0F803 		bic	r3, r3, #248
 237              	.LVL3:
 207:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 208:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (uint32_t)calibration_value << RCC_CTRL_HSITRIM_OFFSET; 
 238              		.loc 1 208 5 is_stmt 1 view .LVU58
 239              		.loc 1 208 16 is_stmt 0 view .LVU59
 240 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 241              	.LVL4:
 209:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 210:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL = temp_value;
 242              		.loc 1 210 5 is_stmt 1 view .LVU60
 243              		.loc 1 210 15 is_stmt 0 view .LVU61
 244 000c 1360     		str	r3, [r2]
 211:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 245              		.loc 1 211 1 view .LVU62
 246 000e 7047     		bx	lr
 247              	.L19:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 9


 248              		.align	2
 249              	.L18:
 250 0010 00100240 		.word	1073876992
 251              		.cfi_endproc
 252              	.LFE128:
 254              		.section	.text.RCC_HSI_Enable,"ax",%progbits
 255              		.align	1
 256              		.global	RCC_HSI_Enable
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	RCC_HSI_Enable:
 262              	.LFB129:
 212:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 213:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 214:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Enable.
 215:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal High Speed oscillator (HSI).
 216:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 217:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 218:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 219:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Enable(void)
 220:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 263              		.loc 1 220 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		@ link register save eliminated.
 221:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)ENABLE;
 268              		.loc 1 221 5 view .LVU64
 269              		.loc 1 221 40 is_stmt 0 view .LVU65
 270 0000 014B     		ldr	r3, .L21
 271 0002 0122     		movs	r2, #1
 272 0004 1A60     		str	r2, [r3]
 222:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 273              		.loc 1 222 1 view .LVU66
 274 0006 7047     		bx	lr
 275              	.L22:
 276              		.align	2
 277              	.L21:
 278 0008 00004242 		.word	1111621632
 279              		.cfi_endproc
 280              	.LFE129:
 282              		.section	.text.RCC_HSI_Disable,"ax",%progbits
 283              		.align	1
 284              		.global	RCC_HSI_Disable
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	RCC_HSI_Disable:
 290              	.LFB130:
 223:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 224:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 225:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Disable.
 226:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal High Speed oscillator (HSI).
 227:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 228:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 229:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 10


 230:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Disable(void)
 231:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 291              		.loc 1 231 1 is_stmt 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 232:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)DISABLE;
 296              		.loc 1 232 5 view .LVU68
 297              		.loc 1 232 40 is_stmt 0 view .LVU69
 298 0000 014B     		ldr	r3, .L24
 299 0002 0022     		movs	r2, #0
 300 0004 1A60     		str	r2, [r3]
 233:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 301              		.loc 1 233 1 view .LVU70
 302 0006 7047     		bx	lr
 303              	.L25:
 304              		.align	2
 305              	.L24:
 306 0008 00004242 		.word	1111621632
 307              		.cfi_endproc
 308              	.LFE130:
 310              		.section	.text.RCC_PLL_Config,"ax",%progbits
 311              		.align	1
 312              		.global	RCC_PLL_Config
 313              		.syntax unified
 314              		.thumb
 315              		.thumb_func
 317              	RCC_PLL_Config:
 318              	.LVL5:
 319              	.LFB132:
 234:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 235:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 236:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Stable_Wait.
 237:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSI start-up.
 238:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 239:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 240:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSI oscillator is stable and ready to use
 241:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSI oscillator not yet ready
 242:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 243:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSI_Stable_Wait(void)
 244:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 245:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 246:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 247:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 248:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 249:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 250:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 251:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 252:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 253:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSI is ready and if Time out is reached exit */
 254:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 255:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 256:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSIRD);
 257:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 259:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 11


 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSIRD) != RESET)
 261:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 262:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 263:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 264:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 265:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 266:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 267:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 268:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 269:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 270:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 271:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Config.
 272:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the PLL clock source and multiplication factor.
 273:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_source(PLL entry clock source):
 274:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSI_DIV1    HSI oscillator clock selected as PLL clock entry
 275:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSI_DIV2    HSI oscillator clock divided by 2 selected as PLL clock ent
 276:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSE_DIV1    HSE oscillator clock selected as PLL clock entry
 277:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSE_DIV2    HSE oscillator clock divided by 2 selected as PLL clock ent
 278:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_multiplication(PLL multiplication factor):
 279:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_2 
 280:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_3  
 281:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_4  
 282:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_5  
 283:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_6  
 284:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_7  
 285:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_8  
 286:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_9  
 287:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_10 
 288:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_11 
 289:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_12 
 290:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_13 
 291:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_14 
 292:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_15
 293:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_16
 294:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_17
 295:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_18
 296:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_19
 297:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_20
 298:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_21
 299:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_22
 300:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_23
 301:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_24
 302:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_25
 303:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_26
 304:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_27
 305:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_28
 306:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_29
 307:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_30
 308:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_31
 309:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_32 
 310:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 311:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only when the PLL is disabled.
 312:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    PLL frequency must be greater than or equal to 32MHz.
 313:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 314:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Config(uint32_t PLL_source, uint32_t PLL_multiplication)
 315:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 320              		.loc 1 315 1 is_stmt 1 view -0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 12


 321              		.cfi_startproc
 322              		@ args = 0, pretend = 0, frame = 0
 323              		@ frame_needed = 0, uses_anonymous_args = 0
 324              		@ link register save eliminated.
 316:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value1,temp_value2 = 0;  
 325              		.loc 1 316 5 view .LVU72
 317:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 318:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 = RCC->CFG;
 326              		.loc 1 318 5 view .LVU73
 327              		.loc 1 318 17 is_stmt 0 view .LVU74
 328 0000 094A     		ldr	r2, .L30
 329 0002 5368     		ldr	r3, [r2, #4]
 330              	.LVL6:
 319:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 = RCC->PLLHSIPRE;
 331              		.loc 1 319 5 is_stmt 1 view .LVU75
 332              		.loc 1 319 17 is_stmt 0 view .LVU76
 333 0004 126C     		ldr	r2, [r2, #64]
 334              	.LVL7:
 320:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLSRC, PLLHSEPRES and PLLMULFCT[4:0] bits */
 321:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 &= RCC_PLL_MASK;
 335              		.loc 1 321 5 is_stmt 1 view .LVU77
 336              		.loc 1 321 17 is_stmt 0 view .LVU78
 337 0006 23F00363 		bic	r3, r3, #137363456
 338              	.LVL8:
 339              		.loc 1 321 17 view .LVU79
 340 000a 23F47023 		bic	r3, r3, #983040
 341              	.LVL9:
 322:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLHSIPRE bits */
 323:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 &= RCC_PLLHSIPRE_MASK;
 342              		.loc 1 323 5 is_stmt 1 view .LVU80
 343              		.loc 1 323 17 is_stmt 0 view .LVU81
 344 000e 22F00102 		bic	r2, r2, #1
 345              	.LVL10:
 324:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the PLL configuration bits */
 325:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if((PLL_source == RCC_PLL_SRC_HSI_DIV1) || (PLL_source == RCC_PLL_SRC_HSI_DIV2))
 346              		.loc 1 325 5 is_stmt 1 view .LVU82
 347              		.loc 1 325 7 is_stmt 0 view .LVU83
 348 0012 0128     		cmp	r0, #1
 349 0014 05D9     		bls	.L29
 326:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 327:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_multiplication;
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 329:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 330:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* (PLL_source == RCC_PLL_SRC_HSE_DIV1) || (PLL_source == RCC_PLL_SRC_HSE_DIV2) */
 331:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 332:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 333:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_source | PLL_multiplication;
 350              		.loc 1 333 9 is_stmt 1 view .LVU84
 351              		.loc 1 333 35 is_stmt 0 view .LVU85
 352 0016 0843     		orrs	r0, r0, r1
 353              	.LVL11:
 354              		.loc 1 333 21 view .LVU86
 355 0018 0343     		orrs	r3, r3, r0
 356              	.LVL12:
 357              	.L28:
 334:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 335:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 13


 336:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG       = temp_value1;
 358              		.loc 1 336 5 is_stmt 1 view .LVU87
 359              		.loc 1 336 20 is_stmt 0 view .LVU88
 360 001a 0349     		ldr	r1, .L30
 361              	.LVL13:
 362              		.loc 1 336 20 view .LVU89
 363 001c 4B60     		str	r3, [r1, #4]
 337:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE = temp_value2;
 364              		.loc 1 337 5 is_stmt 1 view .LVU90
 365              		.loc 1 337 20 is_stmt 0 view .LVU91
 366 001e 0A64     		str	r2, [r1, #64]
 338:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 367              		.loc 1 338 1 view .LVU92
 368 0020 7047     		bx	lr
 369              	.LVL14:
 370              	.L29:
 327:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 371              		.loc 1 327 9 is_stmt 1 view .LVU93
 327:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 372              		.loc 1 327 21 is_stmt 0 view .LVU94
 373 0022 0B43     		orrs	r3, r3, r1
 374              	.LVL15:
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 375              		.loc 1 328 9 is_stmt 1 view .LVU95
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 376              		.loc 1 328 21 is_stmt 0 view .LVU96
 377 0024 0243     		orrs	r2, r2, r0
 378              	.LVL16:
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 379              		.loc 1 328 21 view .LVU97
 380 0026 F8E7     		b	.L28
 381              	.L31:
 382              		.align	2
 383              	.L30:
 384 0028 00100240 		.word	1073876992
 385              		.cfi_endproc
 386              	.LFE132:
 388              		.section	.text.RCC_PLL_Enable,"ax",%progbits
 389              		.align	1
 390              		.global	RCC_PLL_Enable
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	RCC_PLL_Enable:
 396              	.LFB133:
 339:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 340:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 341:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Enable.
 342:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the PLL.
 343:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 344:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 345:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 346:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Enable(void)
 347:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 397              		.loc 1 347 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 14


 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
 348:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)ENABLE;
 402              		.loc 1 348 5 view .LVU99
 403              		.loc 1 348 40 is_stmt 0 view .LVU100
 404 0000 014B     		ldr	r3, .L33
 405 0002 0122     		movs	r2, #1
 406 0004 1A66     		str	r2, [r3, #96]
 349:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 407              		.loc 1 349 1 view .LVU101
 408 0006 7047     		bx	lr
 409              	.L34:
 410              		.align	2
 411              	.L33:
 412 0008 00004242 		.word	1111621632
 413              		.cfi_endproc
 414              	.LFE133:
 416              		.section	.text.RCC_PLL_Disable,"ax",%progbits
 417              		.align	1
 418              		.global	RCC_PLL_Disable
 419              		.syntax unified
 420              		.thumb
 421              		.thumb_func
 423              	RCC_PLL_Disable:
 424              	.LFB134:
 350:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 351:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 352:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Disable.
 353:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the PLL.
 354:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 355:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 356:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 357:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Disable(void)
 358:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 425              		.loc 1 358 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 359:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)DISABLE;
 430              		.loc 1 359 5 view .LVU103
 431              		.loc 1 359 40 is_stmt 0 view .LVU104
 432 0000 014B     		ldr	r3, .L36
 433 0002 0022     		movs	r2, #0
 434 0004 1A66     		str	r2, [r3, #96]
 360:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 435              		.loc 1 360 1 view .LVU105
 436 0006 7047     		bx	lr
 437              	.L37:
 438              		.align	2
 439              	.L36:
 440 0008 00004242 		.word	1111621632
 441              		.cfi_endproc
 442              	.LFE134:
 444              		.section	.text.RCC_Sysclk_Config,"ax",%progbits
 445              		.align	1
 446              		.global	RCC_Sysclk_Config
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 15


 447              		.syntax unified
 448              		.thumb
 449              		.thumb_func
 451              	RCC_Sysclk_Config:
 452              	.LVL17:
 453              	.LFB135:
 361:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 362:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 363:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Config.
 364:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the system clock (SYSCLK).
 365:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_source(clock source used as system clock):
 366:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_HSI       HSI selected as system clock
 367:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_HSE       HSE selected as system clock
 368:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_PLLCLK    PLL selected as system clock
 369:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 370:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 371:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Sysclk_Config(uint32_t sysclk_source)
 372:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 454              		.loc 1 372 1 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 458              		@ link register save eliminated.
 373:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 459              		.loc 1 373 5 view .LVU107
 374:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 375:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 460              		.loc 1 375 5 view .LVU108
 461              		.loc 1 375 16 is_stmt 0 view .LVU109
 462 0000 034A     		ldr	r2, .L39
 463 0002 5368     		ldr	r3, [r2, #4]
 464              	.LVL18:
 376:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear SCLKSW[1:0] bits */
 377:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_SRC_MASK;
 465              		.loc 1 377 5 is_stmt 1 view .LVU110
 466              		.loc 1 377 16 is_stmt 0 view .LVU111
 467 0004 23F00303 		bic	r3, r3, #3
 468              	.LVL19:
 378:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set SCLKSW[1:0] bits according to sysclk_source value */
 379:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_source;
 469              		.loc 1 379 5 is_stmt 1 view .LVU112
 470              		.loc 1 379 16 is_stmt 0 view .LVU113
 471 0008 0343     		orrs	r3, r3, r0
 472              	.LVL20:
 380:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 381:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 473              		.loc 1 381 5 is_stmt 1 view .LVU114
 474              		.loc 1 381 14 is_stmt 0 view .LVU115
 475 000a 5360     		str	r3, [r2, #4]
 382:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 476              		.loc 1 382 1 view .LVU116
 477 000c 7047     		bx	lr
 478              	.L40:
 479 000e 00BF     		.align	2
 480              	.L39:
 481 0010 00100240 		.word	1073876992
 482              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 16


 483              	.LFE135:
 485              		.section	.text.RCC_Sysclk_Source_Get,"ax",%progbits
 486              		.align	1
 487              		.global	RCC_Sysclk_Source_Get
 488              		.syntax unified
 489              		.thumb
 490              		.thumb_func
 492              	RCC_Sysclk_Source_Get:
 493              	.LFB136:
 383:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 384:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 385:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Source_Get.
 386:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the clock source used as system clock.
 387:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 388:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  (The clock source used as system clock):
 389:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00    HSI used as system clock  
 390:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x04    HSE used as system clock
 391:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x08    PLL used as system clock
 392:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 393:n32g430_std_periph_driver/src/n32g430_rcc.c **** uint8_t RCC_Sysclk_Source_Get(void)  
 394:n32g430_std_periph_driver/src/n32g430_rcc.c **** {  
 494              		.loc 1 394 1 is_stmt 1 view -0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		@ link register save eliminated.
 395:n32g430_std_periph_driver/src/n32g430_rcc.c ****     return ((uint8_t)(RCC->CFG & RCC_SYSCLK_STS_MASK));
 499              		.loc 1 395 5 view .LVU118
 500              		.loc 1 395 26 is_stmt 0 view .LVU119
 501 0000 024B     		ldr	r3, .L42
 502 0002 5868     		ldr	r0, [r3, #4]
 396:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 503              		.loc 1 396 1 view .LVU120
 504 0004 00F00C00 		and	r0, r0, #12
 505 0008 7047     		bx	lr
 506              	.L43:
 507 000a 00BF     		.align	2
 508              	.L42:
 509 000c 00100240 		.word	1073876992
 510              		.cfi_endproc
 511              	.LFE136:
 513              		.section	.text.RCC_Hclk_Config,"ax",%progbits
 514              		.align	1
 515              		.global	RCC_Hclk_Config
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 520              	RCC_Hclk_Config:
 521              	.LVL21:
 522              	.LFB137:
 397:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 398:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 399:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Hclk_Config.
 400:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the AHB clock (HCLK).
 401:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_div(AHB clock is derived from the system clock (SYSCLK)):
 402:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV1      AHB clock = SYSCLK
 403:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV2      AHB clock = SYSCLK/2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 17


 404:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV4      AHB clock = SYSCLK/4
 405:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV8      AHB clock = SYSCLK/8
 406:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV16     AHB clock = SYSCLK/16
 407:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV64     AHB clock = SYSCLK/64
 408:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV128    AHB clock = SYSCLK/128
 409:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV256    AHB clock = SYSCLK/256
 410:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV512    AHB clock = SYSCLK/512
 411:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 412:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 413:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Hclk_Config(uint32_t sysclk_div)
 414:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 523              		.loc 1 414 1 is_stmt 1 view -0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 0, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 415:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 528              		.loc 1 415 5 view .LVU122
 416:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 529              		.loc 1 416 5 view .LVU123
 530              		.loc 1 416 16 is_stmt 0 view .LVU124
 531 0000 034A     		ldr	r2, .L45
 532 0002 5368     		ldr	r3, [r2, #4]
 533              	.LVL22:
 417:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear AHBPRES[3:0] bits */
 418:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_DIV_MASK;
 534              		.loc 1 418 5 is_stmt 1 view .LVU125
 535              		.loc 1 418 16 is_stmt 0 view .LVU126
 536 0004 23F0F003 		bic	r3, r3, #240
 537              	.LVL23:
 419:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set AHBPRES[3:0] bits according to rcc_sysclk value */
 420:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_div;
 538              		.loc 1 420 5 is_stmt 1 view .LVU127
 539              		.loc 1 420 16 is_stmt 0 view .LVU128
 540 0008 0343     		orrs	r3, r3, r0
 541              	.LVL24:
 421:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 422:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 542              		.loc 1 422 5 is_stmt 1 view .LVU129
 543              		.loc 1 422 14 is_stmt 0 view .LVU130
 544 000a 5360     		str	r3, [r2, #4]
 423:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 545              		.loc 1 423 1 view .LVU131
 546 000c 7047     		bx	lr
 547              	.L46:
 548 000e 00BF     		.align	2
 549              	.L45:
 550 0010 00100240 		.word	1073876992
 551              		.cfi_endproc
 552              	.LFE137:
 554              		.section	.text.RCC_Pclk1_Config,"ax",%progbits
 555              		.align	1
 556              		.global	RCC_Pclk1_Config
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 561              	RCC_Pclk1_Config:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 18


 562              	.LVL25:
 563              	.LFB138:
 424:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 425:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 426:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk1_Config.
 427:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the Low Speed APB clock (PCLK1).
 428:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB1 clock is derived from the AHB clock (HCLK)):
 429:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB1 clock = HCLK
 430:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB1 clock = HCLK/2
 431:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB1 clock = HCLK/4
 432:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB1 clock = HCLK/8
 433:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB1 clock = HCLK/16
 434:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 435:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 436:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk1_Config(uint32_t hclk_div)
 437:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 564              		.loc 1 437 1 is_stmt 1 view -0
 565              		.cfi_startproc
 566              		@ args = 0, pretend = 0, frame = 0
 567              		@ frame_needed = 0, uses_anonymous_args = 0
 568              		@ link register save eliminated.
 438:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 569              		.loc 1 438 5 view .LVU133
 439:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 570              		.loc 1 439 5 view .LVU134
 571              		.loc 1 439 16 is_stmt 0 view .LVU135
 572 0000 034A     		ldr	r2, .L48
 573 0002 5368     		ldr	r3, [r2, #4]
 574              	.LVL26:
 440:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB1PRES[2:0] bits */
 441:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB1_DIV_MASK;
 575              		.loc 1 441 5 is_stmt 1 view .LVU136
 576              		.loc 1 441 16 is_stmt 0 view .LVU137
 577 0004 23F4E063 		bic	r3, r3, #1792
 578              	.LVL27:
 442:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB1PRES[2:0] bits according to hclk_div value */
 443:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div;
 579              		.loc 1 443 5 is_stmt 1 view .LVU138
 580              		.loc 1 443 16 is_stmt 0 view .LVU139
 581 0008 0343     		orrs	r3, r3, r0
 582              	.LVL28:
 444:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 445:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 583              		.loc 1 445 5 is_stmt 1 view .LVU140
 584              		.loc 1 445 14 is_stmt 0 view .LVU141
 585 000a 5360     		str	r3, [r2, #4]
 446:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 586              		.loc 1 446 1 view .LVU142
 587 000c 7047     		bx	lr
 588              	.L49:
 589 000e 00BF     		.align	2
 590              	.L48:
 591 0010 00100240 		.word	1073876992
 592              		.cfi_endproc
 593              	.LFE138:
 595              		.section	.text.RCC_Pclk2_Config,"ax",%progbits
 596              		.align	1
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 19


 597              		.global	RCC_Pclk2_Config
 598              		.syntax unified
 599              		.thumb
 600              		.thumb_func
 602              	RCC_Pclk2_Config:
 603              	.LVL29:
 604              	.LFB139:
 447:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 448:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 449:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk2_Config.
 450:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the High Speed APB clock (PCLK2).
 451:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB2 clock is derived from the AHB clock (HCLK)):
 452:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB2 clock = HCLK
 453:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB2 clock = HCLK/2
 454:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB2 clock = HCLK/4
 455:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB2 clock = HCLK/8
 456:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB2 clock = HCLK/16
 457:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 458:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 459:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk2_Config(uint32_t hclk_div)
 460:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 605              		.loc 1 460 1 is_stmt 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 0
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609              		@ link register save eliminated.
 461:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 610              		.loc 1 461 5 view .LVU144
 462:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 611              		.loc 1 462 5 view .LVU145
 612              		.loc 1 462 16 is_stmt 0 view .LVU146
 613 0000 034A     		ldr	r2, .L51
 614 0002 5368     		ldr	r3, [r2, #4]
 615              	.LVL30:
 463:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB2PRES[2:0] bits */
 464:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB2_DIV_MASK;
 616              		.loc 1 464 5 is_stmt 1 view .LVU147
 617              		.loc 1 464 16 is_stmt 0 view .LVU148
 618 0004 23F46053 		bic	r3, r3, #14336
 619              	.LVL31:
 465:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB2PRES[2:0] bits according to hclk_div value */
 466:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div << RCC_APB2PRES_OFFSET; 
 620              		.loc 1 466 5 is_stmt 1 view .LVU149
 621              		.loc 1 466 16 is_stmt 0 view .LVU150
 622 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 623              	.LVL32:
 467:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 468:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 624              		.loc 1 468 5 is_stmt 1 view .LVU151
 625              		.loc 1 468 14 is_stmt 0 view .LVU152
 626 000c 5360     		str	r3, [r2, #4]
 469:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 627              		.loc 1 469 1 view .LVU153
 628 000e 7047     		bx	lr
 629              	.L52:
 630              		.align	2
 631              	.L51:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 20


 632 0010 00100240 		.word	1073876992
 633              		.cfi_endproc
 634              	.LFE139:
 636              		.section	.text.RCC_Interrupt_Enable,"ax",%progbits
 637              		.align	1
 638              		.global	RCC_Interrupt_Enable
 639              		.syntax unified
 640              		.thumb
 641              		.thumb_func
 643              	RCC_Interrupt_Enable:
 644              	.LVL33:
 645              	.LFB140:
 470:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 471:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 472:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Enable.
 473:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the specified RCC interrupts.
 474:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be enabled):
 475:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 476:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 477:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 478:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 479:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 480:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN (Clock security system interrupt in LSE
 481:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 482:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 483:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Enable(uint32_t interrupt)
 484:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 646              		.loc 1 484 1 is_stmt 1 view -0
 647              		.cfi_startproc
 648              		@ args = 0, pretend = 0, frame = 0
 649              		@ frame_needed = 0, uses_anonymous_args = 0
 650              		@ link register save eliminated.
 485:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to enable the selected interrupts */
 486:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt;
 651              		.loc 1 486 5 view .LVU155
 652              		.loc 1 486 8 is_stmt 0 view .LVU156
 653 0000 024A     		ldr	r2, .L54
 654 0002 9368     		ldr	r3, [r2, #8]
 655              		.loc 1 486 17 view .LVU157
 656 0004 0343     		orrs	r3, r3, r0
 657 0006 9360     		str	r3, [r2, #8]
 487:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 658              		.loc 1 487 1 view .LVU158
 659 0008 7047     		bx	lr
 660              	.L55:
 661 000a 00BF     		.align	2
 662              	.L54:
 663 000c 00100240 		.word	1073876992
 664              		.cfi_endproc
 665              	.LFE140:
 667              		.section	.text.RCC_Interrupt_Disable,"ax",%progbits
 668              		.align	1
 669              		.global	RCC_Interrupt_Disable
 670              		.syntax unified
 671              		.thumb
 672              		.thumb_func
 674              	RCC_Interrupt_Disable:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 21


 675              	.LVL34:
 676              	.LFB141:
 488:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 489:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 490:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Disable.
 491:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the specified RCC interrupts.
 492:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be disabled):
 493:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 494:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 495:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 496:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 497:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 498:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN    Clock security system interrupt in LSE
 499:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 500:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 501:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Disable(uint32_t interrupt)
 502:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 677              		.loc 1 502 1 is_stmt 1 view -0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 0
 680              		@ frame_needed = 0, uses_anonymous_args = 0
 681              		@ link register save eliminated.
 503:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to disable the selected interrupts */
 504:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT &= (~interrupt);
 682              		.loc 1 504 5 view .LVU160
 683              		.loc 1 504 8 is_stmt 0 view .LVU161
 684 0000 024A     		ldr	r2, .L57
 685 0002 9368     		ldr	r3, [r2, #8]
 686              		.loc 1 504 17 view .LVU162
 687 0004 23EA0003 		bic	r3, r3, r0
 688 0008 9360     		str	r3, [r2, #8]
 505:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 689              		.loc 1 505 1 view .LVU163
 690 000a 7047     		bx	lr
 691              	.L58:
 692              		.align	2
 693              	.L57:
 694 000c 00100240 		.word	1073876992
 695              		.cfi_endproc
 696              	.LFE141:
 698              		.section	.text.RCC_TIM1_8_Clock_Config,"ax",%progbits
 699              		.align	1
 700              		.global	RCC_TIM1_8_Clock_Config
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 705              	RCC_TIM1_8_Clock_Config:
 706              	.LVL35:
 707              	.LFB142:
 506:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 507:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 508:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_TIM1_8_Clock_Config.
 509:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the TIM1/8 clock source(TIM1/8CLK).
 510:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   timer1_8_clksrc(TIM1/8 clock source):
 511:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_PCLK2 
 512:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_SYSCLK
 513:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 22


 514:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 515:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_TIM1_8_Clock_Config(uint32_t timer1_8_clksrc)  
 516:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 708              		.loc 1 516 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712              		@ link register save eliminated.
 517:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 713              		.loc 1 517 5 view .LVU165
 518:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 519:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 714              		.loc 1 519 5 view .LVU166
 715              		.loc 1 519 16 is_stmt 0 view .LVU167
 716 0000 034A     		ldr	r2, .L60
 717 0002 D36A     		ldr	r3, [r2, #44]
 718              	.LVL36:
 520:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear TIMCLK_SEL bits */
 521:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_TIM1_8_CLKSRC_MASK;
 719              		.loc 1 521 5 is_stmt 1 view .LVU168
 720              		.loc 1 521 16 is_stmt 0 view .LVU169
 721 0004 23F00053 		bic	r3, r3, #536870912
 722              	.LVL37:
 522:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set TIMCLK_SEL bits according to timer1_8_clksrc value */
 523:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= timer1_8_clksrc;
 723              		.loc 1 523 5 is_stmt 1 view .LVU170
 724              		.loc 1 523 16 is_stmt 0 view .LVU171
 725 0008 0343     		orrs	r3, r3, r0
 726              	.LVL38:
 524:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 525:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 526:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 727              		.loc 1 526 5 is_stmt 1 view .LVU172
 728              		.loc 1 526 15 is_stmt 0 view .LVU173
 729 000a D362     		str	r3, [r2, #44]
 527:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 730              		.loc 1 527 1 view .LVU174
 731 000c 7047     		bx	lr
 732              	.L61:
 733 000e 00BF     		.align	2
 734              	.L60:
 735 0010 00100240 		.word	1073876992
 736              		.cfi_endproc
 737              	.LFE142:
 739              		.section	.text.RCC_ADC_1M_Clock_Config,"ax",%progbits
 740              		.align	1
 741              		.global	RCC_ADC_1M_Clock_Config
 742              		.syntax unified
 743              		.thumb
 744              		.thumb_func
 746              	RCC_ADC_1M_Clock_Config:
 747              	.LVL39:
 748              	.LFB143:
 528:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 529:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 530:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_1M_Clock_Config.
 531:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCx 1M clock (ADC1MCLK).
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 23


 532:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_clksrc(ADC1M clock source):
 533:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSI
 534:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSE
 535:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_prescaler(ADC1M clock prescaler):
 536:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV1 
 537:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV2 
 538:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV3 
 539:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV4 
 540:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV5 
 541:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV6 
 542:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV7 
 543:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV8 
 544:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV9 
 545:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV10
 546:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV11
 547:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV12
 548:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV13
 549:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV14
 550:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV15
 551:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV16
 552:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV17
 553:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV18
 554:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV19
 555:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV20
 556:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV21
 557:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV22
 558:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV23
 559:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV24
 560:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV25
 561:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV26
 562:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV27
 563:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV28
 564:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV29
 565:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV30
 566:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV31
 567:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV32
 568:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 569:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 570:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_1M_Clock_Config(uint32_t ADC1M_clksrc, uint32_t ADC1M_prescaler)
 571:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 749              		.loc 1 571 1 is_stmt 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753              		@ link register save eliminated.
 572:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 754              		.loc 1 572 5 view .LVU176
 573:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 574:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 755              		.loc 1 574 5 view .LVU177
 756              		.loc 1 574 16 is_stmt 0 view .LVU178
 757 0000 034A     		ldr	r2, .L63
 758 0002 D36A     		ldr	r3, [r2, #44]
 759              	.LVL40:
 575:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADC1MSEL and ADC1MPRE[4:0] bits */
 576:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_SRC_MASK;
 760              		.loc 1 576 5 is_stmt 1 view .LVU179
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 24


 577:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_DIV_MASK;
 761              		.loc 1 577 5 view .LVU180
 762              		.loc 1 577 16 is_stmt 0 view .LVU181
 763 0004 23F47C43 		bic	r3, r3, #64512
 764              	.LVL41:
 578:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MSEL bits according to ADC1M_clksrc value */
 579:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_clksrc;
 765              		.loc 1 579 5 is_stmt 1 view .LVU182
 766              		.loc 1 579 16 is_stmt 0 view .LVU183
 767 0008 0343     		orrs	r3, r3, r0
 768              	.LVL42:
 580:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MPRE[4:0] bits according to ADC1M_prescaler value */
 581:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_prescaler;
 769              		.loc 1 581 5 is_stmt 1 view .LVU184
 770              		.loc 1 581 16 is_stmt 0 view .LVU185
 771 000a 0B43     		orrs	r3, r3, r1
 772              	.LVL43:
 582:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 583:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 584:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 773              		.loc 1 584 5 is_stmt 1 view .LVU186
 774              		.loc 1 584 15 is_stmt 0 view .LVU187
 775 000c D362     		str	r3, [r2, #44]
 585:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 776              		.loc 1 585 1 view .LVU188
 777 000e 7047     		bx	lr
 778              	.L64:
 779              		.align	2
 780              	.L63:
 781 0010 00100240 		.word	1073876992
 782              		.cfi_endproc
 783              	.LFE143:
 785              		.section	.text.RCC_ADC_PLL_Clock_Prescaler_Enable,"ax",%progbits
 786              		.align	1
 787              		.global	RCC_ADC_PLL_Clock_Prescaler_Enable
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 792              	RCC_ADC_PLL_Clock_Prescaler_Enable:
 793              	.LVL44:
 794              	.LFB144:
 586:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 587:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 588:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Prescaler_Enable.
 589:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCPLLCLK prescaler, and enable ADCPLLCLK.
 590:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_PLLCLK_prescaler(ADCPLLCLK prescaler):
 591:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV1       ADCPLLCLKPRES[4:0] = 10000, Pll Clock Divided By 1
 592:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV2       ADCPLLCLKPRES[4:0] = 10001, Pll Clock Divided By 2
 593:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV4       ADCPLLCLKPRES[4:0] = 10010, Pll Clock Divided By 4
 594:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV6       ADCPLLCLKPRES[4:0] = 10011, Pll Clock Divided By 6
 595:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV8       ADCPLLCLKPRES[4:0] = 10100, Pll Clock Divided By 8
 596:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV10      ADCPLLCLKPRES[4:0] = 10101, Pll Clock Divided By 10
 597:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV12      ADCPLLCLKPRES[4:0] = 10110, Pll Clock Divided By 12
 598:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV16      ADCPLLCLKPRES[4:0] = 10111, Pll Clock Divided By 16
 599:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV32      ADCPLLCLKPRES[4:0] = 11000, Pll Clock Divided By 32
 600:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV64      ADCPLLCLKPRES[4:0] = 11001, Pll Clock Divided By 64
 601:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV128     ADCPLLCLKPRES[4:0] = 11010, Pll Clock Divided By 128
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 25


 602:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV256     ADCPLLCLKPRES[4:0] = 11011, Pll Clock Divided By 256
 603:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV_OTHERS ADCPLLCLKPRES[4:0] = others, Pll Clock Divided By 256
 604:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 605:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 606:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Prescaler_Enable(uint32_t ADC_PLLCLK_prescaler)
 607:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 795              		.loc 1 607 1 is_stmt 1 view -0
 796              		.cfi_startproc
 797              		@ args = 0, pretend = 0, frame = 0
 798              		@ frame_needed = 0, uses_anonymous_args = 0
 799              		@ link register save eliminated.
 608:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 800              		.loc 1 608 5 view .LVU190
 609:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 610:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 801              		.loc 1 610 5 view .LVU191
 802              		.loc 1 610 16 is_stmt 0 view .LVU192
 803 0000 034A     		ldr	r2, .L66
 804 0002 D36A     		ldr	r3, [r2, #44]
 805              	.LVL45:
 611:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bits */
 612:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCPLLCLK_MASK;
 806              		.loc 1 612 5 is_stmt 1 view .LVU193
 807              		.loc 1 612 16 is_stmt 0 view .LVU194
 808 0004 23F4F873 		bic	r3, r3, #496
 809              	.LVL46:
 613:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 614:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_PLLCLK_prescaler;
 810              		.loc 1 614 5 is_stmt 1 view .LVU195
 811              		.loc 1 614 16 is_stmt 0 view .LVU196
 812 0008 0343     		orrs	r3, r3, r0
 813              	.LVL47:
 615:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 616:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 617:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 814              		.loc 1 617 5 is_stmt 1 view .LVU197
 815              		.loc 1 617 15 is_stmt 0 view .LVU198
 816 000a D362     		str	r3, [r2, #44]
 618:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 817              		.loc 1 618 1 view .LVU199
 818 000c 7047     		bx	lr
 819              	.L67:
 820 000e 00BF     		.align	2
 821              	.L66:
 822 0010 00100240 		.word	1073876992
 823              		.cfi_endproc
 824              	.LFE144:
 826              		.section	.text.RCC_ADC_PLL_Clock_Disable,"ax",%progbits
 827              		.align	1
 828              		.global	RCC_ADC_PLL_Clock_Disable
 829              		.syntax unified
 830              		.thumb
 831              		.thumb_func
 833              	RCC_ADC_PLL_Clock_Disable:
 834              	.LFB145:
 619:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 620:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 26


 621:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Disable.
 622:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disable ADCPLLCLK (ADCPLLCLKPRES[4:0] = 0xxxx, ADC Pll Clock Disable).
 623:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 624:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 625:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 626:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Disable(void)
 627:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 835              		.loc 1 627 1 is_stmt 1 view -0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 0
 838              		@ frame_needed = 0, uses_anonymous_args = 0
 839              		@ link register save eliminated.
 628:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bit4 */
 629:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 &= RCC_ADCPLLCLK_DISABLE;
 840              		.loc 1 629 5 view .LVU201
 841              		.loc 1 629 8 is_stmt 0 view .LVU202
 842 0000 024A     		ldr	r2, .L69
 843 0002 D36A     		ldr	r3, [r2, #44]
 844              		.loc 1 629 15 view .LVU203
 845 0004 23F48073 		bic	r3, r3, #256
 846 0008 D362     		str	r3, [r2, #44]
 630:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 847              		.loc 1 630 1 view .LVU204
 848 000a 7047     		bx	lr
 849              	.L70:
 850              		.align	2
 851              	.L69:
 852 000c 00100240 		.word	1073876992
 853              		.cfi_endproc
 854              	.LFE145:
 856              		.section	.text.RCC_ADC_Hclk_Config,"ax",%progbits
 857              		.align	1
 858              		.global	RCC_ADC_Hclk_Config
 859              		.syntax unified
 860              		.thumb
 861              		.thumb_func
 863              	RCC_ADC_Hclk_Config:
 864              	.LVL48:
 865              	.LFB146:
 631:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 632:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 633:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Config.
 634:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCHCLK prescaler.
 635:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_hclk_prescaler(ADCHCLK prescaler):
 636:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV1        ADCHCLKPRE[3:0] = 0000, HCLK Clock Divided By 1
 637:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV2        ADCHCLKPRE[3:0] = 0001, HCLK Clock Divided By 2
 638:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV4        ADCHCLKPRE[3:0] = 0010, HCLK Clock Divided By 4
 639:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV6        ADCHCLKPRE[3:0] = 0011, HCLK Clock Divided By 6
 640:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV8        ADCHCLKPRE[3:0] = 0100, HCLK Clock Divided By 8
 641:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV10       ADCHCLKPRE[3:0] = 0101, HCLK Clock Divided By 10
 642:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV12       ADCHCLKPRE[3:0] = 0110, HCLK Clock Divided By 12
 643:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV16       ADCHCLKPRE[3:0] = 0111, HCLK Clock Divided By 16
 644:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV32       ADCHCLKPRE[3:0] = 1000, HCLK Clock Divided By 32
 645:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV_OTHERS  ADCHCLKPRE[3:0] = others, HCLK Clock Divided By 32
 646:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 647:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 648:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Config(uint32_t ADC_hclk_prescaler)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 27


 649:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 866              		.loc 1 649 1 is_stmt 1 view -0
 867              		.cfi_startproc
 868              		@ args = 0, pretend = 0, frame = 0
 869              		@ frame_needed = 0, uses_anonymous_args = 0
 870              		@ link register save eliminated.
 650:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 871              		.loc 1 650 5 view .LVU206
 651:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 652:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 872              		.loc 1 652 5 view .LVU207
 873              		.loc 1 652 16 is_stmt 0 view .LVU208
 874 0000 034A     		ldr	r2, .L72
 875 0002 D36A     		ldr	r3, [r2, #44]
 876              	.LVL49:
 653:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCHPRE[3:0] bits */
 654:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCHCLK_DIV_MASK;
 877              		.loc 1 654 5 is_stmt 1 view .LVU209
 878              		.loc 1 654 16 is_stmt 0 view .LVU210
 879 0004 23F00F03 		bic	r3, r3, #15
 880              	.LVL50:
 655:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADCHPRE[3:0] bits according to ADC_hclk_prescaler value */
 656:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_hclk_prescaler;
 881              		.loc 1 656 5 is_stmt 1 view .LVU211
 882              		.loc 1 656 16 is_stmt 0 view .LVU212
 883 0008 0343     		orrs	r3, r3, r0
 884              	.LVL51:
 657:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 658:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 659:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 885              		.loc 1 659 5 is_stmt 1 view .LVU213
 886              		.loc 1 659 15 is_stmt 0 view .LVU214
 887 000a D362     		str	r3, [r2, #44]
 660:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 888              		.loc 1 660 1 view .LVU215
 889 000c 7047     		bx	lr
 890              	.L73:
 891 000e 00BF     		.align	2
 892              	.L72:
 893 0010 00100240 		.word	1073876992
 894              		.cfi_endproc
 895              	.LFE146:
 897              		.section	.text.RCC_ADC_Hclk_Enable,"ax",%progbits
 898              		.align	1
 899              		.global	RCC_ADC_Hclk_Enable
 900              		.syntax unified
 901              		.thumb
 902              		.thumb_func
 904              	RCC_ADC_Hclk_Enable:
 905              	.LFB147:
 661:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 662:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 663:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Enable.
 664:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the ADC AHB peripheral clock.
 665:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 666:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 667:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 28


 668:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Enable(void)
 669:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 906              		.loc 1 669 1 is_stmt 1 view -0
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 0
 909              		@ frame_needed = 0, uses_anonymous_args = 0
 910              		@ link register save eliminated.
 670:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 671:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN |= RCC_ADCHCLK_ENABLE;
 911              		.loc 1 671 5 view .LVU217
 912              		.loc 1 671 8 is_stmt 0 view .LVU218
 913 0000 034A     		ldr	r2, .L75
 914 0002 D2F88030 		ldr	r3, [r2, #128]
 915              		.loc 1 671 20 view .LVU219
 916 0006 43F00103 		orr	r3, r3, #1
 917 000a C2F88030 		str	r3, [r2, #128]
 672:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 918              		.loc 1 672 1 view .LVU220
 919 000e 7047     		bx	lr
 920              	.L76:
 921              		.align	2
 922              	.L75:
 923 0010 00100240 		.word	1073876992
 924              		.cfi_endproc
 925              	.LFE147:
 927              		.section	.text.RCC_ADC_Hclk_Disable,"ax",%progbits
 928              		.align	1
 929              		.global	RCC_ADC_Hclk_Disable
 930              		.syntax unified
 931              		.thumb
 932              		.thumb_func
 934              	RCC_ADC_Hclk_Disable:
 935              	.LFB148:
 673:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 674:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 675:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Disable.
 676:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the ADC AHB peripheral clock.
 677:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 678:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 679:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 680:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Disable(void)
 681:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 936              		.loc 1 681 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 940              		@ link register save eliminated.
 682:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 683:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN &= (~RCC_ADCHCLK_ENABLE);
 941              		.loc 1 683 5 view .LVU222
 942              		.loc 1 683 8 is_stmt 0 view .LVU223
 943 0000 034A     		ldr	r2, .L78
 944 0002 D2F88030 		ldr	r3, [r2, #128]
 945              		.loc 1 683 20 view .LVU224
 946 0006 23F00103 		bic	r3, r3, #1
 947 000a C2F88030 		str	r3, [r2, #128]
 684:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 29


 948              		.loc 1 684 1 view .LVU225
 949 000e 7047     		bx	lr
 950              	.L79:
 951              		.align	2
 952              	.L78:
 953 0010 00100240 		.word	1073876992
 954              		.cfi_endproc
 955              	.LFE148:
 957              		.section	.text.RCC_LSE_Trim_Config,"ax",%progbits
 958              		.align	1
 959              		.global	RCC_LSE_Trim_Config
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 964              	RCC_LSE_Trim_Config:
 965              	.LVL52:
 966              	.LFB149:
 685:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 686:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 687:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LSE_Trim_Config.
 688:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun  Configures the External Low Speed oscillator (LSE) Trim.
 689:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   LSE_Trim(LSE Driver Trim Level):
 690:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00~0x1FF    
 691:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 692:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 693:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Trim_Config(uint16_t LSE_Trim)
 694:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 967              		.loc 1 694 1 is_stmt 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 695:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 972              		.loc 1 695 5 view .LVU227
 696:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 697:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = *(__IO uint32_t*)LSE_TRIMR_ADDR;
 973              		.loc 1 697 5 view .LVU228
 974              		.loc 1 697 16 is_stmt 0 view .LVU229
 975 0000 084B     		ldr	r3, .L83
 976 0002 1B69     		ldr	r3, [r3, #16]
 977              	.LVL53:
 698:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*clear lse trim[8:0]*/
 699:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= (~(LSE_GM_MASK_VALUE));
 978              		.loc 1 699 5 is_stmt 1 view .LVU230
 979              		.loc 1 699 16 is_stmt 0 view .LVU231
 980 0004 6FF30803 		bfc	r3, #0, #9
 981              	.LVL54:
 700:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Check and set trim value */
 701:n32g430_std_periph_driver/src/n32g430_rcc.c ****     (LSE_Trim>LSE_GM_MAX_VALUE) ? (LSE_Trim = LSE_GM_MAX_VALUE):(LSE_Trim &= LSE_GM_MASK_VALUE);
 982              		.loc 1 701 5 is_stmt 1 view .LVU232
 983              		.loc 1 701 64 is_stmt 0 view .LVU233
 984 0008 B0F5007F 		cmp	r0, #512
 985 000c 07D2     		bcs	.L82
 986              		.loc 1 701 75 discriminator 2 view .LVU234
 987 000e C0F30800 		ubfx	r0, r0, #0, #9
 988              	.LVL55:
 989              	.L81:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 30


 702:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 703:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (LSE_NIM_MASK_VALUE|LSE_Trim);
 990              		.loc 1 703 5 is_stmt 1 view .LVU235
 991              		.loc 1 703 38 is_stmt 0 view .LVU236
 992 0012 40F48060 		orr	r0, r0, #1024
 993              	.LVL56:
 994              		.loc 1 703 16 view .LVU237
 995 0016 1843     		orrs	r0, r0, r3
 996              	.LVL57:
 704:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 705:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)LSE_TRIMR_ADDR = temp_value;
 997              		.loc 1 705 5 is_stmt 1 view .LVU238
 998              		.loc 1 705 37 is_stmt 0 view .LVU239
 999 0018 024B     		ldr	r3, .L83
 1000 001a 1861     		str	r0, [r3, #16]
 706:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1001              		.loc 1 706 1 view .LVU240
 1002 001c 7047     		bx	lr
 1003              	.LVL58:
 1004              	.L82:
 701:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 1005              		.loc 1 701 45 discriminator 1 view .LVU241
 1006 001e 40F2FF10 		movw	r0, #511
 1007              	.LVL59:
 701:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 1008              		.loc 1 701 45 discriminator 1 view .LVU242
 1009 0022 F6E7     		b	.L81
 1010              	.L84:
 1011              		.align	2
 1012              	.L83:
 1013 0024 00700040 		.word	1073770496
 1014              		.cfi_endproc
 1015              	.LFE149:
 1017              		.section	.text.RCC_LSE_Clock_Security_System_Enable,"ax",%progbits
 1018              		.align	1
 1019              		.global	RCC_LSE_Clock_Security_System_Enable
 1020              		.syntax unified
 1021              		.thumb
 1022              		.thumb_func
 1024              	RCC_LSE_Clock_Security_System_Enable:
 1025              	.LFB151:
 707:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 708:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 709:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Config.
 710:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External Low Speed oscillator (LSE).
 711:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_LSE(the new state of the LSE):
 712:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_DISABLE    LSE oscillator OFF
 713:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_ENABLE     LSE oscillator ON
 714:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_BYPASS     LSE oscillator bypassed with external clock
 715:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   LSE_Trim(LSE Driver Trim Level):
 716:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00~0x1FF(recommended value:0x1D7)    
 717:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 718:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 719:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Config(uint32_t RCC_LSE,uint16_t LSE_Trim)
 720:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 721:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 722:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 31


 723:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 725:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 726:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEEN LSEBP bits before configuring the LSE */
 727:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDCTRL_ADDR &= (~(RCC_LSE_ENABLE | RCC_LSE_BYPASS));
 728:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 729:n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (RCC_LSE)
 730:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 731:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_ENABLE:
 732:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* Set LSEON bit */
 733:n32g430_std_periph_driver/src/n32g430_rcc.c ****             *(__IO uint32_t*)RCC_BDCTRL_ADDR |= RCC_LSE_ENABLE;
 734:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 735:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 736:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_BYPASS:
 737:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* Set LSEBYP and LSEON bits */
 738:n32g430_std_periph_driver/src/n32g430_rcc.c ****             *(__IO uint32_t*)RCC_BDCTRL_ADDR |= (RCC_LSE_BYPASS | RCC_LSE_ENABLE);
 739:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 740:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
 741:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 742:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 744:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 745:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 746:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Enable.
 747:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the LSE Clock Security System.
 748:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 749:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 750:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 751:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Enable(void)
 752:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1026              		.loc 1 752 1 is_stmt 1 view -0
 1027              		.cfi_startproc
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030              		@ link register save eliminated.
 753:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)ENABLE;
 1031              		.loc 1 753 5 view .LVU244
 1032              		.loc 1 753 45 is_stmt 0 view .LVU245
 1033 0000 024B     		ldr	r3, .L86
 1034 0002 0122     		movs	r2, #1
 1035 0004 C3F80C24 		str	r2, [r3, #1036]
 754:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1036              		.loc 1 754 1 view .LVU246
 1037 0008 7047     		bx	lr
 1038              	.L87:
 1039 000a 00BF     		.align	2
 1040              	.L86:
 1041 000c 00004242 		.word	1111621632
 1042              		.cfi_endproc
 1043              	.LFE151:
 1045              		.section	.text.RCC_LSE_Clock_Security_System_Disable,"ax",%progbits
 1046              		.align	1
 1047              		.global	RCC_LSE_Clock_Security_System_Disable
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	RCC_LSE_Clock_Security_System_Disable:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 32


 1053              	.LFB152:
 755:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 756:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 757:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Disable.
 758:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the LSE Clock Security System.
 759:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 760:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 761:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 762:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Disable(void)
 763:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1054              		.loc 1 763 1 is_stmt 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 0
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058              		@ link register save eliminated.
 764:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)DISABLE;
 1059              		.loc 1 764 5 view .LVU248
 1060              		.loc 1 764 45 is_stmt 0 view .LVU249
 1061 0000 024B     		ldr	r3, .L89
 1062 0002 0022     		movs	r2, #0
 1063 0004 C3F80C24 		str	r2, [r3, #1036]
 765:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1064              		.loc 1 765 1 view .LVU250
 1065 0008 7047     		bx	lr
 1066              	.L90:
 1067 000a 00BF     		.align	2
 1068              	.L89:
 1069 000c 00004242 		.word	1111621632
 1070              		.cfi_endproc
 1071              	.LFE152:
 1073              		.section	.text.RCC_LSE_Clock_Security_System_Status_Get,"ax",%progbits
 1074              		.align	1
 1075              		.global	RCC_LSE_Clock_Security_System_Status_Get
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	RCC_LSE_Clock_Security_System_Status_Get:
 1081              	.LFB153:
 766:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 767:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 768:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Status_Get.
 769:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Get LSE Clock Security System failure status.
 770:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 771:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus: SET or RESET
 772:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 773:n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_LSE_Clock_Security_System_Status_Get(void)
 774:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1082              		.loc 1 774 1 is_stmt 1 view -0
 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086              		@ link register save eliminated.
 775:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of LSE Clock Security System */
 776:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->BDCTRL & RCC_LSE_LSECLKSSF) != (uint32_t)RESET)
 1087              		.loc 1 776 5 view .LVU252
 1088              		.loc 1 776 13 is_stmt 0 view .LVU253
 1089 0000 044B     		ldr	r3, .L94
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 33


 1090 0002 1B6A     		ldr	r3, [r3, #32]
 1091              		.loc 1 776 8 view .LVU254
 1092 0004 13F0100F 		tst	r3, #16
 1093 0008 01D0     		beq	.L93
 777:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 778:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 1094              		.loc 1 778 16 view .LVU255
 1095 000a 0120     		movs	r0, #1
 1096 000c 7047     		bx	lr
 1097              	.L93:
 779:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 780:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 781:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 782:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 1098              		.loc 1 782 16 view .LVU256
 1099 000e 0020     		movs	r0, #0
 783:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 784:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 785:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1100              		.loc 1 785 1 view .LVU257
 1101 0010 7047     		bx	lr
 1102              	.L95:
 1103 0012 00BF     		.align	2
 1104              	.L94:
 1105 0014 00100240 		.word	1073876992
 1106              		.cfi_endproc
 1107              	.LFE153:
 1109              		.section	.text.RCC_LSI_Enable,"ax",%progbits
 1110              		.align	1
 1111              		.global	RCC_LSI_Enable
 1112              		.syntax unified
 1113              		.thumb
 1114              		.thumb_func
 1116              	RCC_LSI_Enable:
 1117              	.LFB155:
 786:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 787:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 788:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Stable_Wait.
 789:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSE start-up.
 790:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 791:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 792:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSE oscillator is stable and ready to use
 793:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSE oscillator not yet ready
 794:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 795:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSE_Stable_Wait(void)
 796:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 797:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 798:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 799:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 800:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 801:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 802:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 803:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 804:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 805:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSE is ready and if Time out is reached exit */
 806:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 807:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 34


 808:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSERD);
 809:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 811:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSERD) != RESET)
 813:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 814:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 815:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 816:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 817:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 818:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 819:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 820:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 821:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 822:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 823:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Enable.
 824:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal Low Speed oscillator (LSI).
 825:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 826:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 827:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 828:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Enable(void)
 829:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1118              		.loc 1 829 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 830:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)ENABLE;
 1123              		.loc 1 830 5 view .LVU259
 1124              		.loc 1 830 40 is_stmt 0 view .LVU260
 1125 0000 024B     		ldr	r3, .L97
 1126 0002 0122     		movs	r2, #1
 1127 0004 C3F88024 		str	r2, [r3, #1152]
 831:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1128              		.loc 1 831 1 view .LVU261
 1129 0008 7047     		bx	lr
 1130              	.L98:
 1131 000a 00BF     		.align	2
 1132              	.L97:
 1133 000c 00004242 		.word	1111621632
 1134              		.cfi_endproc
 1135              	.LFE155:
 1137              		.section	.text.RCC_LSI_Disable,"ax",%progbits
 1138              		.align	1
 1139              		.global	RCC_LSI_Disable
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1144              	RCC_LSI_Disable:
 1145              	.LFB156:
 832:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 833:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 834:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Disable.
 835:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal Low Speed oscillator (LSI).
 836:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 837:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 838:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note   LSI can not be disabled if the IWDG is running.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 35


 839:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 840:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Disable(void)
 841:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1146              		.loc 1 841 1 is_stmt 1 view -0
 1147              		.cfi_startproc
 1148              		@ args = 0, pretend = 0, frame = 0
 1149              		@ frame_needed = 0, uses_anonymous_args = 0
 1150              		@ link register save eliminated.
 842:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)DISABLE;
 1151              		.loc 1 842 5 view .LVU263
 1152              		.loc 1 842 40 is_stmt 0 view .LVU264
 1153 0000 024B     		ldr	r3, .L100
 1154 0002 0022     		movs	r2, #0
 1155 0004 C3F88024 		str	r2, [r3, #1152]
 843:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1156              		.loc 1 843 1 view .LVU265
 1157 0008 7047     		bx	lr
 1158              	.L101:
 1159 000a 00BF     		.align	2
 1160              	.L100:
 1161 000c 00004242 		.word	1111621632
 1162              		.cfi_endproc
 1163              	.LFE156:
 1165              		.section	.text.RCC_RTC_Clock_Config,"ax",%progbits
 1166              		.align	1
 1167              		.global	RCC_RTC_Clock_Config
 1168              		.syntax unified
 1169              		.thumb
 1170              		.thumb_func
 1172              	RCC_RTC_Clock_Config:
 1173              	.LVL60:
 1174              	.LFB158:
 844:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 845:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 846:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Stable_Wait.
 847:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSI start-up.
 848:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 849:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 850:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSI oscillator is stable and ready to use
 851:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSI oscillator not yet ready
 852:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 853:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSI_Stable_Wait(void)
 854:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 855:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 856:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 857:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 858:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 859:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 860:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 861:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 862:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 863:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSI is ready and if Time out is reached exit */
 864:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 865:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 866:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSIRD);
 867:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 36


 869:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSIRD) != RESET)
 871:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 872:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 873:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 874:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 875:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 876:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 877:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 878:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 879:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 880:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 881:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Config.
 882:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the RTC clock (RTCCLK).
 883:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   rtcclk_source(the RTC clock source):
 884:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_NONE          No clock selected as RTC clock)
 885:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSE           LSE selected as RTC clock)
 886:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSI           LSI selected as RTC clock)
 887:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_HSE_DIV128    HSE clock divided by 128 selected as RTC clock
 888:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 889:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 890:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 891:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Config(uint32_t rtcclk_source)
 892:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1175              		.loc 1 892 1 is_stmt 1 view -0
 1176              		.cfi_startproc
 1177              		@ args = 0, pretend = 0, frame = 0
 1178              		@ frame_needed = 0, uses_anonymous_args = 0
 1179              		@ link register save eliminated.
 893:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the RTC clock source */
 894:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL &= RCC_RTCCLK_SRC_MASK;
 1180              		.loc 1 894 5 view .LVU267
 1181              		.loc 1 894 8 is_stmt 0 view .LVU268
 1182 0000 044B     		ldr	r3, .L103
 1183 0002 1A6A     		ldr	r2, [r3, #32]
 1184              		.loc 1 894 17 view .LVU269
 1185 0004 22F44072 		bic	r2, r2, #768
 1186 0008 1A62     		str	r2, [r3, #32]
 895:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the RTC clock source */
 896:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL |= rtcclk_source;
 1187              		.loc 1 896 5 is_stmt 1 view .LVU270
 1188              		.loc 1 896 8 is_stmt 0 view .LVU271
 1189 000a 1A6A     		ldr	r2, [r3, #32]
 1190              		.loc 1 896 17 view .LVU272
 1191 000c 0243     		orrs	r2, r2, r0
 1192 000e 1A62     		str	r2, [r3, #32]
 897:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1193              		.loc 1 897 1 view .LVU273
 1194 0010 7047     		bx	lr
 1195              	.L104:
 1196 0012 00BF     		.align	2
 1197              	.L103:
 1198 0014 00100240 		.word	1073876992
 1199              		.cfi_endproc
 1200              	.LFE158:
 1202              		.section	.text.RCC_RTC_Clock_Enable,"ax",%progbits
 1203              		.align	1
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 37


 1204              		.global	RCC_RTC_Clock_Enable
 1205              		.syntax unified
 1206              		.thumb
 1207              		.thumb_func
 1209              	RCC_RTC_Clock_Enable:
 1210              	.LFB159:
 898:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 899:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 900:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Enable.
 901:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the RTC clock.
 902:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 903:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 904:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only after the RTC clock was selected 
 905:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        using the RCC_Config_Rtc_Clock function.
 906:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 907:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Enable(void)
 908:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1211              		.loc 1 908 1 is_stmt 1 view -0
 1212              		.cfi_startproc
 1213              		@ args = 0, pretend = 0, frame = 0
 1214              		@ frame_needed = 0, uses_anonymous_args = 0
 1215              		@ link register save eliminated.
 909:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)ENABLE;
 1216              		.loc 1 909 5 view .LVU275
 1217              		.loc 1 909 40 is_stmt 0 view .LVU276
 1218 0000 024B     		ldr	r3, .L106
 1219 0002 0122     		movs	r2, #1
 1220 0004 C3F83C24 		str	r2, [r3, #1084]
 910:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1221              		.loc 1 910 1 view .LVU277
 1222 0008 7047     		bx	lr
 1223              	.L107:
 1224 000a 00BF     		.align	2
 1225              	.L106:
 1226 000c 00004242 		.word	1111621632
 1227              		.cfi_endproc
 1228              	.LFE159:
 1230              		.section	.text.RCC_RTC_Clock_Disable,"ax",%progbits
 1231              		.align	1
 1232              		.global	RCC_RTC_Clock_Disable
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	RCC_RTC_Clock_Disable:
 1238              	.LFB160:
 911:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 912:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 913:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Disable.
 914:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the RTC clock.
 915:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 916:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 917:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 918:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Disable(void)
 919:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1239              		.loc 1 919 1 is_stmt 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 38


 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243              		@ link register save eliminated.
 920:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)DISABLE;
 1244              		.loc 1 920 5 view .LVU279
 1245              		.loc 1 920 40 is_stmt 0 view .LVU280
 1246 0000 024B     		ldr	r3, .L109
 1247 0002 0022     		movs	r2, #0
 1248 0004 C3F83C24 		str	r2, [r3, #1084]
 921:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1249              		.loc 1 921 1 view .LVU281
 1250 0008 7047     		bx	lr
 1251              	.L110:
 1252 000a 00BF     		.align	2
 1253              	.L109:
 1254 000c 00004242 		.word	1111621632
 1255              		.cfi_endproc
 1256              	.LFE160:
 1258              		.section	.text.RCC_LPTIM_Reset,"ax",%progbits
 1259              		.align	1
 1260              		.global	RCC_LPTIM_Reset
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	RCC_LPTIM_Reset:
 1266              	.LFB162:
 922:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 923:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 924:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LPTIM_Clock_Config.
 925:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun   Configures the LPTIM clock (LPTIMCLK).
 926:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param clock_source  (specifies the LPTIM clock source).
 927:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_APB1  APB1 clock selected as LPTIM clock
 928:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSI   LSI selected as LPTIM clock
 929:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_HSI   HSI selected as LPTIM clock
 930:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSE   LSE selected as LPTIM clock
 931:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note When switching from comparator1/2 to other clock sources,
 932:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\      it is suggested to disable comparators first.
 933:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 934:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Clock_Config(uint32_t clock_source)
 935:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 936:n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 937:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 939:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 940:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= RCC_LPTIMCLK_SRC_MASK;
 941:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 942:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the LPTIM clock source */
 943:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= clock_source;
 944:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 945:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 946:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 947:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Reset.
 948:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     LPTIM reset.
 949:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 950:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 951:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 952:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Reset(void)
 953:n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 39


 1267              		.loc 1 953 1 is_stmt 1 view -0
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 0
 1270              		@ frame_needed = 0, uses_anonymous_args = 0
 1271              		@ link register save eliminated.
 954:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_RESET);
 1272              		.loc 1 954 5 view .LVU283
 1273              		.loc 1 954 8 is_stmt 0 view .LVU284
 1274 0000 044B     		ldr	r3, .L112
 1275 0002 5A6B     		ldr	r2, [r3, #52]
 1276              		.loc 1 954 17 view .LVU285
 1277 0004 42F48062 		orr	r2, r2, #1024
 1278 0008 5A63     		str	r2, [r3, #52]
 955:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_RESET);
 1279              		.loc 1 955 5 is_stmt 1 view .LVU286
 1280              		.loc 1 955 8 is_stmt 0 view .LVU287
 1281 000a 5A6B     		ldr	r2, [r3, #52]
 1282              		.loc 1 955 17 view .LVU288
 1283 000c 22F48062 		bic	r2, r2, #1024
 1284 0010 5A63     		str	r2, [r3, #52]
 956:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1285              		.loc 1 956 1 view .LVU289
 1286 0012 7047     		bx	lr
 1287              	.L113:
 1288              		.align	2
 1289              	.L112:
 1290 0014 00100240 		.word	1073876992
 1291              		.cfi_endproc
 1292              	.LFE162:
 1294              		.section	.text.RCC_LPTIM_Enable,"ax",%progbits
 1295              		.align	1
 1296              		.global	RCC_LPTIM_Enable
 1297              		.syntax unified
 1298              		.thumb
 1299              		.thumb_func
 1301              	RCC_LPTIM_Enable:
 1302              	.LFB163:
 957:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 958:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 959:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Enable.
 960:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables LPTIM.
 961:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 962:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 963:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 964:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Enable(void)
 965:n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1303              		.loc 1 965 1 is_stmt 1 view -0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 0
 1306              		@ frame_needed = 0, uses_anonymous_args = 0
 1307              		@ link register save eliminated.
 966:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_ENBLE);
 1308              		.loc 1 966 5 view .LVU291
 1309              		.loc 1 966 8 is_stmt 0 view .LVU292
 1310 0000 024A     		ldr	r2, .L115
 1311 0002 536B     		ldr	r3, [r2, #52]
 1312              		.loc 1 966 17 view .LVU293
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 40


 1313 0004 43F04003 		orr	r3, r3, #64
 1314 0008 5363     		str	r3, [r2, #52]
 967:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1315              		.loc 1 967 1 view .LVU294
 1316 000a 7047     		bx	lr
 1317              	.L116:
 1318              		.align	2
 1319              	.L115:
 1320 000c 00100240 		.word	1073876992
 1321              		.cfi_endproc
 1322              	.LFE163:
 1324              		.section	.text.RCC_LPTIM_Disable,"ax",%progbits
 1325              		.align	1
 1326              		.global	RCC_LPTIM_Disable
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1331              	RCC_LPTIM_Disable:
 1332              	.LFB164:
 968:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 969:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 970:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Disable.
 971:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables LPTIM.
 972:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 973:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 974:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 975:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Disable(void)
 976:n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1333              		.loc 1 976 1 is_stmt 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 977:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_ENBLE);
 1338              		.loc 1 977 5 view .LVU296
 1339              		.loc 1 977 8 is_stmt 0 view .LVU297
 1340 0000 024A     		ldr	r2, .L118
 1341 0002 536B     		ldr	r3, [r2, #52]
 1342              		.loc 1 977 17 view .LVU298
 1343 0004 23F04003 		bic	r3, r3, #64
 1344 0008 5363     		str	r3, [r2, #52]
 978:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1345              		.loc 1 978 1 view .LVU299
 1346 000a 7047     		bx	lr
 1347              	.L119:
 1348              		.align	2
 1349              	.L118:
 1350 000c 00100240 		.word	1073876992
 1351              		.cfi_endproc
 1352              	.LFE164:
 1354              		.section	.text.RCC_Clocks_Frequencies_Value_Get,"ax",%progbits
 1355              		.align	1
 1356              		.global	RCC_Clocks_Frequencies_Value_Get
 1357              		.syntax unified
 1358              		.thumb
 1359              		.thumb_func
 1361              	RCC_Clocks_Frequencies_Value_Get:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 41


 1362              	.LVL61:
 1363              	.LFB165:
 979:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 980:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 981:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clocks_Frequencies_Value_Get.
 982:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the frequencies of different on chip clocks.
 983:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_clocks pointer to a RCC_ClocksType structure which will hold
 984:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        the clocks frequencies.
 985:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 986:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    The result of this function could be not correct when using
 987:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        fractional value for HSE crystal.
 988:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 989:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clocks_Frequencies_Value_Get(RCC_ClocksType* RCC_clocks)
 990:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1364              		.loc 1 990 1 is_stmt 1 view -0
 1365              		.cfi_startproc
 1366              		@ args = 0, pretend = 0, frame = 0
 1367              		@ frame_needed = 0, uses_anonymous_args = 0
 1368              		@ link register save eliminated.
 1369              		.loc 1 990 1 is_stmt 0 view .LVU301
 1370 0000 30B4     		push	{r4, r5}
 1371              	.LCFI0:
 1372              		.cfi_def_cfa_offset 8
 1373              		.cfi_offset 4, -8
 1374              		.cfi_offset 5, -4
 991:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = SYSCLK_SRC_HSI;
 1375              		.loc 1 991 5 is_stmt 1 view .LVU302
 1376              	.LVL62:
 992:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t pllclk_value = 0, pllmull_value = 0,pllsource_value = 0, presc_value = 0;
 1377              		.loc 1 992 5 view .LVU303
 993:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 994:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PLL clock source and multiplication factor */
 995:n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllmull_value   = RCC->CFG & RCC_CFG_PLLMULFCT;
 1378              		.loc 1 995 5 view .LVU304
 1379              		.loc 1 995 26 is_stmt 0 view .LVU305
 1380 0002 364A     		ldr	r2, .L132
 1381 0004 5168     		ldr	r1, [r2, #4]
 1382              		.loc 1 995 21 view .LVU306
 1383 0006 364B     		ldr	r3, .L132+4
 1384 0008 0B40     		ands	r3, r3, r1
 1385              	.LVL63:
 996:n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 1386              		.loc 1 996 5 is_stmt 1 view .LVU307
 1387              		.loc 1 996 26 is_stmt 0 view .LVU308
 1388 000a 5268     		ldr	r2, [r2, #4]
 1389              		.loc 1 996 21 view .LVU309
 1390 000c 02F48032 		and	r2, r2, #65536
 1391              	.LVL64:
 997:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 998:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Calculate the frequency division factor */
 999:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((pllmull_value & RCC_CFG_PLLMULFCT_4) == 0)
 1392              		.loc 1 999 5 is_stmt 1 view .LVU310
 1393              		.loc 1 999 8 is_stmt 0 view .LVU311
 1394 0010 11F0006F 		tst	r1, #134217728
 1395 0014 45D1     		bne	.L121
1000:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1001:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /*  PLLMULFCT[4] = 0 */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 42


1002:n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = (pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) + 2; 
 1396              		.loc 1 1002 9 is_stmt 1 view .LVU312
 1397              		.loc 1 1002 40 is_stmt 0 view .LVU313
 1398 0016 9B0C     		lsrs	r3, r3, #18
 1399              	.LVL65:
 1400              		.loc 1 1002 23 view .LVU314
 1401 0018 0233     		adds	r3, r3, #2
 1402              	.LVL66:
 1403              	.L122:
1003:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1004:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1005:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1006:n32g430_std_periph_driver/src/n32g430_rcc.c ****         // PLLMULFCT[4] = 1
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = ((pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) - 496) + 1; 
1008:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1009:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1010:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (pllsource_value == 0) /* HSI as PLL input clock  */
 1404              		.loc 1 1010 5 is_stmt 1 view .LVU315
 1405              		.loc 1 1010 8 is_stmt 0 view .LVU316
 1406 001a 002A     		cmp	r2, #0
 1407 001c 49D1     		bne	.L123
1011:n32g430_std_periph_driver/src/n32g430_rcc.c ****     { 
1012:n32g430_std_periph_driver/src/n32g430_rcc.c ****          /* HSI selected as PLL clock entry */
1013:n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->PLLHSIPRE & RCC_PLLHSIPRE_PLLHSIPRE) != (uint32_t)RESET)
 1408              		.loc 1 1013 9 is_stmt 1 view .LVU317
 1409              		.loc 1 1013 17 is_stmt 0 view .LVU318
 1410 001e 02F18042 		add	r2, r2, #1073741824
 1411              	.LVL67:
 1412              		.loc 1 1013 17 view .LVU319
 1413 0022 02F50432 		add	r2, r2, #135168
 1414              	.LVL68:
 1415              		.loc 1 1013 17 view .LVU320
 1416 0026 126C     		ldr	r2, [r2, #64]
 1417              	.LVL69:
 1418              		.loc 1 1013 12 view .LVU321
 1419 0028 12F0010F 		tst	r2, #1
 1420 002c 3DD0     		beq	.L124
1014:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSI oscillator clock divided by 2 */
1015:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSI_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
 1421              		.loc 1 1015 13 is_stmt 1 view .LVU322
 1422              		.loc 1 1015 26 is_stmt 0 view .LVU323
 1423 002e 2D4A     		ldr	r2, .L132+8
 1424 0030 02FB03F3 		mul	r3, r2, r3
 1425              	.LVL70:
 1426              	.L125:
1016:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1017:n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
1018:n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSI_VALUE * pllmull_value;
1020:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1021:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1022:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else /* HSE as PLL input clock  */
1023:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1024:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* HSE selected as PLL clock entry */
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->CFG & RCC_CFG_PLLHSEPRES) != (uint32_t)RESET)
1026:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSE_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 43


1028:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1029:n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
1030:n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSE_VALUE * pllmull_value;
1032:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1033:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1034:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1035:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get SYSCLK source -------------------------------------------------------*/
1036:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG & RCC_CFG_SCLKSTS;
 1427              		.loc 1 1036 5 is_stmt 1 view .LVU324
 1428              		.loc 1 1036 21 is_stmt 0 view .LVU325
 1429 0034 294A     		ldr	r2, .L132
 1430 0036 5268     		ldr	r2, [r2, #4]
 1431              		.loc 1 1036 16 view .LVU326
 1432 0038 02F00C02 		and	r2, r2, #12
 1433              	.LVL71:
1037:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1038:n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (temp_value)
 1434              		.loc 1 1038 5 is_stmt 1 view .LVU327
 1435 003c 042A     		cmp	r2, #4
 1436 003e 45D0     		beq	.L127
 1437 0040 082A     		cmp	r2, #8
 1438 0042 46D0     		beq	.L128
 1439 0044 002A     		cmp	r2, #0
 1440 0046 46D1     		bne	.L129
1039:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1040:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSI: 
1041:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSI used as system clock */
1042:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
 1441              		.loc 1 1042 13 view .LVU328
 1442              		.loc 1 1042 36 is_stmt 0 view .LVU329
 1443 0048 274A     		ldr	r2, .L132+12
 1444              	.LVL72:
 1445              		.loc 1 1042 36 view .LVU330
 1446 004a 0260     		str	r2, [r0]
1043:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1447              		.loc 1 1043 13 is_stmt 1 view .LVU331
 1448              	.L130:
1044:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSE: 
1045:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSE used as system clock */
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSE_VALUE;
1047:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1048:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_PLL: 
1049:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* PLL used as system clock */
1050:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = pllclk_value;
1051:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1052:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1053:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
1054:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* default HSI used as system clock */
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
1056:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1057:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1058:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1059:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1060:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get HCLK prescaler */
1061:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_AHBPRES) >> RCC_CFG_AHBPRES_OFFSET; 
 1449              		.loc 1 1061 5 view .LVU332
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 44


 1450              		.loc 1 1061 24 is_stmt 0 view .LVU333
 1451 004c 2349     		ldr	r1, .L132
 1452 004e 4A68     		ldr	r2, [r1, #4]
 1453              		.loc 1 1061 18 view .LVU334
 1454 0050 C2F30312 		ubfx	r2, r2, #4, #4
 1455              	.LVL73:
1062:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1456              		.loc 1 1062 5 is_stmt 1 view .LVU335
 1457              		.loc 1 1062 34 is_stmt 0 view .LVU336
 1458 0054 254D     		ldr	r5, .L132+16
 1459 0056 AC5C     		ldrb	r4, [r5, r2]	@ zero_extendqisi2
 1460              	.LVL74:
1063:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* HCLK clock frequency */
1064:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->HclkFreq = RCC_clocks->SysclkFreq >> presc_value;
 1461              		.loc 1 1064 5 is_stmt 1 view .LVU337
 1462              		.loc 1 1064 38 is_stmt 0 view .LVU338
 1463 0058 0268     		ldr	r2, [r0]
 1464              	.LVL75:
 1465              		.loc 1 1064 51 view .LVU339
 1466 005a E240     		lsrs	r2, r2, r4
 1467              		.loc 1 1064 26 view .LVU340
 1468 005c 4260     		str	r2, [r0, #4]
1065:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK1 prescaler */
1066:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB1PRES) >> RCC_CFG_APB1PRES_OFFSET; 
 1469              		.loc 1 1066 5 is_stmt 1 view .LVU341
 1470              		.loc 1 1066 24 is_stmt 0 view .LVU342
 1471 005e 4C68     		ldr	r4, [r1, #4]
 1472              	.LVL76:
 1473              		.loc 1 1066 18 view .LVU343
 1474 0060 C4F30224 		ubfx	r4, r4, #8, #3
 1475              	.LVL77:
1067:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1476              		.loc 1 1067 5 is_stmt 1 view .LVU344
 1477              		.loc 1 1067 34 is_stmt 0 view .LVU345
 1478 0064 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1479              	.LVL78:
1068:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK1 clock frequency */
1069:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk1Freq = RCC_clocks->HclkFreq >> presc_value;
 1480              		.loc 1 1069 5 is_stmt 1 view .LVU346
 1481              		.loc 1 1069 50 is_stmt 0 view .LVU347
 1482 0066 22FA04F4 		lsr	r4, r2, r4
 1483              	.LVL79:
 1484              		.loc 1 1069 27 view .LVU348
 1485 006a 8460     		str	r4, [r0, #8]
1070:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK2 prescaler */
1071:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB2PRES) >> RCC_CFG_APB2PRES_OFFSET; 
 1486              		.loc 1 1071 5 is_stmt 1 view .LVU349
 1487              		.loc 1 1071 24 is_stmt 0 view .LVU350
 1488 006c 4C68     		ldr	r4, [r1, #4]
 1489              		.loc 1 1071 18 view .LVU351
 1490 006e C4F3C224 		ubfx	r4, r4, #11, #3
 1491              	.LVL80:
1072:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1492              		.loc 1 1072 5 is_stmt 1 view .LVU352
 1493              		.loc 1 1072 34 is_stmt 0 view .LVU353
 1494 0072 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1495              	.LVL81:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 45


1073:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK2 clock frequency */
1074:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk2Freq = RCC_clocks->HclkFreq >> presc_value;
 1496              		.loc 1 1074 5 is_stmt 1 view .LVU354
 1497              		.loc 1 1074 50 is_stmt 0 view .LVU355
 1498 0074 22FA04F4 		lsr	r4, r2, r4
 1499              	.LVL82:
 1500              		.loc 1 1074 27 view .LVU356
 1501 0078 C460     		str	r4, [r0, #12]
1075:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1076:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCHCLK prescaler */
1077:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = RCC->CFG2 & RCC_CFG2_ADCHPRES;
 1502              		.loc 1 1077 5 is_stmt 1 view .LVU357
 1503              		.loc 1 1077 23 is_stmt 0 view .LVU358
 1504 007a CC6A     		ldr	r4, [r1, #44]
 1505              		.loc 1 1077 18 view .LVU359
 1506 007c 04F00F0C 		and	ip, r4, #15
 1507              	.LVL83:
1078:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 1508              		.loc 1 1078 5 is_stmt 1 view .LVU360
 1509              		.loc 1 1078 35 is_stmt 0 view .LVU361
 1510 0080 1B4C     		ldr	r4, .L132+20
 1511 0082 14F80C40 		ldrb	r4, [r4, ip]	@ zero_extendqisi2
 1512              	.LVL84:
1079:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCHCLK clock frequency */
1080:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcHclkFreq = RCC_clocks->HclkFreq / presc_value;
 1513              		.loc 1 1080 5 is_stmt 1 view .LVU362
 1514              		.loc 1 1080 52 is_stmt 0 view .LVU363
 1515 0086 B2FBF4F2 		udiv	r2, r2, r4
 1516              		.loc 1 1080 29 view .LVU364
 1517 008a 4261     		str	r2, [r0, #20]
1081:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCPLLCLK prescaler */
1082:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG2 & RCC_CFG2_ADCPLLPRES) >> RCC_CFG2_ADCPLLPRES_OFFSET; 
 1518              		.loc 1 1082 5 is_stmt 1 view .LVU365
 1519              		.loc 1 1082 24 is_stmt 0 view .LVU366
 1520 008c CA6A     		ldr	r2, [r1, #44]
 1521              	.LVL85:
1083:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
 1522              		.loc 1 1083 5 is_stmt 1 view .LVU367
 1523              		.loc 1 1083 50 is_stmt 0 view .LVU368
 1524 008e C2F30312 		ubfx	r2, r2, #4, #4
 1525              	.LVL86:
 1526              		.loc 1 1083 37 view .LVU369
 1527 0092 1849     		ldr	r1, .L132+24
 1528 0094 31F81220 		ldrh	r2, [r1, r2, lsl #1]
 1529              	.LVL87:
1084:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCPLLCLK clock frequency */
1085:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcPllClkFreq = pllclk_value / presc_value;
 1530              		.loc 1 1085 5 is_stmt 1 view .LVU370
 1531              		.loc 1 1085 46 is_stmt 0 view .LVU371
 1532 0098 B3FBF2F3 		udiv	r3, r3, r2
 1533              	.LVL88:
 1534              		.loc 1 1085 31 view .LVU372
 1535 009c 0361     		str	r3, [r0, #16]
1086:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1536              		.loc 1 1086 1 view .LVU373
 1537 009e 30BC     		pop	{r4, r5}
 1538              	.LCFI1:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 46


 1539              		.cfi_remember_state
 1540              		.cfi_restore 5
 1541              		.cfi_restore 4
 1542              		.cfi_def_cfa_offset 0
 1543 00a0 7047     		bx	lr
 1544              	.LVL89:
 1545              	.L121:
 1546              	.LCFI2:
 1547              		.cfi_restore_state
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1548              		.loc 1 1007 9 is_stmt 1 view .LVU374
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1549              		.loc 1 1007 41 is_stmt 0 view .LVU375
 1550 00a2 9B0C     		lsrs	r3, r3, #18
 1551              	.LVL90:
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1552              		.loc 1 1007 23 view .LVU376
 1553 00a4 A3F2EF13 		subw	r3, r3, #495
 1554 00a8 B7E7     		b	.L122
 1555              	.LVL91:
 1556              	.L124:
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1557              		.loc 1 1019 13 is_stmt 1 view .LVU377
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1558              		.loc 1 1019 26 is_stmt 0 view .LVU378
 1559 00aa 0F4A     		ldr	r2, .L132+12
 1560 00ac 02FB03F3 		mul	r3, r2, r3
 1561              	.LVL92:
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1562              		.loc 1 1019 26 view .LVU379
 1563 00b0 C0E7     		b	.L125
 1564              	.LVL93:
 1565              	.L123:
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1566              		.loc 1 1025 9 is_stmt 1 view .LVU380
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1567              		.loc 1 1025 17 is_stmt 0 view .LVU381
 1568 00b2 0A4A     		ldr	r2, .L132
 1569              	.LVL94:
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1570              		.loc 1 1025 17 view .LVU382
 1571 00b4 5268     		ldr	r2, [r2, #4]
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1572              		.loc 1 1025 12 view .LVU383
 1573 00b6 12F4003F 		tst	r2, #131072
 1574 00ba 03D0     		beq	.L126
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1575              		.loc 1 1027 13 is_stmt 1 view .LVU384
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1576              		.loc 1 1027 26 is_stmt 0 view .LVU385
 1577 00bc 094A     		ldr	r2, .L132+8
 1578 00be 02FB03F3 		mul	r3, r2, r3
 1579              	.LVL95:
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1580              		.loc 1 1027 26 view .LVU386
 1581 00c2 B7E7     		b	.L125
 1582              	.LVL96:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 47


 1583              	.L126:
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1584              		.loc 1 1031 13 is_stmt 1 view .LVU387
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1585              		.loc 1 1031 26 is_stmt 0 view .LVU388
 1586 00c4 084A     		ldr	r2, .L132+12
 1587 00c6 02FB03F3 		mul	r3, r2, r3
 1588              	.LVL97:
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1589              		.loc 1 1031 26 view .LVU389
 1590 00ca B3E7     		b	.L125
 1591              	.LVL98:
 1592              	.L127:
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1593              		.loc 1 1046 13 is_stmt 1 view .LVU390
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1594              		.loc 1 1046 36 is_stmt 0 view .LVU391
 1595 00cc 064A     		ldr	r2, .L132+12
 1596              	.LVL99:
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1597              		.loc 1 1046 36 view .LVU392
 1598 00ce 0260     		str	r2, [r0]
1047:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_PLL: 
 1599              		.loc 1 1047 13 is_stmt 1 view .LVU393
 1600 00d0 BCE7     		b	.L130
 1601              	.LVL100:
 1602              	.L128:
1050:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1603              		.loc 1 1050 13 view .LVU394
1050:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1604              		.loc 1 1050 36 is_stmt 0 view .LVU395
 1605 00d2 0360     		str	r3, [r0]
1051:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1606              		.loc 1 1051 13 is_stmt 1 view .LVU396
 1607 00d4 BAE7     		b	.L130
 1608              	.L129:
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1609              		.loc 1 1055 13 view .LVU397
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1610              		.loc 1 1055 36 is_stmt 0 view .LVU398
 1611 00d6 044A     		ldr	r2, .L132+12
 1612              	.LVL101:
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1613              		.loc 1 1055 36 view .LVU399
 1614 00d8 0260     		str	r2, [r0]
1056:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1615              		.loc 1 1056 13 is_stmt 1 view .LVU400
 1616 00da B7E7     		b	.L130
 1617              	.L133:
 1618              		.align	2
 1619              	.L132:
 1620 00dc 00100240 		.word	1073876992
 1621 00e0 00003C08 		.word	138149888
 1622 00e4 00093D00 		.word	4000000
 1623 00e8 00127A00 		.word	8000000
 1624 00ec 00000000 		.word	APBAHBPresTable
 1625 00f0 00000000 		.word	ADCHCLKPresTable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 48


 1626 00f4 00000000 		.word	ADCPLLCLKPresTable
 1627              		.cfi_endproc
 1628              	.LFE165:
 1630              		.section	.text.RCC_AHB_Peripheral_Clock_Enable,"ax",%progbits
 1631              		.align	1
 1632              		.global	RCC_AHB_Peripheral_Clock_Enable
 1633              		.syntax unified
 1634              		.thumb
 1635              		.thumb_func
 1637              	RCC_AHB_Peripheral_Clock_Enable:
 1638              	.LVL102:
 1639              	.LFB166:
1087:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1088:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1089:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Enable.
1090:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the AHB peripheral clock.
1091:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1092:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1093:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1094:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1095:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1096:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1097:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1098:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1099:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1100:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1101:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1102:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1103:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Enable(uint32_t AHB_periph)
1104:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1640              		.loc 1 1104 1 view -0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 0
 1643              		@ frame_needed = 0, uses_anonymous_args = 0
 1644              		@ link register save eliminated.
1105:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN |= AHB_periph;
 1645              		.loc 1 1105 5 view .LVU402
 1646              		.loc 1 1105 8 is_stmt 0 view .LVU403
 1647 0000 024A     		ldr	r2, .L135
 1648 0002 5369     		ldr	r3, [r2, #20]
 1649              		.loc 1 1105 20 view .LVU404
 1650 0004 0343     		orrs	r3, r3, r0
 1651 0006 5361     		str	r3, [r2, #20]
1106:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1652              		.loc 1 1106 1 view .LVU405
 1653 0008 7047     		bx	lr
 1654              	.L136:
 1655 000a 00BF     		.align	2
 1656              	.L135:
 1657 000c 00100240 		.word	1073876992
 1658              		.cfi_endproc
 1659              	.LFE166:
 1661              		.section	.text.RCC_AHB_Peripheral_Clock_Disable,"ax",%progbits
 1662              		.align	1
 1663              		.global	RCC_AHB_Peripheral_Clock_Disable
 1664              		.syntax unified
 1665              		.thumb
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 49


 1666              		.thumb_func
 1668              	RCC_AHB_Peripheral_Clock_Disable:
 1669              	.LVL103:
 1670              	.LFB167:
1107:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1108:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1109:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Disable.
1110:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the AHB peripheral clock.
1111:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1112:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1113:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1114:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1115:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1116:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1117:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1118:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1119:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1120:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1121:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1122:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    SRAM and FLITF clock can be disabled only during sleep mode.
1123:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1124:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Disable(uint32_t AHB_periph)
1125:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1671              		.loc 1 1125 1 is_stmt 1 view -0
 1672              		.cfi_startproc
 1673              		@ args = 0, pretend = 0, frame = 0
 1674              		@ frame_needed = 0, uses_anonymous_args = 0
 1675              		@ link register save eliminated.
1126:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN &= ~AHB_periph;
 1676              		.loc 1 1126 5 view .LVU407
 1677              		.loc 1 1126 8 is_stmt 0 view .LVU408
 1678 0000 024A     		ldr	r2, .L138
 1679 0002 5369     		ldr	r3, [r2, #20]
 1680              		.loc 1 1126 20 view .LVU409
 1681 0004 23EA0003 		bic	r3, r3, r0
 1682 0008 5361     		str	r3, [r2, #20]
1127:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1683              		.loc 1 1127 1 view .LVU410
 1684 000a 7047     		bx	lr
 1685              	.L139:
 1686              		.align	2
 1687              	.L138:
 1688 000c 00100240 		.word	1073876992
 1689              		.cfi_endproc
 1690              	.LFE167:
 1692              		.section	.text.RCC_APB2_Peripheral_Clock_Enable,"ax",%progbits
 1693              		.align	1
 1694              		.global	RCC_APB2_Peripheral_Clock_Enable
 1695              		.syntax unified
 1696              		.thumb
 1697              		.thumb_func
 1699              	RCC_APB2_Peripheral_Clock_Enable:
 1700              	.LVL104:
 1701              	.LFB168:
1128:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1129:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1130:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Enable.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 50


1131:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB2) peripheral clock.
1132:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock):
1133:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1134:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1135:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1136:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1137:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1138:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1139:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1140:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1141:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1142:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1143:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1144:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Enable(uint32_t APB2_periph)
1145:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1702              		.loc 1 1145 1 is_stmt 1 view -0
 1703              		.cfi_startproc
 1704              		@ args = 0, pretend = 0, frame = 0
 1705              		@ frame_needed = 0, uses_anonymous_args = 0
 1706              		@ link register save eliminated.
1146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN |= APB2_periph;
 1707              		.loc 1 1146 5 view .LVU412
 1708              		.loc 1 1146 8 is_stmt 0 view .LVU413
 1709 0000 024A     		ldr	r2, .L141
 1710 0002 9369     		ldr	r3, [r2, #24]
 1711              		.loc 1 1146 21 view .LVU414
 1712 0004 0343     		orrs	r3, r3, r0
 1713 0006 9361     		str	r3, [r2, #24]
1147:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1714              		.loc 1 1147 1 view .LVU415
 1715 0008 7047     		bx	lr
 1716              	.L142:
 1717 000a 00BF     		.align	2
 1718              	.L141:
 1719 000c 00100240 		.word	1073876992
 1720              		.cfi_endproc
 1721              	.LFE168:
 1723              		.section	.text.RCC_APB2_Peripheral_Clock_Disable,"ax",%progbits
 1724              		.align	1
 1725              		.global	RCC_APB2_Peripheral_Clock_Disable
 1726              		.syntax unified
 1727              		.thumb
 1728              		.thumb_func
 1730              	RCC_APB2_Peripheral_Clock_Disable:
 1731              	.LVL105:
 1732              	.LFB169:
1148:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1149:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1150:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Disable.
1151:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB2) peripheral clock.
1152:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock):
1153:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1154:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1155:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1156:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1157:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1158:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 51


1159:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1160:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1161:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1162:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1163:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1164:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Disable(uint32_t APB2_periph)
1165:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1733              		.loc 1 1165 1 is_stmt 1 view -0
 1734              		.cfi_startproc
 1735              		@ args = 0, pretend = 0, frame = 0
 1736              		@ frame_needed = 0, uses_anonymous_args = 0
 1737              		@ link register save eliminated.
1166:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN &= ~APB2_periph;
 1738              		.loc 1 1166 5 view .LVU417
 1739              		.loc 1 1166 8 is_stmt 0 view .LVU418
 1740 0000 024A     		ldr	r2, .L144
 1741 0002 9369     		ldr	r3, [r2, #24]
 1742              		.loc 1 1166 21 view .LVU419
 1743 0004 23EA0003 		bic	r3, r3, r0
 1744 0008 9361     		str	r3, [r2, #24]
1167:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1745              		.loc 1 1167 1 view .LVU420
 1746 000a 7047     		bx	lr
 1747              	.L145:
 1748              		.align	2
 1749              	.L144:
 1750 000c 00100240 		.word	1073876992
 1751              		.cfi_endproc
 1752              	.LFE169:
 1754              		.section	.text.RCC_APB1_Peripheral_Clock_Enable,"ax",%progbits
 1755              		.align	1
 1756              		.global	RCC_APB1_Peripheral_Clock_Enable
 1757              		.syntax unified
 1758              		.thumb
 1759              		.thumb_func
 1761              	RCC_APB1_Peripheral_Clock_Enable:
 1762              	.LVL106:
 1763              	.LFB170:
1168:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1169:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1170:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Enable.
1171:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB1) peripheral clock.
1172:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock):
1173:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1174:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1175:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1176:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1177:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1178:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1179:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1180:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1181:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1182:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1183:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1184:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1185:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR        
1186:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 52


1187:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1188:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Enable(uint32_t APB1_periph)
1189:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1764              		.loc 1 1189 1 is_stmt 1 view -0
 1765              		.cfi_startproc
 1766              		@ args = 0, pretend = 0, frame = 0
 1767              		@ frame_needed = 0, uses_anonymous_args = 0
 1768              		@ link register save eliminated.
1190:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN |= APB1_periph;
 1769              		.loc 1 1190 5 view .LVU422
 1770              		.loc 1 1190 8 is_stmt 0 view .LVU423
 1771 0000 024A     		ldr	r2, .L147
 1772 0002 D369     		ldr	r3, [r2, #28]
 1773              		.loc 1 1190 21 view .LVU424
 1774 0004 0343     		orrs	r3, r3, r0
 1775 0006 D361     		str	r3, [r2, #28]
1191:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1776              		.loc 1 1191 1 view .LVU425
 1777 0008 7047     		bx	lr
 1778              	.L148:
 1779 000a 00BF     		.align	2
 1780              	.L147:
 1781 000c 00100240 		.word	1073876992
 1782              		.cfi_endproc
 1783              	.LFE170:
 1785              		.section	.text.RCC_LSE_Config,"ax",%progbits
 1786              		.align	1
 1787              		.global	RCC_LSE_Config
 1788              		.syntax unified
 1789              		.thumb
 1790              		.thumb_func
 1792              	RCC_LSE_Config:
 1793              	.LVL107:
 1794              	.LFB150:
 720:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 1795              		.loc 1 720 1 is_stmt 1 view -0
 1796              		.cfi_startproc
 1797              		@ args = 0, pretend = 0, frame = 0
 1798              		@ frame_needed = 0, uses_anonymous_args = 0
 720:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 1799              		.loc 1 720 1 is_stmt 0 view .LVU427
 1800 0000 38B5     		push	{r3, r4, r5, lr}
 1801              	.LCFI3:
 1802              		.cfi_def_cfa_offset 16
 1803              		.cfi_offset 3, -16
 1804              		.cfi_offset 4, -12
 1805              		.cfi_offset 5, -8
 1806              		.cfi_offset 14, -4
 1807 0002 0446     		mov	r4, r0
 1808 0004 0D46     		mov	r5, r1
 722:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 1809              		.loc 1 722 5 is_stmt 1 view .LVU428
 1810 0006 4FF08050 		mov	r0, #268435456
 1811              	.LVL108:
 722:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 1812              		.loc 1 722 5 is_stmt 0 view .LVU429
 1813 000a FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 53


 1814              	.LVL109:
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 1815              		.loc 1 724 5 is_stmt 1 view .LVU430
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 1816              		.loc 1 724 8 is_stmt 0 view .LVU431
 1817 000e 0F4A     		ldr	r2, .L154
 1818 0010 1368     		ldr	r3, [r2]
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 1819              		.loc 1 724 15 view .LVU432
 1820 0012 43F48073 		orr	r3, r3, #256
 1821 0016 1360     		str	r3, [r2]
 727:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 1822              		.loc 1 727 5 is_stmt 1 view .LVU433
 1823 0018 02F5D032 		add	r2, r2, #106496
 1824 001c 136A     		ldr	r3, [r2, #32]
 727:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 1825              		.loc 1 727 38 is_stmt 0 view .LVU434
 1826 001e 23F00503 		bic	r3, r3, #5
 1827 0022 1362     		str	r3, [r2, #32]
 729:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 1828              		.loc 1 729 5 is_stmt 1 view .LVU435
 1829 0024 012C     		cmp	r4, #1
 1830 0026 07D0     		beq	.L150
 1831 0028 042C     		cmp	r4, #4
 1832 002a 0DD1     		bne	.L149
 738:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1833              		.loc 1 738 13 view .LVU436
 1834 002c 084A     		ldr	r2, .L154+4
 1835 002e 136A     		ldr	r3, [r2, #32]
 738:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1836              		.loc 1 738 46 is_stmt 0 view .LVU437
 1837 0030 43F00503 		orr	r3, r3, #5
 1838 0034 1362     		str	r3, [r2, #32]
 739:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
 1839              		.loc 1 739 13 is_stmt 1 view .LVU438
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1840              		.loc 1 743 1 is_stmt 0 view .LVU439
 1841 0036 07E0     		b	.L149
 1842              	.L150:
 733:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 1843              		.loc 1 733 13 is_stmt 1 view .LVU440
 1844 0038 054A     		ldr	r2, .L154+4
 1845 003a 136A     		ldr	r3, [r2, #32]
 733:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 1846              		.loc 1 733 46 is_stmt 0 view .LVU441
 1847 003c 43F00103 		orr	r3, r3, #1
 1848 0040 1362     		str	r3, [r2, #32]
 734:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1849              		.loc 1 734 13 is_stmt 1 view .LVU442
 1850 0042 2846     		mov	r0, r5
 1851 0044 FFF7FEFF 		bl	RCC_LSE_Trim_Config
 1852              	.LVL110:
 735:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_BYPASS:
 1853              		.loc 1 735 13 view .LVU443
 1854              	.L149:
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1855              		.loc 1 743 1 is_stmt 0 view .LVU444
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 54


 1856 0048 38BD     		pop	{r3, r4, r5, pc}
 1857              	.LVL111:
 1858              	.L155:
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1859              		.loc 1 743 1 view .LVU445
 1860 004a 00BF     		.align	2
 1861              	.L154:
 1862 004c 00700040 		.word	1073770496
 1863 0050 00100240 		.word	1073876992
 1864              		.cfi_endproc
 1865              	.LFE150:
 1867              		.section	.text.RCC_LPTIM_Clock_Config,"ax",%progbits
 1868              		.align	1
 1869              		.global	RCC_LPTIM_Clock_Config
 1870              		.syntax unified
 1871              		.thumb
 1872              		.thumb_func
 1874              	RCC_LPTIM_Clock_Config:
 1875              	.LVL112:
 1876              	.LFB161:
 935:n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1877              		.loc 1 935 1 is_stmt 1 view -0
 1878              		.cfi_startproc
 1879              		@ args = 0, pretend = 0, frame = 0
 1880              		@ frame_needed = 0, uses_anonymous_args = 0
 935:n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1881              		.loc 1 935 1 is_stmt 0 view .LVU447
 1882 0000 10B5     		push	{r4, lr}
 1883              	.LCFI4:
 1884              		.cfi_def_cfa_offset 8
 1885              		.cfi_offset 4, -8
 1886              		.cfi_offset 14, -4
 1887 0002 0446     		mov	r4, r0
 937:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1888              		.loc 1 937 5 is_stmt 1 view .LVU448
 1889 0004 4FF08050 		mov	r0, #268435456
 1890              	.LVL113:
 937:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1891              		.loc 1 937 5 is_stmt 0 view .LVU449
 1892 0008 FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
 1893              	.LVL114:
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1894              		.loc 1 938 5 is_stmt 1 view .LVU450
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1895              		.loc 1 938 8 is_stmt 0 view .LVU451
 1896 000c 064A     		ldr	r2, .L158
 1897 000e 1368     		ldr	r3, [r2]
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1898              		.loc 1 938 15 view .LVU452
 1899 0010 43F48073 		orr	r3, r3, #256
 1900 0014 1360     		str	r3, [r2]
 940:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1901              		.loc 1 940 5 is_stmt 1 view .LVU453
 940:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1902              		.loc 1 940 8 is_stmt 0 view .LVU454
 1903 0016 054B     		ldr	r3, .L158+4
 1904 0018 5A6B     		ldr	r2, [r3, #52]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 55


 940:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1905              		.loc 1 940 17 view .LVU455
 1906 001a 22F00702 		bic	r2, r2, #7
 1907 001e 5A63     		str	r2, [r3, #52]
 943:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1908              		.loc 1 943 5 is_stmt 1 view .LVU456
 943:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1909              		.loc 1 943 8 is_stmt 0 view .LVU457
 1910 0020 5A6B     		ldr	r2, [r3, #52]
 943:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1911              		.loc 1 943 17 view .LVU458
 1912 0022 2243     		orrs	r2, r2, r4
 1913 0024 5A63     		str	r2, [r3, #52]
 944:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1914              		.loc 1 944 1 view .LVU459
 1915 0026 10BD     		pop	{r4, pc}
 1916              	.LVL115:
 1917              	.L159:
 944:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1918              		.loc 1 944 1 view .LVU460
 1919              		.align	2
 1920              	.L158:
 1921 0028 00700040 		.word	1073770496
 1922 002c 00100240 		.word	1073876992
 1923              		.cfi_endproc
 1924              	.LFE161:
 1926              		.section	.text.RCC_APB1_Peripheral_Clock_Disable,"ax",%progbits
 1927              		.align	1
 1928              		.global	RCC_APB1_Peripheral_Clock_Disable
 1929              		.syntax unified
 1930              		.thumb
 1931              		.thumb_func
 1933              	RCC_APB1_Peripheral_Clock_Disable:
 1934              	.LVL116:
 1935              	.LFB171:
1192:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1193:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1194:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Disable.
1195:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB1) peripheral clock.
1196:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock):
1197:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1198:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1199:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1200:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1201:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1202:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1203:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1204:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1205:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1206:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1207:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1208:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1209:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1210:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1211:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1212:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Disable(uint32_t APB1_periph)
1213:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 56


 1936              		.loc 1 1213 1 is_stmt 1 view -0
 1937              		.cfi_startproc
 1938              		@ args = 0, pretend = 0, frame = 0
 1939              		@ frame_needed = 0, uses_anonymous_args = 0
 1940              		@ link register save eliminated.
1214:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN &= ~APB1_periph;
 1941              		.loc 1 1214 5 view .LVU462
 1942              		.loc 1 1214 8 is_stmt 0 view .LVU463
 1943 0000 024A     		ldr	r2, .L161
 1944 0002 D369     		ldr	r3, [r2, #28]
 1945              		.loc 1 1214 21 view .LVU464
 1946 0004 23EA0003 		bic	r3, r3, r0
 1947 0008 D361     		str	r3, [r2, #28]
1215:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1948              		.loc 1 1215 1 view .LVU465
 1949 000a 7047     		bx	lr
 1950              	.L162:
 1951              		.align	2
 1952              	.L161:
 1953 000c 00100240 		.word	1073876992
 1954              		.cfi_endproc
 1955              	.LFE171:
 1957              		.section	.text.RCC_AHB_Peripheral_Reset,"ax",%progbits
 1958              		.align	1
 1959              		.global	RCC_AHB_Peripheral_Reset
 1960              		.syntax unified
 1961              		.thumb
 1962              		.thumb_func
 1964              	RCC_AHB_Peripheral_Reset:
 1965              	.LVL117:
 1966              	.LFB172:
1216:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1217:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1218:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Reset.
1219:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     AHB peripheral reset.
1220:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph specifies the AHB peripheral to reset.    
1221:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1222:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1223:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1224:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1225:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC  
1226:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1227:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1228:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Reset(uint32_t AHB_periph)
1229:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1967              		.loc 1 1229 1 is_stmt 1 view -0
 1968              		.cfi_startproc
 1969              		@ args = 0, pretend = 0, frame = 0
 1970              		@ frame_needed = 0, uses_anonymous_args = 0
 1971              		@ link register save eliminated.
1230:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST |= AHB_periph;
 1972              		.loc 1 1230 5 view .LVU467
 1973              		.loc 1 1230 8 is_stmt 0 view .LVU468
 1974 0000 044B     		ldr	r3, .L164
 1975 0002 9A6A     		ldr	r2, [r3, #40]
 1976              		.loc 1 1230 18 view .LVU469
 1977 0004 0243     		orrs	r2, r2, r0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 57


 1978 0006 9A62     		str	r2, [r3, #40]
1231:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST &= ~AHB_periph;
 1979              		.loc 1 1231 5 is_stmt 1 view .LVU470
 1980              		.loc 1 1231 8 is_stmt 0 view .LVU471
 1981 0008 9A6A     		ldr	r2, [r3, #40]
 1982              		.loc 1 1231 18 view .LVU472
 1983 000a 22EA0002 		bic	r2, r2, r0
 1984 000e 9A62     		str	r2, [r3, #40]
1232:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1985              		.loc 1 1232 1 view .LVU473
 1986 0010 7047     		bx	lr
 1987              	.L165:
 1988 0012 00BF     		.align	2
 1989              	.L164:
 1990 0014 00100240 		.word	1073876992
 1991              		.cfi_endproc
 1992              	.LFE172:
 1994              		.section	.text.RCC_APB2_Peripheral_Reset,"ax",%progbits
 1995              		.align	1
 1996              		.global	RCC_APB2_Peripheral_Reset
 1997              		.syntax unified
 1998              		.thumb
 1999              		.thumb_func
 2001              	RCC_APB2_Peripheral_Reset:
 2002              	.LVL118:
 2003              	.LFB173:
1233:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1234:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1235:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Reset.
1236:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     High Speed APB (APB2) peripheral reset.
1237:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph specifies the APB2 peripheral to reset.
1238:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1239:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1240:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1241:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1242:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1243:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1244:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1245:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1246:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2 
1247:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1248:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1249:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Reset(uint32_t APB2_periph)
1250:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2004              		.loc 1 1250 1 is_stmt 1 view -0
 2005              		.cfi_startproc
 2006              		@ args = 0, pretend = 0, frame = 0
 2007              		@ frame_needed = 0, uses_anonymous_args = 0
 2008              		@ link register save eliminated.
1251:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST |= APB2_periph;
 2009              		.loc 1 1251 5 view .LVU475
 2010              		.loc 1 1251 8 is_stmt 0 view .LVU476
 2011 0000 044B     		ldr	r3, .L167
 2012 0002 DA68     		ldr	r2, [r3, #12]
 2013              		.loc 1 1251 19 view .LVU477
 2014 0004 0243     		orrs	r2, r2, r0
 2015 0006 DA60     		str	r2, [r3, #12]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 58


1252:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST &= ~APB2_periph;
 2016              		.loc 1 1252 5 is_stmt 1 view .LVU478
 2017              		.loc 1 1252 8 is_stmt 0 view .LVU479
 2018 0008 DA68     		ldr	r2, [r3, #12]
 2019              		.loc 1 1252 19 view .LVU480
 2020 000a 22EA0002 		bic	r2, r2, r0
 2021 000e DA60     		str	r2, [r3, #12]
1253:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2022              		.loc 1 1253 1 view .LVU481
 2023 0010 7047     		bx	lr
 2024              	.L168:
 2025 0012 00BF     		.align	2
 2026              	.L167:
 2027 0014 00100240 		.word	1073876992
 2028              		.cfi_endproc
 2029              	.LFE173:
 2031              		.section	.text.RCC_APB1_Peripheral_Reset,"ax",%progbits
 2032              		.align	1
 2033              		.global	RCC_APB1_Peripheral_Reset
 2034              		.syntax unified
 2035              		.thumb
 2036              		.thumb_func
 2038              	RCC_APB1_Peripheral_Reset:
 2039              	.LVL119:
 2040              	.LFB174:
1254:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1255:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1256:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Reset.
1257:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Low Speed APB (APB1) peripheral reset.
1258:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph specifies the APB1 peripheral to reset.
1259:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1260:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1261:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1262:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1263:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1264:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP               
1265:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1266:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1267:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1268:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1269:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1270:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1271:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1272:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1273:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Reset(uint32_t APB1_periph)
1274:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2041              		.loc 1 1274 1 is_stmt 1 view -0
 2042              		.cfi_startproc
 2043              		@ args = 0, pretend = 0, frame = 0
 2044              		@ frame_needed = 0, uses_anonymous_args = 0
 2045              		@ link register save eliminated.
1275:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST |= APB1_periph;
 2046              		.loc 1 1275 5 view .LVU483
 2047              		.loc 1 1275 8 is_stmt 0 view .LVU484
 2048 0000 044B     		ldr	r3, .L170
 2049 0002 1A69     		ldr	r2, [r3, #16]
 2050              		.loc 1 1275 19 view .LVU485
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 59


 2051 0004 0243     		orrs	r2, r2, r0
 2052 0006 1A61     		str	r2, [r3, #16]
1276:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST &= ~APB1_periph;
 2053              		.loc 1 1276 5 is_stmt 1 view .LVU486
 2054              		.loc 1 1276 8 is_stmt 0 view .LVU487
 2055 0008 1A69     		ldr	r2, [r3, #16]
 2056              		.loc 1 1276 19 view .LVU488
 2057 000a 22EA0002 		bic	r2, r2, r0
 2058 000e 1A61     		str	r2, [r3, #16]
1277:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2059              		.loc 1 1277 1 view .LVU489
 2060 0010 7047     		bx	lr
 2061              	.L171:
 2062 0012 00BF     		.align	2
 2063              	.L170:
 2064 0014 00100240 		.word	1073876992
 2065              		.cfi_endproc
 2066              	.LFE174:
 2068              		.section	.text.RCC_Backup_Reset,"ax",%progbits
 2069              		.align	1
 2070              		.global	RCC_Backup_Reset
 2071              		.syntax unified
 2072              		.thumb
 2073              		.thumb_func
 2075              	RCC_Backup_Reset:
 2076              	.LFB175:
1278:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1279:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1280:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Backup_Reset.
1281:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Backup domain reset.
1282:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
1283:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1284:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1285:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Backup_Reset(void)
1286:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2077              		.loc 1 1286 1 is_stmt 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081              		@ link register save eliminated.
1287:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)ENABLE;
 2082              		.loc 1 1287 5 view .LVU491
 2083              		.loc 1 1287 43 is_stmt 0 view .LVU492
 2084 0000 034B     		ldr	r3, .L173
 2085 0002 0122     		movs	r2, #1
 2086 0004 C3F84024 		str	r2, [r3, #1088]
1288:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)DISABLE;
 2087              		.loc 1 1288 5 is_stmt 1 view .LVU493
 2088              		.loc 1 1288 43 is_stmt 0 view .LVU494
 2089 0008 0022     		movs	r2, #0
 2090 000a C3F84024 		str	r2, [r3, #1088]
1289:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2091              		.loc 1 1289 1 view .LVU495
 2092 000e 7047     		bx	lr
 2093              	.L174:
 2094              		.align	2
 2095              	.L173:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 60


 2096 0010 00004242 		.word	1111621632
 2097              		.cfi_endproc
 2098              	.LFE175:
 2100              		.section	.text.RCC_MCO_PLL_Prescaler_Config,"ax",%progbits
 2101              		.align	1
 2102              		.global	RCC_MCO_PLL_Prescaler_Config
 2103              		.syntax unified
 2104              		.thumb
 2105              		.thumb_func
 2107              	RCC_MCO_PLL_Prescaler_Config:
 2108              	.LVL120:
 2109              	.LFB176:
1290:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1291:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1292:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_PLL_Prescaler_Config.
1293:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Configures the MCO PLL clock prescaler.
1294:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_PLL_prescaler(MCO PLL clock prescaler): 
1295:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV2 
1296:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV3 
1297:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV4 
1298:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV5 
1299:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV6 
1300:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV7 
1301:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV8 
1302:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV9 
1303:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV10
1304:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV11
1305:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV12
1306:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV13
1307:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV14
1308:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV15 
1309:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1310:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1311:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_PLL_Prescaler_Config(uint32_t MCO_PLL_prescaler)
1312:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2110              		.loc 1 1312 1 is_stmt 1 view -0
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 0, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
1313:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2115              		.loc 1 1313 5 view .LVU497
1314:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1315:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 2116              		.loc 1 1315 5 view .LVU498
 2117              		.loc 1 1315 16 is_stmt 0 view .LVU499
 2118 0000 034A     		ldr	r2, .L176
 2119 0002 5368     		ldr	r3, [r2, #4]
 2120              	.LVL121:
1316:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCOPRE[3:0] bits */
1317:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_PLLCLK_DIV_MASK;
 2121              		.loc 1 1317 5 is_stmt 1 view .LVU500
 2122              		.loc 1 1317 16 is_stmt 0 view .LVU501
 2123 0004 23F07043 		bic	r3, r3, #-268435456
 2124              	.LVL122:
1318:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCOPRE[3:0] bits according to MCO_PLL_prescaler value */
1319:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_PLL_prescaler;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 61


 2125              		.loc 1 1319 5 is_stmt 1 view .LVU502
 2126              		.loc 1 1319 16 is_stmt 0 view .LVU503
 2127 0008 0343     		orrs	r3, r3, r0
 2128              	.LVL123:
1320:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1321:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1322:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 2129              		.loc 1 1322 5 is_stmt 1 view .LVU504
 2130              		.loc 1 1322 14 is_stmt 0 view .LVU505
 2131 000a 5360     		str	r3, [r2, #4]
1323:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2132              		.loc 1 1323 1 view .LVU506
 2133 000c 7047     		bx	lr
 2134              	.L177:
 2135 000e 00BF     		.align	2
 2136              	.L176:
 2137 0010 00100240 		.word	1073876992
 2138              		.cfi_endproc
 2139              	.LFE176:
 2141              		.section	.text.RCC_MCO_Source_Config,"ax",%progbits
 2142              		.align	1
 2143              		.global	RCC_MCO_Source_Config
 2144              		.syntax unified
 2145              		.thumb
 2146              		.thumb_func
 2148              	RCC_MCO_Source_Config:
 2149              	.LVL124:
 2150              	.LFB177:
1324:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1325:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1326:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_Source_Config.
1327:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Selects the clock source to output on MCO pin.
1328:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_source(clock source to output): 
1329:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_NOCLK      
1330:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_SYSCLK     
1331:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSI        
1332:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSE       
1333:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_PLLCLK     
1334:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSI     
1335:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSE     
1336:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1337:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1338:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_Source_Config(uint32_t MCO_source)
1339:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2151              		.loc 1 1339 1 is_stmt 1 view -0
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 0
 2154              		@ frame_needed = 0, uses_anonymous_args = 0
 2155              		@ link register save eliminated.
1340:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2156              		.loc 1 1340 5 view .LVU508
1341:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1342:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 2157              		.loc 1 1342 5 view .LVU509
 2158              		.loc 1 1342 16 is_stmt 0 view .LVU510
 2159 0000 034A     		ldr	r2, .L179
 2160 0002 5368     		ldr	r3, [r2, #4]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 62


 2161              	.LVL125:
1343:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCO[3:0] bits */
1344:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_MASK;
 2162              		.loc 1 1344 5 is_stmt 1 view .LVU511
 2163              		.loc 1 1344 16 is_stmt 0 view .LVU512
 2164 0004 23F0F063 		bic	r3, r3, #125829120
 2165              	.LVL126:
1345:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCO[3:0] bits according to MCO_source value */
1346:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_source;
 2166              		.loc 1 1346 5 is_stmt 1 view .LVU513
 2167              		.loc 1 1346 16 is_stmt 0 view .LVU514
 2168 0008 0343     		orrs	r3, r3, r0
 2169              	.LVL127:
1347:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1348:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1349:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 2170              		.loc 1 1349 5 is_stmt 1 view .LVU515
 2171              		.loc 1 1349 14 is_stmt 0 view .LVU516
 2172 000a 5360     		str	r3, [r2, #4]
1350:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2173              		.loc 1 1350 1 view .LVU517
 2174 000c 7047     		bx	lr
 2175              	.L180:
 2176 000e 00BF     		.align	2
 2177              	.L179:
 2178 0010 00100240 		.word	1073876992
 2179              		.cfi_endproc
 2180              	.LFE177:
 2182              		.section	.text.RCC_Flag_Status_Get,"ax",%progbits
 2183              		.align	1
 2184              		.global	RCC_Flag_Status_Get
 2185              		.syntax unified
 2186              		.thumb
 2187              		.thumb_func
 2189              	RCC_Flag_Status_Get:
 2190              	.LVL128:
 2191              	.LFB178:
1351:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1352:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1353:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Flag_Status_Get.
1354:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC flag is set or not.
1355:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_flag:
1356:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSIRD      HSI oscillator clock ready
1357:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSERD      HSE oscillator clock ready
1358:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PLLRD      PLL clock ready
1359:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LSERD      LSE oscillator clock ready
1360:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LSIRD      LSI oscillator clock ready
1361:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_BKPEMC     BackUp EMC reset flag
1362:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_MMURST     Mmu reset flag
1363:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PINRST     Pin reset
1364:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PORRST     POR/PDR reset
1365:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_SFTRST     Software reset
1366:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_IWDGRST    Independent Watchdog reset
1367:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_WWDGRST    Window Watchdog reset
1368:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LPWRRST    Low Power reset
1369:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus:
1370:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - SET 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 63


1371:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RESET
1372:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1373:n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_Flag_Status_Get(uint8_t RCC_flag)
1374:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2192              		.loc 1 1374 1 is_stmt 1 view -0
 2193              		.cfi_startproc
 2194              		@ args = 0, pretend = 0, frame = 0
 2195              		@ frame_needed = 0, uses_anonymous_args = 0
 2196              		@ link register save eliminated.
1375:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2197              		.loc 1 1375 5 view .LVU519
1376:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t reg_value  = 0;
 2198              		.loc 1 1376 5 view .LVU520
1377:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1378:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the RCC register index */
1379:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag >> RCC_FLAG_OFFSET;
 2199              		.loc 1 1379 5 view .LVU521
 2200              		.loc 1 1379 27 is_stmt 0 view .LVU522
 2201 0000 4309     		lsrs	r3, r0, #5
 2202              	.LVL129:
1380:n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch(temp_value)
 2203              		.loc 1 1380 5 is_stmt 1 view .LVU523
 2204 0002 012B     		cmp	r3, #1
 2205 0004 04D0     		beq	.L182
 2206 0006 022B     		cmp	r3, #2
 2207 0008 0CD0     		beq	.L183
1381:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1382:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 1: /* The flag to check is in CTRL register */
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRL;
1384:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1385:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            reg_value = RCC->BDCTRL;
1387:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
1388:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
1389:n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRLSTS;
 2208              		.loc 1 1389 13 view .LVU524
 2209              		.loc 1 1389 23 is_stmt 0 view .LVU525
 2210 000a 094B     		ldr	r3, .L189
 2211              	.LVL130:
 2212              		.loc 1 1389 23 view .LVU526
 2213 000c 5B6A     		ldr	r3, [r3, #36]
 2214              	.LVL131:
1390:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2215              		.loc 1 1390 13 is_stmt 1 view .LVU527
 2216 000e 01E0     		b	.L185
 2217              	.LVL132:
 2218              	.L182:
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2219              		.loc 1 1383 13 view .LVU528
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2220              		.loc 1 1383 23 is_stmt 0 view .LVU529
 2221 0010 074B     		ldr	r3, .L189
 2222              	.LVL133:
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2223              		.loc 1 1383 23 view .LVU530
 2224 0012 1B68     		ldr	r3, [r3]
 2225              	.LVL134:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 64


1384:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
 2226              		.loc 1 1384 13 is_stmt 1 view .LVU531
 2227              	.L185:
1391:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1392:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1393:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the flag position */
1394:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag & RCC_FLAG_MASK;
 2228              		.loc 1 1394 5 view .LVU532
 2229              		.loc 1 1394 16 is_stmt 0 view .LVU533
 2230 0014 00F01F00 		and	r0, r0, #31
 2231              	.LVL135:
1395:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((reg_value & ((uint32_t)1 << temp_value)) != (uint32_t)RESET)
 2232              		.loc 1 1395 5 is_stmt 1 view .LVU534
 2233              		.loc 1 1395 51 is_stmt 0 view .LVU535
 2234 0018 C340     		lsrs	r3, r3, r0
 2235              	.LVL136:
 2236              		.loc 1 1395 8 view .LVU536
 2237 001a 13F0010F 		tst	r3, #1
 2238 001e 04D0     		beq	.L187
1396:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1397:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 2239              		.loc 1 1397 16 view .LVU537
 2240 0020 0120     		movs	r0, #1
 2241              	.LVL137:
 2242              		.loc 1 1397 16 view .LVU538
 2243 0022 7047     		bx	lr
 2244              	.LVL138:
 2245              	.L183:
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2246              		.loc 1 1386 12 is_stmt 1 view .LVU539
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2247              		.loc 1 1386 22 is_stmt 0 view .LVU540
 2248 0024 024B     		ldr	r3, .L189
 2249              	.LVL139:
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2250              		.loc 1 1386 22 view .LVU541
 2251 0026 1B6A     		ldr	r3, [r3, #32]
 2252              	.LVL140:
1387:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
 2253              		.loc 1 1387 12 is_stmt 1 view .LVU542
 2254 0028 F4E7     		b	.L185
 2255              	.LVL141:
 2256              	.L187:
1398:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1399:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1400:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1401:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 2257              		.loc 1 1401 16 is_stmt 0 view .LVU543
 2258 002a 0020     		movs	r0, #0
 2259              	.LVL142:
1402:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1403:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2260              		.loc 1 1403 1 view .LVU544
 2261 002c 7047     		bx	lr
 2262              	.L190:
 2263 002e 00BF     		.align	2
 2264              	.L189:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 65


 2265 0030 00100240 		.word	1073876992
 2266              		.cfi_endproc
 2267              	.LFE178:
 2269              		.section	.text.RCC_HSE_Stable_Wait,"ax",%progbits
 2270              		.align	1
 2271              		.global	RCC_HSE_Stable_Wait
 2272              		.syntax unified
 2273              		.thumb
 2274              		.thumb_func
 2276              	RCC_HSE_Stable_Wait:
 2277              	.LFB125:
 145:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2278              		.loc 1 145 1 is_stmt 1 view -0
 2279              		.cfi_startproc
 2280              		@ args = 0, pretend = 0, frame = 32
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282 0000 10B5     		push	{r4, lr}
 2283              	.LCFI5:
 2284              		.cfi_def_cfa_offset 8
 2285              		.cfi_offset 4, -8
 2286              		.cfi_offset 14, -4
 2287 0002 88B0     		sub	sp, sp, #32
 2288              	.LCFI6:
 2289              		.cfi_def_cfa_offset 40
 146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2290              		.loc 1 146 5 view .LVU546
 146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2291              		.loc 1 146 19 is_stmt 0 view .LVU547
 2292 0004 0023     		movs	r3, #0
 2293 0006 0793     		str	r3, [sp, #28]
 147:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2294              		.loc 1 147 5 is_stmt 1 view .LVU548
 2295              	.LVL143:
 148:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2296              		.loc 1 148 5 view .LVU549
 149:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2297              		.loc 1 149 5 view .LVU550
 151:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2298              		.loc 1 151 5 view .LVU551
 2299 0008 01A8     		add	r0, sp, #4
 2300 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2301              	.LVL144:
 152:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2302              		.loc 1 152 5 view .LVU552
 152:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2303              		.loc 1 152 69 is_stmt 0 view .LVU553
 2304 000e 019A     		ldr	r2, [sp, #4]
 2305 0010 0C4B     		ldr	r3, .L196
 2306 0012 B3FBF2F3 		udiv	r3, r3, r2
 152:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2307              		.loc 1 152 19 view .LVU554
 2308 0016 4FF40054 		mov	r4, #8192
 2309 001a B4FBF3F4 		udiv	r4, r4, r3
 2310              	.LVL145:
 2311              	.L193:
 155:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2312              		.loc 1 155 5 is_stmt 1 view .LVU555
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 66


 157:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2313              		.loc 1 157 9 view .LVU556
 157:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2314              		.loc 1 157 24 is_stmt 0 view .LVU557
 2315 001e 3120     		movs	r0, #49
 2316 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2317              	.LVL146:
 158:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2318              		.loc 1 158 9 is_stmt 1 view .LVU558
 158:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2319              		.loc 1 158 22 is_stmt 0 view .LVU559
 2320 0024 079B     		ldr	r3, [sp, #28]
 2321 0026 0133     		adds	r3, r3, #1
 2322 0028 0793     		str	r3, [sp, #28]
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2323              		.loc 1 159 47 is_stmt 1 discriminator 2 view .LVU560
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2324              		.loc 1 159 29 is_stmt 0 discriminator 2 view .LVU561
 2325 002a 079B     		ldr	r3, [sp, #28]
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2326              		.loc 1 159 47 discriminator 2 view .LVU562
 2327 002c A342     		cmp	r3, r4
 2328 002e 01D0     		beq	.L192
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2329              		.loc 1 159 47 discriminator 1 view .LVU563
 2330 0030 0028     		cmp	r0, #0
 2331 0032 F4D0     		beq	.L193
 2332              	.L192:
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2333              		.loc 1 161 5 is_stmt 1 view .LVU564
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2334              		.loc 1 161 9 is_stmt 0 view .LVU565
 2335 0034 3120     		movs	r0, #49
 2336              	.LVL147:
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2337              		.loc 1 161 9 view .LVU566
 2338 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2339              	.LVL148:
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2340              		.loc 1 161 8 discriminator 1 view .LVU567
 2341 003a 00B1     		cbz	r0, .L194
 163:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2342              		.loc 1 163 16 view .LVU568
 2343 003c 0120     		movs	r0, #1
 2344              	.L194:
 169:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 2345              		.loc 1 169 1 view .LVU569
 2346 003e 08B0     		add	sp, sp, #32
 2347              	.LCFI7:
 2348              		.cfi_def_cfa_offset 8
 2349              		@ sp needed
 2350 0040 10BD     		pop	{r4, pc}
 2351              	.LVL149:
 2352              	.L197:
 169:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 2353              		.loc 1 169 1 view .LVU570
 2354 0042 00BF     		.align	2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 67


 2355              	.L196:
 2356 0044 0020A107 		.word	128000000
 2357              		.cfi_endproc
 2358              	.LFE125:
 2360              		.section	.text.RCC_HSI_Stable_Wait,"ax",%progbits
 2361              		.align	1
 2362              		.global	RCC_HSI_Stable_Wait
 2363              		.syntax unified
 2364              		.thumb
 2365              		.thumb_func
 2367              	RCC_HSI_Stable_Wait:
 2368              	.LFB131:
 244:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2369              		.loc 1 244 1 is_stmt 1 view -0
 2370              		.cfi_startproc
 2371              		@ args = 0, pretend = 0, frame = 32
 2372              		@ frame_needed = 0, uses_anonymous_args = 0
 2373 0000 10B5     		push	{r4, lr}
 2374              	.LCFI8:
 2375              		.cfi_def_cfa_offset 8
 2376              		.cfi_offset 4, -8
 2377              		.cfi_offset 14, -4
 2378 0002 88B0     		sub	sp, sp, #32
 2379              	.LCFI9:
 2380              		.cfi_def_cfa_offset 40
 245:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2381              		.loc 1 245 5 view .LVU572
 245:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2382              		.loc 1 245 19 is_stmt 0 view .LVU573
 2383 0004 0023     		movs	r3, #0
 2384 0006 0793     		str	r3, [sp, #28]
 246:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2385              		.loc 1 246 5 is_stmt 1 view .LVU574
 2386              	.LVL150:
 247:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2387              		.loc 1 247 5 view .LVU575
 248:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2388              		.loc 1 248 5 view .LVU576
 250:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2389              		.loc 1 250 5 view .LVU577
 2390 0008 01A8     		add	r0, sp, #4
 2391 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2392              	.LVL151:
 251:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2393              		.loc 1 251 5 view .LVU578
 251:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2394              		.loc 1 251 69 is_stmt 0 view .LVU579
 2395 000e 019A     		ldr	r2, [sp, #4]
 2396 0010 0C4B     		ldr	r3, .L203
 2397 0012 B3FBF2F3 		udiv	r3, r3, r2
 251:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2398              		.loc 1 251 19 view .LVU580
 2399 0016 4FF40054 		mov	r4, #8192
 2400 001a B4FBF3F4 		udiv	r4, r4, r3
 2401              	.LVL152:
 2402              	.L200:
 254:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 68


 2403              		.loc 1 254 5 is_stmt 1 view .LVU581
 256:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2404              		.loc 1 256 9 view .LVU582
 256:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2405              		.loc 1 256 24 is_stmt 0 view .LVU583
 2406 001e 2120     		movs	r0, #33
 2407 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2408              	.LVL153:
 257:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2409              		.loc 1 257 9 is_stmt 1 view .LVU584
 257:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2410              		.loc 1 257 22 is_stmt 0 view .LVU585
 2411 0024 079B     		ldr	r3, [sp, #28]
 2412 0026 0133     		adds	r3, r3, #1
 2413 0028 0793     		str	r3, [sp, #28]
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2414              		.loc 1 258 47 is_stmt 1 discriminator 2 view .LVU586
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2415              		.loc 1 258 29 is_stmt 0 discriminator 2 view .LVU587
 2416 002a 079B     		ldr	r3, [sp, #28]
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2417              		.loc 1 258 47 discriminator 2 view .LVU588
 2418 002c A342     		cmp	r3, r4
 2419 002e 01D0     		beq	.L199
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2420              		.loc 1 258 47 discriminator 1 view .LVU589
 2421 0030 0028     		cmp	r0, #0
 2422 0032 F4D0     		beq	.L200
 2423              	.L199:
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2424              		.loc 1 260 5 is_stmt 1 view .LVU590
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2425              		.loc 1 260 9 is_stmt 0 view .LVU591
 2426 0034 2120     		movs	r0, #33
 2427              	.LVL154:
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2428              		.loc 1 260 9 view .LVU592
 2429 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2430              	.LVL155:
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2431              		.loc 1 260 8 discriminator 1 view .LVU593
 2432 003a 00B1     		cbz	r0, .L201
 262:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2433              		.loc 1 262 16 view .LVU594
 2434 003c 0120     		movs	r0, #1
 2435              	.L201:
 268:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2436              		.loc 1 268 1 view .LVU595
 2437 003e 08B0     		add	sp, sp, #32
 2438              	.LCFI10:
 2439              		.cfi_def_cfa_offset 8
 2440              		@ sp needed
 2441 0040 10BD     		pop	{r4, pc}
 2442              	.LVL156:
 2443              	.L204:
 268:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2444              		.loc 1 268 1 view .LVU596
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 69


 2445 0042 00BF     		.align	2
 2446              	.L203:
 2447 0044 0020A107 		.word	128000000
 2448              		.cfi_endproc
 2449              	.LFE131:
 2451              		.section	.text.RCC_LSE_Stable_Wait,"ax",%progbits
 2452              		.align	1
 2453              		.global	RCC_LSE_Stable_Wait
 2454              		.syntax unified
 2455              		.thumb
 2456              		.thumb_func
 2458              	RCC_LSE_Stable_Wait:
 2459              	.LFB154:
 796:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2460              		.loc 1 796 1 is_stmt 1 view -0
 2461              		.cfi_startproc
 2462              		@ args = 0, pretend = 0, frame = 32
 2463              		@ frame_needed = 0, uses_anonymous_args = 0
 2464 0000 10B5     		push	{r4, lr}
 2465              	.LCFI11:
 2466              		.cfi_def_cfa_offset 8
 2467              		.cfi_offset 4, -8
 2468              		.cfi_offset 14, -4
 2469 0002 88B0     		sub	sp, sp, #32
 2470              	.LCFI12:
 2471              		.cfi_def_cfa_offset 40
 797:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2472              		.loc 1 797 5 view .LVU598
 797:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2473              		.loc 1 797 19 is_stmt 0 view .LVU599
 2474 0004 0023     		movs	r3, #0
 2475 0006 0793     		str	r3, [sp, #28]
 798:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2476              		.loc 1 798 5 is_stmt 1 view .LVU600
 2477              	.LVL157:
 799:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2478              		.loc 1 799 5 view .LVU601
 800:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2479              		.loc 1 800 5 view .LVU602
 802:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2480              		.loc 1 802 5 view .LVU603
 2481 0008 01A8     		add	r0, sp, #4
 2482 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2483              	.LVL158:
 803:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2484              		.loc 1 803 5 view .LVU604
 803:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2485              		.loc 1 803 69 is_stmt 0 view .LVU605
 2486 000e 019A     		ldr	r2, [sp, #4]
 2487 0010 0C4B     		ldr	r3, .L210
 2488 0012 B3FBF2F3 		udiv	r3, r3, r2
 803:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2489              		.loc 1 803 19 view .LVU606
 2490 0016 4FF40054 		mov	r4, #8192
 2491 001a B4FBF3F4 		udiv	r4, r4, r3
 2492              	.LVL159:
 2493              	.L207:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 70


 806:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2494              		.loc 1 806 5 is_stmt 1 view .LVU607
 808:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2495              		.loc 1 808 9 view .LVU608
 808:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2496              		.loc 1 808 24 is_stmt 0 view .LVU609
 2497 001e 4120     		movs	r0, #65
 2498 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2499              	.LVL160:
 809:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2500              		.loc 1 809 9 is_stmt 1 view .LVU610
 809:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2501              		.loc 1 809 22 is_stmt 0 view .LVU611
 2502 0024 079B     		ldr	r3, [sp, #28]
 2503 0026 0133     		adds	r3, r3, #1
 2504 0028 0793     		str	r3, [sp, #28]
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2505              		.loc 1 810 47 is_stmt 1 discriminator 2 view .LVU612
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2506              		.loc 1 810 29 is_stmt 0 discriminator 2 view .LVU613
 2507 002a 079B     		ldr	r3, [sp, #28]
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2508              		.loc 1 810 47 discriminator 2 view .LVU614
 2509 002c A342     		cmp	r3, r4
 2510 002e 01D0     		beq	.L206
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2511              		.loc 1 810 47 discriminator 1 view .LVU615
 2512 0030 0028     		cmp	r0, #0
 2513 0032 F4D0     		beq	.L207
 2514              	.L206:
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2515              		.loc 1 812 5 is_stmt 1 view .LVU616
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2516              		.loc 1 812 9 is_stmt 0 view .LVU617
 2517 0034 4120     		movs	r0, #65
 2518              	.LVL161:
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2519              		.loc 1 812 9 view .LVU618
 2520 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2521              	.LVL162:
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2522              		.loc 1 812 8 discriminator 1 view .LVU619
 2523 003a 00B1     		cbz	r0, .L208
 814:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2524              		.loc 1 814 16 view .LVU620
 2525 003c 0120     		movs	r0, #1
 2526              	.L208:
 820:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2527              		.loc 1 820 1 view .LVU621
 2528 003e 08B0     		add	sp, sp, #32
 2529              	.LCFI13:
 2530              		.cfi_def_cfa_offset 8
 2531              		@ sp needed
 2532 0040 10BD     		pop	{r4, pc}
 2533              	.LVL163:
 2534              	.L211:
 820:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 71


 2535              		.loc 1 820 1 view .LVU622
 2536 0042 00BF     		.align	2
 2537              	.L210:
 2538 0044 0020A107 		.word	128000000
 2539              		.cfi_endproc
 2540              	.LFE154:
 2542              		.section	.text.RCC_LSI_Stable_Wait,"ax",%progbits
 2543              		.align	1
 2544              		.global	RCC_LSI_Stable_Wait
 2545              		.syntax unified
 2546              		.thumb
 2547              		.thumb_func
 2549              	RCC_LSI_Stable_Wait:
 2550              	.LFB157:
 854:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2551              		.loc 1 854 1 is_stmt 1 view -0
 2552              		.cfi_startproc
 2553              		@ args = 0, pretend = 0, frame = 32
 2554              		@ frame_needed = 0, uses_anonymous_args = 0
 2555 0000 10B5     		push	{r4, lr}
 2556              	.LCFI14:
 2557              		.cfi_def_cfa_offset 8
 2558              		.cfi_offset 4, -8
 2559              		.cfi_offset 14, -4
 2560 0002 88B0     		sub	sp, sp, #32
 2561              	.LCFI15:
 2562              		.cfi_def_cfa_offset 40
 855:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2563              		.loc 1 855 5 view .LVU624
 855:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2564              		.loc 1 855 19 is_stmt 0 view .LVU625
 2565 0004 0023     		movs	r3, #0
 2566 0006 0793     		str	r3, [sp, #28]
 856:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2567              		.loc 1 856 5 is_stmt 1 view .LVU626
 2568              	.LVL164:
 857:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2569              		.loc 1 857 5 view .LVU627
 858:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2570              		.loc 1 858 5 view .LVU628
 860:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2571              		.loc 1 860 5 view .LVU629
 2572 0008 01A8     		add	r0, sp, #4
 2573 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2574              	.LVL165:
 861:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2575              		.loc 1 861 5 view .LVU630
 861:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2576              		.loc 1 861 69 is_stmt 0 view .LVU631
 2577 000e 019A     		ldr	r2, [sp, #4]
 2578 0010 0C4B     		ldr	r3, .L217
 2579 0012 B3FBF2F3 		udiv	r3, r3, r2
 861:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2580              		.loc 1 861 19 view .LVU632
 2581 0016 4FF40054 		mov	r4, #8192
 2582 001a B4FBF3F4 		udiv	r4, r4, r3
 2583              	.LVL166:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 72


 2584              	.L214:
 864:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2585              		.loc 1 864 5 is_stmt 1 view .LVU633
 866:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2586              		.loc 1 866 9 view .LVU634
 866:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2587              		.loc 1 866 24 is_stmt 0 view .LVU635
 2588 001e 6120     		movs	r0, #97
 2589 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2590              	.LVL167:
 867:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2591              		.loc 1 867 9 is_stmt 1 view .LVU636
 867:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2592              		.loc 1 867 22 is_stmt 0 view .LVU637
 2593 0024 079B     		ldr	r3, [sp, #28]
 2594 0026 0133     		adds	r3, r3, #1
 2595 0028 0793     		str	r3, [sp, #28]
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2596              		.loc 1 868 47 is_stmt 1 discriminator 2 view .LVU638
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2597              		.loc 1 868 29 is_stmt 0 discriminator 2 view .LVU639
 2598 002a 079B     		ldr	r3, [sp, #28]
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2599              		.loc 1 868 47 discriminator 2 view .LVU640
 2600 002c A342     		cmp	r3, r4
 2601 002e 01D0     		beq	.L213
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2602              		.loc 1 868 47 discriminator 1 view .LVU641
 2603 0030 0028     		cmp	r0, #0
 2604 0032 F4D0     		beq	.L214
 2605              	.L213:
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2606              		.loc 1 870 5 is_stmt 1 view .LVU642
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2607              		.loc 1 870 9 is_stmt 0 view .LVU643
 2608 0034 6120     		movs	r0, #97
 2609              	.LVL168:
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2610              		.loc 1 870 9 view .LVU644
 2611 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2612              	.LVL169:
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2613              		.loc 1 870 8 discriminator 1 view .LVU645
 2614 003a 00B1     		cbz	r0, .L215
 872:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2615              		.loc 1 872 16 view .LVU646
 2616 003c 0120     		movs	r0, #1
 2617              	.L215:
 878:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2618              		.loc 1 878 1 view .LVU647
 2619 003e 08B0     		add	sp, sp, #32
 2620              	.LCFI16:
 2621              		.cfi_def_cfa_offset 8
 2622              		@ sp needed
 2623 0040 10BD     		pop	{r4, pc}
 2624              	.LVL170:
 2625              	.L218:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 73


 878:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2626              		.loc 1 878 1 view .LVU648
 2627 0042 00BF     		.align	2
 2628              	.L217:
 2629 0044 0020A107 		.word	128000000
 2630              		.cfi_endproc
 2631              	.LFE157:
 2633              		.section	.text.RCC_Reset_Flag_Clear,"ax",%progbits
 2634              		.align	1
 2635              		.global	RCC_Reset_Flag_Clear
 2636              		.syntax unified
 2637              		.thumb
 2638              		.thumb_func
 2640              	RCC_Reset_Flag_Clear:
 2641              	.LFB179:
1404:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1405:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1406:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset_Flag_Clear.
1407:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC reset flags.
1408:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
1409:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1410:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1411:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset_Flag_Clear(void)
1412:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2642              		.loc 1 1412 1 is_stmt 1 view -0
 2643              		.cfi_startproc
 2644              		@ args = 0, pretend = 0, frame = 0
 2645              		@ frame_needed = 0, uses_anonymous_args = 0
 2646              		@ link register save eliminated.
1413:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set RMRSTF bit to clear the reset flags */
1414:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS |= RCC_REMOVE_RESET_FLAG;
 2647              		.loc 1 1414 5 view .LVU650
 2648              		.loc 1 1414 8 is_stmt 0 view .LVU651
 2649 0000 044B     		ldr	r3, .L220
 2650 0002 5A6A     		ldr	r2, [r3, #36]
 2651              		.loc 1 1414 18 view .LVU652
 2652 0004 42F08072 		orr	r2, r2, #16777216
 2653 0008 5A62     		str	r2, [r3, #36]
1415:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* RMRSTF bit should be reset */
1416:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS &= ~RCC_REMOVE_RESET_FLAG;
 2654              		.loc 1 1416 5 is_stmt 1 view .LVU653
 2655              		.loc 1 1416 8 is_stmt 0 view .LVU654
 2656 000a 5A6A     		ldr	r2, [r3, #36]
 2657              		.loc 1 1416 18 view .LVU655
 2658 000c 22F08072 		bic	r2, r2, #16777216
 2659 0010 5A62     		str	r2, [r3, #36]
1417:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2660              		.loc 1 1417 1 view .LVU656
 2661 0012 7047     		bx	lr
 2662              	.L221:
 2663              		.align	2
 2664              	.L220:
 2665 0014 00100240 		.word	1073876992
 2666              		.cfi_endproc
 2667              	.LFE179:
 2669              		.section	.text.RCC_Interrupt_Status_Get,"ax",%progbits
 2670              		.align	1
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 74


 2671              		.global	RCC_Interrupt_Status_Get
 2672              		.syntax unified
 2673              		.thumb
 2674              		.thumb_func
 2676              	RCC_Interrupt_Status_Get:
 2677              	.LVL171:
 2678              	.LFB180:
1418:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1419:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1420:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Get.
1421:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC interrupt has occurred or not.
1422:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_flag(RCC interrupt source to check):
1423:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIF    LSI ready interrupt
1424:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIF    LSE ready interrupt
1425:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIF    HSI ready interrupt
1426:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIF    HSE ready interrupt
1427:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIF    PLL ready interrupt
1428:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSIF    Clock Security System interrupt in HSE
1429:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIF    Clock security system interrupt in LSE
1430:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  The new state of RccInt 
1431:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - SET
1432:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RESET
1433:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1434:n32g430_std_periph_driver/src/n32g430_rcc.c **** INTStatus RCC_Interrupt_Status_Get(uint32_t interrupt_flag)
1435:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2679              		.loc 1 1435 1 is_stmt 1 view -0
 2680              		.cfi_startproc
 2681              		@ args = 0, pretend = 0, frame = 0
 2682              		@ frame_needed = 0, uses_anonymous_args = 0
 2683              		@ link register save eliminated.
1436:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1437:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of the specified RCC interrupt */
1438:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->CLKINT & interrupt_flag) != (uint32_t)RESET)
 2684              		.loc 1 1438 5 view .LVU658
 2685              		.loc 1 1438 13 is_stmt 0 view .LVU659
 2686 0000 034B     		ldr	r3, .L225
 2687 0002 9B68     		ldr	r3, [r3, #8]
 2688              		.loc 1 1438 8 view .LVU660
 2689 0004 0342     		tst	r3, r0
 2690 0006 01D0     		beq	.L224
1439:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1440:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 2691              		.loc 1 1440 16 view .LVU661
 2692 0008 0120     		movs	r0, #1
 2693              	.LVL172:
 2694              		.loc 1 1440 16 view .LVU662
 2695 000a 7047     		bx	lr
 2696              	.LVL173:
 2697              	.L224:
1441:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1442:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1443:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1444:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 2698              		.loc 1 1444 16 view .LVU663
 2699 000c 0020     		movs	r0, #0
 2700              	.LVL174:
1445:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 75


1446:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2701              		.loc 1 1446 1 view .LVU664
 2702 000e 7047     		bx	lr
 2703              	.L226:
 2704              		.align	2
 2705              	.L225:
 2706 0010 00100240 		.word	1073876992
 2707              		.cfi_endproc
 2708              	.LFE180:
 2710              		.section	.text.RCC_Interrupt_Status_Clear,"ax",%progbits
 2711              		.align	1
 2712              		.global	RCC_Interrupt_Status_Clear
 2713              		.syntax unified
 2714              		.thumb
 2715              		.thumb_func
 2717              	RCC_Interrupt_Status_Clear:
 2718              	.LVL175:
 2719              	.LFB181:
1447:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1448:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1449:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Clear.
1450:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC's interrupt pending bits.
1451:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_clear(interrupt pending bit to clear):
1452:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDICLR    LSI ready interrupt
1453:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDICLR    LSE ready interrupt
1454:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDICLR    HSI ready interrupt
1455:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDICLR    HSE ready interrupt
1456:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDICLR    PLL ready interrupt
1457:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSICLR    Clock Security System interrupt in HSE
1458:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSICLR    Clock security system interrupt in LSE
1459:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1460:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1461:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Status_Clear(uint32_t interrupt_clear)
1462:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2720              		.loc 1 1462 1 is_stmt 1 view -0
 2721              		.cfi_startproc
 2722              		@ args = 0, pretend = 0, frame = 0
 2723              		@ frame_needed = 0, uses_anonymous_args = 0
 2724              		@ link register save eliminated.
1463:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Software set this bit to clear INT flag. */
1464:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt_clear;
 2725              		.loc 1 1464 5 view .LVU666
 2726              		.loc 1 1464 8 is_stmt 0 view .LVU667
 2727 0000 024A     		ldr	r2, .L228
 2728 0002 9368     		ldr	r3, [r2, #8]
 2729              		.loc 1 1464 17 view .LVU668
 2730 0004 0343     		orrs	r3, r3, r0
 2731 0006 9360     		str	r3, [r2, #8]
1465:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2732              		.loc 1 1465 1 view .LVU669
 2733 0008 7047     		bx	lr
 2734              	.L229:
 2735 000a 00BF     		.align	2
 2736              	.L228:
 2737 000c 00100240 		.word	1073876992
 2738              		.cfi_endproc
 2739              	.LFE181:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 76


 2741              		.section	.rodata.ADCPLLCLKPresTable,"a"
 2742              		.align	2
 2745              	ADCPLLCLKPresTable:
 2746 0000 0100     		.short	1
 2747 0002 0200     		.short	2
 2748 0004 0400     		.short	4
 2749 0006 0600     		.short	6
 2750 0008 0800     		.short	8
 2751 000a 0A00     		.short	10
 2752 000c 0C00     		.short	12
 2753 000e 1000     		.short	16
 2754 0010 2000     		.short	32
 2755 0012 4000     		.short	64
 2756 0014 8000     		.short	128
 2757 0016 0001     		.short	256
 2758 0018 0001     		.short	256
 2759 001a 0001     		.short	256
 2760 001c 0001     		.short	256
 2761 001e 0001     		.short	256
 2762              		.section	.rodata.ADCHCLKPresTable,"a"
 2763              		.align	2
 2766              	ADCHCLKPresTable:
 2767 0000 01020406 		.ascii	"\001\002\004\006\010\012\014\020        "
 2767      080A0C10 
 2767      20202020 
 2767      20202020 
 2768              		.section	.rodata.APBAHBPresTable,"a"
 2769              		.align	2
 2772              	APBAHBPresTable:
 2773 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2773      01020304 
 2773      01020304 
 2773      06
 2774 000d 070809   		.ascii	"\007\010\011"
 2775              		.text
 2776              	.Letext0:
 2777              		.file 2 "D:/Tools/arm-gnu-toolchain/arm-none-eabi/include/machine/_default_types.h"
 2778              		.file 3 "D:/Tools/arm-gnu-toolchain/arm-none-eabi/include/sys/_stdint.h"
 2779              		.file 4 "CMSIS/device/n32g430.h"
 2780              		.file 5 "n32g430_std_periph_driver/inc/n32g430_rcc.h"
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 77


DEFINED SYMBOLS
                            *ABS*:00000000 n32g430_rcc.c
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:19     .text.RCC_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:25     .text.RCC_Reset:00000000 RCC_Reset
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:85     .text.RCC_Reset:00000048 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:92     .text.RCC_HSE_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:98     .text.RCC_HSE_Config:00000000 RCC_HSE_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:153    .text.RCC_HSE_Config:00000038 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:158    .text.RCC_Clock_Security_System_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:164    .text.RCC_Clock_Security_System_Enable:00000000 RCC_Clock_Security_System_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:181    .text.RCC_Clock_Security_System_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:186    .text.RCC_Clock_Security_System_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:192    .text.RCC_Clock_Security_System_Disable:00000000 RCC_Clock_Security_System_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:209    .text.RCC_Clock_Security_System_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:214    .text.RCC_HSI_Calibration_Value_Set:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:220    .text.RCC_HSI_Calibration_Value_Set:00000000 RCC_HSI_Calibration_Value_Set
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:250    .text.RCC_HSI_Calibration_Value_Set:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:255    .text.RCC_HSI_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:261    .text.RCC_HSI_Enable:00000000 RCC_HSI_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:278    .text.RCC_HSI_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:283    .text.RCC_HSI_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:289    .text.RCC_HSI_Disable:00000000 RCC_HSI_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:306    .text.RCC_HSI_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:311    .text.RCC_PLL_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:317    .text.RCC_PLL_Config:00000000 RCC_PLL_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:384    .text.RCC_PLL_Config:00000028 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:389    .text.RCC_PLL_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:395    .text.RCC_PLL_Enable:00000000 RCC_PLL_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:412    .text.RCC_PLL_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:417    .text.RCC_PLL_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:423    .text.RCC_PLL_Disable:00000000 RCC_PLL_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:440    .text.RCC_PLL_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:445    .text.RCC_Sysclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:451    .text.RCC_Sysclk_Config:00000000 RCC_Sysclk_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:481    .text.RCC_Sysclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:486    .text.RCC_Sysclk_Source_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:492    .text.RCC_Sysclk_Source_Get:00000000 RCC_Sysclk_Source_Get
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:509    .text.RCC_Sysclk_Source_Get:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:514    .text.RCC_Hclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:520    .text.RCC_Hclk_Config:00000000 RCC_Hclk_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:550    .text.RCC_Hclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:555    .text.RCC_Pclk1_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:561    .text.RCC_Pclk1_Config:00000000 RCC_Pclk1_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:591    .text.RCC_Pclk1_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:596    .text.RCC_Pclk2_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:602    .text.RCC_Pclk2_Config:00000000 RCC_Pclk2_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:632    .text.RCC_Pclk2_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:637    .text.RCC_Interrupt_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:643    .text.RCC_Interrupt_Enable:00000000 RCC_Interrupt_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:663    .text.RCC_Interrupt_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:668    .text.RCC_Interrupt_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:674    .text.RCC_Interrupt_Disable:00000000 RCC_Interrupt_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:694    .text.RCC_Interrupt_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:699    .text.RCC_TIM1_8_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:705    .text.RCC_TIM1_8_Clock_Config:00000000 RCC_TIM1_8_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:735    .text.RCC_TIM1_8_Clock_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:740    .text.RCC_ADC_1M_Clock_Config:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 78


C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:746    .text.RCC_ADC_1M_Clock_Config:00000000 RCC_ADC_1M_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:781    .text.RCC_ADC_1M_Clock_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:786    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:792    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 RCC_ADC_PLL_Clock_Prescaler_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:822    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:827    .text.RCC_ADC_PLL_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:833    .text.RCC_ADC_PLL_Clock_Disable:00000000 RCC_ADC_PLL_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:852    .text.RCC_ADC_PLL_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:857    .text.RCC_ADC_Hclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:863    .text.RCC_ADC_Hclk_Config:00000000 RCC_ADC_Hclk_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:893    .text.RCC_ADC_Hclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:898    .text.RCC_ADC_Hclk_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:904    .text.RCC_ADC_Hclk_Enable:00000000 RCC_ADC_Hclk_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:923    .text.RCC_ADC_Hclk_Enable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:928    .text.RCC_ADC_Hclk_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:934    .text.RCC_ADC_Hclk_Disable:00000000 RCC_ADC_Hclk_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:953    .text.RCC_ADC_Hclk_Disable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:958    .text.RCC_LSE_Trim_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:964    .text.RCC_LSE_Trim_Config:00000000 RCC_LSE_Trim_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1013   .text.RCC_LSE_Trim_Config:00000024 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1018   .text.RCC_LSE_Clock_Security_System_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1024   .text.RCC_LSE_Clock_Security_System_Enable:00000000 RCC_LSE_Clock_Security_System_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1041   .text.RCC_LSE_Clock_Security_System_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1046   .text.RCC_LSE_Clock_Security_System_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1052   .text.RCC_LSE_Clock_Security_System_Disable:00000000 RCC_LSE_Clock_Security_System_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1069   .text.RCC_LSE_Clock_Security_System_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1074   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1080   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 RCC_LSE_Clock_Security_System_Status_Get
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1105   .text.RCC_LSE_Clock_Security_System_Status_Get:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1110   .text.RCC_LSI_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1116   .text.RCC_LSI_Enable:00000000 RCC_LSI_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1133   .text.RCC_LSI_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1138   .text.RCC_LSI_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1144   .text.RCC_LSI_Disable:00000000 RCC_LSI_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1161   .text.RCC_LSI_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1166   .text.RCC_RTC_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1172   .text.RCC_RTC_Clock_Config:00000000 RCC_RTC_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1198   .text.RCC_RTC_Clock_Config:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1203   .text.RCC_RTC_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1209   .text.RCC_RTC_Clock_Enable:00000000 RCC_RTC_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1226   .text.RCC_RTC_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1231   .text.RCC_RTC_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1237   .text.RCC_RTC_Clock_Disable:00000000 RCC_RTC_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1254   .text.RCC_RTC_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1259   .text.RCC_LPTIM_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1265   .text.RCC_LPTIM_Reset:00000000 RCC_LPTIM_Reset
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1290   .text.RCC_LPTIM_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1295   .text.RCC_LPTIM_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1301   .text.RCC_LPTIM_Enable:00000000 RCC_LPTIM_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1320   .text.RCC_LPTIM_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1325   .text.RCC_LPTIM_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1331   .text.RCC_LPTIM_Disable:00000000 RCC_LPTIM_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1350   .text.RCC_LPTIM_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1355   .text.RCC_Clocks_Frequencies_Value_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1361   .text.RCC_Clocks_Frequencies_Value_Get:00000000 RCC_Clocks_Frequencies_Value_Get
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1620   .text.RCC_Clocks_Frequencies_Value_Get:000000dc $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2772   .rodata.APBAHBPresTable:00000000 APBAHBPresTable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 79


C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2766   .rodata.ADCHCLKPresTable:00000000 ADCHCLKPresTable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2745   .rodata.ADCPLLCLKPresTable:00000000 ADCPLLCLKPresTable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1631   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1637   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 RCC_AHB_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1657   .text.RCC_AHB_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1662   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1668   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 RCC_AHB_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1688   .text.RCC_AHB_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1693   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1699   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 RCC_APB2_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1719   .text.RCC_APB2_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1724   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1730   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 RCC_APB2_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1750   .text.RCC_APB2_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1755   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1761   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 RCC_APB1_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1781   .text.RCC_APB1_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1786   .text.RCC_LSE_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1792   .text.RCC_LSE_Config:00000000 RCC_LSE_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1862   .text.RCC_LSE_Config:0000004c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1868   .text.RCC_LPTIM_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1874   .text.RCC_LPTIM_Clock_Config:00000000 RCC_LPTIM_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1921   .text.RCC_LPTIM_Clock_Config:00000028 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1927   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1933   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 RCC_APB1_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1953   .text.RCC_APB1_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1958   .text.RCC_AHB_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1964   .text.RCC_AHB_Peripheral_Reset:00000000 RCC_AHB_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1990   .text.RCC_AHB_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:1995   .text.RCC_APB2_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2001   .text.RCC_APB2_Peripheral_Reset:00000000 RCC_APB2_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2027   .text.RCC_APB2_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2032   .text.RCC_APB1_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2038   .text.RCC_APB1_Peripheral_Reset:00000000 RCC_APB1_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2064   .text.RCC_APB1_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2069   .text.RCC_Backup_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2075   .text.RCC_Backup_Reset:00000000 RCC_Backup_Reset
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2096   .text.RCC_Backup_Reset:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2101   .text.RCC_MCO_PLL_Prescaler_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2107   .text.RCC_MCO_PLL_Prescaler_Config:00000000 RCC_MCO_PLL_Prescaler_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2137   .text.RCC_MCO_PLL_Prescaler_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2142   .text.RCC_MCO_Source_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2148   .text.RCC_MCO_Source_Config:00000000 RCC_MCO_Source_Config
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2178   .text.RCC_MCO_Source_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2183   .text.RCC_Flag_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2189   .text.RCC_Flag_Status_Get:00000000 RCC_Flag_Status_Get
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2265   .text.RCC_Flag_Status_Get:00000030 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2270   .text.RCC_HSE_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2276   .text.RCC_HSE_Stable_Wait:00000000 RCC_HSE_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2356   .text.RCC_HSE_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2361   .text.RCC_HSI_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2367   .text.RCC_HSI_Stable_Wait:00000000 RCC_HSI_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2447   .text.RCC_HSI_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2452   .text.RCC_LSE_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2458   .text.RCC_LSE_Stable_Wait:00000000 RCC_LSE_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2538   .text.RCC_LSE_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2543   .text.RCC_LSI_Stable_Wait:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s 			page 80


C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2549   .text.RCC_LSI_Stable_Wait:00000000 RCC_LSI_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2629   .text.RCC_LSI_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2634   .text.RCC_Reset_Flag_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2640   .text.RCC_Reset_Flag_Clear:00000000 RCC_Reset_Flag_Clear
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2665   .text.RCC_Reset_Flag_Clear:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2670   .text.RCC_Interrupt_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2676   .text.RCC_Interrupt_Status_Get:00000000 RCC_Interrupt_Status_Get
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2706   .text.RCC_Interrupt_Status_Get:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2711   .text.RCC_Interrupt_Status_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2717   .text.RCC_Interrupt_Status_Clear:00000000 RCC_Interrupt_Status_Clear
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2737   .text.RCC_Interrupt_Status_Clear:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2742   .rodata.ADCPLLCLKPresTable:00000000 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2763   .rodata.ADCHCLKPresTable:00000000 $d
C:\Users\Dawn\AppData\Local\Temp\cc2bTmx9.s:2769   .rodata.APBAHBPresTable:00000000 $d

NO UNDEFINED SYMBOLS
