[["Size, Power, and Speed.", ["Maurice V. Wilkes"], "https://doi.org/10.1145/800046.801631", 3], ["Towards a Taxonomy of Computer Architecture Based on the Machine Data Type View.", ["Wolfgang K. Giloi"], "https://doi.org/10.1145/800046.801632", 10], ["Frameworks for a Taxonomy of Fault-Tolerance Attributes in Computer Systems.", ["Algirdas Avizienis"], "https://doi.org/10.1145/800046.801633", 6], ["Caddie - An Interactive Design Environment.", ["Bjorn Pehrson", "Joachim Parrow"], "https://doi.org/10.1145/800046.801634", 8], ["On the Verification of Computer Architectures Using an Architecture Description Language.", ["Subrata Dasgupta"], "https://doi.org/10.1145/800046.801635", 7], ["Research on Synthesis of Concurrent Computing Systems.", ["Richard M. King"], "https://doi.org/10.1145/800046.801636", 8], ["Architecture of the PSC: A Programmable Systolic Chip.", ["Allan L. Fisher", "H. T. Kung", "Louis Monier", "Yasunori Dohi"], "https://doi.org/10.1145/800046.801637", 6], ["Synchronizing Large VLSI Processor Arrays.", ["Allan L. Fisher", "H. T. Kung"], "https://doi.org/10.1145/800046.801638", 5], ["The Boolean Vector Machine [BVM].", ["Robert A. Wagner"], "https://doi.org/10.1145/800046.801639", 8], ["A VLSI Tree Machine for Relational Data Bases.", ["Maurizio A. Bonuccelli", "Elena Lodi", "Fabrizio Luccio", "Piero Maestrini", "Linda Pagli"], "https://doi.org/10.1145/800046.801640", 7], ["Implementing Streams on a Data Flow Computer System With Paged Memory.", ["L. J. Caluwaerts", "J. Debacker", "J. A. Peperstraete"], "https://doi.org/10.1145/800046.801641", 8], ["The Piecewise Data Flow Architecture Control Flow and Register Management.", ["Joseph E. Requa"], "https://doi.org/10.1145/800046.801642", 6], ["On the Working Set Concept for Data-Flow Machines.", ["Mario Tokoro", "J. R. Jagannathan", "Hideki Sunahara"], "https://doi.org/10.1145/800046.801643", 8], ["A Data Driven System Based on a Microprogrammed Processor Module.", ["R. W. Marczynski", "J. Milewski"], "https://doi.org/10.1145/800046.801644", 9], ["Architecture of a VLSI Instruction Cache for a RISC.", ["David A. Patterson", "Phil Garrison", "Mark D. Hill", "Dimitris Lioupis", "Chris Nyberg", "Tim Sippel", "Korbin Van Dyke"], "https://doi.org/10.1145/800046.801645", 9], ["Performance of Shared Cache for Parallel-Pipelined Computer Systems.", ["Phil C. C. Yeh", "Janak H. Patel", "Edward S. Davidson"], "https://doi.org/10.1145/800046.801646", 7], ["Using Cache Memory to Reduce Processor-Memory Traffic.", ["James R. Goodman"], "https://doi.org/10.1145/800046.801647", 8], ["A Study of Instruction Cache Organizations and Replacement Policies.", ["James E. Smith", "James R. Goodman"], "https://doi.org/10.1145/800046.801648", 6], ["Very Long Instruction Word Architectures and the ELI-512.", ["Joseph A. Fisher"], "https://doi.org/10.1145/800046.801649", 11], ["A User-Microprogrammable, Local Host Computer With Low-Level Parallelism.", ["Shinji Tomita", "Kiyoshi Shibayama", "Toshiaki Kitamura", "Toshiyuki Nakata", "Hiroshi Hagiwara"], "https://doi.org/10.1145/800046.801650", 7], ["Combining Tags With Error Codes.", ["Richard H. Gumpertz"], "https://doi.org/10.1145/800046.801651", 6], ["Fault Diagnosis of Bit-Slice Processor.", ["Young Gil Park", "Jung Wan Cho"], "https://doi.org/10.1145/800046.801652", 7], ["Line Digraph Iterations and the (d,k) Problem for Directed Graphs.", ["Miguel Angel Fiol", "Ignacio Alegre", "J. Luis A. Yebra"], "https://doi.org/10.1145/800046.801653", 4], ["Resource Allocation in Rectangular CC-Banyans.", ["Eli Opper", "Miroslaw Malek", "G. Jack Lipovski"], "https://doi.org/10.1145/800046.801654", 7], ["Uniform Theory of the Shuffle-Exchange Type Permutation Networks.", ["Frantisek Sovis"], "https://doi.org/10.1145/800046.801655", 7], ["Analysis of Cray-1S Architecture.", ["Vason P. Srini", "Jorge F. Asenjo"], "https://doi.org/10.1145/800046.801656", 13], ["Performance Measurements on HEP - A Pipelined MIMD Computer.", ["Harry F. Jordan"], "https://doi.org/10.1145/800046.801657", 6], ["(SM)2: Sparse Matrix Solving Machine.", ["Hideharu Amano", "Takaichi Yoshida", "Hideo Aiso"], "https://doi.org/10.1145/800046.801658", 8], ["An Experimental System for Computer Science Instruction.", ["R. Kalyana Krishnan", "A. K. Rajasekar", "C. S. Moghe"], "https://doi.org/10.1145/800046.801659", 6], ["Execution Control and Memory Management of a Data Flow Signal Processor.", ["Klaus Kronlof"], "https://doi.org/10.1145/800046.801660", 6], ["DDDP: A Distributed Data Driven Processor.", ["Masasuke Kishi", "Hiroshi Yasuhara", "Yasusuke Kawamura"], "https://doi.org/10.1145/800046.801661", 7], ["A Data Flow Processor Array System: Design and Analysis.", ["Naohisa Takahashi", "Makoto Amamiya"], "https://doi.org/10.1145/800046.801662", 8], ["A Retrospective on the Dorado, A High-Performance Personal Computer.", ["Kenneth A. Pier"], "https://doi.org/10.1145/800046.801663", 18], ["System/370 Extended Architecture: A Program View of the Channel Subsystem.", ["Robert J. Dugan"], "https://doi.org/10.1145/800046.801664", 7], ["Adaptive Interpretation as a Means of Exploiting Complex Instruction Sets.", ["Richard L. Norton", "Jacob A. Abraham"], "https://doi.org/10.1145/800046.801665", 6], ["Switching Strategies in a Class of Packet Switching Networks.", ["Manoj Kumar", "Daniel M. Dias", "J. Robert Jump"], "https://doi.org/10.1145/800046.801666", 17], ["A Comparative Study of Distributed Resource Sharing on Multiprocessors.", ["Benjamin W. Wah"], "https://doi.org/10.1145/800046.801667", 8], ["Concurrent Error Detection in VLSI Interconnection Networks.", ["W. Kent Fuchs", "Jacob A. Abraham", "Kuang-Hua Huang"], "https://doi.org/10.1145/800046.801668", 7], ["Hierarchical Function Distribution - A Design Principle for Advanced Multicomputer Architectures.", ["Wolfgang K. Giloi", "Peter M. Behr"], "https://doi.org/10.1145/800046.801669", 8], ["EMMA: An Industrial Experience on Large Multiprocessing Architectures.", ["Luigi Stringa"], "https://doi.org/10.1145/800046.801670", 8], ["A Communication Structure for a Multiprocessor Computer with Distributed Global Memory.", ["Lars Philipson", "Bo Nilsson", "Bjorn Breidegard"], "https://doi.org/10.1145/800046.801671", 7], ["ALPHA: A High-Performance LISP Machine Equipped with a New Stack Structure and Garbage Collection System.", ["Hiromu Hayashi", "Akira Hattori", "Haruo Akimoto"], "https://doi.org/10.1145/800046.801672", 7], ["A Parallel Execution Model of Logic Programs.", ["Shinji Umeyama", "Koichiro Tamura"], "https://doi.org/10.1145/800046.801673", 7], ["A System Architecture for the Concurrent Evaluation of Applicative Program Expressions.", ["Claudia Schmittgen", "Werner E. Kluge"], "https://doi.org/10.1145/800046.801674", 7], ["A Performance Evaluation of a Lisp-Based Data-Driven Machine (EM-3).", ["Yoshinori Yamaguchi", "Kenji Toda", "Toshitsugu Yuba"], "https://doi.org/10.1145/800046.801675", 7], ["A Pyramidal Approach to Parallel Processing.", ["Steven L. Tanimoto"], "https://doi.org/10.1145/800046.801676", 7], ["The Design of a Parallel Processor for Image Processing On-Board Satellites: An Application Oriented Approach.", ["Gerard Gaillat"], "https://doi.org/10.1145/800046.801677", 15], ["LINKS-1: A Parallel Pipelined Multimicrocomputer System for Image Creation.", ["Hitoshi Nishimura", "Hiroshi Ohno", "Toru Kawata", "Isao Shirakawa", "Koichi Omura"], "https://doi.org/10.1145/800046.801678", 8], ["LIPP-A SIMD Multiprocessor Architecture for Image Processing.", ["T. Ericsson", "Per-Erik Danielsson"], "https://doi.org/10.1145/800046.801679", 6], ["The New Generation of Computer Architecture.", ["Philip C. Treleaven"], "https://doi.org/10.1145/800046.801680", 8], ["Inference Machine: From Sequential to Paralle.", ["Shunichi Uchida"], "https://doi.org/10.1145/800046.801681", 7], ["Overview to the Fifth Generation Computer System Project.", ["Tohru Moto-Oka"], "https://doi.org/10.1145/800046.801682", 6], ["A Relational Data Base Machine: First Step to Knowledge Base Machine.", ["Kunio Murakami", "Takeo Kakuta", "Nobuyoshi Miyazaki", "Shigeki Shibayama", "Haruo Yokota"], "https://doi.org/10.1145/800046.801683", 3], ["A Critique of Multiprocessing von Neumann Style.", ["Arvind", "Robert A. Iannucci"], "https://doi.org/10.1145/800046.801684", 11]]