# Usage
In `./stratus`, type the following to run systemC simulation.
``` 
make sim_B
```

In `./stratus`, type the following to run synthesis and verilog simulation.
``` 
make sim_V_DPA
```