(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 5 17 16 42 30)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top.ngc top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK2X180
              (direction OUTPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell ODDR2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D0
              (direction INPUT)
            )
            (port D1
              (direction INPUT)
            )
            (port C0
              (direction INPUT)
            )
            (port C1
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell IBUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port USER_CLOCK
              (direction INPUT)
            )
            (port MBI_CLK_MOD
              (direction OUTPUT)
            )
            (port MBI_CLKN_MOD
              (direction OUTPUT)
            )
            (port MBI_CLKL_MOD
              (direction OUTPUT)
            )
            (designator "xc6slx25t-3-fgg484")
            (property TYPE (string "top") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance DCM_phaseselect
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property FACTORY_JF (string "16'B1100000010000000") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10.000000") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
            )
            (instance ODDR2_CLK_MOD_buf
              (viewRef view_1 (cellRef ODDR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_ALIGNMENT (string "NONE") (owner "Xilinx"))
              (property SRTYPE (string "SYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance ODDR2_CLKN_MOD_buf
              (viewRef view_1 (cellRef ODDR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_ALIGNMENT (string "NONE") (owner "Xilinx"))
              (property SRTYPE (string "SYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance ODDR2_CLKL_MOD_buf
              (viewRef view_1 (cellRef ODDR2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DDR_ALIGNMENT (string "NONE") (owner "Xilinx"))
              (property SRTYPE (string "SYNC") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename W_CLKN_MOD_BUFG_renamed_0 "W_CLKN_MOD_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename W_CLK_MOD_BUFG_renamed_1 "W_CLK_MOD_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename USER_CLOCK_IBUFG_renamed_2 "USER_CLOCK_IBUFG")
              (viewRef view_1 (cellRef IBUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MBI_CLK_MOD_OBUF_renamed_3 "MBI_CLK_MOD_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MBI_CLKN_MOD_OBUF_renamed_4 "MBI_CLKN_MOD_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename MBI_CLKL_MOD_OBUF_renamed_5 "MBI_CLKL_MOD_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance W_CLK_MOD_INV_1_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance W_CLKN_MOD_INV_2_o1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net USER_CLOCK_IBUFG
              (joined
                (portRef CLKIN (instanceRef DCM_phaseselect))
                (portRef O (instanceRef USER_CLOCK_IBUFG_renamed_2))
              )
            )
            (net W_CLK_MOD_BUFG
              (joined
                (portRef CLKFB (instanceRef DCM_phaseselect))
                (portRef C1 (instanceRef ODDR2_CLK_MOD_buf))
                (portRef O (instanceRef W_CLK_MOD_BUFG_renamed_1))
                (portRef I (instanceRef W_CLK_MOD_INV_1_o1_INV_0))
              )
            )
            (net W_CLKN_MOD_BUFG
              (joined
                (portRef C1 (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef O (instanceRef W_CLKN_MOD_BUFG_renamed_0))
                (portRef I (instanceRef W_CLKN_MOD_INV_2_o1_INV_0))
              )
            )
            (net MBI_CLK_MOD_OBUF
              (joined
                (portRef Q (instanceRef ODDR2_CLK_MOD_buf))
                (portRef I (instanceRef MBI_CLK_MOD_OBUF_renamed_3))
              )
            )
            (net W_CLK_MOD_INV_1_o
              (joined
                (portRef C0 (instanceRef ODDR2_CLK_MOD_buf))
                (portRef O (instanceRef W_CLK_MOD_INV_1_o1_INV_0))
              )
            )
            (net MBI_CLKN_MOD_OBUF
              (joined
                (portRef Q (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef I (instanceRef MBI_CLKN_MOD_OBUF_renamed_4))
              )
            )
            (net W_CLKN_MOD_INV_2_o
              (joined
                (portRef C0 (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef O (instanceRef W_CLKN_MOD_INV_2_o1_INV_0))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef ODDR2_CLK_MOD_buf))
                (portRef D1 (instanceRef ODDR2_CLK_MOD_buf))
                (portRef CE (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef D1 (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef C0 (instanceRef ODDR2_CLKL_MOD_buf))
                (portRef CE (instanceRef ODDR2_CLKL_MOD_buf))
                (portRef D1 (instanceRef ODDR2_CLKL_MOD_buf))
              )
            )
            (net W_PHASE0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef D0 (instanceRef ODDR2_CLK_MOD_buf))
                (portRef R (instanceRef ODDR2_CLK_MOD_buf))
                (portRef S (instanceRef ODDR2_CLK_MOD_buf))
                (portRef D0 (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef R (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef S (instanceRef ODDR2_CLKN_MOD_buf))
                (portRef C1 (instanceRef ODDR2_CLKL_MOD_buf))
                (portRef D0 (instanceRef ODDR2_CLKL_MOD_buf))
                (portRef R (instanceRef ODDR2_CLKL_MOD_buf))
                (portRef S (instanceRef ODDR2_CLKL_MOD_buf))
              )
            )
            (net MBI_CLKL_MOD_OBUF
              (joined
                (portRef Q (instanceRef ODDR2_CLKL_MOD_buf))
                (portRef I (instanceRef MBI_CLKL_MOD_OBUF_renamed_5))
              )
            )
            (net W_CLKN_MOD
              (joined
                (portRef CLK180 (instanceRef DCM_phaseselect))
                (portRef I (instanceRef W_CLKN_MOD_BUFG_renamed_0))
              )
            )
            (net W_CLK_MOD
              (joined
                (portRef CLK0 (instanceRef DCM_phaseselect))
                (portRef I (instanceRef W_CLK_MOD_BUFG_renamed_1))
              )
            )
            (net USER_CLOCK
              (joined
                (portRef USER_CLOCK)
                (portRef I (instanceRef USER_CLOCK_IBUFG_renamed_2))
              )
            )
            (net MBI_CLK_MOD
              (joined
                (portRef MBI_CLK_MOD)
                (portRef O (instanceRef MBI_CLK_MOD_OBUF_renamed_3))
              )
            )
            (net MBI_CLKN_MOD
              (joined
                (portRef MBI_CLKN_MOD)
                (portRef O (instanceRef MBI_CLKN_MOD_OBUF_renamed_4))
              )
            )
            (net MBI_CLKL_MOD
              (joined
                (portRef MBI_CLKL_MOD)
                (portRef O (instanceRef MBI_CLKL_MOD_OBUF_renamed_5))
              )
            )
          )
      )
    )
  )

  (design top
    (cellRef top
      (libraryRef top_lib)
    )
    (property PART (string "xc6slx25t-3-fgg484") (owner "Xilinx"))
  )
)

