#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n3861.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3968.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3861.clk[0] (.latch)                                            1.014     1.014
n3861.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11300.in[0] (.names)                                            1.014     2.070
n11300.out[0] (.names)                                           0.261     2.331
n11302.in[2] (.names)                                            1.014     3.344
n11302.out[0] (.names)                                           0.261     3.605
n11798.in[1] (.names)                                            1.014     4.619
n11798.out[0] (.names)                                           0.261     4.880
n11799.in[2] (.names)                                            1.014     5.894
n11799.out[0] (.names)                                           0.261     6.155
n11803.in[0] (.names)                                            1.014     7.169
n11803.out[0] (.names)                                           0.261     7.430
n11804.in[0] (.names)                                            1.014     8.444
n11804.out[0] (.names)                                           0.261     8.705
n11305.in[0] (.names)                                            1.014     9.719
n11305.out[0] (.names)                                           0.261     9.980
n3017.in[1] (.names)                                             1.014    10.993
n3017.out[0] (.names)                                            0.261    11.254
n4882.in[3] (.names)                                             1.014    12.268
n4882.out[0] (.names)                                            0.261    12.529
n4764.in[2] (.names)                                             1.014    13.543
n4764.out[0] (.names)                                            0.261    13.804
n4926.in[3] (.names)                                             1.014    14.818
n4926.out[0] (.names)                                            0.261    15.079
n4841.in[1] (.names)                                             1.014    16.093
n4841.out[0] (.names)                                            0.261    16.354
n4928.in[0] (.names)                                             1.014    17.367
n4928.out[0] (.names)                                            0.261    17.628
n4902.in[0] (.names)                                             1.014    18.642
n4902.out[0] (.names)                                            0.261    18.903
n4903.in[0] (.names)                                             1.014    19.917
n4903.out[0] (.names)                                            0.261    20.178
n4904.in[0] (.names)                                             1.014    21.192
n4904.out[0] (.names)                                            0.261    21.453
n4907.in[2] (.names)                                             1.014    22.467
n4907.out[0] (.names)                                            0.261    22.728
n4908.in[1] (.names)                                             1.014    23.742
n4908.out[0] (.names)                                            0.261    24.003
n4824.in[0] (.names)                                             1.014    25.016
n4824.out[0] (.names)                                            0.261    25.277
n4825.in[2] (.names)                                             1.014    26.291
n4825.out[0] (.names)                                            0.261    26.552
n3489.in[3] (.names)                                             1.014    27.566
n3489.out[0] (.names)                                            0.261    27.827
n4845.in[1] (.names)                                             1.014    28.841
n4845.out[0] (.names)                                            0.261    29.102
n4861.in[1] (.names)                                             1.014    30.116
n4861.out[0] (.names)                                            0.261    30.377
n4843.in[1] (.names)                                             1.014    31.390
n4843.out[0] (.names)                                            0.261    31.651
n4863.in[0] (.names)                                             1.014    32.665
n4863.out[0] (.names)                                            0.261    32.926
n4377.in[2] (.names)                                             1.014    33.940
n4377.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n4796.in[0] (.names)                                             1.014    37.765
n4796.out[0] (.names)                                            0.261    38.026
n4797.in[0] (.names)                                             1.014    39.039
n4797.out[0] (.names)                                            0.261    39.300
n4782.in[0] (.names)                                             1.014    40.314
n4782.out[0] (.names)                                            0.261    40.575
n4799.in[2] (.names)                                             1.014    41.589
n4799.out[0] (.names)                                            0.261    41.850
n4786.in[0] (.names)                                             1.014    42.864
n4786.out[0] (.names)                                            0.261    43.125
n4801.in[1] (.names)                                             1.014    44.139
n4801.out[0] (.names)                                            0.261    44.400
n4802.in[0] (.names)                                             1.014    45.413
n4802.out[0] (.names)                                            0.261    45.674
n4784.in[2] (.names)                                             1.014    46.688
n4784.out[0] (.names)                                            0.261    46.949
n4785.in[1] (.names)                                             1.014    47.963
n4785.out[0] (.names)                                            0.261    48.224
n4363.in[1] (.names)                                             1.014    49.238
n4363.out[0] (.names)                                            0.261    49.499
n4707.in[0] (.names)                                             1.014    50.513
n4707.out[0] (.names)                                            0.261    50.774
n3968.in[0] (.names)                                             1.014    51.787
n3968.out[0] (.names)                                            0.261    52.048
out:n3968.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n15890.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3600.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15890.clk[0] (.latch)                                           1.014     1.014
n15890.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3075.in[0] (.names)                                             1.014     2.070
n3075.out[0] (.names)                                            0.261     2.331
n15892.in[2] (.names)                                            1.014     3.344
n15892.out[0] (.names)                                           0.261     3.605
n16245.in[0] (.names)                                            1.014     4.619
n16245.out[0] (.names)                                           0.261     4.880
n16239.in[2] (.names)                                            1.014     5.894
n16239.out[0] (.names)                                           0.261     6.155
n16240.in[1] (.names)                                            1.014     7.169
n16240.out[0] (.names)                                           0.261     7.430
n16241.in[0] (.names)                                            1.014     8.444
n16241.out[0] (.names)                                           0.261     8.705
n16242.in[1] (.names)                                            1.014     9.719
n16242.out[0] (.names)                                           0.261     9.980
n16246.in[0] (.names)                                            1.014    10.993
n16246.out[0] (.names)                                           0.261    11.254
n16247.in[0] (.names)                                            1.014    12.268
n16247.out[0] (.names)                                           0.261    12.529
n16434.in[2] (.names)                                            1.014    13.543
n16434.out[0] (.names)                                           0.261    13.804
n16439.in[1] (.names)                                            1.014    14.818
n16439.out[0] (.names)                                           0.261    15.079
n16440.in[0] (.names)                                            1.014    16.093
n16440.out[0] (.names)                                           0.261    16.354
n16447.in[1] (.names)                                            1.014    17.367
n16447.out[0] (.names)                                           0.261    17.628
n16417.in[1] (.names)                                            1.014    18.642
n16417.out[0] (.names)                                           0.261    18.903
n4198.in[0] (.names)                                             1.014    19.917
n4198.out[0] (.names)                                            0.261    20.178
n16436.in[1] (.names)                                            1.014    21.192
n16436.out[0] (.names)                                           0.261    21.453
n16448.in[0] (.names)                                            1.014    22.467
n16448.out[0] (.names)                                           0.261    22.728
n3106.in[0] (.names)                                             1.014    23.742
n3106.out[0] (.names)                                            0.261    24.003
n16458.in[1] (.names)                                            1.014    25.016
n16458.out[0] (.names)                                           0.261    25.277
n16460.in[2] (.names)                                            1.014    26.291
n16460.out[0] (.names)                                           0.261    26.552
n16393.in[0] (.names)                                            1.014    27.566
n16393.out[0] (.names)                                           0.261    27.827
n14362.in[0] (.names)                                            1.014    28.841
n14362.out[0] (.names)                                           0.261    29.102
n15777.in[0] (.names)                                            1.014    30.116
n15777.out[0] (.names)                                           0.261    30.377
n16461.in[1] (.names)                                            1.014    31.390
n16461.out[0] (.names)                                           0.261    31.651
n2933.in[0] (.names)                                             1.014    32.665
n2933.out[0] (.names)                                            0.261    32.926
n16427.in[0] (.names)                                            1.014    33.940
n16427.out[0] (.names)                                           0.261    34.201
n16424.in[2] (.names)                                            1.014    35.215
n16424.out[0] (.names)                                           0.261    35.476
n16425.in[3] (.names)                                            1.014    36.490
n16425.out[0] (.names)                                           0.261    36.751
n16426.in[0] (.names)                                            1.014    37.765
n16426.out[0] (.names)                                           0.261    38.026
n16442.in[0] (.names)                                            1.014    39.039
n16442.out[0] (.names)                                           0.261    39.300
n16435.in[1] (.names)                                            1.014    40.314
n16435.out[0] (.names)                                           0.261    40.575
n16437.in[0] (.names)                                            1.014    41.589
n16437.out[0] (.names)                                           0.261    41.850
n16438.in[0] (.names)                                            1.014    42.864
n16438.out[0] (.names)                                           0.261    43.125
n16451.in[0] (.names)                                            1.014    44.139
n16451.out[0] (.names)                                           0.261    44.400
n6359.in[0] (.names)                                             1.014    45.413
n6359.out[0] (.names)                                            0.261    45.674
n16452.in[0] (.names)                                            1.014    46.688
n16452.out[0] (.names)                                           0.261    46.949
n13637.in[0] (.names)                                            1.014    47.963
n13637.out[0] (.names)                                           0.261    48.224
n16375.in[0] (.names)                                            1.014    49.238
n16375.out[0] (.names)                                           0.261    49.499
n16376.in[2] (.names)                                            1.014    50.513
n16376.out[0] (.names)                                           0.261    50.774
n3600.in[1] (.names)                                             1.014    51.787
n3600.out[0] (.names)                                            0.261    52.048
out:n3600.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n3801.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2924.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3801.clk[0] (.latch)                                            1.014     1.014
n3801.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17763.in[0] (.names)                                            1.014     2.070
n17763.out[0] (.names)                                           0.261     2.331
n17759.in[2] (.names)                                            1.014     3.344
n17759.out[0] (.names)                                           0.261     3.605
n17760.in[1] (.names)                                            1.014     4.619
n17760.out[0] (.names)                                           0.261     4.880
n17761.in[1] (.names)                                            1.014     5.894
n17761.out[0] (.names)                                           0.261     6.155
n17767.in[2] (.names)                                            1.014     7.169
n17767.out[0] (.names)                                           0.261     7.430
n17430.in[1] (.names)                                            1.014     8.444
n17430.out[0] (.names)                                           0.261     8.705
n17432.in[1] (.names)                                            1.014     9.719
n17432.out[0] (.names)                                           0.261     9.980
n17433.in[1] (.names)                                            1.014    10.993
n17433.out[0] (.names)                                           0.261    11.254
n17375.in[2] (.names)                                            1.014    12.268
n17375.out[0] (.names)                                           0.261    12.529
n17376.in[0] (.names)                                            1.014    13.543
n17376.out[0] (.names)                                           0.261    13.804
n17419.in[1] (.names)                                            1.014    14.818
n17419.out[0] (.names)                                           0.261    15.079
n4010.in[1] (.names)                                             1.014    16.093
n4010.out[0] (.names)                                            0.261    16.354
n17633.in[1] (.names)                                            1.014    17.367
n17633.out[0] (.names)                                           0.261    17.628
n17636.in[1] (.names)                                            1.014    18.642
n17636.out[0] (.names)                                           0.261    18.903
n17730.in[3] (.names)                                            1.014    19.917
n17730.out[0] (.names)                                           0.261    20.178
n17733.in[1] (.names)                                            1.014    21.192
n17733.out[0] (.names)                                           0.261    21.453
n17735.in[1] (.names)                                            1.014    22.467
n17735.out[0] (.names)                                           0.261    22.728
n14277.in[0] (.names)                                            1.014    23.742
n14277.out[0] (.names)                                           0.261    24.003
n17737.in[0] (.names)                                            1.014    25.016
n17737.out[0] (.names)                                           0.261    25.277
n17752.in[0] (.names)                                            1.014    26.291
n17752.out[0] (.names)                                           0.261    26.552
n17693.in[0] (.names)                                            1.014    27.566
n17693.out[0] (.names)                                           0.261    27.827
n17040.in[2] (.names)                                            1.014    28.841
n17040.out[0] (.names)                                           0.261    29.102
n4312.in[1] (.names)                                             1.014    30.116
n4312.out[0] (.names)                                            0.261    30.377
n17101.in[0] (.names)                                            1.014    31.390
n17101.out[0] (.names)                                           0.261    31.651
n17103.in[1] (.names)                                            1.014    32.665
n17103.out[0] (.names)                                           0.261    32.926
n17104.in[0] (.names)                                            1.014    33.940
n17104.out[0] (.names)                                           0.261    34.201
n17272.in[0] (.names)                                            1.014    35.215
n17272.out[0] (.names)                                           0.261    35.476
n17273.in[0] (.names)                                            1.014    36.490
n17273.out[0] (.names)                                           0.261    36.751
n17274.in[0] (.names)                                            1.014    37.765
n17274.out[0] (.names)                                           0.261    38.026
n17325.in[1] (.names)                                            1.014    39.039
n17325.out[0] (.names)                                           0.261    39.300
n17328.in[0] (.names)                                            1.014    40.314
n17328.out[0] (.names)                                           0.261    40.575
n17076.in[0] (.names)                                            1.014    41.589
n17076.out[0] (.names)                                           0.261    41.850
n17330.in[0] (.names)                                            1.014    42.864
n17330.out[0] (.names)                                           0.261    43.125
n17078.in[0] (.names)                                            1.014    44.139
n17078.out[0] (.names)                                           0.261    44.400
n17332.in[0] (.names)                                            1.014    45.413
n17332.out[0] (.names)                                           0.261    45.674
n3960.in[1] (.names)                                             1.014    46.688
n3960.out[0] (.names)                                            0.261    46.949
n17334.in[1] (.names)                                            1.014    47.963
n17334.out[0] (.names)                                           0.261    48.224
n17874.in[0] (.names)                                            1.014    49.238
n17874.out[0] (.names)                                           0.261    49.499
n16687.in[0] (.names)                                            1.014    50.513
n16687.out[0] (.names)                                           0.261    50.774
n2924.in[1] (.names)                                             1.014    51.787
n2924.out[0] (.names)                                            0.261    52.048
out:n2924.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n17951.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3596.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17951.clk[0] (.latch)                                           1.014     1.014
n17951.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17921.in[0] (.names)                                            1.014     2.070
n17921.out[0] (.names)                                           0.261     2.331
n17922.in[0] (.names)                                            1.014     3.344
n17922.out[0] (.names)                                           0.261     3.605
n17926.in[0] (.names)                                            1.014     4.619
n17926.out[0] (.names)                                           0.261     4.880
n17932.in[0] (.names)                                            1.014     5.894
n17932.out[0] (.names)                                           0.261     6.155
n17933.in[0] (.names)                                            1.014     7.169
n17933.out[0] (.names)                                           0.261     7.430
n17938.in[0] (.names)                                            1.014     8.444
n17938.out[0] (.names)                                           0.261     8.705
n17939.in[1] (.names)                                            1.014     9.719
n17939.out[0] (.names)                                           0.261     9.980
n17943.in[1] (.names)                                            1.014    10.993
n17943.out[0] (.names)                                           0.261    11.254
n17945.in[0] (.names)                                            1.014    12.268
n17945.out[0] (.names)                                           0.261    12.529
n17953.in[2] (.names)                                            1.014    13.543
n17953.out[0] (.names)                                           0.261    13.804
n17954.in[0] (.names)                                            1.014    14.818
n17954.out[0] (.names)                                           0.261    15.079
n18183.in[0] (.names)                                            1.014    16.093
n18183.out[0] (.names)                                           0.261    16.354
n18186.in[2] (.names)                                            1.014    17.367
n18186.out[0] (.names)                                           0.261    17.628
n18184.in[1] (.names)                                            1.014    18.642
n18184.out[0] (.names)                                           0.261    18.903
n18185.in[3] (.names)                                            1.014    19.917
n18185.out[0] (.names)                                           0.261    20.178
n18187.in[1] (.names)                                            1.014    21.192
n18187.out[0] (.names)                                           0.261    21.453
n18152.in[0] (.names)                                            1.014    22.467
n18152.out[0] (.names)                                           0.261    22.728
n18137.in[0] (.names)                                            1.014    23.742
n18137.out[0] (.names)                                           0.261    24.003
n18138.in[0] (.names)                                            1.014    25.016
n18138.out[0] (.names)                                           0.261    25.277
n18142.in[0] (.names)                                            1.014    26.291
n18142.out[0] (.names)                                           0.261    26.552
n18071.in[1] (.names)                                            1.014    27.566
n18071.out[0] (.names)                                           0.261    27.827
n17446.in[1] (.names)                                            1.014    28.841
n17446.out[0] (.names)                                           0.261    29.102
n18608.in[0] (.names)                                            1.014    30.116
n18608.out[0] (.names)                                           0.261    30.377
n18609.in[1] (.names)                                            1.014    31.390
n18609.out[0] (.names)                                           0.261    31.651
n17564.in[0] (.names)                                            1.014    32.665
n17564.out[0] (.names)                                           0.261    32.926
n17961.in[2] (.names)                                            1.014    33.940
n17961.out[0] (.names)                                           0.261    34.201
n4076.in[1] (.names)                                             1.014    35.215
n4076.out[0] (.names)                                            0.261    35.476
n14325.in[0] (.names)                                            1.014    36.490
n14325.out[0] (.names)                                           0.261    36.751
n3102.in[1] (.names)                                             1.014    37.765
n3102.out[0] (.names)                                            0.261    38.026
n17970.in[0] (.names)                                            1.014    39.039
n17970.out[0] (.names)                                           0.261    39.300
n17973.in[3] (.names)                                            1.014    40.314
n17973.out[0] (.names)                                           0.261    40.575
n17975.in[0] (.names)                                            1.014    41.589
n17975.out[0] (.names)                                           0.261    41.850
n16934.in[2] (.names)                                            1.014    42.864
n16934.out[0] (.names)                                           0.261    43.125
n17948.in[2] (.names)                                            1.014    44.139
n17948.out[0] (.names)                                           0.261    44.400
n18081.in[1] (.names)                                            1.014    45.413
n18081.out[0] (.names)                                           0.261    45.674
n16945.in[1] (.names)                                            1.014    46.688
n16945.out[0] (.names)                                           0.261    46.949
n18577.in[2] (.names)                                            1.014    47.963
n18577.out[0] (.names)                                           0.261    48.224
n18558.in[1] (.names)                                            1.014    49.238
n18558.out[0] (.names)                                           0.261    49.499
n18579.in[0] (.names)                                            1.014    50.513
n18579.out[0] (.names)                                           0.261    50.774
n3596.in[0] (.names)                                             1.014    51.787
n3596.out[0] (.names)                                            0.261    52.048
out:n3596.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n4071.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3200.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4071.clk[0] (.latch)                                            1.014     1.014
n4071.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6526.in[2] (.names)                                             1.014     2.070
n6526.out[0] (.names)                                            0.261     2.331
n6574.in[1] (.names)                                             1.014     3.344
n6574.out[0] (.names)                                            0.261     3.605
n10049.in[2] (.names)                                            1.014     4.619
n10049.out[0] (.names)                                           0.261     4.880
n10122.in[0] (.names)                                            1.014     5.894
n10122.out[0] (.names)                                           0.261     6.155
n10125.in[0] (.names)                                            1.014     7.169
n10125.out[0] (.names)                                           0.261     7.430
n10127.in[1] (.names)                                            1.014     8.444
n10127.out[0] (.names)                                           0.261     8.705
n10128.in[0] (.names)                                            1.014     9.719
n10128.out[0] (.names)                                           0.261     9.980
n8781.in[0] (.names)                                             1.014    10.993
n8781.out[0] (.names)                                            0.261    11.254
n8782.in[2] (.names)                                             1.014    12.268
n8782.out[0] (.names)                                            0.261    12.529
n8537.in[0] (.names)                                             1.014    13.543
n8537.out[0] (.names)                                            0.261    13.804
n8512.in[1] (.names)                                             1.014    14.818
n8512.out[0] (.names)                                            0.261    15.079
n8540.in[0] (.names)                                             1.014    16.093
n8540.out[0] (.names)                                            0.261    16.354
n8529.in[0] (.names)                                             1.014    17.367
n8529.out[0] (.names)                                            0.261    17.628
n8556.in[1] (.names)                                             1.014    18.642
n8556.out[0] (.names)                                            0.261    18.903
n8418.in[0] (.names)                                             1.014    19.917
n8418.out[0] (.names)                                            0.261    20.178
n8420.in[0] (.names)                                             1.014    21.192
n8420.out[0] (.names)                                            0.261    21.453
n8421.in[2] (.names)                                             1.014    22.467
n8421.out[0] (.names)                                            0.261    22.728
n8423.in[2] (.names)                                             1.014    23.742
n8423.out[0] (.names)                                            0.261    24.003
n8424.in[0] (.names)                                             1.014    25.016
n8424.out[0] (.names)                                            0.261    25.277
n8426.in[1] (.names)                                             1.014    26.291
n8426.out[0] (.names)                                            0.261    26.552
n8428.in[0] (.names)                                             1.014    27.566
n8428.out[0] (.names)                                            0.261    27.827
n8429.in[0] (.names)                                             1.014    28.841
n8429.out[0] (.names)                                            0.261    29.102
n8430.in[0] (.names)                                             1.014    30.116
n8430.out[0] (.names)                                            0.261    30.377
n9223.in[3] (.names)                                             1.014    31.390
n9223.out[0] (.names)                                            0.261    31.651
n3088.in[1] (.names)                                             1.014    32.665
n3088.out[0] (.names)                                            0.261    32.926
n9225.in[0] (.names)                                             1.014    33.940
n9225.out[0] (.names)                                            0.261    34.201
n4974.in[0] (.names)                                             1.014    35.215
n4974.out[0] (.names)                                            0.261    35.476
n8898.in[1] (.names)                                             1.014    36.490
n8898.out[0] (.names)                                            0.261    36.751
n8901.in[0] (.names)                                             1.014    37.765
n8901.out[0] (.names)                                            0.261    38.026
n8902.in[0] (.names)                                             1.014    39.039
n8902.out[0] (.names)                                            0.261    39.300
n8586.in[2] (.names)                                             1.014    40.314
n8586.out[0] (.names)                                            0.261    40.575
n8945.in[2] (.names)                                             1.014    41.589
n8945.out[0] (.names)                                            0.261    41.850
n8947.in[0] (.names)                                             1.014    42.864
n8947.out[0] (.names)                                            0.261    43.125
n8949.in[1] (.names)                                             1.014    44.139
n8949.out[0] (.names)                                            0.261    44.400
n8918.in[1] (.names)                                             1.014    45.413
n8918.out[0] (.names)                                            0.261    45.674
n8919.in[2] (.names)                                             1.014    46.688
n8919.out[0] (.names)                                            0.261    46.949
n3996.in[0] (.names)                                             1.014    47.963
n3996.out[0] (.names)                                            0.261    48.224
n8721.in[1] (.names)                                             1.014    49.238
n8721.out[0] (.names)                                            0.261    49.499
n5096.in[0] (.names)                                             1.014    50.513
n5096.out[0] (.names)                                            0.261    50.774
n3200.in[0] (.names)                                             1.014    51.787
n3200.out[0] (.names)                                            0.261    52.048
out:n3200.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3207.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15843.in[0] (.names)                                            1.014    27.566
n15843.out[0] (.names)                                           0.261    27.827
n15850.in[2] (.names)                                            1.014    28.841
n15850.out[0] (.names)                                           0.261    29.102
n15842.in[0] (.names)                                            1.014    30.116
n15842.out[0] (.names)                                           0.261    30.377
n15157.in[1] (.names)                                            1.014    31.390
n15157.out[0] (.names)                                           0.261    31.651
n15846.in[0] (.names)                                            1.014    32.665
n15846.out[0] (.names)                                           0.261    32.926
n13655.in[1] (.names)                                            1.014    33.940
n13655.out[0] (.names)                                           0.261    34.201
n15834.in[0] (.names)                                            1.014    35.215
n15834.out[0] (.names)                                           0.261    35.476
n15836.in[1] (.names)                                            1.014    36.490
n15836.out[0] (.names)                                           0.261    36.751
n15837.in[0] (.names)                                            1.014    37.765
n15837.out[0] (.names)                                           0.261    38.026
n15732.in[2] (.names)                                            1.014    39.039
n15732.out[0] (.names)                                           0.261    39.300
n15851.in[1] (.names)                                            1.014    40.314
n15851.out[0] (.names)                                           0.261    40.575
n15572.in[0] (.names)                                            1.014    41.589
n15572.out[0] (.names)                                           0.261    41.850
n15573.in[1] (.names)                                            1.014    42.864
n15573.out[0] (.names)                                           0.261    43.125
n15574.in[1] (.names)                                            1.014    44.139
n15574.out[0] (.names)                                           0.261    44.400
n15605.in[0] (.names)                                            1.014    45.413
n15605.out[0] (.names)                                           0.261    45.674
n15610.in[1] (.names)                                            1.014    46.688
n15610.out[0] (.names)                                           0.261    46.949
n15611.in[0] (.names)                                            1.014    47.963
n15611.out[0] (.names)                                           0.261    48.224
n15612.in[0] (.names)                                            1.014    49.238
n15612.out[0] (.names)                                           0.261    49.499
n13678.in[2] (.names)                                            1.014    50.513
n13678.out[0] (.names)                                           0.261    50.774
n3207.in[1] (.names)                                             1.014    51.787
n3207.out[0] (.names)                                            0.261    52.048
out:n3207.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2945.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15247.in[0] (.names)                                            1.014    18.642
n15247.out[0] (.names)                                           0.261    18.903
n15193.in[0] (.names)                                            1.014    19.917
n15193.out[0] (.names)                                           0.261    20.178
n15190.in[0] (.names)                                            1.014    21.192
n15190.out[0] (.names)                                           0.261    21.453
n15128.in[0] (.names)                                            1.014    22.467
n15128.out[0] (.names)                                           0.261    22.728
n15124.in[1] (.names)                                            1.014    23.742
n15124.out[0] (.names)                                           0.261    24.003
n15123.in[0] (.names)                                            1.014    25.016
n15123.out[0] (.names)                                           0.261    25.277
n13667.in[0] (.names)                                            1.014    26.291
n13667.out[0] (.names)                                           0.261    26.552
n15400.in[0] (.names)                                            1.014    27.566
n15400.out[0] (.names)                                           0.261    27.827
n15401.in[1] (.names)                                            1.014    28.841
n15401.out[0] (.names)                                           0.261    29.102
n14949.in[1] (.names)                                            1.014    30.116
n14949.out[0] (.names)                                           0.261    30.377
n15404.in[0] (.names)                                            1.014    31.390
n15404.out[0] (.names)                                           0.261    31.651
n15583.in[2] (.names)                                            1.014    32.665
n15583.out[0] (.names)                                           0.261    32.926
n15592.in[2] (.names)                                            1.014    33.940
n15592.out[0] (.names)                                           0.261    34.201
n15593.in[1] (.names)                                            1.014    35.215
n15593.out[0] (.names)                                           0.261    35.476
n15595.in[2] (.names)                                            1.014    36.490
n15595.out[0] (.names)                                           0.261    36.751
n15653.in[2] (.names)                                            1.014    37.765
n15653.out[0] (.names)                                           0.261    38.026
n15693.in[1] (.names)                                            1.014    39.039
n15693.out[0] (.names)                                           0.261    39.300
n15111.in[0] (.names)                                            1.014    40.314
n15111.out[0] (.names)                                           0.261    40.575
n15113.in[1] (.names)                                            1.014    41.589
n15113.out[0] (.names)                                           0.261    41.850
n15122.in[3] (.names)                                            1.014    42.864
n15122.out[0] (.names)                                           0.261    43.125
n4260.in[1] (.names)                                             1.014    44.139
n4260.out[0] (.names)                                            0.261    44.400
n15171.in[1] (.names)                                            1.014    45.413
n15171.out[0] (.names)                                           0.261    45.674
n15364.in[0] (.names)                                            1.014    46.688
n15364.out[0] (.names)                                           0.261    46.949
n4228.in[1] (.names)                                             1.014    47.963
n4228.out[0] (.names)                                            0.261    48.224
n14422.in[0] (.names)                                            1.014    49.238
n14422.out[0] (.names)                                           0.261    49.499
n14836.in[0] (.names)                                            1.014    50.513
n14836.out[0] (.names)                                           0.261    50.774
n2945.in[0] (.names)                                             1.014    51.787
n2945.out[0] (.names)                                            0.261    52.048
out:n2945.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n15327.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15843.in[0] (.names)                                            1.014    27.566
n15843.out[0] (.names)                                           0.261    27.827
n15850.in[2] (.names)                                            1.014    28.841
n15850.out[0] (.names)                                           0.261    29.102
n15842.in[0] (.names)                                            1.014    30.116
n15842.out[0] (.names)                                           0.261    30.377
n15157.in[1] (.names)                                            1.014    31.390
n15157.out[0] (.names)                                           0.261    31.651
n15846.in[0] (.names)                                            1.014    32.665
n15846.out[0] (.names)                                           0.261    32.926
n13655.in[1] (.names)                                            1.014    33.940
n13655.out[0] (.names)                                           0.261    34.201
n15834.in[0] (.names)                                            1.014    35.215
n15834.out[0] (.names)                                           0.261    35.476
n15836.in[1] (.names)                                            1.014    36.490
n15836.out[0] (.names)                                           0.261    36.751
n15837.in[0] (.names)                                            1.014    37.765
n15837.out[0] (.names)                                           0.261    38.026
n15732.in[2] (.names)                                            1.014    39.039
n15732.out[0] (.names)                                           0.261    39.300
n15851.in[1] (.names)                                            1.014    40.314
n15851.out[0] (.names)                                           0.261    40.575
n15572.in[0] (.names)                                            1.014    41.589
n15572.out[0] (.names)                                           0.261    41.850
n15573.in[1] (.names)                                            1.014    42.864
n15573.out[0] (.names)                                           0.261    43.125
n15574.in[1] (.names)                                            1.014    44.139
n15574.out[0] (.names)                                           0.261    44.400
n15605.in[0] (.names)                                            1.014    45.413
n15605.out[0] (.names)                                           0.261    45.674
n15610.in[1] (.names)                                            1.014    46.688
n15610.out[0] (.names)                                           0.261    46.949
n15611.in[0] (.names)                                            1.014    47.963
n15611.out[0] (.names)                                           0.261    48.224
n15612.in[0] (.names)                                            1.014    49.238
n15612.out[0] (.names)                                           0.261    49.499
n13678.in[2] (.names)                                            1.014    50.513
n13678.out[0] (.names)                                           0.261    50.774
n3207.in[1] (.names)                                             1.014    51.787
n3207.out[0] (.names)                                            0.261    52.048
n15327.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15327.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n15953.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15247.in[0] (.names)                                            1.014    18.642
n15247.out[0] (.names)                                           0.261    18.903
n15193.in[0] (.names)                                            1.014    19.917
n15193.out[0] (.names)                                           0.261    20.178
n15190.in[0] (.names)                                            1.014    21.192
n15190.out[0] (.names)                                           0.261    21.453
n15128.in[0] (.names)                                            1.014    22.467
n15128.out[0] (.names)                                           0.261    22.728
n15124.in[1] (.names)                                            1.014    23.742
n15124.out[0] (.names)                                           0.261    24.003
n15123.in[0] (.names)                                            1.014    25.016
n15123.out[0] (.names)                                           0.261    25.277
n13667.in[0] (.names)                                            1.014    26.291
n13667.out[0] (.names)                                           0.261    26.552
n15400.in[0] (.names)                                            1.014    27.566
n15400.out[0] (.names)                                           0.261    27.827
n15401.in[1] (.names)                                            1.014    28.841
n15401.out[0] (.names)                                           0.261    29.102
n14949.in[1] (.names)                                            1.014    30.116
n14949.out[0] (.names)                                           0.261    30.377
n15404.in[0] (.names)                                            1.014    31.390
n15404.out[0] (.names)                                           0.261    31.651
n15583.in[2] (.names)                                            1.014    32.665
n15583.out[0] (.names)                                           0.261    32.926
n15592.in[2] (.names)                                            1.014    33.940
n15592.out[0] (.names)                                           0.261    34.201
n15593.in[1] (.names)                                            1.014    35.215
n15593.out[0] (.names)                                           0.261    35.476
n15595.in[2] (.names)                                            1.014    36.490
n15595.out[0] (.names)                                           0.261    36.751
n15653.in[2] (.names)                                            1.014    37.765
n15653.out[0] (.names)                                           0.261    38.026
n15693.in[1] (.names)                                            1.014    39.039
n15693.out[0] (.names)                                           0.261    39.300
n15111.in[0] (.names)                                            1.014    40.314
n15111.out[0] (.names)                                           0.261    40.575
n15296.in[2] (.names)                                            1.014    41.589
n15296.out[0] (.names)                                           0.261    41.850
n14691.in[0] (.names)                                            1.014    42.864
n14691.out[0] (.names)                                           0.261    43.125
n14692.in[0] (.names)                                            1.014    44.139
n14692.out[0] (.names)                                           0.261    44.400
n14751.in[0] (.names)                                            1.014    45.413
n14751.out[0] (.names)                                           0.261    45.674
n14754.in[2] (.names)                                            1.014    46.688
n14754.out[0] (.names)                                           0.261    46.949
n15905.in[1] (.names)                                            1.014    47.963
n15905.out[0] (.names)                                           0.261    48.224
n14887.in[1] (.names)                                            1.014    49.238
n14887.out[0] (.names)                                           0.261    49.499
n15951.in[0] (.names)                                            1.014    50.513
n15951.out[0] (.names)                                           0.261    50.774
n15952.in[0] (.names)                                            1.014    51.787
n15952.out[0] (.names)                                           0.261    52.048
n15953.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15953.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n14382.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15247.in[0] (.names)                                            1.014    18.642
n15247.out[0] (.names)                                           0.261    18.903
n15193.in[0] (.names)                                            1.014    19.917
n15193.out[0] (.names)                                           0.261    20.178
n15190.in[0] (.names)                                            1.014    21.192
n15190.out[0] (.names)                                           0.261    21.453
n15128.in[0] (.names)                                            1.014    22.467
n15128.out[0] (.names)                                           0.261    22.728
n15124.in[1] (.names)                                            1.014    23.742
n15124.out[0] (.names)                                           0.261    24.003
n15123.in[0] (.names)                                            1.014    25.016
n15123.out[0] (.names)                                           0.261    25.277
n13667.in[0] (.names)                                            1.014    26.291
n13667.out[0] (.names)                                           0.261    26.552
n15400.in[0] (.names)                                            1.014    27.566
n15400.out[0] (.names)                                           0.261    27.827
n15401.in[1] (.names)                                            1.014    28.841
n15401.out[0] (.names)                                           0.261    29.102
n14949.in[1] (.names)                                            1.014    30.116
n14949.out[0] (.names)                                           0.261    30.377
n15404.in[0] (.names)                                            1.014    31.390
n15404.out[0] (.names)                                           0.261    31.651
n15583.in[2] (.names)                                            1.014    32.665
n15583.out[0] (.names)                                           0.261    32.926
n15592.in[2] (.names)                                            1.014    33.940
n15592.out[0] (.names)                                           0.261    34.201
n15593.in[1] (.names)                                            1.014    35.215
n15593.out[0] (.names)                                           0.261    35.476
n15595.in[2] (.names)                                            1.014    36.490
n15595.out[0] (.names)                                           0.261    36.751
n15653.in[2] (.names)                                            1.014    37.765
n15653.out[0] (.names)                                           0.261    38.026
n15693.in[1] (.names)                                            1.014    39.039
n15693.out[0] (.names)                                           0.261    39.300
n15111.in[0] (.names)                                            1.014    40.314
n15111.out[0] (.names)                                           0.261    40.575
n15296.in[2] (.names)                                            1.014    41.589
n15296.out[0] (.names)                                           0.261    41.850
n14691.in[0] (.names)                                            1.014    42.864
n14691.out[0] (.names)                                           0.261    43.125
n14692.in[0] (.names)                                            1.014    44.139
n14692.out[0] (.names)                                           0.261    44.400
n14751.in[0] (.names)                                            1.014    45.413
n14751.out[0] (.names)                                           0.261    45.674
n14754.in[2] (.names)                                            1.014    46.688
n14754.out[0] (.names)                                           0.261    46.949
n15905.in[1] (.names)                                            1.014    47.963
n15905.out[0] (.names)                                           0.261    48.224
n14887.in[1] (.names)                                            1.014    49.238
n14887.out[0] (.names)                                           0.261    49.499
n15951.in[0] (.names)                                            1.014    50.513
n15951.out[0] (.names)                                           0.261    50.774
n14381.in[1] (.names)                                            1.014    51.787
n14381.out[0] (.names)                                           0.261    52.048
n14382.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14382.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n3339.Q[0] (.latch clocked by pclk)
Endpoint  : n16680.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
n3339.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16821.in[0] (.names)                                            1.014     2.070
n16821.out[0] (.names)                                           0.261     2.331
n16826.in[1] (.names)                                            1.014     3.344
n16826.out[0] (.names)                                           0.261     3.605
n16822.in[0] (.names)                                            1.014     4.619
n16822.out[0] (.names)                                           0.261     4.880
n16761.in[0] (.names)                                            1.014     5.894
n16761.out[0] (.names)                                           0.261     6.155
n16825.in[2] (.names)                                            1.014     7.169
n16825.out[0] (.names)                                           0.261     7.430
n16836.in[2] (.names)                                            1.014     8.444
n16836.out[0] (.names)                                           0.261     8.705
n16838.in[0] (.names)                                            1.014     9.719
n16838.out[0] (.names)                                           0.261     9.980
n16839.in[2] (.names)                                            1.014    10.993
n16839.out[0] (.names)                                           0.261    11.254
n3836.in[1] (.names)                                             1.014    12.268
n3836.out[0] (.names)                                            0.261    12.529
n16827.in[1] (.names)                                            1.014    13.543
n16827.out[0] (.names)                                           0.261    13.804
n16828.in[0] (.names)                                            1.014    14.818
n16828.out[0] (.names)                                           0.261    15.079
n16847.in[0] (.names)                                            1.014    16.093
n16847.out[0] (.names)                                           0.261    16.354
n16841.in[0] (.names)                                            1.014    17.367
n16841.out[0] (.names)                                           0.261    17.628
n16843.in[1] (.names)                                            1.014    18.642
n16843.out[0] (.names)                                           0.261    18.903
n16844.in[2] (.names)                                            1.014    19.917
n16844.out[0] (.names)                                           0.261    20.178
n16846.in[2] (.names)                                            1.014    21.192
n16846.out[0] (.names)                                           0.261    21.453
n16848.in[0] (.names)                                            1.014    22.467
n16848.out[0] (.names)                                           0.261    22.728
n3907.in[1] (.names)                                             1.014    23.742
n3907.out[0] (.names)                                            0.261    24.003
n16852.in[0] (.names)                                            1.014    25.016
n16852.out[0] (.names)                                           0.261    25.277
n16875.in[1] (.names)                                            1.014    26.291
n16875.out[0] (.names)                                           0.261    26.552
n16876.in[0] (.names)                                            1.014    27.566
n16876.out[0] (.names)                                           0.261    27.827
n14267.in[0] (.names)                                            1.014    28.841
n14267.out[0] (.names)                                           0.261    29.102
n16688.in[3] (.names)                                            1.014    30.116
n16688.out[0] (.names)                                           0.261    30.377
n3872.in[0] (.names)                                             1.014    31.390
n3872.out[0] (.names)                                            0.261    31.651
n18671.in[0] (.names)                                            1.014    32.665
n18671.out[0] (.names)                                           0.261    32.926
n18695.in[1] (.names)                                            1.014    33.940
n18695.out[0] (.names)                                           0.261    34.201
n18696.in[1] (.names)                                            1.014    35.215
n18696.out[0] (.names)                                           0.261    35.476
n18682.in[0] (.names)                                            1.014    36.490
n18682.out[0] (.names)                                           0.261    36.751
n18697.in[0] (.names)                                            1.014    37.765
n18697.out[0] (.names)                                           0.261    38.026
n18702.in[0] (.names)                                            1.014    39.039
n18702.out[0] (.names)                                           0.261    39.300
n4204.in[0] (.names)                                             1.014    40.314
n4204.out[0] (.names)                                            0.261    40.575
n18705.in[0] (.names)                                            1.014    41.589
n18705.out[0] (.names)                                           0.261    41.850
n18706.in[0] (.names)                                            1.014    42.864
n18706.out[0] (.names)                                           0.261    43.125
n18690.in[0] (.names)                                            1.014    44.139
n18690.out[0] (.names)                                           0.261    44.400
n18692.in[1] (.names)                                            1.014    45.413
n18692.out[0] (.names)                                           0.261    45.674
n18687.in[1] (.names)                                            1.014    46.688
n18687.out[0] (.names)                                           0.261    46.949
n18708.in[0] (.names)                                            1.014    47.963
n18708.out[0] (.names)                                           0.261    48.224
n18648.in[1] (.names)                                            1.014    49.238
n18648.out[0] (.names)                                           0.261    49.499
n18839.in[0] (.names)                                            1.014    50.513
n18839.out[0] (.names)                                           0.261    50.774
n16679.in[0] (.names)                                            1.014    51.787
n16679.out[0] (.names)                                           0.261    52.048
n16680.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16680.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n3339.Q[0] (.latch clocked by pclk)
Endpoint  : n19051.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
n3339.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16821.in[0] (.names)                                            1.014     2.070
n16821.out[0] (.names)                                           0.261     2.331
n16826.in[1] (.names)                                            1.014     3.344
n16826.out[0] (.names)                                           0.261     3.605
n16822.in[0] (.names)                                            1.014     4.619
n16822.out[0] (.names)                                           0.261     4.880
n16761.in[0] (.names)                                            1.014     5.894
n16761.out[0] (.names)                                           0.261     6.155
n16825.in[2] (.names)                                            1.014     7.169
n16825.out[0] (.names)                                           0.261     7.430
n16836.in[2] (.names)                                            1.014     8.444
n16836.out[0] (.names)                                           0.261     8.705
n16838.in[0] (.names)                                            1.014     9.719
n16838.out[0] (.names)                                           0.261     9.980
n16839.in[2] (.names)                                            1.014    10.993
n16839.out[0] (.names)                                           0.261    11.254
n3836.in[1] (.names)                                             1.014    12.268
n3836.out[0] (.names)                                            0.261    12.529
n16827.in[1] (.names)                                            1.014    13.543
n16827.out[0] (.names)                                           0.261    13.804
n16828.in[0] (.names)                                            1.014    14.818
n16828.out[0] (.names)                                           0.261    15.079
n16847.in[0] (.names)                                            1.014    16.093
n16847.out[0] (.names)                                           0.261    16.354
n16841.in[0] (.names)                                            1.014    17.367
n16841.out[0] (.names)                                           0.261    17.628
n16843.in[1] (.names)                                            1.014    18.642
n16843.out[0] (.names)                                           0.261    18.903
n16844.in[2] (.names)                                            1.014    19.917
n16844.out[0] (.names)                                           0.261    20.178
n16846.in[2] (.names)                                            1.014    21.192
n16846.out[0] (.names)                                           0.261    21.453
n16848.in[0] (.names)                                            1.014    22.467
n16848.out[0] (.names)                                           0.261    22.728
n3907.in[1] (.names)                                             1.014    23.742
n3907.out[0] (.names)                                            0.261    24.003
n16852.in[0] (.names)                                            1.014    25.016
n16852.out[0] (.names)                                           0.261    25.277
n16875.in[1] (.names)                                            1.014    26.291
n16875.out[0] (.names)                                           0.261    26.552
n16876.in[0] (.names)                                            1.014    27.566
n16876.out[0] (.names)                                           0.261    27.827
n14267.in[0] (.names)                                            1.014    28.841
n14267.out[0] (.names)                                           0.261    29.102
n16688.in[3] (.names)                                            1.014    30.116
n16688.out[0] (.names)                                           0.261    30.377
n3872.in[0] (.names)                                             1.014    31.390
n3872.out[0] (.names)                                            0.261    31.651
n18671.in[0] (.names)                                            1.014    32.665
n18671.out[0] (.names)                                           0.261    32.926
n18695.in[1] (.names)                                            1.014    33.940
n18695.out[0] (.names)                                           0.261    34.201
n18696.in[1] (.names)                                            1.014    35.215
n18696.out[0] (.names)                                           0.261    35.476
n18682.in[0] (.names)                                            1.014    36.490
n18682.out[0] (.names)                                           0.261    36.751
n18697.in[0] (.names)                                            1.014    37.765
n18697.out[0] (.names)                                           0.261    38.026
n18702.in[0] (.names)                                            1.014    39.039
n18702.out[0] (.names)                                           0.261    39.300
n4204.in[0] (.names)                                             1.014    40.314
n4204.out[0] (.names)                                            0.261    40.575
n18705.in[0] (.names)                                            1.014    41.589
n18705.out[0] (.names)                                           0.261    41.850
n18706.in[0] (.names)                                            1.014    42.864
n18706.out[0] (.names)                                           0.261    43.125
n18690.in[0] (.names)                                            1.014    44.139
n18690.out[0] (.names)                                           0.261    44.400
n18692.in[1] (.names)                                            1.014    45.413
n18692.out[0] (.names)                                           0.261    45.674
n18687.in[1] (.names)                                            1.014    46.688
n18687.out[0] (.names)                                           0.261    46.949
n18708.in[0] (.names)                                            1.014    47.963
n18708.out[0] (.names)                                           0.261    48.224
n18648.in[1] (.names)                                            1.014    49.238
n18648.out[0] (.names)                                           0.261    49.499
n18839.in[0] (.names)                                            1.014    50.513
n18839.out[0] (.names)                                           0.261    50.774
n16679.in[0] (.names)                                            1.014    51.787
n16679.out[0] (.names)                                           0.261    52.048
n19051.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n19051.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n15062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15843.in[0] (.names)                                            1.014    27.566
n15843.out[0] (.names)                                           0.261    27.827
n15850.in[2] (.names)                                            1.014    28.841
n15850.out[0] (.names)                                           0.261    29.102
n15842.in[0] (.names)                                            1.014    30.116
n15842.out[0] (.names)                                           0.261    30.377
n15157.in[1] (.names)                                            1.014    31.390
n15157.out[0] (.names)                                           0.261    31.651
n15846.in[0] (.names)                                            1.014    32.665
n15846.out[0] (.names)                                           0.261    32.926
n13655.in[1] (.names)                                            1.014    33.940
n13655.out[0] (.names)                                           0.261    34.201
n15834.in[0] (.names)                                            1.014    35.215
n15834.out[0] (.names)                                           0.261    35.476
n15836.in[1] (.names)                                            1.014    36.490
n15836.out[0] (.names)                                           0.261    36.751
n15837.in[0] (.names)                                            1.014    37.765
n15837.out[0] (.names)                                           0.261    38.026
n15732.in[2] (.names)                                            1.014    39.039
n15732.out[0] (.names)                                           0.261    39.300
n15851.in[1] (.names)                                            1.014    40.314
n15851.out[0] (.names)                                           0.261    40.575
n15572.in[0] (.names)                                            1.014    41.589
n15572.out[0] (.names)                                           0.261    41.850
n15573.in[1] (.names)                                            1.014    42.864
n15573.out[0] (.names)                                           0.261    43.125
n15574.in[1] (.names)                                            1.014    44.139
n15574.out[0] (.names)                                           0.261    44.400
n15605.in[0] (.names)                                            1.014    45.413
n15605.out[0] (.names)                                           0.261    45.674
n14890.in[0] (.names)                                            1.014    46.688
n14890.out[0] (.names)                                           0.261    46.949
n4246.in[2] (.names)                                             1.014    47.963
n4246.out[0] (.names)                                            0.261    48.224
n15098.in[0] (.names)                                            1.014    49.238
n15098.out[0] (.names)                                           0.261    49.499
n15099.in[0] (.names)                                            1.014    50.513
n15099.out[0] (.names)                                           0.261    50.774
n15103.in[0] (.names)                                            1.014    51.787
n15103.out[0] (.names)                                           0.261    52.048
n15062.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15062.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n3339.Q[0] (.latch clocked by pclk)
Endpoint  : n12681.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
n3339.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16821.in[0] (.names)                                            1.014     2.070
n16821.out[0] (.names)                                           0.261     2.331
n16826.in[1] (.names)                                            1.014     3.344
n16826.out[0] (.names)                                           0.261     3.605
n16822.in[0] (.names)                                            1.014     4.619
n16822.out[0] (.names)                                           0.261     4.880
n16761.in[0] (.names)                                            1.014     5.894
n16761.out[0] (.names)                                           0.261     6.155
n16825.in[2] (.names)                                            1.014     7.169
n16825.out[0] (.names)                                           0.261     7.430
n16836.in[2] (.names)                                            1.014     8.444
n16836.out[0] (.names)                                           0.261     8.705
n3644.in[0] (.names)                                             1.014     9.719
n3644.out[0] (.names)                                            0.261     9.980
n12938.in[1] (.names)                                            1.014    10.993
n12938.out[0] (.names)                                           0.261    11.254
n12916.in[1] (.names)                                            1.014    12.268
n12916.out[0] (.names)                                           0.261    12.529
n12917.in[0] (.names)                                            1.014    13.543
n12917.out[0] (.names)                                           0.261    13.804
n12913.in[1] (.names)                                            1.014    14.818
n12913.out[0] (.names)                                           0.261    15.079
n12915.in[0] (.names)                                            1.014    16.093
n12915.out[0] (.names)                                           0.261    16.354
n12919.in[1] (.names)                                            1.014    17.367
n12919.out[0] (.names)                                           0.261    17.628
n12922.in[0] (.names)                                            1.014    18.642
n12922.out[0] (.names)                                           0.261    18.903
n2961.in[1] (.names)                                             1.014    19.917
n2961.out[0] (.names)                                            0.261    20.178
n12924.in[0] (.names)                                            1.014    21.192
n12924.out[0] (.names)                                           0.261    21.453
n12920.in[3] (.names)                                            1.014    22.467
n12920.out[0] (.names)                                           0.261    22.728
n12933.in[1] (.names)                                            1.014    23.742
n12933.out[0] (.names)                                           0.261    24.003
n12948.in[2] (.names)                                            1.014    25.016
n12948.out[0] (.names)                                           0.261    25.277
n12949.in[0] (.names)                                            1.014    26.291
n12949.out[0] (.names)                                           0.261    26.552
n12906.in[0] (.names)                                            1.014    27.566
n12906.out[0] (.names)                                           0.261    27.827
n13349.in[0] (.names)                                            1.014    28.841
n13349.out[0] (.names)                                           0.261    29.102
n13304.in[0] (.names)                                            1.014    30.116
n13304.out[0] (.names)                                           0.261    30.377
n13305.in[1] (.names)                                            1.014    31.390
n13305.out[0] (.names)                                           0.261    31.651
n12024.in[1] (.names)                                            1.014    32.665
n12024.out[0] (.names)                                           0.261    32.926
n13315.in[0] (.names)                                            1.014    33.940
n13315.out[0] (.names)                                           0.261    34.201
n13316.in[0] (.names)                                            1.014    35.215
n13316.out[0] (.names)                                           0.261    35.476
n13317.in[2] (.names)                                            1.014    36.490
n13317.out[0] (.names)                                           0.261    36.751
n13318.in[0] (.names)                                            1.014    37.765
n13318.out[0] (.names)                                           0.261    38.026
n13226.in[1] (.names)                                            1.014    39.039
n13226.out[0] (.names)                                           0.261    39.300
n13227.in[2] (.names)                                            1.014    40.314
n13227.out[0] (.names)                                           0.261    40.575
n13229.in[0] (.names)                                            1.014    41.589
n13229.out[0] (.names)                                           0.261    41.850
n13213.in[0] (.names)                                            1.014    42.864
n13213.out[0] (.names)                                           0.261    43.125
n13214.in[0] (.names)                                            1.014    44.139
n13214.out[0] (.names)                                           0.261    44.400
n12900.in[0] (.names)                                            1.014    45.413
n12900.out[0] (.names)                                           0.261    45.674
n13396.in[0] (.names)                                            1.014    46.688
n13396.out[0] (.names)                                           0.261    46.949
n13398.in[2] (.names)                                            1.014    47.963
n13398.out[0] (.names)                                           0.261    48.224
n13399.in[1] (.names)                                            1.014    49.238
n13399.out[0] (.names)                                           0.261    49.499
n3057.in[1] (.names)                                             1.014    50.513
n3057.out[0] (.names)                                            0.261    50.774
n12680.in[3] (.names)                                            1.014    51.787
n12680.out[0] (.names)                                           0.261    52.048
n12681.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12681.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n3339.Q[0] (.latch clocked by pclk)
Endpoint  : n12709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3339.clk[0] (.latch)                                            1.014     1.014
n3339.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n16821.in[0] (.names)                                            1.014     2.070
n16821.out[0] (.names)                                           0.261     2.331
n16826.in[1] (.names)                                            1.014     3.344
n16826.out[0] (.names)                                           0.261     3.605
n16822.in[0] (.names)                                            1.014     4.619
n16822.out[0] (.names)                                           0.261     4.880
n16761.in[0] (.names)                                            1.014     5.894
n16761.out[0] (.names)                                           0.261     6.155
n16825.in[2] (.names)                                            1.014     7.169
n16825.out[0] (.names)                                           0.261     7.430
n16836.in[2] (.names)                                            1.014     8.444
n16836.out[0] (.names)                                           0.261     8.705
n3644.in[0] (.names)                                             1.014     9.719
n3644.out[0] (.names)                                            0.261     9.980
n12938.in[1] (.names)                                            1.014    10.993
n12938.out[0] (.names)                                           0.261    11.254
n12916.in[1] (.names)                                            1.014    12.268
n12916.out[0] (.names)                                           0.261    12.529
n12917.in[0] (.names)                                            1.014    13.543
n12917.out[0] (.names)                                           0.261    13.804
n12913.in[1] (.names)                                            1.014    14.818
n12913.out[0] (.names)                                           0.261    15.079
n12915.in[0] (.names)                                            1.014    16.093
n12915.out[0] (.names)                                           0.261    16.354
n12919.in[1] (.names)                                            1.014    17.367
n12919.out[0] (.names)                                           0.261    17.628
n12922.in[0] (.names)                                            1.014    18.642
n12922.out[0] (.names)                                           0.261    18.903
n2961.in[1] (.names)                                             1.014    19.917
n2961.out[0] (.names)                                            0.261    20.178
n12924.in[0] (.names)                                            1.014    21.192
n12924.out[0] (.names)                                           0.261    21.453
n12920.in[3] (.names)                                            1.014    22.467
n12920.out[0] (.names)                                           0.261    22.728
n12933.in[1] (.names)                                            1.014    23.742
n12933.out[0] (.names)                                           0.261    24.003
n12948.in[2] (.names)                                            1.014    25.016
n12948.out[0] (.names)                                           0.261    25.277
n12949.in[0] (.names)                                            1.014    26.291
n12949.out[0] (.names)                                           0.261    26.552
n12906.in[0] (.names)                                            1.014    27.566
n12906.out[0] (.names)                                           0.261    27.827
n13349.in[0] (.names)                                            1.014    28.841
n13349.out[0] (.names)                                           0.261    29.102
n13304.in[0] (.names)                                            1.014    30.116
n13304.out[0] (.names)                                           0.261    30.377
n13305.in[1] (.names)                                            1.014    31.390
n13305.out[0] (.names)                                           0.261    31.651
n12024.in[1] (.names)                                            1.014    32.665
n12024.out[0] (.names)                                           0.261    32.926
n13315.in[0] (.names)                                            1.014    33.940
n13315.out[0] (.names)                                           0.261    34.201
n13316.in[0] (.names)                                            1.014    35.215
n13316.out[0] (.names)                                           0.261    35.476
n13317.in[2] (.names)                                            1.014    36.490
n13317.out[0] (.names)                                           0.261    36.751
n13318.in[0] (.names)                                            1.014    37.765
n13318.out[0] (.names)                                           0.261    38.026
n13226.in[1] (.names)                                            1.014    39.039
n13226.out[0] (.names)                                           0.261    39.300
n13227.in[2] (.names)                                            1.014    40.314
n13227.out[0] (.names)                                           0.261    40.575
n13229.in[0] (.names)                                            1.014    41.589
n13229.out[0] (.names)                                           0.261    41.850
n13213.in[0] (.names)                                            1.014    42.864
n13213.out[0] (.names)                                           0.261    43.125
n13214.in[0] (.names)                                            1.014    44.139
n13214.out[0] (.names)                                           0.261    44.400
n12900.in[0] (.names)                                            1.014    45.413
n12900.out[0] (.names)                                           0.261    45.674
n13396.in[0] (.names)                                            1.014    46.688
n13396.out[0] (.names)                                           0.261    46.949
n13398.in[2] (.names)                                            1.014    47.963
n13398.out[0] (.names)                                           0.261    48.224
n13399.in[1] (.names)                                            1.014    49.238
n13399.out[0] (.names)                                           0.261    49.499
n3057.in[1] (.names)                                             1.014    50.513
n3057.out[0] (.names)                                            0.261    50.774
n12680.in[3] (.names)                                            1.014    51.787
n12680.out[0] (.names)                                           0.261    52.048
n12709.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12709.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n13041.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15843.in[0] (.names)                                            1.014    27.566
n15843.out[0] (.names)                                           0.261    27.827
n15850.in[2] (.names)                                            1.014    28.841
n15850.out[0] (.names)                                           0.261    29.102
n15842.in[0] (.names)                                            1.014    30.116
n15842.out[0] (.names)                                           0.261    30.377
n15157.in[1] (.names)                                            1.014    31.390
n15157.out[0] (.names)                                           0.261    31.651
n15846.in[0] (.names)                                            1.014    32.665
n15846.out[0] (.names)                                           0.261    32.926
n13655.in[1] (.names)                                            1.014    33.940
n13655.out[0] (.names)                                           0.261    34.201
n15834.in[0] (.names)                                            1.014    35.215
n15834.out[0] (.names)                                           0.261    35.476
n15836.in[1] (.names)                                            1.014    36.490
n15836.out[0] (.names)                                           0.261    36.751
n15837.in[0] (.names)                                            1.014    37.765
n15837.out[0] (.names)                                           0.261    38.026
n15732.in[2] (.names)                                            1.014    39.039
n15732.out[0] (.names)                                           0.261    39.300
n15851.in[1] (.names)                                            1.014    40.314
n15851.out[0] (.names)                                           0.261    40.575
n15572.in[0] (.names)                                            1.014    41.589
n15572.out[0] (.names)                                           0.261    41.850
n15573.in[1] (.names)                                            1.014    42.864
n15573.out[0] (.names)                                           0.261    43.125
n15574.in[1] (.names)                                            1.014    44.139
n15574.out[0] (.names)                                           0.261    44.400
n15605.in[0] (.names)                                            1.014    45.413
n15605.out[0] (.names)                                           0.261    45.674
n14890.in[0] (.names)                                            1.014    46.688
n14890.out[0] (.names)                                           0.261    46.949
n4246.in[2] (.names)                                             1.014    47.963
n4246.out[0] (.names)                                            0.261    48.224
n15098.in[0] (.names)                                            1.014    49.238
n15098.out[0] (.names)                                           0.261    49.499
n14895.in[0] (.names)                                            1.014    50.513
n14895.out[0] (.names)                                           0.261    50.774
n14900.in[1] (.names)                                            1.014    51.787
n14900.out[0] (.names)                                           0.261    52.048
n13041.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13041.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n12664.Q[0] (.latch clocked by pclk)
Endpoint  : n12645.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12664.clk[0] (.latch)                                           1.014     1.014
n12664.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12748.in[0] (.names)                                            1.014     2.070
n12748.out[0] (.names)                                           0.261     2.331
n12481.in[0] (.names)                                            1.014     3.344
n12481.out[0] (.names)                                           0.261     3.605
n12750.in[0] (.names)                                            1.014     4.619
n12750.out[0] (.names)                                           0.261     4.880
n12751.in[0] (.names)                                            1.014     5.894
n12751.out[0] (.names)                                           0.261     6.155
n12753.in[0] (.names)                                            1.014     7.169
n12753.out[0] (.names)                                           0.261     7.430
n12754.in[0] (.names)                                            1.014     8.444
n12754.out[0] (.names)                                           0.261     8.705
n4034.in[1] (.names)                                             1.014     9.719
n4034.out[0] (.names)                                            0.261     9.980
n12755.in[0] (.names)                                            1.014    10.993
n12755.out[0] (.names)                                           0.261    11.254
n12756.in[0] (.names)                                            1.014    12.268
n12756.out[0] (.names)                                           0.261    12.529
n12773.in[1] (.names)                                            1.014    13.543
n12773.out[0] (.names)                                           0.261    13.804
n12774.in[0] (.names)                                            1.014    14.818
n12774.out[0] (.names)                                           0.261    15.079
n12775.in[0] (.names)                                            1.014    16.093
n12775.out[0] (.names)                                           0.261    16.354
n12776.in[2] (.names)                                            1.014    17.367
n12776.out[0] (.names)                                           0.261    17.628
n12778.in[0] (.names)                                            1.014    18.642
n12778.out[0] (.names)                                           0.261    18.903
n12807.in[2] (.names)                                            1.014    19.917
n12807.out[0] (.names)                                           0.261    20.178
n12808.in[1] (.names)                                            1.014    21.192
n12808.out[0] (.names)                                           0.261    21.453
n12809.in[3] (.names)                                            1.014    22.467
n12809.out[0] (.names)                                           0.261    22.728
n12810.in[0] (.names)                                            1.014    23.742
n12810.out[0] (.names)                                           0.261    24.003
n12781.in[1] (.names)                                            1.014    25.016
n12781.out[0] (.names)                                           0.261    25.277
n12782.in[0] (.names)                                            1.014    26.291
n12782.out[0] (.names)                                           0.261    26.552
n12762.in[1] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12783.in[0] (.names)                                            1.014    28.841
n12783.out[0] (.names)                                           0.261    29.102
n12051.in[0] (.names)                                            1.014    30.116
n12051.out[0] (.names)                                           0.261    30.377
n12784.in[1] (.names)                                            1.014    31.390
n12784.out[0] (.names)                                           0.261    31.651
n12816.in[2] (.names)                                            1.014    32.665
n12816.out[0] (.names)                                           0.261    32.926
n2904.in[0] (.names)                                             1.014    33.940
n2904.out[0] (.names)                                            0.261    34.201
n12730.in[1] (.names)                                            1.014    35.215
n12730.out[0] (.names)                                           0.261    35.476
n12663.in[0] (.names)                                            1.014    36.490
n12663.out[0] (.names)                                           0.261    36.751
n12731.in[0] (.names)                                            1.014    37.765
n12731.out[0] (.names)                                           0.261    38.026
n12733.in[0] (.names)                                            1.014    39.039
n12733.out[0] (.names)                                           0.261    39.300
n12736.in[0] (.names)                                            1.014    40.314
n12736.out[0] (.names)                                           0.261    40.575
n12737.in[0] (.names)                                            1.014    41.589
n12737.out[0] (.names)                                           0.261    41.850
n12662.in[1] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n12666.in[0] (.names)                                            1.014    44.139
n12666.out[0] (.names)                                           0.261    44.400
n12694.in[0] (.names)                                            1.014    45.413
n12694.out[0] (.names)                                           0.261    45.674
n12695.in[1] (.names)                                            1.014    46.688
n12695.out[0] (.names)                                           0.261    46.949
n12696.in[0] (.names)                                            1.014    47.963
n12696.out[0] (.names)                                           0.261    48.224
n12698.in[1] (.names)                                            1.014    49.238
n12698.out[0] (.names)                                           0.261    49.499
n12624.in[0] (.names)                                            1.014    50.513
n12624.out[0] (.names)                                           0.261    50.774
n12626.in[0] (.names)                                            1.014    51.787
n12626.out[0] (.names)                                           0.261    52.048
n12645.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12645.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n3861.Q[0] (.latch clocked by pclk)
Endpoint  : n2872.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3861.clk[0] (.latch)                                            1.014     1.014
n3861.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11300.in[0] (.names)                                            1.014     2.070
n11300.out[0] (.names)                                           0.261     2.331
n11302.in[2] (.names)                                            1.014     3.344
n11302.out[0] (.names)                                           0.261     3.605
n11798.in[1] (.names)                                            1.014     4.619
n11798.out[0] (.names)                                           0.261     4.880
n11799.in[2] (.names)                                            1.014     5.894
n11799.out[0] (.names)                                           0.261     6.155
n11803.in[0] (.names)                                            1.014     7.169
n11803.out[0] (.names)                                           0.261     7.430
n11804.in[0] (.names)                                            1.014     8.444
n11804.out[0] (.names)                                           0.261     8.705
n11305.in[0] (.names)                                            1.014     9.719
n11305.out[0] (.names)                                           0.261     9.980
n3017.in[1] (.names)                                             1.014    10.993
n3017.out[0] (.names)                                            0.261    11.254
n4882.in[3] (.names)                                             1.014    12.268
n4882.out[0] (.names)                                            0.261    12.529
n4764.in[2] (.names)                                             1.014    13.543
n4764.out[0] (.names)                                            0.261    13.804
n4926.in[3] (.names)                                             1.014    14.818
n4926.out[0] (.names)                                            0.261    15.079
n4841.in[1] (.names)                                             1.014    16.093
n4841.out[0] (.names)                                            0.261    16.354
n4928.in[0] (.names)                                             1.014    17.367
n4928.out[0] (.names)                                            0.261    17.628
n4902.in[0] (.names)                                             1.014    18.642
n4902.out[0] (.names)                                            0.261    18.903
n4903.in[0] (.names)                                             1.014    19.917
n4903.out[0] (.names)                                            0.261    20.178
n4904.in[0] (.names)                                             1.014    21.192
n4904.out[0] (.names)                                            0.261    21.453
n4905.in[0] (.names)                                             1.014    22.467
n4905.out[0] (.names)                                            0.261    22.728
n4755.in[2] (.names)                                             1.014    23.742
n4755.out[0] (.names)                                            0.261    24.003
n4254.in[0] (.names)                                             1.014    25.016
n4254.out[0] (.names)                                            0.261    25.277
n4608.in[0] (.names)                                             1.014    26.291
n4608.out[0] (.names)                                            0.261    26.552
n4544.in[2] (.names)                                             1.014    27.566
n4544.out[0] (.names)                                            0.261    27.827
n4611.in[1] (.names)                                             1.014    28.841
n4611.out[0] (.names)                                            0.261    29.102
n4628.in[0] (.names)                                             1.014    30.116
n4628.out[0] (.names)                                            0.261    30.377
n4588.in[0] (.names)                                             1.014    31.390
n4588.out[0] (.names)                                            0.261    31.651
n4488.in[0] (.names)                                             1.014    32.665
n4488.out[0] (.names)                                            0.261    32.926
n4589.in[1] (.names)                                             1.014    33.940
n4589.out[0] (.names)                                            0.261    34.201
n4632.in[0] (.names)                                             1.014    35.215
n4632.out[0] (.names)                                            0.261    35.476
n4339.in[1] (.names)                                             1.014    36.490
n4339.out[0] (.names)                                            0.261    36.751
n4633.in[0] (.names)                                             1.014    37.765
n4633.out[0] (.names)                                            0.261    38.026
n4635.in[2] (.names)                                             1.014    39.039
n4635.out[0] (.names)                                            0.261    39.300
n4542.in[0] (.names)                                             1.014    40.314
n4542.out[0] (.names)                                            0.261    40.575
n4019.in[1] (.names)                                             1.014    41.589
n4019.out[0] (.names)                                            0.261    41.850
n4543.in[0] (.names)                                             1.014    42.864
n4543.out[0] (.names)                                            0.261    43.125
n4545.in[1] (.names)                                             1.014    44.139
n4545.out[0] (.names)                                            0.261    44.400
n4532.in[2] (.names)                                             1.014    45.413
n4532.out[0] (.names)                                            0.261    45.674
n4335.in[1] (.names)                                             1.014    46.688
n4335.out[0] (.names)                                            0.261    46.949
n4533.in[0] (.names)                                             1.014    47.963
n4533.out[0] (.names)                                            0.261    48.224
n3151.in[0] (.names)                                             1.014    49.238
n3151.out[0] (.names)                                            0.261    49.499
n3432.in[0] (.names)                                             1.014    50.513
n3432.out[0] (.names)                                            0.261    50.774
n4217.in[0] (.names)                                             1.014    51.787
n4217.out[0] (.names)                                            0.261    52.048
n2872.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2872.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n12664.Q[0] (.latch clocked by pclk)
Endpoint  : n12677.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12664.clk[0] (.latch)                                           1.014     1.014
n12664.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12748.in[0] (.names)                                            1.014     2.070
n12748.out[0] (.names)                                           0.261     2.331
n12481.in[0] (.names)                                            1.014     3.344
n12481.out[0] (.names)                                           0.261     3.605
n12750.in[0] (.names)                                            1.014     4.619
n12750.out[0] (.names)                                           0.261     4.880
n12751.in[0] (.names)                                            1.014     5.894
n12751.out[0] (.names)                                           0.261     6.155
n12753.in[0] (.names)                                            1.014     7.169
n12753.out[0] (.names)                                           0.261     7.430
n12754.in[0] (.names)                                            1.014     8.444
n12754.out[0] (.names)                                           0.261     8.705
n4034.in[1] (.names)                                             1.014     9.719
n4034.out[0] (.names)                                            0.261     9.980
n12755.in[0] (.names)                                            1.014    10.993
n12755.out[0] (.names)                                           0.261    11.254
n12756.in[0] (.names)                                            1.014    12.268
n12756.out[0] (.names)                                           0.261    12.529
n12773.in[1] (.names)                                            1.014    13.543
n12773.out[0] (.names)                                           0.261    13.804
n12774.in[0] (.names)                                            1.014    14.818
n12774.out[0] (.names)                                           0.261    15.079
n12775.in[0] (.names)                                            1.014    16.093
n12775.out[0] (.names)                                           0.261    16.354
n12776.in[2] (.names)                                            1.014    17.367
n12776.out[0] (.names)                                           0.261    17.628
n12778.in[0] (.names)                                            1.014    18.642
n12778.out[0] (.names)                                           0.261    18.903
n12807.in[2] (.names)                                            1.014    19.917
n12807.out[0] (.names)                                           0.261    20.178
n12808.in[1] (.names)                                            1.014    21.192
n12808.out[0] (.names)                                           0.261    21.453
n12809.in[3] (.names)                                            1.014    22.467
n12809.out[0] (.names)                                           0.261    22.728
n12810.in[0] (.names)                                            1.014    23.742
n12810.out[0] (.names)                                           0.261    24.003
n12781.in[1] (.names)                                            1.014    25.016
n12781.out[0] (.names)                                           0.261    25.277
n12782.in[0] (.names)                                            1.014    26.291
n12782.out[0] (.names)                                           0.261    26.552
n12762.in[1] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12783.in[0] (.names)                                            1.014    28.841
n12783.out[0] (.names)                                           0.261    29.102
n12051.in[0] (.names)                                            1.014    30.116
n12051.out[0] (.names)                                           0.261    30.377
n12784.in[1] (.names)                                            1.014    31.390
n12784.out[0] (.names)                                           0.261    31.651
n12816.in[2] (.names)                                            1.014    32.665
n12816.out[0] (.names)                                           0.261    32.926
n2904.in[0] (.names)                                             1.014    33.940
n2904.out[0] (.names)                                            0.261    34.201
n12730.in[1] (.names)                                            1.014    35.215
n12730.out[0] (.names)                                           0.261    35.476
n12663.in[0] (.names)                                            1.014    36.490
n12663.out[0] (.names)                                           0.261    36.751
n12731.in[0] (.names)                                            1.014    37.765
n12731.out[0] (.names)                                           0.261    38.026
n12733.in[0] (.names)                                            1.014    39.039
n12733.out[0] (.names)                                           0.261    39.300
n12736.in[0] (.names)                                            1.014    40.314
n12736.out[0] (.names)                                           0.261    40.575
n12737.in[0] (.names)                                            1.014    41.589
n12737.out[0] (.names)                                           0.261    41.850
n12662.in[1] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n12666.in[0] (.names)                                            1.014    44.139
n12666.out[0] (.names)                                           0.261    44.400
n12694.in[0] (.names)                                            1.014    45.413
n12694.out[0] (.names)                                           0.261    45.674
n12695.in[1] (.names)                                            1.014    46.688
n12695.out[0] (.names)                                           0.261    46.949
n12696.in[0] (.names)                                            1.014    47.963
n12696.out[0] (.names)                                           0.261    48.224
n12698.in[1] (.names)                                            1.014    49.238
n12698.out[0] (.names)                                           0.261    49.499
n12624.in[0] (.names)                                            1.014    50.513
n12624.out[0] (.names)                                           0.261    50.774
n12676.in[1] (.names)                                            1.014    51.787
n12676.out[0] (.names)                                           0.261    52.048
n12677.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12677.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n12664.Q[0] (.latch clocked by pclk)
Endpoint  : n12702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12664.clk[0] (.latch)                                           1.014     1.014
n12664.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12748.in[0] (.names)                                            1.014     2.070
n12748.out[0] (.names)                                           0.261     2.331
n12481.in[0] (.names)                                            1.014     3.344
n12481.out[0] (.names)                                           0.261     3.605
n12750.in[0] (.names)                                            1.014     4.619
n12750.out[0] (.names)                                           0.261     4.880
n12751.in[0] (.names)                                            1.014     5.894
n12751.out[0] (.names)                                           0.261     6.155
n12753.in[0] (.names)                                            1.014     7.169
n12753.out[0] (.names)                                           0.261     7.430
n12754.in[0] (.names)                                            1.014     8.444
n12754.out[0] (.names)                                           0.261     8.705
n4034.in[1] (.names)                                             1.014     9.719
n4034.out[0] (.names)                                            0.261     9.980
n12755.in[0] (.names)                                            1.014    10.993
n12755.out[0] (.names)                                           0.261    11.254
n12756.in[0] (.names)                                            1.014    12.268
n12756.out[0] (.names)                                           0.261    12.529
n12773.in[1] (.names)                                            1.014    13.543
n12773.out[0] (.names)                                           0.261    13.804
n12774.in[0] (.names)                                            1.014    14.818
n12774.out[0] (.names)                                           0.261    15.079
n12775.in[0] (.names)                                            1.014    16.093
n12775.out[0] (.names)                                           0.261    16.354
n12776.in[2] (.names)                                            1.014    17.367
n12776.out[0] (.names)                                           0.261    17.628
n12778.in[0] (.names)                                            1.014    18.642
n12778.out[0] (.names)                                           0.261    18.903
n12807.in[2] (.names)                                            1.014    19.917
n12807.out[0] (.names)                                           0.261    20.178
n12808.in[1] (.names)                                            1.014    21.192
n12808.out[0] (.names)                                           0.261    21.453
n12809.in[3] (.names)                                            1.014    22.467
n12809.out[0] (.names)                                           0.261    22.728
n12810.in[0] (.names)                                            1.014    23.742
n12810.out[0] (.names)                                           0.261    24.003
n12781.in[1] (.names)                                            1.014    25.016
n12781.out[0] (.names)                                           0.261    25.277
n12782.in[0] (.names)                                            1.014    26.291
n12782.out[0] (.names)                                           0.261    26.552
n12762.in[1] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12783.in[0] (.names)                                            1.014    28.841
n12783.out[0] (.names)                                           0.261    29.102
n12051.in[0] (.names)                                            1.014    30.116
n12051.out[0] (.names)                                           0.261    30.377
n12784.in[1] (.names)                                            1.014    31.390
n12784.out[0] (.names)                                           0.261    31.651
n12816.in[2] (.names)                                            1.014    32.665
n12816.out[0] (.names)                                           0.261    32.926
n2904.in[0] (.names)                                             1.014    33.940
n2904.out[0] (.names)                                            0.261    34.201
n12730.in[1] (.names)                                            1.014    35.215
n12730.out[0] (.names)                                           0.261    35.476
n12663.in[0] (.names)                                            1.014    36.490
n12663.out[0] (.names)                                           0.261    36.751
n12731.in[0] (.names)                                            1.014    37.765
n12731.out[0] (.names)                                           0.261    38.026
n12733.in[0] (.names)                                            1.014    39.039
n12733.out[0] (.names)                                           0.261    39.300
n12736.in[0] (.names)                                            1.014    40.314
n12736.out[0] (.names)                                           0.261    40.575
n12737.in[0] (.names)                                            1.014    41.589
n12737.out[0] (.names)                                           0.261    41.850
n12662.in[1] (.names)                                            1.014    42.864
n12662.out[0] (.names)                                           0.261    43.125
n12666.in[0] (.names)                                            1.014    44.139
n12666.out[0] (.names)                                           0.261    44.400
n12694.in[0] (.names)                                            1.014    45.413
n12694.out[0] (.names)                                           0.261    45.674
n12695.in[1] (.names)                                            1.014    46.688
n12695.out[0] (.names)                                           0.261    46.949
n12696.in[0] (.names)                                            1.014    47.963
n12696.out[0] (.names)                                           0.261    48.224
n12698.in[1] (.names)                                            1.014    49.238
n12698.out[0] (.names)                                           0.261    49.499
n12624.in[0] (.names)                                            1.014    50.513
n12624.out[0] (.names)                                           0.261    50.774
n12676.in[1] (.names)                                            1.014    51.787
n12676.out[0] (.names)                                           0.261    52.048
n12702.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12702.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n12869.Q[0] (.latch clocked by pclk)
Endpoint  : n13071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12869.clk[0] (.latch)                                           1.014     1.014
n12869.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13450.in[0] (.names)                                            1.014     2.070
n13450.out[0] (.names)                                           0.261     2.331
n13451.in[0] (.names)                                            1.014     3.344
n13451.out[0] (.names)                                           0.261     3.605
n13452.in[2] (.names)                                            1.014     4.619
n13452.out[0] (.names)                                           0.261     4.880
n2971.in[0] (.names)                                             1.014     5.894
n2971.out[0] (.names)                                            0.261     6.155
n13453.in[0] (.names)                                            1.014     7.169
n13453.out[0] (.names)                                           0.261     7.430
n13457.in[1] (.names)                                            1.014     8.444
n13457.out[0] (.names)                                           0.261     8.705
n13458.in[0] (.names)                                            1.014     9.719
n13458.out[0] (.names)                                           0.261     9.980
n4088.in[1] (.names)                                             1.014    10.993
n4088.out[0] (.names)                                            0.261    11.254
n13091.in[1] (.names)                                            1.014    12.268
n13091.out[0] (.names)                                           0.261    12.529
n2982.in[0] (.names)                                             1.014    13.543
n2982.out[0] (.names)                                            0.261    13.804
n13066.in[0] (.names)                                            1.014    14.818
n13066.out[0] (.names)                                           0.261    15.079
n13094.in[0] (.names)                                            1.014    16.093
n13094.out[0] (.names)                                           0.261    16.354
n13159.in[2] (.names)                                            1.014    17.367
n13159.out[0] (.names)                                           0.261    17.628
n13141.in[2] (.names)                                            1.014    18.642
n13141.out[0] (.names)                                           0.261    18.903
n3536.in[2] (.names)                                             1.014    19.917
n3536.out[0] (.names)                                            0.261    20.178
n13136.in[2] (.names)                                            1.014    21.192
n13136.out[0] (.names)                                           0.261    21.453
n13137.in[1] (.names)                                            1.014    22.467
n13137.out[0] (.names)                                           0.261    22.728
n13138.in[0] (.names)                                            1.014    23.742
n13138.out[0] (.names)                                           0.261    24.003
n13139.in[0] (.names)                                            1.014    25.016
n13139.out[0] (.names)                                           0.261    25.277
n13161.in[1] (.names)                                            1.014    26.291
n13161.out[0] (.names)                                           0.261    26.552
n13162.in[0] (.names)                                            1.014    27.566
n13162.out[0] (.names)                                           0.261    27.827
n13163.in[0] (.names)                                            1.014    28.841
n13163.out[0] (.names)                                           0.261    29.102
n12704.in[0] (.names)                                            1.014    30.116
n12704.out[0] (.names)                                           0.261    30.377
n3940.in[0] (.names)                                             1.014    31.390
n3940.out[0] (.names)                                            0.261    31.651
n12936.in[0] (.names)                                            1.014    32.665
n12936.out[0] (.names)                                           0.261    32.926
n13491.in[0] (.names)                                            1.014    33.940
n13491.out[0] (.names)                                           0.261    34.201
n13495.in[0] (.names)                                            1.014    35.215
n13495.out[0] (.names)                                           0.261    35.476
n13496.in[0] (.names)                                            1.014    36.490
n13496.out[0] (.names)                                           0.261    36.751
n3147.in[2] (.names)                                             1.014    37.765
n3147.out[0] (.names)                                            0.261    38.026
n13377.in[2] (.names)                                            1.014    39.039
n13377.out[0] (.names)                                           0.261    39.300
n12460.in[0] (.names)                                            1.014    40.314
n12460.out[0] (.names)                                           0.261    40.575
n4288.in[1] (.names)                                             1.014    41.589
n4288.out[0] (.names)                                            0.261    41.850
n10401.in[2] (.names)                                            1.014    42.864
n10401.out[0] (.names)                                           0.261    43.125
n13417.in[1] (.names)                                            1.014    44.139
n13417.out[0] (.names)                                           0.261    44.400
n13407.in[2] (.names)                                            1.014    45.413
n13407.out[0] (.names)                                           0.261    45.674
n4158.in[0] (.names)                                             1.014    46.688
n4158.out[0] (.names)                                            0.261    46.949
n13100.in[0] (.names)                                            1.014    47.963
n13100.out[0] (.names)                                           0.261    48.224
n4315.in[1] (.names)                                             1.014    49.238
n4315.out[0] (.names)                                            0.261    49.499
n12665.in[0] (.names)                                            1.014    50.513
n12665.out[0] (.names)                                           0.261    50.774
n13070.in[0] (.names)                                            1.014    51.787
n13070.out[0] (.names)                                           0.261    52.048
n13071.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13071.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n12664.Q[0] (.latch clocked by pclk)
Endpoint  : n12679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12664.clk[0] (.latch)                                           1.014     1.014
n12664.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12748.in[0] (.names)                                            1.014     2.070
n12748.out[0] (.names)                                           0.261     2.331
n12481.in[0] (.names)                                            1.014     3.344
n12481.out[0] (.names)                                           0.261     3.605
n12750.in[0] (.names)                                            1.014     4.619
n12750.out[0] (.names)                                           0.261     4.880
n12751.in[0] (.names)                                            1.014     5.894
n12751.out[0] (.names)                                           0.261     6.155
n12753.in[0] (.names)                                            1.014     7.169
n12753.out[0] (.names)                                           0.261     7.430
n12754.in[0] (.names)                                            1.014     8.444
n12754.out[0] (.names)                                           0.261     8.705
n4034.in[1] (.names)                                             1.014     9.719
n4034.out[0] (.names)                                            0.261     9.980
n12755.in[0] (.names)                                            1.014    10.993
n12755.out[0] (.names)                                           0.261    11.254
n12756.in[0] (.names)                                            1.014    12.268
n12756.out[0] (.names)                                           0.261    12.529
n12773.in[1] (.names)                                            1.014    13.543
n12773.out[0] (.names)                                           0.261    13.804
n12774.in[0] (.names)                                            1.014    14.818
n12774.out[0] (.names)                                           0.261    15.079
n12775.in[0] (.names)                                            1.014    16.093
n12775.out[0] (.names)                                           0.261    16.354
n12776.in[2] (.names)                                            1.014    17.367
n12776.out[0] (.names)                                           0.261    17.628
n12778.in[0] (.names)                                            1.014    18.642
n12778.out[0] (.names)                                           0.261    18.903
n12807.in[2] (.names)                                            1.014    19.917
n12807.out[0] (.names)                                           0.261    20.178
n12808.in[1] (.names)                                            1.014    21.192
n12808.out[0] (.names)                                           0.261    21.453
n12809.in[3] (.names)                                            1.014    22.467
n12809.out[0] (.names)                                           0.261    22.728
n12810.in[0] (.names)                                            1.014    23.742
n12810.out[0] (.names)                                           0.261    24.003
n12781.in[1] (.names)                                            1.014    25.016
n12781.out[0] (.names)                                           0.261    25.277
n12782.in[0] (.names)                                            1.014    26.291
n12782.out[0] (.names)                                           0.261    26.552
n12762.in[1] (.names)                                            1.014    27.566
n12762.out[0] (.names)                                           0.261    27.827
n12783.in[0] (.names)                                            1.014    28.841
n12783.out[0] (.names)                                           0.261    29.102
n12051.in[0] (.names)                                            1.014    30.116
n12051.out[0] (.names)                                           0.261    30.377
n12784.in[1] (.names)                                            1.014    31.390
n12784.out[0] (.names)                                           0.261    31.651
n12816.in[2] (.names)                                            1.014    32.665
n12816.out[0] (.names)                                           0.261    32.926
n2904.in[0] (.names)                                             1.014    33.940
n2904.out[0] (.names)                                            0.261    34.201
n12730.in[1] (.names)                                            1.014    35.215
n12730.out[0] (.names)                                           0.261    35.476
n12663.in[0] (.names)                                            1.014    36.490
n12663.out[0] (.names)                                           0.261    36.751
n12731.in[0] (.names)                                            1.014    37.765
n12731.out[0] (.names)                                           0.261    38.026
n12733.in[0] (.names)                                            1.014    39.039
n12733.out[0] (.names)                                           0.261    39.300
n12736.in[0] (.names)                                            1.014    40.314
n12736.out[0] (.names)                                           0.261    40.575
n13220.in[2] (.names)                                            1.014    41.589
n13220.out[0] (.names)                                           0.261    41.850
n13222.in[2] (.names)                                            1.014    42.864
n13222.out[0] (.names)                                           0.261    43.125
n13223.in[1] (.names)                                            1.014    44.139
n13223.out[0] (.names)                                           0.261    44.400
n12890.in[0] (.names)                                            1.014    45.413
n12890.out[0] (.names)                                           0.261    45.674
n12891.in[3] (.names)                                            1.014    46.688
n12891.out[0] (.names)                                           0.261    46.949
n12901.in[2] (.names)                                            1.014    47.963
n12901.out[0] (.names)                                           0.261    48.224
n5615.in[1] (.names)                                             1.014    49.238
n5615.out[0] (.names)                                            0.261    49.499
n12656.in[1] (.names)                                            1.014    50.513
n12656.out[0] (.names)                                           0.261    50.774
n12678.in[0] (.names)                                            1.014    51.787
n12678.out[0] (.names)                                           0.261    52.048
n12679.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12679.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n12869.Q[0] (.latch clocked by pclk)
Endpoint  : n12005.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12869.clk[0] (.latch)                                           1.014     1.014
n12869.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13450.in[0] (.names)                                            1.014     2.070
n13450.out[0] (.names)                                           0.261     2.331
n13451.in[0] (.names)                                            1.014     3.344
n13451.out[0] (.names)                                           0.261     3.605
n13452.in[2] (.names)                                            1.014     4.619
n13452.out[0] (.names)                                           0.261     4.880
n2971.in[0] (.names)                                             1.014     5.894
n2971.out[0] (.names)                                            0.261     6.155
n13453.in[0] (.names)                                            1.014     7.169
n13453.out[0] (.names)                                           0.261     7.430
n13457.in[1] (.names)                                            1.014     8.444
n13457.out[0] (.names)                                           0.261     8.705
n13458.in[0] (.names)                                            1.014     9.719
n13458.out[0] (.names)                                           0.261     9.980
n4088.in[1] (.names)                                             1.014    10.993
n4088.out[0] (.names)                                            0.261    11.254
n13091.in[1] (.names)                                            1.014    12.268
n13091.out[0] (.names)                                           0.261    12.529
n2982.in[0] (.names)                                             1.014    13.543
n2982.out[0] (.names)                                            0.261    13.804
n13066.in[0] (.names)                                            1.014    14.818
n13066.out[0] (.names)                                           0.261    15.079
n13094.in[0] (.names)                                            1.014    16.093
n13094.out[0] (.names)                                           0.261    16.354
n13159.in[2] (.names)                                            1.014    17.367
n13159.out[0] (.names)                                           0.261    17.628
n13141.in[2] (.names)                                            1.014    18.642
n13141.out[0] (.names)                                           0.261    18.903
n3536.in[2] (.names)                                             1.014    19.917
n3536.out[0] (.names)                                            0.261    20.178
n13136.in[2] (.names)                                            1.014    21.192
n13136.out[0] (.names)                                           0.261    21.453
n13137.in[1] (.names)                                            1.014    22.467
n13137.out[0] (.names)                                           0.261    22.728
n13138.in[0] (.names)                                            1.014    23.742
n13138.out[0] (.names)                                           0.261    24.003
n13139.in[0] (.names)                                            1.014    25.016
n13139.out[0] (.names)                                           0.261    25.277
n13161.in[1] (.names)                                            1.014    26.291
n13161.out[0] (.names)                                           0.261    26.552
n13162.in[0] (.names)                                            1.014    27.566
n13162.out[0] (.names)                                           0.261    27.827
n13163.in[0] (.names)                                            1.014    28.841
n13163.out[0] (.names)                                           0.261    29.102
n12704.in[0] (.names)                                            1.014    30.116
n12704.out[0] (.names)                                           0.261    30.377
n3940.in[0] (.names)                                             1.014    31.390
n3940.out[0] (.names)                                            0.261    31.651
n12936.in[0] (.names)                                            1.014    32.665
n12936.out[0] (.names)                                           0.261    32.926
n13491.in[0] (.names)                                            1.014    33.940
n13491.out[0] (.names)                                           0.261    34.201
n13495.in[0] (.names)                                            1.014    35.215
n13495.out[0] (.names)                                           0.261    35.476
n13496.in[0] (.names)                                            1.014    36.490
n13496.out[0] (.names)                                           0.261    36.751
n3147.in[2] (.names)                                             1.014    37.765
n3147.out[0] (.names)                                            0.261    38.026
n13506.in[1] (.names)                                            1.014    39.039
n13506.out[0] (.names)                                           0.261    39.300
n13383.in[0] (.names)                                            1.014    40.314
n13383.out[0] (.names)                                           0.261    40.575
n13384.in[0] (.names)                                            1.014    41.589
n13384.out[0] (.names)                                           0.261    41.850
n13149.in[0] (.names)                                            1.014    42.864
n13149.out[0] (.names)                                           0.261    43.125
n13150.in[0] (.names)                                            1.014    44.139
n13150.out[0] (.names)                                           0.261    44.400
n13154.in[0] (.names)                                            1.014    45.413
n13154.out[0] (.names)                                           0.261    45.674
n13123.in[1] (.names)                                            1.014    46.688
n13123.out[0] (.names)                                           0.261    46.949
n13124.in[0] (.names)                                            1.014    47.963
n13124.out[0] (.names)                                           0.261    48.224
n13128.in[2] (.names)                                            1.014    49.238
n13128.out[0] (.names)                                           0.261    49.499
n11011.in[0] (.names)                                            1.014    50.513
n11011.out[0] (.names)                                           0.261    50.774
n12004.in[0] (.names)                                            1.014    51.787
n12004.out[0] (.names)                                           0.261    52.048
n12005.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12005.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n13862.Q[0] (.latch clocked by pclk)
Endpoint  : n13954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13862.clk[0] (.latch)                                           1.014     1.014
n13862.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14776.in[0] (.names)                                            1.014     2.070
n14776.out[0] (.names)                                           0.261     2.331
n14778.in[0] (.names)                                            1.014     3.344
n14778.out[0] (.names)                                           0.261     3.605
n14779.in[0] (.names)                                            1.014     4.619
n14779.out[0] (.names)                                           0.261     4.880
n14471.in[1] (.names)                                            1.014     5.894
n14471.out[0] (.names)                                           0.261     6.155
n14444.in[0] (.names)                                            1.014     7.169
n14444.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14627.in[0] (.names)                                            1.014     9.719
n14627.out[0] (.names)                                           0.261     9.980
n14628.in[0] (.names)                                            1.014    10.993
n14628.out[0] (.names)                                           0.261    11.254
n14630.in[0] (.names)                                            1.014    12.268
n14630.out[0] (.names)                                           0.261    12.529
n14642.in[3] (.names)                                            1.014    13.543
n14642.out[0] (.names)                                           0.261    13.804
n14619.in[2] (.names)                                            1.014    14.818
n14619.out[0] (.names)                                           0.261    15.079
n14643.in[1] (.names)                                            1.014    16.093
n14643.out[0] (.names)                                           0.261    16.354
n14504.in[0] (.names)                                            1.014    17.367
n14504.out[0] (.names)                                           0.261    17.628
n14505.in[2] (.names)                                            1.014    18.642
n14505.out[0] (.names)                                           0.261    18.903
n14533.in[1] (.names)                                            1.014    19.917
n14533.out[0] (.names)                                           0.261    20.178
n14535.in[1] (.names)                                            1.014    21.192
n14535.out[0] (.names)                                           0.261    21.453
n13994.in[0] (.names)                                            1.014    22.467
n13994.out[0] (.names)                                           0.261    22.728
n14536.in[0] (.names)                                            1.014    23.742
n14536.out[0] (.names)                                           0.261    24.003
n14540.in[1] (.names)                                            1.014    25.016
n14540.out[0] (.names)                                           0.261    25.277
n14542.in[0] (.names)                                            1.014    26.291
n14542.out[0] (.names)                                           0.261    26.552
n3935.in[0] (.names)                                             1.014    27.566
n3935.out[0] (.names)                                            0.261    27.827
n14084.in[0] (.names)                                            1.014    28.841
n14084.out[0] (.names)                                           0.261    29.102
n14085.in[0] (.names)                                            1.014    30.116
n14085.out[0] (.names)                                           0.261    30.377
n4057.in[1] (.names)                                             1.014    31.390
n4057.out[0] (.names)                                            0.261    31.651
n14087.in[0] (.names)                                            1.014    32.665
n14087.out[0] (.names)                                           0.261    32.926
n14100.in[1] (.names)                                            1.014    33.940
n14100.out[0] (.names)                                           0.261    34.201
n14031.in[0] (.names)                                            1.014    35.215
n14031.out[0] (.names)                                           0.261    35.476
n14034.in[0] (.names)                                            1.014    36.490
n14034.out[0] (.names)                                           0.261    36.751
n13641.in[0] (.names)                                            1.014    37.765
n13641.out[0] (.names)                                           0.261    38.026
n13786.in[0] (.names)                                            1.014    39.039
n13786.out[0] (.names)                                           0.261    39.300
n13787.in[1] (.names)                                            1.014    40.314
n13787.out[0] (.names)                                           0.261    40.575
n13763.in[0] (.names)                                            1.014    41.589
n13763.out[0] (.names)                                           0.261    41.850
n13788.in[0] (.names)                                            1.014    42.864
n13788.out[0] (.names)                                           0.261    43.125
n13729.in[1] (.names)                                            1.014    44.139
n13729.out[0] (.names)                                           0.261    44.400
n13789.in[1] (.names)                                            1.014    45.413
n13789.out[0] (.names)                                           0.261    45.674
n13806.in[2] (.names)                                            1.014    46.688
n13806.out[0] (.names)                                           0.261    46.949
n13810.in[1] (.names)                                            1.014    47.963
n13810.out[0] (.names)                                           0.261    48.224
n13811.in[0] (.names)                                            1.014    49.238
n13811.out[0] (.names)                                           0.261    49.499
n13658.in[0] (.names)                                            1.014    50.513
n13658.out[0] (.names)                                           0.261    50.774
n13953.in[1] (.names)                                            1.014    51.787
n13953.out[0] (.names)                                           0.261    52.048
n13954.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13954.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n13862.Q[0] (.latch clocked by pclk)
Endpoint  : n4267.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13862.clk[0] (.latch)                                           1.014     1.014
n13862.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14776.in[0] (.names)                                            1.014     2.070
n14776.out[0] (.names)                                           0.261     2.331
n14778.in[0] (.names)                                            1.014     3.344
n14778.out[0] (.names)                                           0.261     3.605
n14779.in[0] (.names)                                            1.014     4.619
n14779.out[0] (.names)                                           0.261     4.880
n14471.in[1] (.names)                                            1.014     5.894
n14471.out[0] (.names)                                           0.261     6.155
n14444.in[0] (.names)                                            1.014     7.169
n14444.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14627.in[0] (.names)                                            1.014     9.719
n14627.out[0] (.names)                                           0.261     9.980
n14628.in[0] (.names)                                            1.014    10.993
n14628.out[0] (.names)                                           0.261    11.254
n14630.in[0] (.names)                                            1.014    12.268
n14630.out[0] (.names)                                           0.261    12.529
n14642.in[3] (.names)                                            1.014    13.543
n14642.out[0] (.names)                                           0.261    13.804
n14619.in[2] (.names)                                            1.014    14.818
n14619.out[0] (.names)                                           0.261    15.079
n14643.in[1] (.names)                                            1.014    16.093
n14643.out[0] (.names)                                           0.261    16.354
n14504.in[0] (.names)                                            1.014    17.367
n14504.out[0] (.names)                                           0.261    17.628
n14505.in[2] (.names)                                            1.014    18.642
n14505.out[0] (.names)                                           0.261    18.903
n14533.in[1] (.names)                                            1.014    19.917
n14533.out[0] (.names)                                           0.261    20.178
n14535.in[1] (.names)                                            1.014    21.192
n14535.out[0] (.names)                                           0.261    21.453
n13994.in[0] (.names)                                            1.014    22.467
n13994.out[0] (.names)                                           0.261    22.728
n14536.in[0] (.names)                                            1.014    23.742
n14536.out[0] (.names)                                           0.261    24.003
n14540.in[1] (.names)                                            1.014    25.016
n14540.out[0] (.names)                                           0.261    25.277
n14542.in[0] (.names)                                            1.014    26.291
n14542.out[0] (.names)                                           0.261    26.552
n3935.in[0] (.names)                                             1.014    27.566
n3935.out[0] (.names)                                            0.261    27.827
n14084.in[0] (.names)                                            1.014    28.841
n14084.out[0] (.names)                                           0.261    29.102
n14085.in[0] (.names)                                            1.014    30.116
n14085.out[0] (.names)                                           0.261    30.377
n4057.in[1] (.names)                                             1.014    31.390
n4057.out[0] (.names)                                            0.261    31.651
n14087.in[0] (.names)                                            1.014    32.665
n14087.out[0] (.names)                                           0.261    32.926
n14100.in[1] (.names)                                            1.014    33.940
n14100.out[0] (.names)                                           0.261    34.201
n14031.in[0] (.names)                                            1.014    35.215
n14031.out[0] (.names)                                           0.261    35.476
n14034.in[0] (.names)                                            1.014    36.490
n14034.out[0] (.names)                                           0.261    36.751
n13641.in[0] (.names)                                            1.014    37.765
n13641.out[0] (.names)                                           0.261    38.026
n13786.in[0] (.names)                                            1.014    39.039
n13786.out[0] (.names)                                           0.261    39.300
n13787.in[1] (.names)                                            1.014    40.314
n13787.out[0] (.names)                                           0.261    40.575
n13763.in[0] (.names)                                            1.014    41.589
n13763.out[0] (.names)                                           0.261    41.850
n13788.in[0] (.names)                                            1.014    42.864
n13788.out[0] (.names)                                           0.261    43.125
n13729.in[1] (.names)                                            1.014    44.139
n13729.out[0] (.names)                                           0.261    44.400
n13789.in[1] (.names)                                            1.014    45.413
n13789.out[0] (.names)                                           0.261    45.674
n13806.in[2] (.names)                                            1.014    46.688
n13806.out[0] (.names)                                           0.261    46.949
n13810.in[1] (.names)                                            1.014    47.963
n13810.out[0] (.names)                                           0.261    48.224
n13811.in[0] (.names)                                            1.014    49.238
n13811.out[0] (.names)                                           0.261    49.499
n3335.in[1] (.names)                                             1.014    50.513
n3335.out[0] (.names)                                            0.261    50.774
n4266.in[0] (.names)                                             1.014    51.787
n4266.out[0] (.names)                                            0.261    52.048
n4267.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4267.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n3651.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7419.in[0] (.names)                                             1.014     4.619
n7419.out[0] (.names)                                            0.261     4.880
n7420.in[0] (.names)                                             1.014     5.894
n7420.out[0] (.names)                                            0.261     6.155
n7422.in[1] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7418.in[0] (.names)                                             1.014     8.444
n7418.out[0] (.names)                                            0.261     8.705
n7416.in[3] (.names)                                             1.014     9.719
n7416.out[0] (.names)                                            0.261     9.980
n7417.in[0] (.names)                                             1.014    10.993
n7417.out[0] (.names)                                            0.261    11.254
n7389.in[2] (.names)                                             1.014    12.268
n7389.out[0] (.names)                                            0.261    12.529
n7390.in[1] (.names)                                             1.014    13.543
n7390.out[0] (.names)                                            0.261    13.804
n7391.in[1] (.names)                                             1.014    14.818
n7391.out[0] (.names)                                            0.261    15.079
n7402.in[0] (.names)                                             1.014    16.093
n7402.out[0] (.names)                                            0.261    16.354
n7220.in[0] (.names)                                             1.014    17.367
n7220.out[0] (.names)                                            0.261    17.628
n7221.in[0] (.names)                                             1.014    18.642
n7221.out[0] (.names)                                            0.261    18.903
n7226.in[1] (.names)                                             1.014    19.917
n7226.out[0] (.names)                                            0.261    20.178
n7238.in[1] (.names)                                             1.014    21.192
n7238.out[0] (.names)                                            0.261    21.453
n7248.in[0] (.names)                                             1.014    22.467
n7248.out[0] (.names)                                            0.261    22.728
n7253.in[1] (.names)                                             1.014    23.742
n7253.out[0] (.names)                                            0.261    24.003
n7267.in[1] (.names)                                             1.014    25.016
n7267.out[0] (.names)                                            0.261    25.277
n7269.in[0] (.names)                                             1.014    26.291
n7269.out[0] (.names)                                            0.261    26.552
n7271.in[1] (.names)                                             1.014    27.566
n7271.out[0] (.names)                                            0.261    27.827
n7272.in[0] (.names)                                             1.014    28.841
n7272.out[0] (.names)                                            0.261    29.102
n7273.in[0] (.names)                                             1.014    30.116
n7273.out[0] (.names)                                            0.261    30.377
n7283.in[1] (.names)                                             1.014    31.390
n7283.out[0] (.names)                                            0.261    31.651
n7224.in[1] (.names)                                             1.014    32.665
n7224.out[0] (.names)                                            0.261    32.926
n6598.in[1] (.names)                                             1.014    33.940
n6598.out[0] (.names)                                            0.261    34.201
n4287.in[0] (.names)                                             1.014    35.215
n4287.out[0] (.names)                                            0.261    35.476
n7356.in[0] (.names)                                             1.014    36.490
n7356.out[0] (.names)                                            0.261    36.751
n5129.in[0] (.names)                                             1.014    37.765
n5129.out[0] (.names)                                            0.261    38.026
n5218.in[0] (.names)                                             1.014    39.039
n5218.out[0] (.names)                                            0.261    39.300
n7360.in[0] (.names)                                             1.014    40.314
n7360.out[0] (.names)                                            0.261    40.575
n6905.in[1] (.names)                                             1.014    41.589
n6905.out[0] (.names)                                            0.261    41.850
n6907.in[2] (.names)                                             1.014    42.864
n6907.out[0] (.names)                                            0.261    43.125
n6909.in[1] (.names)                                             1.014    44.139
n6909.out[0] (.names)                                            0.261    44.400
n7004.in[1] (.names)                                             1.014    45.413
n7004.out[0] (.names)                                            0.261    45.674
n7012.in[1] (.names)                                             1.014    46.688
n7012.out[0] (.names)                                            0.261    46.949
n6436.in[0] (.names)                                             1.014    47.963
n6436.out[0] (.names)                                            0.261    48.224
n6552.in[2] (.names)                                             1.014    49.238
n6552.out[0] (.names)                                            0.261    49.499
n6562.in[1] (.names)                                             1.014    50.513
n6562.out[0] (.names)                                            0.261    50.774
n4996.in[1] (.names)                                             1.014    51.787
n4996.out[0] (.names)                                            0.261    52.048
n3651.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3651.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n14913.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15762.in[1] (.names)                                            1.014    27.566
n15762.out[0] (.names)                                           0.261    27.827
n15761.in[0] (.names)                                            1.014    28.841
n15761.out[0] (.names)                                           0.261    29.102
n15763.in[0] (.names)                                            1.014    30.116
n15763.out[0] (.names)                                           0.261    30.377
n15764.in[1] (.names)                                            1.014    31.390
n15764.out[0] (.names)                                           0.261    31.651
n15754.in[0] (.names)                                            1.014    32.665
n15754.out[0] (.names)                                           0.261    32.926
n15757.in[0] (.names)                                            1.014    33.940
n15757.out[0] (.names)                                           0.261    34.201
n15767.in[2] (.names)                                            1.014    35.215
n15767.out[0] (.names)                                           0.261    35.476
n15771.in[1] (.names)                                            1.014    36.490
n15771.out[0] (.names)                                           0.261    36.751
n15511.in[0] (.names)                                            1.014    37.765
n15511.out[0] (.names)                                           0.261    38.026
n2923.in[1] (.names)                                             1.014    39.039
n2923.out[0] (.names)                                            0.261    39.300
n15293.in[0] (.names)                                            1.014    40.314
n15293.out[0] (.names)                                           0.261    40.575
n15292.in[0] (.names)                                            1.014    41.589
n15292.out[0] (.names)                                           0.261    41.850
n15291.in[0] (.names)                                            1.014    42.864
n15291.out[0] (.names)                                           0.261    43.125
n15294.in[0] (.names)                                            1.014    44.139
n15294.out[0] (.names)                                           0.261    44.400
n15289.in[2] (.names)                                            1.014    45.413
n15289.out[0] (.names)                                           0.261    45.674
n15310.in[0] (.names)                                            1.014    46.688
n15310.out[0] (.names)                                           0.261    46.949
n14920.in[0] (.names)                                            1.014    47.963
n14920.out[0] (.names)                                           0.261    48.224
n4124.in[0] (.names)                                             1.014    49.238
n4124.out[0] (.names)                                            0.261    49.499
n15314.in[0] (.names)                                            1.014    50.513
n15314.out[0] (.names)                                           0.261    50.774
n14912.in[0] (.names)                                            1.014    51.787
n14912.out[0] (.names)                                           0.261    52.048
n14913.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14913.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n15390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15762.in[1] (.names)                                            1.014    27.566
n15762.out[0] (.names)                                           0.261    27.827
n15761.in[0] (.names)                                            1.014    28.841
n15761.out[0] (.names)                                           0.261    29.102
n15763.in[0] (.names)                                            1.014    30.116
n15763.out[0] (.names)                                           0.261    30.377
n15764.in[1] (.names)                                            1.014    31.390
n15764.out[0] (.names)                                           0.261    31.651
n15754.in[0] (.names)                                            1.014    32.665
n15754.out[0] (.names)                                           0.261    32.926
n15757.in[0] (.names)                                            1.014    33.940
n15757.out[0] (.names)                                           0.261    34.201
n15767.in[2] (.names)                                            1.014    35.215
n15767.out[0] (.names)                                           0.261    35.476
n15771.in[1] (.names)                                            1.014    36.490
n15771.out[0] (.names)                                           0.261    36.751
n15511.in[0] (.names)                                            1.014    37.765
n15511.out[0] (.names)                                           0.261    38.026
n2923.in[1] (.names)                                             1.014    39.039
n2923.out[0] (.names)                                            0.261    39.300
n15293.in[0] (.names)                                            1.014    40.314
n15293.out[0] (.names)                                           0.261    40.575
n15292.in[0] (.names)                                            1.014    41.589
n15292.out[0] (.names)                                           0.261    41.850
n15291.in[0] (.names)                                            1.014    42.864
n15291.out[0] (.names)                                           0.261    43.125
n15294.in[0] (.names)                                            1.014    44.139
n15294.out[0] (.names)                                           0.261    44.400
n15289.in[2] (.names)                                            1.014    45.413
n15289.out[0] (.names)                                           0.261    45.674
n15310.in[0] (.names)                                            1.014    46.688
n15310.out[0] (.names)                                           0.261    46.949
n14920.in[0] (.names)                                            1.014    47.963
n14920.out[0] (.names)                                           0.261    48.224
n4124.in[0] (.names)                                             1.014    49.238
n4124.out[0] (.names)                                            0.261    49.499
n15314.in[0] (.names)                                            1.014    50.513
n15314.out[0] (.names)                                           0.261    50.774
n14912.in[0] (.names)                                            1.014    51.787
n14912.out[0] (.names)                                           0.261    52.048
n15390.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15390.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n13660.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15247.in[0] (.names)                                            1.014    18.642
n15247.out[0] (.names)                                           0.261    18.903
n15193.in[0] (.names)                                            1.014    19.917
n15193.out[0] (.names)                                           0.261    20.178
n15190.in[0] (.names)                                            1.014    21.192
n15190.out[0] (.names)                                           0.261    21.453
n15128.in[0] (.names)                                            1.014    22.467
n15128.out[0] (.names)                                           0.261    22.728
n15124.in[1] (.names)                                            1.014    23.742
n15124.out[0] (.names)                                           0.261    24.003
n15123.in[0] (.names)                                            1.014    25.016
n15123.out[0] (.names)                                           0.261    25.277
n13667.in[0] (.names)                                            1.014    26.291
n13667.out[0] (.names)                                           0.261    26.552
n15400.in[0] (.names)                                            1.014    27.566
n15400.out[0] (.names)                                           0.261    27.827
n15401.in[1] (.names)                                            1.014    28.841
n15401.out[0] (.names)                                           0.261    29.102
n14949.in[1] (.names)                                            1.014    30.116
n14949.out[0] (.names)                                           0.261    30.377
n15404.in[0] (.names)                                            1.014    31.390
n15404.out[0] (.names)                                           0.261    31.651
n15583.in[2] (.names)                                            1.014    32.665
n15583.out[0] (.names)                                           0.261    32.926
n15592.in[2] (.names)                                            1.014    33.940
n15592.out[0] (.names)                                           0.261    34.201
n15593.in[1] (.names)                                            1.014    35.215
n15593.out[0] (.names)                                           0.261    35.476
n15595.in[2] (.names)                                            1.014    36.490
n15595.out[0] (.names)                                           0.261    36.751
n15653.in[2] (.names)                                            1.014    37.765
n15653.out[0] (.names)                                           0.261    38.026
n15693.in[1] (.names)                                            1.014    39.039
n15693.out[0] (.names)                                           0.261    39.300
n15111.in[0] (.names)                                            1.014    40.314
n15111.out[0] (.names)                                           0.261    40.575
n15113.in[1] (.names)                                            1.014    41.589
n15113.out[0] (.names)                                           0.261    41.850
n15122.in[3] (.names)                                            1.014    42.864
n15122.out[0] (.names)                                           0.261    43.125
n4260.in[1] (.names)                                             1.014    44.139
n4260.out[0] (.names)                                            0.261    44.400
n15171.in[1] (.names)                                            1.014    45.413
n15171.out[0] (.names)                                           0.261    45.674
n15364.in[0] (.names)                                            1.014    46.688
n15364.out[0] (.names)                                           0.261    46.949
n15365.in[0] (.names)                                            1.014    47.963
n15365.out[0] (.names)                                           0.261    48.224
n15366.in[0] (.names)                                            1.014    49.238
n15366.out[0] (.names)                                           0.261    49.499
n14960.in[1] (.names)                                            1.014    50.513
n14960.out[0] (.names)                                           0.261    50.774
n13659.in[1] (.names)                                            1.014    51.787
n13659.out[0] (.names)                                           0.261    52.048
n13660.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13660.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n3442.Q[0] (.latch clocked by pclk)
Endpoint  : n3444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3442.clk[0] (.latch)                                            1.014     1.014
n3442.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13731.in[0] (.names)                                            1.014     2.070
n13731.out[0] (.names)                                           0.261     2.331
n6279.in[0] (.names)                                             1.014     3.344
n6279.out[0] (.names)                                            0.261     3.605
n14967.in[0] (.names)                                            1.014     4.619
n14967.out[0] (.names)                                           0.261     4.880
n14969.in[3] (.names)                                            1.014     5.894
n14969.out[0] (.names)                                           0.261     6.155
n14980.in[2] (.names)                                            1.014     7.169
n14980.out[0] (.names)                                           0.261     7.430
n14981.in[0] (.names)                                            1.014     8.444
n14981.out[0] (.names)                                           0.261     8.705
n15060.in[2] (.names)                                            1.014     9.719
n15060.out[0] (.names)                                           0.261     9.980
n15061.in[0] (.names)                                            1.014    10.993
n15061.out[0] (.names)                                           0.261    11.254
n15052.in[1] (.names)                                            1.014    12.268
n15052.out[0] (.names)                                           0.261    12.529
n15053.in[0] (.names)                                            1.014    13.543
n15053.out[0] (.names)                                           0.261    13.804
n4025.in[0] (.names)                                             1.014    14.818
n4025.out[0] (.names)                                            0.261    15.079
n14765.in[0] (.names)                                            1.014    16.093
n14765.out[0] (.names)                                           0.261    16.354
n14789.in[1] (.names)                                            1.014    17.367
n14789.out[0] (.names)                                           0.261    17.628
n3144.in[0] (.names)                                             1.014    18.642
n3144.out[0] (.names)                                            0.261    18.903
n14794.in[1] (.names)                                            1.014    19.917
n14794.out[0] (.names)                                           0.261    20.178
n13971.in[1] (.names)                                            1.014    21.192
n13971.out[0] (.names)                                           0.261    21.453
n14687.in[0] (.names)                                            1.014    22.467
n14687.out[0] (.names)                                           0.261    22.728
n14795.in[0] (.names)                                            1.014    23.742
n14795.out[0] (.names)                                           0.261    24.003
n14747.in[0] (.names)                                            1.014    25.016
n14747.out[0] (.names)                                           0.261    25.277
n14761.in[2] (.names)                                            1.014    26.291
n14761.out[0] (.names)                                           0.261    26.552
n14763.in[0] (.names)                                            1.014    27.566
n14763.out[0] (.names)                                           0.261    27.827
n14796.in[0] (.names)                                            1.014    28.841
n14796.out[0] (.names)                                           0.261    29.102
n14616.in[0] (.names)                                            1.014    30.116
n14616.out[0] (.names)                                           0.261    30.377
n14593.in[0] (.names)                                            1.014    31.390
n14593.out[0] (.names)                                           0.261    31.651
n14764.in[0] (.names)                                            1.014    32.665
n14764.out[0] (.names)                                           0.261    32.926
n14556.in[0] (.names)                                            1.014    33.940
n14556.out[0] (.names)                                           0.261    34.201
n14671.in[1] (.names)                                            1.014    35.215
n14671.out[0] (.names)                                           0.261    35.476
n14447.in[1] (.names)                                            1.014    36.490
n14447.out[0] (.names)                                           0.261    36.751
n15273.in[0] (.names)                                            1.014    37.765
n15273.out[0] (.names)                                           0.261    38.026
n15979.in[1] (.names)                                            1.014    39.039
n15979.out[0] (.names)                                           0.261    39.300
n15980.in[1] (.names)                                            1.014    40.314
n15980.out[0] (.names)                                           0.261    40.575
n16013.in[0] (.names)                                            1.014    41.589
n16013.out[0] (.names)                                           0.261    41.850
n16021.in[0] (.names)                                            1.014    42.864
n16021.out[0] (.names)                                           0.261    43.125
n2999.in[0] (.names)                                             1.014    44.139
n2999.out[0] (.names)                                            0.261    44.400
n13905.in[1] (.names)                                            1.014    45.413
n13905.out[0] (.names)                                           0.261    45.674
n13906.in[2] (.names)                                            1.014    46.688
n13906.out[0] (.names)                                           0.261    46.949
n13910.in[1] (.names)                                            1.014    47.963
n13910.out[0] (.names)                                           0.261    48.224
n13911.in[0] (.names)                                            1.014    49.238
n13911.out[0] (.names)                                           0.261    49.499
n13663.in[0] (.names)                                            1.014    50.513
n13663.out[0] (.names)                                           0.261    50.774
n4188.in[1] (.names)                                             1.014    51.787
n4188.out[0] (.names)                                            0.261    52.048
n3444.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3444.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n3442.Q[0] (.latch clocked by pclk)
Endpoint  : n13924.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3442.clk[0] (.latch)                                            1.014     1.014
n3442.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13731.in[0] (.names)                                            1.014     2.070
n13731.out[0] (.names)                                           0.261     2.331
n6279.in[0] (.names)                                             1.014     3.344
n6279.out[0] (.names)                                            0.261     3.605
n14967.in[0] (.names)                                            1.014     4.619
n14967.out[0] (.names)                                           0.261     4.880
n14969.in[3] (.names)                                            1.014     5.894
n14969.out[0] (.names)                                           0.261     6.155
n14980.in[2] (.names)                                            1.014     7.169
n14980.out[0] (.names)                                           0.261     7.430
n14981.in[0] (.names)                                            1.014     8.444
n14981.out[0] (.names)                                           0.261     8.705
n15060.in[2] (.names)                                            1.014     9.719
n15060.out[0] (.names)                                           0.261     9.980
n15061.in[0] (.names)                                            1.014    10.993
n15061.out[0] (.names)                                           0.261    11.254
n15052.in[1] (.names)                                            1.014    12.268
n15052.out[0] (.names)                                           0.261    12.529
n15053.in[0] (.names)                                            1.014    13.543
n15053.out[0] (.names)                                           0.261    13.804
n4025.in[0] (.names)                                             1.014    14.818
n4025.out[0] (.names)                                            0.261    15.079
n14765.in[0] (.names)                                            1.014    16.093
n14765.out[0] (.names)                                           0.261    16.354
n14789.in[1] (.names)                                            1.014    17.367
n14789.out[0] (.names)                                           0.261    17.628
n3144.in[0] (.names)                                             1.014    18.642
n3144.out[0] (.names)                                            0.261    18.903
n14794.in[1] (.names)                                            1.014    19.917
n14794.out[0] (.names)                                           0.261    20.178
n13971.in[1] (.names)                                            1.014    21.192
n13971.out[0] (.names)                                           0.261    21.453
n14687.in[0] (.names)                                            1.014    22.467
n14687.out[0] (.names)                                           0.261    22.728
n14795.in[0] (.names)                                            1.014    23.742
n14795.out[0] (.names)                                           0.261    24.003
n14747.in[0] (.names)                                            1.014    25.016
n14747.out[0] (.names)                                           0.261    25.277
n14761.in[2] (.names)                                            1.014    26.291
n14761.out[0] (.names)                                           0.261    26.552
n14763.in[0] (.names)                                            1.014    27.566
n14763.out[0] (.names)                                           0.261    27.827
n14796.in[0] (.names)                                            1.014    28.841
n14796.out[0] (.names)                                           0.261    29.102
n14616.in[0] (.names)                                            1.014    30.116
n14616.out[0] (.names)                                           0.261    30.377
n14593.in[0] (.names)                                            1.014    31.390
n14593.out[0] (.names)                                           0.261    31.651
n14764.in[0] (.names)                                            1.014    32.665
n14764.out[0] (.names)                                           0.261    32.926
n14556.in[0] (.names)                                            1.014    33.940
n14556.out[0] (.names)                                           0.261    34.201
n14671.in[1] (.names)                                            1.014    35.215
n14671.out[0] (.names)                                           0.261    35.476
n14447.in[1] (.names)                                            1.014    36.490
n14447.out[0] (.names)                                           0.261    36.751
n15273.in[0] (.names)                                            1.014    37.765
n15273.out[0] (.names)                                           0.261    38.026
n15979.in[1] (.names)                                            1.014    39.039
n15979.out[0] (.names)                                           0.261    39.300
n15980.in[1] (.names)                                            1.014    40.314
n15980.out[0] (.names)                                           0.261    40.575
n16013.in[0] (.names)                                            1.014    41.589
n16013.out[0] (.names)                                           0.261    41.850
n16021.in[0] (.names)                                            1.014    42.864
n16021.out[0] (.names)                                           0.261    43.125
n2999.in[0] (.names)                                             1.014    44.139
n2999.out[0] (.names)                                            0.261    44.400
n13905.in[1] (.names)                                            1.014    45.413
n13905.out[0] (.names)                                           0.261    45.674
n13906.in[2] (.names)                                            1.014    46.688
n13906.out[0] (.names)                                           0.261    46.949
n13910.in[1] (.names)                                            1.014    47.963
n13910.out[0] (.names)                                           0.261    48.224
n13911.in[0] (.names)                                            1.014    49.238
n13911.out[0] (.names)                                           0.261    49.499
n13663.in[0] (.names)                                            1.014    50.513
n13663.out[0] (.names)                                           0.261    50.774
n4188.in[1] (.names)                                             1.014    51.787
n4188.out[0] (.names)                                            0.261    52.048
n13924.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13924.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n14989.Q[0] (.latch clocked by pclk)
Endpoint  : n14948.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14989.clk[0] (.latch)                                           1.014     1.014
n14989.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3920.in[0] (.names)                                             1.014     2.070
n3920.out[0] (.names)                                            0.261     2.331
n15584.in[1] (.names)                                            1.014     3.344
n15584.out[0] (.names)                                           0.261     3.605
n15581.in[1] (.names)                                            1.014     4.619
n15581.out[0] (.names)                                           0.261     4.880
n15582.in[0] (.names)                                            1.014     5.894
n15582.out[0] (.names)                                           0.261     6.155
n15555.in[1] (.names)                                            1.014     7.169
n15555.out[0] (.names)                                           0.261     7.430
n15591.in[0] (.names)                                            1.014     8.444
n15591.out[0] (.names)                                           0.261     8.705
n15561.in[0] (.names)                                            1.014     9.719
n15561.out[0] (.names)                                           0.261     9.980
n15578.in[0] (.names)                                            1.014    10.993
n15578.out[0] (.names)                                           0.261    11.254
n15579.in[0] (.names)                                            1.014    12.268
n15579.out[0] (.names)                                           0.261    12.529
n15537.in[0] (.names)                                            1.014    13.543
n15537.out[0] (.names)                                           0.261    13.804
n15586.in[0] (.names)                                            1.014    14.818
n15586.out[0] (.names)                                           0.261    15.079
n15594.in[0] (.names)                                            1.014    16.093
n15594.out[0] (.names)                                           0.261    16.354
n15330.in[1] (.names)                                            1.014    17.367
n15330.out[0] (.names)                                           0.261    17.628
n15596.in[1] (.names)                                            1.014    18.642
n15596.out[0] (.names)                                           0.261    18.903
n15262.in[0] (.names)                                            1.014    19.917
n15262.out[0] (.names)                                           0.261    20.178
n15263.in[1] (.names)                                            1.014    21.192
n15263.out[0] (.names)                                           0.261    21.453
n15266.in[0] (.names)                                            1.014    22.467
n15266.out[0] (.names)                                           0.261    22.728
n15161.in[0] (.names)                                            1.014    23.742
n15161.out[0] (.names)                                           0.261    24.003
n15465.in[0] (.names)                                            1.014    25.016
n15465.out[0] (.names)                                           0.261    25.277
n15268.in[0] (.names)                                            1.014    26.291
n15268.out[0] (.names)                                           0.261    26.552
n15407.in[0] (.names)                                            1.014    27.566
n15407.out[0] (.names)                                           0.261    27.827
n15408.in[0] (.names)                                            1.014    28.841
n15408.out[0] (.names)                                           0.261    29.102
n15410.in[1] (.names)                                            1.014    30.116
n15410.out[0] (.names)                                           0.261    30.377
n15427.in[0] (.names)                                            1.014    31.390
n15427.out[0] (.names)                                           0.261    31.651
n15359.in[1] (.names)                                            1.014    32.665
n15359.out[0] (.names)                                           0.261    32.926
n15428.in[0] (.names)                                            1.014    33.940
n15428.out[0] (.names)                                           0.261    34.201
n15429.in[0] (.names)                                            1.014    35.215
n15429.out[0] (.names)                                           0.261    35.476
n15112.in[0] (.names)                                            1.014    36.490
n15112.out[0] (.names)                                           0.261    36.751
n15569.in[0] (.names)                                            1.014    37.765
n15569.out[0] (.names)                                           0.261    38.026
n14923.in[1] (.names)                                            1.014    39.039
n14923.out[0] (.names)                                           0.261    39.300
n15426.in[0] (.names)                                            1.014    40.314
n15426.out[0] (.names)                                           0.261    40.575
n14352.in[2] (.names)                                            1.014    41.589
n14352.out[0] (.names)                                           0.261    41.850
n15169.in[3] (.names)                                            1.014    42.864
n15169.out[0] (.names)                                           0.261    43.125
n12322.in[2] (.names)                                            1.014    44.139
n12322.out[0] (.names)                                           0.261    44.400
n15170.in[1] (.names)                                            1.014    45.413
n15170.out[0] (.names)                                           0.261    45.674
n15207.in[0] (.names)                                            1.014    46.688
n15207.out[0] (.names)                                           0.261    46.949
n15211.in[1] (.names)                                            1.014    47.963
n15211.out[0] (.names)                                           0.261    48.224
n15700.in[0] (.names)                                            1.014    49.238
n15700.out[0] (.names)                                           0.261    49.499
n13574.in[0] (.names)                                            1.014    50.513
n13574.out[0] (.names)                                           0.261    50.774
n14947.in[0] (.names)                                            1.014    51.787
n14947.out[0] (.names)                                           0.261    52.048
n14948.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14948.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n13862.Q[0] (.latch clocked by pclk)
Endpoint  : n3579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13862.clk[0] (.latch)                                           1.014     1.014
n13862.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14776.in[0] (.names)                                            1.014     2.070
n14776.out[0] (.names)                                           0.261     2.331
n14778.in[0] (.names)                                            1.014     3.344
n14778.out[0] (.names)                                           0.261     3.605
n14779.in[0] (.names)                                            1.014     4.619
n14779.out[0] (.names)                                           0.261     4.880
n14471.in[1] (.names)                                            1.014     5.894
n14471.out[0] (.names)                                           0.261     6.155
n14444.in[0] (.names)                                            1.014     7.169
n14444.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14627.in[0] (.names)                                            1.014     9.719
n14627.out[0] (.names)                                           0.261     9.980
n14628.in[0] (.names)                                            1.014    10.993
n14628.out[0] (.names)                                           0.261    11.254
n14630.in[0] (.names)                                            1.014    12.268
n14630.out[0] (.names)                                           0.261    12.529
n14642.in[3] (.names)                                            1.014    13.543
n14642.out[0] (.names)                                           0.261    13.804
n14619.in[2] (.names)                                            1.014    14.818
n14619.out[0] (.names)                                           0.261    15.079
n14643.in[1] (.names)                                            1.014    16.093
n14643.out[0] (.names)                                           0.261    16.354
n14504.in[0] (.names)                                            1.014    17.367
n14504.out[0] (.names)                                           0.261    17.628
n14614.in[1] (.names)                                            1.014    18.642
n14614.out[0] (.names)                                           0.261    18.903
n14635.in[0] (.names)                                            1.014    19.917
n14635.out[0] (.names)                                           0.261    20.178
n14636.in[2] (.names)                                            1.014    21.192
n14636.out[0] (.names)                                           0.261    21.453
n14606.in[0] (.names)                                            1.014    22.467
n14606.out[0] (.names)                                           0.261    22.728
n14634.in[0] (.names)                                            1.014    23.742
n14634.out[0] (.names)                                           0.261    24.003
n14452.in[2] (.names)                                            1.014    25.016
n14452.out[0] (.names)                                           0.261    25.277
n14638.in[0] (.names)                                            1.014    26.291
n14638.out[0] (.names)                                           0.261    26.552
n14639.in[0] (.names)                                            1.014    27.566
n14639.out[0] (.names)                                           0.261    27.827
n14667.in[0] (.names)                                            1.014    28.841
n14667.out[0] (.names)                                           0.261    29.102
n14661.in[3] (.names)                                            1.014    30.116
n14661.out[0] (.names)                                           0.261    30.377
n14655.in[0] (.names)                                            1.014    31.390
n14655.out[0] (.names)                                           0.261    31.651
n14466.in[0] (.names)                                            1.014    32.665
n14466.out[0] (.names)                                           0.261    32.926
n15658.in[0] (.names)                                            1.014    33.940
n15658.out[0] (.names)                                           0.261    34.201
n15271.in[0] (.names)                                            1.014    35.215
n15271.out[0] (.names)                                           0.261    35.476
n16355.in[1] (.names)                                            1.014    36.490
n16355.out[0] (.names)                                           0.261    36.751
n16371.in[1] (.names)                                            1.014    37.765
n16371.out[0] (.names)                                           0.261    38.026
n16372.in[0] (.names)                                            1.014    39.039
n16372.out[0] (.names)                                           0.261    39.300
n16373.in[1] (.names)                                            1.014    40.314
n16373.out[0] (.names)                                           0.261    40.575
n16545.in[1] (.names)                                            1.014    41.589
n16545.out[0] (.names)                                           0.261    41.850
n14356.in[0] (.names)                                            1.014    42.864
n14356.out[0] (.names)                                           0.261    43.125
n16551.in[1] (.names)                                            1.014    44.139
n16551.out[0] (.names)                                           0.261    44.400
n16503.in[1] (.names)                                            1.014    45.413
n16503.out[0] (.names)                                           0.261    45.674
n16544.in[0] (.names)                                            1.014    46.688
n16544.out[0] (.names)                                           0.261    46.949
n15085.in[0] (.names)                                            1.014    47.963
n15085.out[0] (.names)                                           0.261    48.224
n14863.in[2] (.names)                                            1.014    49.238
n14863.out[0] (.names)                                           0.261    49.499
n14438.in[0] (.names)                                            1.014    50.513
n14438.out[0] (.names)                                           0.261    50.774
n14886.in[0] (.names)                                            1.014    51.787
n14886.out[0] (.names)                                           0.261    52.048
n3579.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n13862.Q[0] (.latch clocked by pclk)
Endpoint  : n13704.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13862.clk[0] (.latch)                                           1.014     1.014
n13862.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14776.in[0] (.names)                                            1.014     2.070
n14776.out[0] (.names)                                           0.261     2.331
n14778.in[0] (.names)                                            1.014     3.344
n14778.out[0] (.names)                                           0.261     3.605
n14779.in[0] (.names)                                            1.014     4.619
n14779.out[0] (.names)                                           0.261     4.880
n14471.in[1] (.names)                                            1.014     5.894
n14471.out[0] (.names)                                           0.261     6.155
n14444.in[0] (.names)                                            1.014     7.169
n14444.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14627.in[0] (.names)                                            1.014     9.719
n14627.out[0] (.names)                                           0.261     9.980
n14628.in[0] (.names)                                            1.014    10.993
n14628.out[0] (.names)                                           0.261    11.254
n14630.in[0] (.names)                                            1.014    12.268
n14630.out[0] (.names)                                           0.261    12.529
n14642.in[3] (.names)                                            1.014    13.543
n14642.out[0] (.names)                                           0.261    13.804
n14619.in[2] (.names)                                            1.014    14.818
n14619.out[0] (.names)                                           0.261    15.079
n14643.in[1] (.names)                                            1.014    16.093
n14643.out[0] (.names)                                           0.261    16.354
n14504.in[0] (.names)                                            1.014    17.367
n14504.out[0] (.names)                                           0.261    17.628
n14614.in[1] (.names)                                            1.014    18.642
n14614.out[0] (.names)                                           0.261    18.903
n14635.in[0] (.names)                                            1.014    19.917
n14635.out[0] (.names)                                           0.261    20.178
n14636.in[2] (.names)                                            1.014    21.192
n14636.out[0] (.names)                                           0.261    21.453
n14606.in[0] (.names)                                            1.014    22.467
n14606.out[0] (.names)                                           0.261    22.728
n14634.in[0] (.names)                                            1.014    23.742
n14634.out[0] (.names)                                           0.261    24.003
n14452.in[2] (.names)                                            1.014    25.016
n14452.out[0] (.names)                                           0.261    25.277
n14638.in[0] (.names)                                            1.014    26.291
n14638.out[0] (.names)                                           0.261    26.552
n14639.in[0] (.names)                                            1.014    27.566
n14639.out[0] (.names)                                           0.261    27.827
n14667.in[0] (.names)                                            1.014    28.841
n14667.out[0] (.names)                                           0.261    29.102
n14661.in[3] (.names)                                            1.014    30.116
n14661.out[0] (.names)                                           0.261    30.377
n14655.in[0] (.names)                                            1.014    31.390
n14655.out[0] (.names)                                           0.261    31.651
n14466.in[0] (.names)                                            1.014    32.665
n14466.out[0] (.names)                                           0.261    32.926
n15658.in[0] (.names)                                            1.014    33.940
n15658.out[0] (.names)                                           0.261    34.201
n15271.in[0] (.names)                                            1.014    35.215
n15271.out[0] (.names)                                           0.261    35.476
n16355.in[1] (.names)                                            1.014    36.490
n16355.out[0] (.names)                                           0.261    36.751
n16371.in[1] (.names)                                            1.014    37.765
n16371.out[0] (.names)                                           0.261    38.026
n16372.in[0] (.names)                                            1.014    39.039
n16372.out[0] (.names)                                           0.261    39.300
n16373.in[1] (.names)                                            1.014    40.314
n16373.out[0] (.names)                                           0.261    40.575
n16545.in[1] (.names)                                            1.014    41.589
n16545.out[0] (.names)                                           0.261    41.850
n14356.in[0] (.names)                                            1.014    42.864
n14356.out[0] (.names)                                           0.261    43.125
n16551.in[1] (.names)                                            1.014    44.139
n16551.out[0] (.names)                                           0.261    44.400
n16503.in[1] (.names)                                            1.014    45.413
n16503.out[0] (.names)                                           0.261    45.674
n16544.in[0] (.names)                                            1.014    46.688
n16544.out[0] (.names)                                           0.261    46.949
n15085.in[0] (.names)                                            1.014    47.963
n15085.out[0] (.names)                                           0.261    48.224
n16504.in[0] (.names)                                            1.014    49.238
n16504.out[0] (.names)                                           0.261    49.499
n16505.in[2] (.names)                                            1.014    50.513
n16505.out[0] (.names)                                           0.261    50.774
n13703.in[1] (.names)                                            1.014    51.787
n13703.out[0] (.names)                                           0.261    52.048
n13704.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13704.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n2874.Q[0] (.latch clocked by pclk)
Endpoint  : n3843.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2874.clk[0] (.latch)                                            1.014     1.014
n2874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15485.in[0] (.names)                                            1.014     2.070
n15485.out[0] (.names)                                           0.261     2.331
n15492.in[0] (.names)                                            1.014     3.344
n15492.out[0] (.names)                                           0.261     3.605
n15493.in[1] (.names)                                            1.014     4.619
n15493.out[0] (.names)                                           0.261     4.880
n15455.in[3] (.names)                                            1.014     5.894
n15455.out[0] (.names)                                           0.261     6.155
n15456.in[2] (.names)                                            1.014     7.169
n15456.out[0] (.names)                                           0.261     7.430
n15458.in[2] (.names)                                            1.014     8.444
n15458.out[0] (.names)                                           0.261     8.705
n15459.in[0] (.names)                                            1.014     9.719
n15459.out[0] (.names)                                           0.261     9.980
n15467.in[0] (.names)                                            1.014    10.993
n15467.out[0] (.names)                                           0.261    11.254
n15471.in[0] (.names)                                            1.014    12.268
n15471.out[0] (.names)                                           0.261    12.529
n15462.in[1] (.names)                                            1.014    13.543
n15462.out[0] (.names)                                           0.261    13.804
n15473.in[0] (.names)                                            1.014    14.818
n15473.out[0] (.names)                                           0.261    15.079
n15476.in[0] (.names)                                            1.014    16.093
n15476.out[0] (.names)                                           0.261    16.354
n15479.in[1] (.names)                                            1.014    17.367
n15479.out[0] (.names)                                           0.261    17.628
n15480.in[1] (.names)                                            1.014    18.642
n15480.out[0] (.names)                                           0.261    18.903
n15481.in[0] (.names)                                            1.014    19.917
n15481.out[0] (.names)                                           0.261    20.178
n15482.in[0] (.names)                                            1.014    21.192
n15482.out[0] (.names)                                           0.261    21.453
n15483.in[0] (.names)                                            1.014    22.467
n15483.out[0] (.names)                                           0.261    22.728
n15381.in[1] (.names)                                            1.014    23.742
n15381.out[0] (.names)                                           0.261    24.003
n15484.in[0] (.names)                                            1.014    25.016
n15484.out[0] (.names)                                           0.261    25.277
n15160.in[0] (.names)                                            1.014    26.291
n15160.out[0] (.names)                                           0.261    26.552
n15488.in[0] (.names)                                            1.014    27.566
n15488.out[0] (.names)                                           0.261    27.827
n15489.in[0] (.names)                                            1.014    28.841
n15489.out[0] (.names)                                           0.261    29.102
n15490.in[0] (.names)                                            1.014    30.116
n15490.out[0] (.names)                                           0.261    30.377
n15494.in[1] (.names)                                            1.014    31.390
n15494.out[0] (.names)                                           0.261    31.651
n15495.in[0] (.names)                                            1.014    32.665
n15495.out[0] (.names)                                           0.261    32.926
n14853.in[1] (.names)                                            1.014    33.940
n14853.out[0] (.names)                                           0.261    34.201
n15501.in[1] (.names)                                            1.014    35.215
n15501.out[0] (.names)                                           0.261    35.476
n15508.in[0] (.names)                                            1.014    36.490
n15508.out[0] (.names)                                           0.261    36.751
n15144.in[0] (.names)                                            1.014    37.765
n15144.out[0] (.names)                                           0.261    38.026
n4306.in[0] (.names)                                             1.014    39.039
n4306.out[0] (.names)                                            0.261    39.300
n14477.in[0] (.names)                                            1.014    40.314
n14477.out[0] (.names)                                           0.261    40.575
n14478.in[0] (.names)                                            1.014    41.589
n14478.out[0] (.names)                                           0.261    41.850
n14450.in[0] (.names)                                            1.014    42.864
n14450.out[0] (.names)                                           0.261    43.125
n14451.in[3] (.names)                                            1.014    44.139
n14451.out[0] (.names)                                           0.261    44.400
n14456.in[1] (.names)                                            1.014    45.413
n14456.out[0] (.names)                                           0.261    45.674
n14457.in[0] (.names)                                            1.014    46.688
n14457.out[0] (.names)                                           0.261    46.949
n14491.in[0] (.names)                                            1.014    47.963
n14491.out[0] (.names)                                           0.261    48.224
n14429.in[0] (.names)                                            1.014    49.238
n14429.out[0] (.names)                                           0.261    49.499
n14372.in[0] (.names)                                            1.014    50.513
n14372.out[0] (.names)                                           0.261    50.774
n14426.in[0] (.names)                                            1.014    51.787
n14426.out[0] (.names)                                           0.261    52.048
n3843.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3843.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n4187.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7419.in[0] (.names)                                             1.014     4.619
n7419.out[0] (.names)                                            0.261     4.880
n7420.in[0] (.names)                                             1.014     5.894
n7420.out[0] (.names)                                            0.261     6.155
n7422.in[1] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7418.in[0] (.names)                                             1.014     8.444
n7418.out[0] (.names)                                            0.261     8.705
n7416.in[3] (.names)                                             1.014     9.719
n7416.out[0] (.names)                                            0.261     9.980
n7417.in[0] (.names)                                             1.014    10.993
n7417.out[0] (.names)                                            0.261    11.254
n7389.in[2] (.names)                                             1.014    12.268
n7389.out[0] (.names)                                            0.261    12.529
n7390.in[1] (.names)                                             1.014    13.543
n7390.out[0] (.names)                                            0.261    13.804
n7391.in[1] (.names)                                             1.014    14.818
n7391.out[0] (.names)                                            0.261    15.079
n7402.in[0] (.names)                                             1.014    16.093
n7402.out[0] (.names)                                            0.261    16.354
n7220.in[0] (.names)                                             1.014    17.367
n7220.out[0] (.names)                                            0.261    17.628
n7221.in[0] (.names)                                             1.014    18.642
n7221.out[0] (.names)                                            0.261    18.903
n7226.in[1] (.names)                                             1.014    19.917
n7226.out[0] (.names)                                            0.261    20.178
n7238.in[1] (.names)                                             1.014    21.192
n7238.out[0] (.names)                                            0.261    21.453
n7248.in[0] (.names)                                             1.014    22.467
n7248.out[0] (.names)                                            0.261    22.728
n7253.in[1] (.names)                                             1.014    23.742
n7253.out[0] (.names)                                            0.261    24.003
n7267.in[1] (.names)                                             1.014    25.016
n7267.out[0] (.names)                                            0.261    25.277
n7269.in[0] (.names)                                             1.014    26.291
n7269.out[0] (.names)                                            0.261    26.552
n7271.in[1] (.names)                                             1.014    27.566
n7271.out[0] (.names)                                            0.261    27.827
n7272.in[0] (.names)                                             1.014    28.841
n7272.out[0] (.names)                                            0.261    29.102
n7273.in[0] (.names)                                             1.014    30.116
n7273.out[0] (.names)                                            0.261    30.377
n7283.in[1] (.names)                                             1.014    31.390
n7283.out[0] (.names)                                            0.261    31.651
n7224.in[1] (.names)                                             1.014    32.665
n7224.out[0] (.names)                                            0.261    32.926
n6598.in[1] (.names)                                             1.014    33.940
n6598.out[0] (.names)                                            0.261    34.201
n4287.in[0] (.names)                                             1.014    35.215
n4287.out[0] (.names)                                            0.261    35.476
n7356.in[0] (.names)                                             1.014    36.490
n7356.out[0] (.names)                                            0.261    36.751
n5129.in[0] (.names)                                             1.014    37.765
n5129.out[0] (.names)                                            0.261    38.026
n7897.in[3] (.names)                                             1.014    39.039
n7897.out[0] (.names)                                            0.261    39.300
n7661.in[0] (.names)                                             1.014    40.314
n7661.out[0] (.names)                                            0.261    40.575
n3735.in[0] (.names)                                             1.014    41.589
n3735.out[0] (.names)                                            0.261    41.850
n7900.in[1] (.names)                                             1.014    42.864
n7900.out[0] (.names)                                            0.261    43.125
n7885.in[0] (.names)                                             1.014    44.139
n7885.out[0] (.names)                                            0.261    44.400
n6135.in[1] (.names)                                             1.014    45.413
n6135.out[0] (.names)                                            0.261    45.674
n7374.in[1] (.names)                                             1.014    46.688
n7374.out[0] (.names)                                            0.261    46.949
n6476.in[3] (.names)                                             1.014    47.963
n6476.out[0] (.names)                                            0.261    48.224
n6508.in[0] (.names)                                             1.014    49.238
n6508.out[0] (.names)                                            0.261    49.499
n6488.in[0] (.names)                                             1.014    50.513
n6488.out[0] (.names)                                            0.261    50.774
n4186.in[0] (.names)                                             1.014    51.787
n4186.out[0] (.names)                                            0.261    52.048
n4187.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4187.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n3529.Q[0] (.latch clocked by pclk)
Endpoint  : n5079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3529.clk[0] (.latch)                                            1.014     1.014
n3529.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6817.in[0] (.names)                                             1.014     2.070
n6817.out[0] (.names)                                            0.261     2.331
n3738.in[0] (.names)                                             1.014     3.344
n3738.out[0] (.names)                                            0.261     3.605
n3312.in[0] (.names)                                             1.014     4.619
n3312.out[0] (.names)                                            0.261     4.880
n3020.in[0] (.names)                                             1.014     5.894
n3020.out[0] (.names)                                            0.261     6.155
n7675.in[1] (.names)                                             1.014     7.169
n7675.out[0] (.names)                                            0.261     7.430
n7668.in[1] (.names)                                             1.014     8.444
n7668.out[0] (.names)                                            0.261     8.705
n7679.in[0] (.names)                                             1.014     9.719
n7679.out[0] (.names)                                            0.261     9.980
n8203.in[1] (.names)                                             1.014    10.993
n8203.out[0] (.names)                                            0.261    11.254
n8204.in[1] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n8214.in[0] (.names)                                             1.014    13.543
n8214.out[0] (.names)                                            0.261    13.804
n4572.in[1] (.names)                                             1.014    14.818
n4572.out[0] (.names)                                            0.261    15.079
n8227.in[1] (.names)                                             1.014    16.093
n8227.out[0] (.names)                                            0.261    16.354
n8229.in[0] (.names)                                             1.014    17.367
n8229.out[0] (.names)                                            0.261    17.628
n12432.in[1] (.names)                                            1.014    18.642
n12432.out[0] (.names)                                           0.261    18.903
n12445.in[1] (.names)                                            1.014    19.917
n12445.out[0] (.names)                                           0.261    20.178
n12434.in[0] (.names)                                            1.014    21.192
n12434.out[0] (.names)                                           0.261    21.453
n12435.in[0] (.names)                                            1.014    22.467
n12435.out[0] (.names)                                           0.261    22.728
n12436.in[0] (.names)                                            1.014    23.742
n12436.out[0] (.names)                                           0.261    24.003
n12438.in[0] (.names)                                            1.014    25.016
n12438.out[0] (.names)                                           0.261    25.277
n10353.in[1] (.names)                                            1.014    26.291
n10353.out[0] (.names)                                           0.261    26.552
n12270.in[0] (.names)                                            1.014    27.566
n12270.out[0] (.names)                                           0.261    27.827
n12271.in[2] (.names)                                            1.014    28.841
n12271.out[0] (.names)                                           0.261    29.102
n12287.in[1] (.names)                                            1.014    30.116
n12287.out[0] (.names)                                           0.261    30.377
n12282.in[0] (.names)                                            1.014    31.390
n12282.out[0] (.names)                                           0.261    31.651
n12274.in[1] (.names)                                            1.014    32.665
n12274.out[0] (.names)                                           0.261    32.926
n5093.in[2] (.names)                                             1.014    33.940
n5093.out[0] (.names)                                            0.261    34.201
n12277.in[2] (.names)                                            1.014    35.215
n12277.out[0] (.names)                                           0.261    35.476
n12281.in[0] (.names)                                            1.014    36.490
n12281.out[0] (.names)                                           0.261    36.751
n12101.in[0] (.names)                                            1.014    37.765
n12101.out[0] (.names)                                           0.261    38.026
n12283.in[2] (.names)                                            1.014    39.039
n12283.out[0] (.names)                                           0.261    39.300
n12285.in[0] (.names)                                            1.014    40.314
n12285.out[0] (.names)                                           0.261    40.575
n12017.in[2] (.names)                                            1.014    41.589
n12017.out[0] (.names)                                           0.261    41.850
n12297.in[2] (.names)                                            1.014    42.864
n12297.out[0] (.names)                                           0.261    43.125
n12054.in[0] (.names)                                            1.014    44.139
n12054.out[0] (.names)                                           0.261    44.400
n12298.in[0] (.names)                                            1.014    45.413
n12298.out[0] (.names)                                           0.261    45.674
n4120.in[0] (.names)                                             1.014    46.688
n4120.out[0] (.names)                                            0.261    46.949
n12299.in[0] (.names)                                            1.014    47.963
n12299.out[0] (.names)                                           0.261    48.224
n12300.in[0] (.names)                                            1.014    49.238
n12300.out[0] (.names)                                           0.261    49.499
n12614.in[0] (.names)                                            1.014    50.513
n12614.out[0] (.names)                                           0.261    50.774
n5078.in[1] (.names)                                             1.014    51.787
n5078.out[0] (.names)                                            0.261    52.048
n5079.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5079.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n3618.Q[0] (.latch clocked by pclk)
Endpoint  : n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3618.clk[0] (.latch)                                            1.014     1.014
n3618.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8405.in[0] (.names)                                             1.014     2.070
n8405.out[0] (.names)                                            0.261     2.331
n8468.in[0] (.names)                                             1.014     3.344
n8468.out[0] (.names)                                            0.261     3.605
n8471.in[0] (.names)                                             1.014     4.619
n8471.out[0] (.names)                                            0.261     4.880
n8453.in[1] (.names)                                             1.014     5.894
n8453.out[0] (.names)                                            0.261     6.155
n8412.in[1] (.names)                                             1.014     7.169
n8412.out[0] (.names)                                            0.261     7.430
n5379.in[0] (.names)                                             1.014     8.444
n5379.out[0] (.names)                                            0.261     8.705
n5380.in[0] (.names)                                             1.014     9.719
n5380.out[0] (.names)                                            0.261     9.980
n5381.in[0] (.names)                                             1.014    10.993
n5381.out[0] (.names)                                            0.261    11.254
n5389.in[2] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5391.in[0] (.names)                                             1.014    13.543
n5391.out[0] (.names)                                            0.261    13.804
n5399.in[1] (.names)                                             1.014    14.818
n5399.out[0] (.names)                                            0.261    15.079
n5405.in[2] (.names)                                             1.014    16.093
n5405.out[0] (.names)                                            0.261    16.354
n5406.in[1] (.names)                                             1.014    17.367
n5406.out[0] (.names)                                            0.261    17.628
n5412.in[1] (.names)                                             1.014    18.642
n5412.out[0] (.names)                                            0.261    18.903
n5407.in[0] (.names)                                             1.014    19.917
n5407.out[0] (.names)                                            0.261    20.178
n5413.in[0] (.names)                                             1.014    21.192
n5413.out[0] (.names)                                            0.261    21.453
n5419.in[0] (.names)                                             1.014    22.467
n5419.out[0] (.names)                                            0.261    22.728
n5595.in[1] (.names)                                             1.014    23.742
n5595.out[0] (.names)                                            0.261    24.003
n3590.in[0] (.names)                                             1.014    25.016
n3590.out[0] (.names)                                            0.261    25.277
n4967.in[0] (.names)                                             1.014    26.291
n4967.out[0] (.names)                                            0.261    26.552
n4968.in[0] (.names)                                             1.014    27.566
n4968.out[0] (.names)                                            0.261    27.827
n9582.in[0] (.names)                                             1.014    28.841
n9582.out[0] (.names)                                            0.261    29.102
n9584.in[0] (.names)                                             1.014    30.116
n9584.out[0] (.names)                                            0.261    30.377
n9578.in[2] (.names)                                             1.014    31.390
n9578.out[0] (.names)                                            0.261    31.651
n9588.in[1] (.names)                                             1.014    32.665
n9588.out[0] (.names)                                            0.261    32.926
n9593.in[1] (.names)                                             1.014    33.940
n9593.out[0] (.names)                                            0.261    34.201
n3168.in[1] (.names)                                             1.014    35.215
n3168.out[0] (.names)                                            0.261    35.476
n9594.in[0] (.names)                                             1.014    36.490
n9594.out[0] (.names)                                            0.261    36.751
n9609.in[0] (.names)                                             1.014    37.765
n9609.out[0] (.names)                                            0.261    38.026
n9633.in[1] (.names)                                             1.014    39.039
n9633.out[0] (.names)                                            0.261    39.300
n9525.in[0] (.names)                                             1.014    40.314
n9525.out[0] (.names)                                            0.261    40.575
n8845.in[0] (.names)                                             1.014    41.589
n8845.out[0] (.names)                                            0.261    41.850
n3713.in[1] (.names)                                             1.014    42.864
n3713.out[0] (.names)                                            0.261    43.125
n9634.in[0] (.names)                                             1.014    44.139
n9634.out[0] (.names)                                            0.261    44.400
n9716.in[1] (.names)                                             1.014    45.413
n9716.out[0] (.names)                                            0.261    45.674
n9717.in[0] (.names)                                             1.014    46.688
n9717.out[0] (.names)                                            0.261    46.949
n10002.in[0] (.names)                                            1.014    47.963
n10002.out[0] (.names)                                           0.261    48.224
n10003.in[0] (.names)                                            1.014    49.238
n10003.out[0] (.names)                                           0.261    49.499
n4264.in[1] (.names)                                             1.014    50.513
n4264.out[0] (.names)                                            0.261    50.774
n4092.in[0] (.names)                                             1.014    51.787
n4092.out[0] (.names)                                            0.261    52.048
n4093.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4093.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n3618.Q[0] (.latch clocked by pclk)
Endpoint  : n9996.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3618.clk[0] (.latch)                                            1.014     1.014
n3618.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8405.in[0] (.names)                                             1.014     2.070
n8405.out[0] (.names)                                            0.261     2.331
n8468.in[0] (.names)                                             1.014     3.344
n8468.out[0] (.names)                                            0.261     3.605
n8471.in[0] (.names)                                             1.014     4.619
n8471.out[0] (.names)                                            0.261     4.880
n8453.in[1] (.names)                                             1.014     5.894
n8453.out[0] (.names)                                            0.261     6.155
n8412.in[1] (.names)                                             1.014     7.169
n8412.out[0] (.names)                                            0.261     7.430
n5379.in[0] (.names)                                             1.014     8.444
n5379.out[0] (.names)                                            0.261     8.705
n5380.in[0] (.names)                                             1.014     9.719
n5380.out[0] (.names)                                            0.261     9.980
n5381.in[0] (.names)                                             1.014    10.993
n5381.out[0] (.names)                                            0.261    11.254
n5389.in[2] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5391.in[0] (.names)                                             1.014    13.543
n5391.out[0] (.names)                                            0.261    13.804
n5399.in[1] (.names)                                             1.014    14.818
n5399.out[0] (.names)                                            0.261    15.079
n5405.in[2] (.names)                                             1.014    16.093
n5405.out[0] (.names)                                            0.261    16.354
n5406.in[1] (.names)                                             1.014    17.367
n5406.out[0] (.names)                                            0.261    17.628
n5412.in[1] (.names)                                             1.014    18.642
n5412.out[0] (.names)                                            0.261    18.903
n5407.in[0] (.names)                                             1.014    19.917
n5407.out[0] (.names)                                            0.261    20.178
n5413.in[0] (.names)                                             1.014    21.192
n5413.out[0] (.names)                                            0.261    21.453
n5419.in[0] (.names)                                             1.014    22.467
n5419.out[0] (.names)                                            0.261    22.728
n5595.in[1] (.names)                                             1.014    23.742
n5595.out[0] (.names)                                            0.261    24.003
n3590.in[0] (.names)                                             1.014    25.016
n3590.out[0] (.names)                                            0.261    25.277
n4967.in[0] (.names)                                             1.014    26.291
n4967.out[0] (.names)                                            0.261    26.552
n4968.in[0] (.names)                                             1.014    27.566
n4968.out[0] (.names)                                            0.261    27.827
n9582.in[0] (.names)                                             1.014    28.841
n9582.out[0] (.names)                                            0.261    29.102
n9584.in[0] (.names)                                             1.014    30.116
n9584.out[0] (.names)                                            0.261    30.377
n9578.in[2] (.names)                                             1.014    31.390
n9578.out[0] (.names)                                            0.261    31.651
n9588.in[1] (.names)                                             1.014    32.665
n9588.out[0] (.names)                                            0.261    32.926
n9593.in[1] (.names)                                             1.014    33.940
n9593.out[0] (.names)                                            0.261    34.201
n3168.in[1] (.names)                                             1.014    35.215
n3168.out[0] (.names)                                            0.261    35.476
n9594.in[0] (.names)                                             1.014    36.490
n9594.out[0] (.names)                                            0.261    36.751
n9609.in[0] (.names)                                             1.014    37.765
n9609.out[0] (.names)                                            0.261    38.026
n9633.in[1] (.names)                                             1.014    39.039
n9633.out[0] (.names)                                            0.261    39.300
n9525.in[0] (.names)                                             1.014    40.314
n9525.out[0] (.names)                                            0.261    40.575
n8845.in[0] (.names)                                             1.014    41.589
n8845.out[0] (.names)                                            0.261    41.850
n3713.in[1] (.names)                                             1.014    42.864
n3713.out[0] (.names)                                            0.261    43.125
n9634.in[0] (.names)                                             1.014    44.139
n9634.out[0] (.names)                                            0.261    44.400
n9716.in[1] (.names)                                             1.014    45.413
n9716.out[0] (.names)                                            0.261    45.674
n9717.in[0] (.names)                                             1.014    46.688
n9717.out[0] (.names)                                            0.261    46.949
n10002.in[0] (.names)                                            1.014    47.963
n10002.out[0] (.names)                                           0.261    48.224
n10003.in[0] (.names)                                            1.014    49.238
n10003.out[0] (.names)                                           0.261    49.499
n4264.in[1] (.names)                                             1.014    50.513
n4264.out[0] (.names)                                            0.261    50.774
n4092.in[0] (.names)                                             1.014    51.787
n4092.out[0] (.names)                                            0.261    52.048
n9996.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9996.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n3618.Q[0] (.latch clocked by pclk)
Endpoint  : n10243.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3618.clk[0] (.latch)                                            1.014     1.014
n3618.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8405.in[0] (.names)                                             1.014     2.070
n8405.out[0] (.names)                                            0.261     2.331
n8468.in[0] (.names)                                             1.014     3.344
n8468.out[0] (.names)                                            0.261     3.605
n8471.in[0] (.names)                                             1.014     4.619
n8471.out[0] (.names)                                            0.261     4.880
n8453.in[1] (.names)                                             1.014     5.894
n8453.out[0] (.names)                                            0.261     6.155
n8412.in[1] (.names)                                             1.014     7.169
n8412.out[0] (.names)                                            0.261     7.430
n5379.in[0] (.names)                                             1.014     8.444
n5379.out[0] (.names)                                            0.261     8.705
n5380.in[0] (.names)                                             1.014     9.719
n5380.out[0] (.names)                                            0.261     9.980
n5381.in[0] (.names)                                             1.014    10.993
n5381.out[0] (.names)                                            0.261    11.254
n5389.in[2] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5391.in[0] (.names)                                             1.014    13.543
n5391.out[0] (.names)                                            0.261    13.804
n5399.in[1] (.names)                                             1.014    14.818
n5399.out[0] (.names)                                            0.261    15.079
n5405.in[2] (.names)                                             1.014    16.093
n5405.out[0] (.names)                                            0.261    16.354
n5406.in[1] (.names)                                             1.014    17.367
n5406.out[0] (.names)                                            0.261    17.628
n5412.in[1] (.names)                                             1.014    18.642
n5412.out[0] (.names)                                            0.261    18.903
n5407.in[0] (.names)                                             1.014    19.917
n5407.out[0] (.names)                                            0.261    20.178
n5413.in[0] (.names)                                             1.014    21.192
n5413.out[0] (.names)                                            0.261    21.453
n5419.in[0] (.names)                                             1.014    22.467
n5419.out[0] (.names)                                            0.261    22.728
n5595.in[1] (.names)                                             1.014    23.742
n5595.out[0] (.names)                                            0.261    24.003
n3590.in[0] (.names)                                             1.014    25.016
n3590.out[0] (.names)                                            0.261    25.277
n4967.in[0] (.names)                                             1.014    26.291
n4967.out[0] (.names)                                            0.261    26.552
n4968.in[0] (.names)                                             1.014    27.566
n4968.out[0] (.names)                                            0.261    27.827
n9582.in[0] (.names)                                             1.014    28.841
n9582.out[0] (.names)                                            0.261    29.102
n9584.in[0] (.names)                                             1.014    30.116
n9584.out[0] (.names)                                            0.261    30.377
n9578.in[2] (.names)                                             1.014    31.390
n9578.out[0] (.names)                                            0.261    31.651
n9588.in[1] (.names)                                             1.014    32.665
n9588.out[0] (.names)                                            0.261    32.926
n9593.in[1] (.names)                                             1.014    33.940
n9593.out[0] (.names)                                            0.261    34.201
n3168.in[1] (.names)                                             1.014    35.215
n3168.out[0] (.names)                                            0.261    35.476
n9594.in[0] (.names)                                             1.014    36.490
n9594.out[0] (.names)                                            0.261    36.751
n9609.in[0] (.names)                                             1.014    37.765
n9609.out[0] (.names)                                            0.261    38.026
n9633.in[1] (.names)                                             1.014    39.039
n9633.out[0] (.names)                                            0.261    39.300
n9525.in[0] (.names)                                             1.014    40.314
n9525.out[0] (.names)                                            0.261    40.575
n8845.in[0] (.names)                                             1.014    41.589
n8845.out[0] (.names)                                            0.261    41.850
n3713.in[1] (.names)                                             1.014    42.864
n3713.out[0] (.names)                                            0.261    43.125
n9634.in[0] (.names)                                             1.014    44.139
n9634.out[0] (.names)                                            0.261    44.400
n9716.in[1] (.names)                                             1.014    45.413
n9716.out[0] (.names)                                            0.261    45.674
n9717.in[0] (.names)                                             1.014    46.688
n9717.out[0] (.names)                                            0.261    46.949
n10002.in[0] (.names)                                            1.014    47.963
n10002.out[0] (.names)                                           0.261    48.224
n10003.in[0] (.names)                                            1.014    49.238
n10003.out[0] (.names)                                           0.261    49.499
n4264.in[1] (.names)                                             1.014    50.513
n4264.out[0] (.names)                                            0.261    50.774
n4092.in[0] (.names)                                             1.014    51.787
n4092.out[0] (.names)                                            0.261    52.048
n10243.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n11429.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7084.in[0] (.names)                                             1.014     4.619
n7084.out[0] (.names)                                            0.261     4.880
n7094.in[1] (.names)                                             1.014     5.894
n7094.out[0] (.names)                                            0.261     6.155
n7063.in[0] (.names)                                             1.014     7.169
n7063.out[0] (.names)                                            0.261     7.430
n7102.in[0] (.names)                                             1.014     8.444
n7102.out[0] (.names)                                            0.261     8.705
n7103.in[0] (.names)                                             1.014     9.719
n7103.out[0] (.names)                                            0.261     9.980
n6992.in[0] (.names)                                             1.014    10.993
n6992.out[0] (.names)                                            0.261    11.254
n6993.in[1] (.names)                                             1.014    12.268
n6993.out[0] (.names)                                            0.261    12.529
n4058.in[0] (.names)                                             1.014    13.543
n4058.out[0] (.names)                                            0.261    13.804
n6995.in[1] (.names)                                             1.014    14.818
n6995.out[0] (.names)                                            0.261    15.079
n4174.in[0] (.names)                                             1.014    16.093
n4174.out[0] (.names)                                            0.261    16.354
n11606.in[1] (.names)                                            1.014    17.367
n11606.out[0] (.names)                                           0.261    17.628
n11602.in[2] (.names)                                            1.014    18.642
n11602.out[0] (.names)                                           0.261    18.903
n11151.in[1] (.names)                                            1.014    19.917
n11151.out[0] (.names)                                           0.261    20.178
n11925.in[0] (.names)                                            1.014    21.192
n11925.out[0] (.names)                                           0.261    21.453
n11927.in[1] (.names)                                            1.014    22.467
n11927.out[0] (.names)                                           0.261    22.728
n11915.in[2] (.names)                                            1.014    23.742
n11915.out[0] (.names)                                           0.261    24.003
n10389.in[0] (.names)                                            1.014    25.016
n10389.out[0] (.names)                                           0.261    25.277
n11898.in[0] (.names)                                            1.014    26.291
n11898.out[0] (.names)                                           0.261    26.552
n11899.in[1] (.names)                                            1.014    27.566
n11899.out[0] (.names)                                           0.261    27.827
n11900.in[1] (.names)                                            1.014    28.841
n11900.out[0] (.names)                                           0.261    29.102
n11174.in[0] (.names)                                            1.014    30.116
n11174.out[0] (.names)                                           0.261    30.377
n11175.in[0] (.names)                                            1.014    31.390
n11175.out[0] (.names)                                           0.261    31.651
n11656.in[0] (.names)                                            1.014    32.665
n11656.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11670.in[1] (.names)                                            1.014    35.215
n11670.out[0] (.names)                                           0.261    35.476
n11634.in[0] (.names)                                            1.014    36.490
n11634.out[0] (.names)                                           0.261    36.751
n11666.in[0] (.names)                                            1.014    37.765
n11666.out[0] (.names)                                           0.261    38.026
n11640.in[1] (.names)                                            1.014    39.039
n11640.out[0] (.names)                                           0.261    39.300
n11668.in[0] (.names)                                            1.014    40.314
n11668.out[0] (.names)                                           0.261    40.575
n11669.in[0] (.names)                                            1.014    41.589
n11669.out[0] (.names)                                           0.261    41.850
n11006.in[0] (.names)                                            1.014    42.864
n11006.out[0] (.names)                                           0.261    43.125
n11500.in[3] (.names)                                            1.014    44.139
n11500.out[0] (.names)                                           0.261    44.400
n11420.in[1] (.names)                                            1.014    45.413
n11420.out[0] (.names)                                           0.261    45.674
n11504.in[0] (.names)                                            1.014    46.688
n11504.out[0] (.names)                                           0.261    46.949
n11509.in[0] (.names)                                            1.014    47.963
n11509.out[0] (.names)                                           0.261    48.224
n4129.in[2] (.names)                                             1.014    49.238
n4129.out[0] (.names)                                            0.261    49.499
n11511.in[1] (.names)                                            1.014    50.513
n11511.out[0] (.names)                                           0.261    50.774
n11512.in[0] (.names)                                            1.014    51.787
n11512.out[0] (.names)                                           0.261    52.048
n11429.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11429.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n11084.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7084.in[0] (.names)                                             1.014     4.619
n7084.out[0] (.names)                                            0.261     4.880
n7094.in[1] (.names)                                             1.014     5.894
n7094.out[0] (.names)                                            0.261     6.155
n7063.in[0] (.names)                                             1.014     7.169
n7063.out[0] (.names)                                            0.261     7.430
n7102.in[0] (.names)                                             1.014     8.444
n7102.out[0] (.names)                                            0.261     8.705
n7103.in[0] (.names)                                             1.014     9.719
n7103.out[0] (.names)                                            0.261     9.980
n6992.in[0] (.names)                                             1.014    10.993
n6992.out[0] (.names)                                            0.261    11.254
n6993.in[1] (.names)                                             1.014    12.268
n6993.out[0] (.names)                                            0.261    12.529
n4058.in[0] (.names)                                             1.014    13.543
n4058.out[0] (.names)                                            0.261    13.804
n6995.in[1] (.names)                                             1.014    14.818
n6995.out[0] (.names)                                            0.261    15.079
n4174.in[0] (.names)                                             1.014    16.093
n4174.out[0] (.names)                                            0.261    16.354
n11606.in[1] (.names)                                            1.014    17.367
n11606.out[0] (.names)                                           0.261    17.628
n11602.in[2] (.names)                                            1.014    18.642
n11602.out[0] (.names)                                           0.261    18.903
n11151.in[1] (.names)                                            1.014    19.917
n11151.out[0] (.names)                                           0.261    20.178
n11925.in[0] (.names)                                            1.014    21.192
n11925.out[0] (.names)                                           0.261    21.453
n11927.in[1] (.names)                                            1.014    22.467
n11927.out[0] (.names)                                           0.261    22.728
n11915.in[2] (.names)                                            1.014    23.742
n11915.out[0] (.names)                                           0.261    24.003
n10389.in[0] (.names)                                            1.014    25.016
n10389.out[0] (.names)                                           0.261    25.277
n11898.in[0] (.names)                                            1.014    26.291
n11898.out[0] (.names)                                           0.261    26.552
n11899.in[1] (.names)                                            1.014    27.566
n11899.out[0] (.names)                                           0.261    27.827
n11900.in[1] (.names)                                            1.014    28.841
n11900.out[0] (.names)                                           0.261    29.102
n11174.in[0] (.names)                                            1.014    30.116
n11174.out[0] (.names)                                           0.261    30.377
n11175.in[0] (.names)                                            1.014    31.390
n11175.out[0] (.names)                                           0.261    31.651
n11656.in[0] (.names)                                            1.014    32.665
n11656.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11670.in[1] (.names)                                            1.014    35.215
n11670.out[0] (.names)                                           0.261    35.476
n11634.in[0] (.names)                                            1.014    36.490
n11634.out[0] (.names)                                           0.261    36.751
n11666.in[0] (.names)                                            1.014    37.765
n11666.out[0] (.names)                                           0.261    38.026
n11640.in[1] (.names)                                            1.014    39.039
n11640.out[0] (.names)                                           0.261    39.300
n11668.in[0] (.names)                                            1.014    40.314
n11668.out[0] (.names)                                           0.261    40.575
n11669.in[0] (.names)                                            1.014    41.589
n11669.out[0] (.names)                                           0.261    41.850
n11006.in[0] (.names)                                            1.014    42.864
n11006.out[0] (.names)                                           0.261    43.125
n11500.in[3] (.names)                                            1.014    44.139
n11500.out[0] (.names)                                           0.261    44.400
n11420.in[1] (.names)                                            1.014    45.413
n11420.out[0] (.names)                                           0.261    45.674
n11504.in[0] (.names)                                            1.014    46.688
n11504.out[0] (.names)                                           0.261    46.949
n11509.in[0] (.names)                                            1.014    47.963
n11509.out[0] (.names)                                           0.261    48.224
n4129.in[2] (.names)                                             1.014    49.238
n4129.out[0] (.names)                                            0.261    49.499
n11511.in[1] (.names)                                            1.014    50.513
n11511.out[0] (.names)                                           0.261    50.774
n11083.in[0] (.names)                                            1.014    51.787
n11083.out[0] (.names)                                           0.261    52.048
n11084.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11084.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n11800.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7084.in[0] (.names)                                             1.014     4.619
n7084.out[0] (.names)                                            0.261     4.880
n7094.in[1] (.names)                                             1.014     5.894
n7094.out[0] (.names)                                            0.261     6.155
n7063.in[0] (.names)                                             1.014     7.169
n7063.out[0] (.names)                                            0.261     7.430
n7102.in[0] (.names)                                             1.014     8.444
n7102.out[0] (.names)                                            0.261     8.705
n7103.in[0] (.names)                                             1.014     9.719
n7103.out[0] (.names)                                            0.261     9.980
n6992.in[0] (.names)                                             1.014    10.993
n6992.out[0] (.names)                                            0.261    11.254
n6993.in[1] (.names)                                             1.014    12.268
n6993.out[0] (.names)                                            0.261    12.529
n4058.in[0] (.names)                                             1.014    13.543
n4058.out[0] (.names)                                            0.261    13.804
n6995.in[1] (.names)                                             1.014    14.818
n6995.out[0] (.names)                                            0.261    15.079
n4174.in[0] (.names)                                             1.014    16.093
n4174.out[0] (.names)                                            0.261    16.354
n11606.in[1] (.names)                                            1.014    17.367
n11606.out[0] (.names)                                           0.261    17.628
n11602.in[2] (.names)                                            1.014    18.642
n11602.out[0] (.names)                                           0.261    18.903
n11151.in[1] (.names)                                            1.014    19.917
n11151.out[0] (.names)                                           0.261    20.178
n11925.in[0] (.names)                                            1.014    21.192
n11925.out[0] (.names)                                           0.261    21.453
n11927.in[1] (.names)                                            1.014    22.467
n11927.out[0] (.names)                                           0.261    22.728
n11915.in[2] (.names)                                            1.014    23.742
n11915.out[0] (.names)                                           0.261    24.003
n10389.in[0] (.names)                                            1.014    25.016
n10389.out[0] (.names)                                           0.261    25.277
n11898.in[0] (.names)                                            1.014    26.291
n11898.out[0] (.names)                                           0.261    26.552
n11899.in[1] (.names)                                            1.014    27.566
n11899.out[0] (.names)                                           0.261    27.827
n11900.in[1] (.names)                                            1.014    28.841
n11900.out[0] (.names)                                           0.261    29.102
n11174.in[0] (.names)                                            1.014    30.116
n11174.out[0] (.names)                                           0.261    30.377
n11175.in[0] (.names)                                            1.014    31.390
n11175.out[0] (.names)                                           0.261    31.651
n11656.in[0] (.names)                                            1.014    32.665
n11656.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11670.in[1] (.names)                                            1.014    35.215
n11670.out[0] (.names)                                           0.261    35.476
n11634.in[0] (.names)                                            1.014    36.490
n11634.out[0] (.names)                                           0.261    36.751
n11666.in[0] (.names)                                            1.014    37.765
n11666.out[0] (.names)                                           0.261    38.026
n11640.in[1] (.names)                                            1.014    39.039
n11640.out[0] (.names)                                           0.261    39.300
n11668.in[0] (.names)                                            1.014    40.314
n11668.out[0] (.names)                                           0.261    40.575
n11669.in[0] (.names)                                            1.014    41.589
n11669.out[0] (.names)                                           0.261    41.850
n11006.in[0] (.names)                                            1.014    42.864
n11006.out[0] (.names)                                           0.261    43.125
n11500.in[3] (.names)                                            1.014    44.139
n11500.out[0] (.names)                                           0.261    44.400
n11420.in[1] (.names)                                            1.014    45.413
n11420.out[0] (.names)                                           0.261    45.674
n11504.in[0] (.names)                                            1.014    46.688
n11504.out[0] (.names)                                           0.261    46.949
n11509.in[0] (.names)                                            1.014    47.963
n11509.out[0] (.names)                                           0.261    48.224
n4129.in[2] (.names)                                             1.014    49.238
n4129.out[0] (.names)                                            0.261    49.499
n11511.in[1] (.names)                                            1.014    50.513
n11511.out[0] (.names)                                           0.261    50.774
n11083.in[0] (.names)                                            1.014    51.787
n11083.out[0] (.names)                                           0.261    52.048
n11800.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11800.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n3874.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7084.in[0] (.names)                                             1.014     4.619
n7084.out[0] (.names)                                            0.261     4.880
n7094.in[1] (.names)                                             1.014     5.894
n7094.out[0] (.names)                                            0.261     6.155
n7063.in[0] (.names)                                             1.014     7.169
n7063.out[0] (.names)                                            0.261     7.430
n7102.in[0] (.names)                                             1.014     8.444
n7102.out[0] (.names)                                            0.261     8.705
n7103.in[0] (.names)                                             1.014     9.719
n7103.out[0] (.names)                                            0.261     9.980
n6992.in[0] (.names)                                             1.014    10.993
n6992.out[0] (.names)                                            0.261    11.254
n6993.in[1] (.names)                                             1.014    12.268
n6993.out[0] (.names)                                            0.261    12.529
n4058.in[0] (.names)                                             1.014    13.543
n4058.out[0] (.names)                                            0.261    13.804
n6995.in[1] (.names)                                             1.014    14.818
n6995.out[0] (.names)                                            0.261    15.079
n4174.in[0] (.names)                                             1.014    16.093
n4174.out[0] (.names)                                            0.261    16.354
n11606.in[1] (.names)                                            1.014    17.367
n11606.out[0] (.names)                                           0.261    17.628
n11602.in[2] (.names)                                            1.014    18.642
n11602.out[0] (.names)                                           0.261    18.903
n11151.in[1] (.names)                                            1.014    19.917
n11151.out[0] (.names)                                           0.261    20.178
n11925.in[0] (.names)                                            1.014    21.192
n11925.out[0] (.names)                                           0.261    21.453
n11927.in[1] (.names)                                            1.014    22.467
n11927.out[0] (.names)                                           0.261    22.728
n11915.in[2] (.names)                                            1.014    23.742
n11915.out[0] (.names)                                           0.261    24.003
n10389.in[0] (.names)                                            1.014    25.016
n10389.out[0] (.names)                                           0.261    25.277
n11898.in[0] (.names)                                            1.014    26.291
n11898.out[0] (.names)                                           0.261    26.552
n11899.in[1] (.names)                                            1.014    27.566
n11899.out[0] (.names)                                           0.261    27.827
n11900.in[1] (.names)                                            1.014    28.841
n11900.out[0] (.names)                                           0.261    29.102
n11174.in[0] (.names)                                            1.014    30.116
n11174.out[0] (.names)                                           0.261    30.377
n11175.in[0] (.names)                                            1.014    31.390
n11175.out[0] (.names)                                           0.261    31.651
n11656.in[0] (.names)                                            1.014    32.665
n11656.out[0] (.names)                                           0.261    32.926
n11658.in[0] (.names)                                            1.014    33.940
n11658.out[0] (.names)                                           0.261    34.201
n11670.in[1] (.names)                                            1.014    35.215
n11670.out[0] (.names)                                           0.261    35.476
n11634.in[0] (.names)                                            1.014    36.490
n11634.out[0] (.names)                                           0.261    36.751
n11666.in[0] (.names)                                            1.014    37.765
n11666.out[0] (.names)                                           0.261    38.026
n11640.in[1] (.names)                                            1.014    39.039
n11640.out[0] (.names)                                           0.261    39.300
n11668.in[0] (.names)                                            1.014    40.314
n11668.out[0] (.names)                                           0.261    40.575
n11626.in[1] (.names)                                            1.014    41.589
n11626.out[0] (.names)                                           0.261    41.850
n11073.in[0] (.names)                                            1.014    42.864
n11073.out[0] (.names)                                           0.261    43.125
n11643.in[1] (.names)                                            1.014    44.139
n11643.out[0] (.names)                                           0.261    44.400
n11644.in[2] (.names)                                            1.014    45.413
n11644.out[0] (.names)                                           0.261    45.674
n11510.in[3] (.names)                                            1.014    46.688
n11510.out[0] (.names)                                           0.261    46.949
n11649.in[0] (.names)                                            1.014    47.963
n11649.out[0] (.names)                                           0.261    48.224
n11475.in[0] (.names)                                            1.014    49.238
n11475.out[0] (.names)                                           0.261    49.499
n11410.in[1] (.names)                                            1.014    50.513
n11410.out[0] (.names)                                           0.261    50.774
n11066.in[0] (.names)                                            1.014    51.787
n11066.out[0] (.names)                                           0.261    52.048
n3874.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3874.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n7582.Q[0] (.latch clocked by pclk)
Endpoint  : n3538.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7582.clk[0] (.latch)                                            1.014     1.014
n7582.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3236.in[0] (.names)                                             1.014     2.070
n3236.out[0] (.names)                                            0.261     2.331
n6411.in[0] (.names)                                             1.014     3.344
n6411.out[0] (.names)                                            0.261     3.605
n6356.in[0] (.names)                                             1.014     4.619
n6356.out[0] (.names)                                            0.261     4.880
n6412.in[0] (.names)                                             1.014     5.894
n6412.out[0] (.names)                                            0.261     6.155
n6414.in[1] (.names)                                             1.014     7.169
n6414.out[0] (.names)                                            0.261     7.430
n6415.in[0] (.names)                                             1.014     8.444
n6415.out[0] (.names)                                            0.261     8.705
n6416.in[2] (.names)                                             1.014     9.719
n6416.out[0] (.names)                                            0.261     9.980
n6418.in[0] (.names)                                             1.014    10.993
n6418.out[0] (.names)                                            0.261    11.254
n8336.in[3] (.names)                                             1.014    12.268
n8336.out[0] (.names)                                            0.261    12.529
n8334.in[0] (.names)                                             1.014    13.543
n8334.out[0] (.names)                                            0.261    13.804
n3614.in[1] (.names)                                             1.014    14.818
n3614.out[0] (.names)                                            0.261    15.079
n10876.in[0] (.names)                                            1.014    16.093
n10876.out[0] (.names)                                           0.261    16.354
n10878.in[0] (.names)                                            1.014    17.367
n10878.out[0] (.names)                                           0.261    17.628
n10901.in[0] (.names)                                            1.014    18.642
n10901.out[0] (.names)                                           0.261    18.903
n10885.in[0] (.names)                                            1.014    19.917
n10885.out[0] (.names)                                           0.261    20.178
n10476.in[1] (.names)                                            1.014    21.192
n10476.out[0] (.names)                                           0.261    21.453
n10886.in[2] (.names)                                            1.014    22.467
n10886.out[0] (.names)                                           0.261    22.728
n10887.in[0] (.names)                                            1.014    23.742
n10887.out[0] (.names)                                           0.261    24.003
n10891.in[2] (.names)                                            1.014    25.016
n10891.out[0] (.names)                                           0.261    25.277
n10893.in[0] (.names)                                            1.014    26.291
n10893.out[0] (.names)                                           0.261    26.552
n10894.in[0] (.names)                                            1.014    27.566
n10894.out[0] (.names)                                           0.261    27.827
n4408.in[0] (.names)                                             1.014    28.841
n4408.out[0] (.names)                                            0.261    29.102
n4409.in[1] (.names)                                             1.014    30.116
n4409.out[0] (.names)                                            0.261    30.377
n4413.in[1] (.names)                                             1.014    31.390
n4413.out[0] (.names)                                            0.261    31.651
n4415.in[0] (.names)                                             1.014    32.665
n4415.out[0] (.names)                                            0.261    32.926
n4416.in[2] (.names)                                             1.014    33.940
n4416.out[0] (.names)                                            0.261    34.201
n2960.in[0] (.names)                                             1.014    35.215
n2960.out[0] (.names)                                            0.261    35.476
n4417.in[0] (.names)                                             1.014    36.490
n4417.out[0] (.names)                                            0.261    36.751
n4310.in[1] (.names)                                             1.014    37.765
n4310.out[0] (.names)                                            0.261    38.026
n8856.in[2] (.names)                                             1.014    39.039
n8856.out[0] (.names)                                            0.261    39.300
n8858.in[0] (.names)                                             1.014    40.314
n8858.out[0] (.names)                                            0.261    40.575
n8860.in[1] (.names)                                             1.014    41.589
n8860.out[0] (.names)                                            0.261    41.850
n8861.in[0] (.names)                                             1.014    42.864
n8861.out[0] (.names)                                            0.261    43.125
n8875.in[1] (.names)                                             1.014    44.139
n8875.out[0] (.names)                                            0.261    44.400
n8846.in[0] (.names)                                             1.014    45.413
n8846.out[0] (.names)                                            0.261    45.674
n8847.in[1] (.names)                                             1.014    46.688
n8847.out[0] (.names)                                            0.261    46.949
n5182.in[1] (.names)                                             1.014    47.963
n5182.out[0] (.names)                                            0.261    48.224
n8606.in[2] (.names)                                             1.014    49.238
n8606.out[0] (.names)                                            0.261    49.499
n8581.in[0] (.names)                                             1.014    50.513
n8581.out[0] (.names)                                            0.261    50.774
n8983.in[0] (.names)                                             1.014    51.787
n8983.out[0] (.names)                                            0.261    52.048
n3538.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3538.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n7582.Q[0] (.latch clocked by pclk)
Endpoint  : n8568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7582.clk[0] (.latch)                                            1.014     1.014
n7582.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3236.in[0] (.names)                                             1.014     2.070
n3236.out[0] (.names)                                            0.261     2.331
n6411.in[0] (.names)                                             1.014     3.344
n6411.out[0] (.names)                                            0.261     3.605
n6356.in[0] (.names)                                             1.014     4.619
n6356.out[0] (.names)                                            0.261     4.880
n6412.in[0] (.names)                                             1.014     5.894
n6412.out[0] (.names)                                            0.261     6.155
n6414.in[1] (.names)                                             1.014     7.169
n6414.out[0] (.names)                                            0.261     7.430
n6415.in[0] (.names)                                             1.014     8.444
n6415.out[0] (.names)                                            0.261     8.705
n6416.in[2] (.names)                                             1.014     9.719
n6416.out[0] (.names)                                            0.261     9.980
n6418.in[0] (.names)                                             1.014    10.993
n6418.out[0] (.names)                                            0.261    11.254
n8336.in[3] (.names)                                             1.014    12.268
n8336.out[0] (.names)                                            0.261    12.529
n8334.in[0] (.names)                                             1.014    13.543
n8334.out[0] (.names)                                            0.261    13.804
n3614.in[1] (.names)                                             1.014    14.818
n3614.out[0] (.names)                                            0.261    15.079
n10876.in[0] (.names)                                            1.014    16.093
n10876.out[0] (.names)                                           0.261    16.354
n10878.in[0] (.names)                                            1.014    17.367
n10878.out[0] (.names)                                           0.261    17.628
n10901.in[0] (.names)                                            1.014    18.642
n10901.out[0] (.names)                                           0.261    18.903
n10885.in[0] (.names)                                            1.014    19.917
n10885.out[0] (.names)                                           0.261    20.178
n10476.in[1] (.names)                                            1.014    21.192
n10476.out[0] (.names)                                           0.261    21.453
n10886.in[2] (.names)                                            1.014    22.467
n10886.out[0] (.names)                                           0.261    22.728
n10887.in[0] (.names)                                            1.014    23.742
n10887.out[0] (.names)                                           0.261    24.003
n10891.in[2] (.names)                                            1.014    25.016
n10891.out[0] (.names)                                           0.261    25.277
n10893.in[0] (.names)                                            1.014    26.291
n10893.out[0] (.names)                                           0.261    26.552
n10894.in[0] (.names)                                            1.014    27.566
n10894.out[0] (.names)                                           0.261    27.827
n4408.in[0] (.names)                                             1.014    28.841
n4408.out[0] (.names)                                            0.261    29.102
n4409.in[1] (.names)                                             1.014    30.116
n4409.out[0] (.names)                                            0.261    30.377
n4413.in[1] (.names)                                             1.014    31.390
n4413.out[0] (.names)                                            0.261    31.651
n4415.in[0] (.names)                                             1.014    32.665
n4415.out[0] (.names)                                            0.261    32.926
n4416.in[2] (.names)                                             1.014    33.940
n4416.out[0] (.names)                                            0.261    34.201
n2960.in[0] (.names)                                             1.014    35.215
n2960.out[0] (.names)                                            0.261    35.476
n4417.in[0] (.names)                                             1.014    36.490
n4417.out[0] (.names)                                            0.261    36.751
n4310.in[1] (.names)                                             1.014    37.765
n4310.out[0] (.names)                                            0.261    38.026
n8856.in[2] (.names)                                             1.014    39.039
n8856.out[0] (.names)                                            0.261    39.300
n8858.in[0] (.names)                                             1.014    40.314
n8858.out[0] (.names)                                            0.261    40.575
n8860.in[1] (.names)                                             1.014    41.589
n8860.out[0] (.names)                                            0.261    41.850
n8861.in[0] (.names)                                             1.014    42.864
n8861.out[0] (.names)                                            0.261    43.125
n8875.in[1] (.names)                                             1.014    44.139
n8875.out[0] (.names)                                            0.261    44.400
n8959.in[2] (.names)                                             1.014    45.413
n8959.out[0] (.names)                                            0.261    45.674
n8961.in[2] (.names)                                             1.014    46.688
n8961.out[0] (.names)                                            0.261    46.949
n8575.in[2] (.names)                                             1.014    47.963
n8575.out[0] (.names)                                            0.261    48.224
n8672.in[0] (.names)                                             1.014    49.238
n8672.out[0] (.names)                                            0.261    49.499
n8403.in[0] (.names)                                             1.014    50.513
n8403.out[0] (.names)                                            0.261    50.774
n8567.in[0] (.names)                                             1.014    51.787
n8567.out[0] (.names)                                            0.261    52.048
n8568.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8568.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n8381.Q[0] (.latch clocked by pclk)
Endpoint  : n14144.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8381.clk[0] (.latch)                                            1.014     1.014
n8381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9126.in[0] (.names)                                             1.014     2.070
n9126.out[0] (.names)                                            0.261     2.331
n9571.in[0] (.names)                                             1.014     3.344
n9571.out[0] (.names)                                            0.261     3.605
n9561.in[1] (.names)                                             1.014     4.619
n9561.out[0] (.names)                                            0.261     4.880
n9562.in[2] (.names)                                             1.014     5.894
n9562.out[0] (.names)                                            0.261     6.155
n9564.in[0] (.names)                                             1.014     7.169
n9564.out[0] (.names)                                            0.261     7.430
n9565.in[0] (.names)                                             1.014     8.444
n9565.out[0] (.names)                                            0.261     8.705
n9891.in[2] (.names)                                             1.014     9.719
n9891.out[0] (.names)                                            0.261     9.980
n9918.in[1] (.names)                                             1.014    10.993
n9918.out[0] (.names)                                            0.261    11.254
n3029.in[2] (.names)                                             1.014    12.268
n3029.out[0] (.names)                                            0.261    12.529
n9808.in[1] (.names)                                             1.014    13.543
n9808.out[0] (.names)                                            0.261    13.804
n9810.in[1] (.names)                                             1.014    14.818
n9810.out[0] (.names)                                            0.261    15.079
n9673.in[2] (.names)                                             1.014    16.093
n9673.out[0] (.names)                                            0.261    16.354
n9824.in[0] (.names)                                             1.014    17.367
n9824.out[0] (.names)                                            0.261    17.628
n9825.in[2] (.names)                                             1.014    18.642
n9825.out[0] (.names)                                            0.261    18.903
n9816.in[0] (.names)                                             1.014    19.917
n9816.out[0] (.names)                                            0.261    20.178
n9817.in[1] (.names)                                             1.014    21.192
n9817.out[0] (.names)                                            0.261    21.453
n9815.in[2] (.names)                                             1.014    22.467
n9815.out[0] (.names)                                            0.261    22.728
n9778.in[0] (.names)                                             1.014    23.742
n9778.out[0] (.names)                                            0.261    24.003
n9734.in[0] (.names)                                             1.014    25.016
n9734.out[0] (.names)                                            0.261    25.277
n5048.in[0] (.names)                                             1.014    26.291
n5048.out[0] (.names)                                            0.261    26.552
n9735.in[0] (.names)                                             1.014    27.566
n9735.out[0] (.names)                                            0.261    27.827
n9699.in[0] (.names)                                             1.014    28.841
n9699.out[0] (.names)                                            0.261    29.102
n9695.in[0] (.names)                                             1.014    30.116
n9695.out[0] (.names)                                            0.261    30.377
n9696.in[1] (.names)                                             1.014    31.390
n9696.out[0] (.names)                                            0.261    31.651
n9705.in[1] (.names)                                             1.014    32.665
n9705.out[0] (.names)                                            0.261    32.926
n6963.in[0] (.names)                                             1.014    33.940
n6963.out[0] (.names)                                            0.261    34.201
n9708.in[1] (.names)                                             1.014    35.215
n9708.out[0] (.names)                                            0.261    35.476
n9706.in[0] (.names)                                             1.014    36.490
n9706.out[0] (.names)                                            0.261    36.751
n5034.in[1] (.names)                                             1.014    37.765
n5034.out[0] (.names)                                            0.261    38.026
n9710.in[1] (.names)                                             1.014    39.039
n9710.out[0] (.names)                                            0.261    39.300
n9711.in[0] (.names)                                             1.014    40.314
n9711.out[0] (.names)                                            0.261    40.575
n9712.in[0] (.names)                                             1.014    41.589
n9712.out[0] (.names)                                            0.261    41.850
n9714.in[0] (.names)                                             1.014    42.864
n9714.out[0] (.names)                                            0.261    43.125
n9715.in[1] (.names)                                             1.014    44.139
n9715.out[0] (.names)                                            0.261    44.400
n3156.in[2] (.names)                                             1.014    45.413
n3156.out[0] (.names)                                            0.261    45.674
n4985.in[0] (.names)                                             1.014    46.688
n4985.out[0] (.names)                                            0.261    46.949
n9722.in[0] (.names)                                             1.014    47.963
n9722.out[0] (.names)                                            0.261    48.224
n3459.in[1] (.names)                                             1.014    49.238
n3459.out[0] (.names)                                            0.261    49.499
n14141.in[1] (.names)                                            1.014    50.513
n14141.out[0] (.names)                                           0.261    50.774
n14143.in[0] (.names)                                            1.014    51.787
n14143.out[0] (.names)                                           0.261    52.048
n14144.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14144.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n8381.Q[0] (.latch clocked by pclk)
Endpoint  : n14168.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8381.clk[0] (.latch)                                            1.014     1.014
n8381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9126.in[0] (.names)                                             1.014     2.070
n9126.out[0] (.names)                                            0.261     2.331
n9571.in[0] (.names)                                             1.014     3.344
n9571.out[0] (.names)                                            0.261     3.605
n9561.in[1] (.names)                                             1.014     4.619
n9561.out[0] (.names)                                            0.261     4.880
n9562.in[2] (.names)                                             1.014     5.894
n9562.out[0] (.names)                                            0.261     6.155
n9564.in[0] (.names)                                             1.014     7.169
n9564.out[0] (.names)                                            0.261     7.430
n9565.in[0] (.names)                                             1.014     8.444
n9565.out[0] (.names)                                            0.261     8.705
n9891.in[2] (.names)                                             1.014     9.719
n9891.out[0] (.names)                                            0.261     9.980
n9918.in[1] (.names)                                             1.014    10.993
n9918.out[0] (.names)                                            0.261    11.254
n3029.in[2] (.names)                                             1.014    12.268
n3029.out[0] (.names)                                            0.261    12.529
n9808.in[1] (.names)                                             1.014    13.543
n9808.out[0] (.names)                                            0.261    13.804
n9810.in[1] (.names)                                             1.014    14.818
n9810.out[0] (.names)                                            0.261    15.079
n9673.in[2] (.names)                                             1.014    16.093
n9673.out[0] (.names)                                            0.261    16.354
n9824.in[0] (.names)                                             1.014    17.367
n9824.out[0] (.names)                                            0.261    17.628
n9825.in[2] (.names)                                             1.014    18.642
n9825.out[0] (.names)                                            0.261    18.903
n9816.in[0] (.names)                                             1.014    19.917
n9816.out[0] (.names)                                            0.261    20.178
n9817.in[1] (.names)                                             1.014    21.192
n9817.out[0] (.names)                                            0.261    21.453
n9815.in[2] (.names)                                             1.014    22.467
n9815.out[0] (.names)                                            0.261    22.728
n9778.in[0] (.names)                                             1.014    23.742
n9778.out[0] (.names)                                            0.261    24.003
n9734.in[0] (.names)                                             1.014    25.016
n9734.out[0] (.names)                                            0.261    25.277
n5048.in[0] (.names)                                             1.014    26.291
n5048.out[0] (.names)                                            0.261    26.552
n9735.in[0] (.names)                                             1.014    27.566
n9735.out[0] (.names)                                            0.261    27.827
n9699.in[0] (.names)                                             1.014    28.841
n9699.out[0] (.names)                                            0.261    29.102
n9695.in[0] (.names)                                             1.014    30.116
n9695.out[0] (.names)                                            0.261    30.377
n9696.in[1] (.names)                                             1.014    31.390
n9696.out[0] (.names)                                            0.261    31.651
n9705.in[1] (.names)                                             1.014    32.665
n9705.out[0] (.names)                                            0.261    32.926
n6963.in[0] (.names)                                             1.014    33.940
n6963.out[0] (.names)                                            0.261    34.201
n9708.in[1] (.names)                                             1.014    35.215
n9708.out[0] (.names)                                            0.261    35.476
n9706.in[0] (.names)                                             1.014    36.490
n9706.out[0] (.names)                                            0.261    36.751
n5034.in[1] (.names)                                             1.014    37.765
n5034.out[0] (.names)                                            0.261    38.026
n9710.in[1] (.names)                                             1.014    39.039
n9710.out[0] (.names)                                            0.261    39.300
n9711.in[0] (.names)                                             1.014    40.314
n9711.out[0] (.names)                                            0.261    40.575
n9712.in[0] (.names)                                             1.014    41.589
n9712.out[0] (.names)                                            0.261    41.850
n9714.in[0] (.names)                                             1.014    42.864
n9714.out[0] (.names)                                            0.261    43.125
n9715.in[1] (.names)                                             1.014    44.139
n9715.out[0] (.names)                                            0.261    44.400
n3156.in[2] (.names)                                             1.014    45.413
n3156.out[0] (.names)                                            0.261    45.674
n4985.in[0] (.names)                                             1.014    46.688
n4985.out[0] (.names)                                            0.261    46.949
n9722.in[0] (.names)                                             1.014    47.963
n9722.out[0] (.names)                                            0.261    48.224
n3459.in[1] (.names)                                             1.014    49.238
n3459.out[0] (.names)                                            0.261    49.499
n14141.in[1] (.names)                                            1.014    50.513
n14141.out[0] (.names)                                           0.261    50.774
n14143.in[0] (.names)                                            1.014    51.787
n14143.out[0] (.names)                                           0.261    52.048
n14168.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14168.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n6498.Q[0] (.latch clocked by pclk)
Endpoint  : n7723.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6498.clk[0] (.latch)                                            1.014     1.014
n6498.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7013.in[0] (.names)                                             1.014     2.070
n7013.out[0] (.names)                                            0.261     2.331
n7110.in[0] (.names)                                             1.014     3.344
n7110.out[0] (.names)                                            0.261     3.605
n7111.in[0] (.names)                                             1.014     4.619
n7111.out[0] (.names)                                            0.261     4.880
n7112.in[0] (.names)                                             1.014     5.894
n7112.out[0] (.names)                                            0.261     6.155
n7104.in[0] (.names)                                             1.014     7.169
n7104.out[0] (.names)                                            0.261     7.430
n7114.in[0] (.names)                                             1.014     8.444
n7114.out[0] (.names)                                            0.261     8.705
n3285.in[1] (.names)                                             1.014     9.719
n3285.out[0] (.names)                                            0.261     9.980
n10043.in[2] (.names)                                            1.014    10.993
n10043.out[0] (.names)                                           0.261    11.254
n10044.in[0] (.names)                                            1.014    12.268
n10044.out[0] (.names)                                           0.261    12.529
n10045.in[2] (.names)                                            1.014    13.543
n10045.out[0] (.names)                                           0.261    13.804
n10046.in[0] (.names)                                            1.014    14.818
n10046.out[0] (.names)                                           0.261    15.079
n10059.in[2] (.names)                                            1.014    16.093
n10059.out[0] (.names)                                           0.261    16.354
n10060.in[0] (.names)                                            1.014    17.367
n10060.out[0] (.names)                                           0.261    17.628
n10070.in[0] (.names)                                            1.014    18.642
n10070.out[0] (.names)                                           0.261    18.903
n10072.in[1] (.names)                                            1.014    19.917
n10072.out[0] (.names)                                           0.261    20.178
n10080.in[0] (.names)                                            1.014    21.192
n10080.out[0] (.names)                                           0.261    21.453
n10085.in[0] (.names)                                            1.014    22.467
n10085.out[0] (.names)                                           0.261    22.728
n10055.in[2] (.names)                                            1.014    23.742
n10055.out[0] (.names)                                           0.261    24.003
n10089.in[1] (.names)                                            1.014    25.016
n10089.out[0] (.names)                                           0.261    25.277
n10090.in[0] (.names)                                            1.014    26.291
n10090.out[0] (.names)                                           0.261    26.552
n10075.in[0] (.names)                                            1.014    27.566
n10075.out[0] (.names)                                           0.261    27.827
n10076.in[3] (.names)                                            1.014    28.841
n10076.out[0] (.names)                                           0.261    29.102
n10079.in[0] (.names)                                            1.014    30.116
n10079.out[0] (.names)                                           0.261    30.377
n3985.in[1] (.names)                                             1.014    31.390
n3985.out[0] (.names)                                            0.261    31.651
n10081.in[0] (.names)                                            1.014    32.665
n10081.out[0] (.names)                                           0.261    32.926
n10093.in[3] (.names)                                            1.014    33.940
n10093.out[0] (.names)                                           0.261    34.201
n9502.in[0] (.names)                                             1.014    35.215
n9502.out[0] (.names)                                            0.261    35.476
n10272.in[0] (.names)                                            1.014    36.490
n10272.out[0] (.names)                                           0.261    36.751
n3627.in[1] (.names)                                             1.014    37.765
n3627.out[0] (.names)                                            0.261    38.026
n10273.in[1] (.names)                                            1.014    39.039
n10273.out[0] (.names)                                           0.261    39.300
n10009.in[0] (.names)                                            1.014    40.314
n10009.out[0] (.names)                                           0.261    40.575
n10010.in[0] (.names)                                            1.014    41.589
n10010.out[0] (.names)                                           0.261    41.850
n10026.in[0] (.names)                                            1.014    42.864
n10026.out[0] (.names)                                           0.261    43.125
n10157.in[2] (.names)                                            1.014    44.139
n10157.out[0] (.names)                                           0.261    44.400
n7753.in[1] (.names)                                             1.014    45.413
n7753.out[0] (.names)                                            0.261    45.674
n7754.in[1] (.names)                                             1.014    46.688
n7754.out[0] (.names)                                            0.261    46.949
n5250.in[2] (.names)                                             1.014    47.963
n5250.out[0] (.names)                                            0.261    48.224
n7714.in[0] (.names)                                             1.014    49.238
n7714.out[0] (.names)                                            0.261    49.499
n7716.in[0] (.names)                                             1.014    50.513
n7716.out[0] (.names)                                            0.261    50.774
n7718.in[2] (.names)                                             1.014    51.787
n7718.out[0] (.names)                                            0.261    52.048
n7723.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7723.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n8381.Q[0] (.latch clocked by pclk)
Endpoint  : n12454.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8381.clk[0] (.latch)                                            1.014     1.014
n8381.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9126.in[0] (.names)                                             1.014     2.070
n9126.out[0] (.names)                                            0.261     2.331
n9571.in[0] (.names)                                             1.014     3.344
n9571.out[0] (.names)                                            0.261     3.605
n9561.in[1] (.names)                                             1.014     4.619
n9561.out[0] (.names)                                            0.261     4.880
n9562.in[2] (.names)                                             1.014     5.894
n9562.out[0] (.names)                                            0.261     6.155
n5927.in[2] (.names)                                             1.014     7.169
n5927.out[0] (.names)                                            0.261     7.430
n9566.in[0] (.names)                                             1.014     8.444
n9566.out[0] (.names)                                            0.261     8.705
n9567.in[0] (.names)                                             1.014     9.719
n9567.out[0] (.names)                                            0.261     9.980
n9534.in[0] (.names)                                             1.014    10.993
n9534.out[0] (.names)                                            0.261    11.254
n9557.in[2] (.names)                                             1.014    12.268
n9557.out[0] (.names)                                            0.261    12.529
n9559.in[0] (.names)                                             1.014    13.543
n9559.out[0] (.names)                                            0.261    13.804
n9540.in[1] (.names)                                             1.014    14.818
n9540.out[0] (.names)                                            0.261    15.079
n9541.in[0] (.names)                                             1.014    16.093
n9541.out[0] (.names)                                            0.261    16.354
n9631.in[1] (.names)                                             1.014    17.367
n9631.out[0] (.names)                                            0.261    17.628
n9632.in[0] (.names)                                             1.014    18.642
n9632.out[0] (.names)                                            0.261    18.903
n9636.in[0] (.names)                                             1.014    19.917
n9636.out[0] (.names)                                            0.261    20.178
n5151.in[0] (.names)                                             1.014    21.192
n5151.out[0] (.names)                                            0.261    21.453
n9639.in[1] (.names)                                             1.014    22.467
n9639.out[0] (.names)                                            0.261    22.728
n5159.in[1] (.names)                                             1.014    23.742
n5159.out[0] (.names)                                            0.261    24.003
n9640.in[0] (.names)                                             1.014    25.016
n9640.out[0] (.names)                                            0.261    25.277
n9641.in[0] (.names)                                             1.014    26.291
n9641.out[0] (.names)                                            0.261    26.552
n13482.in[1] (.names)                                            1.014    27.566
n13482.out[0] (.names)                                           0.261    27.827
n13480.in[0] (.names)                                            1.014    28.841
n13480.out[0] (.names)                                           0.261    29.102
n13448.in[0] (.names)                                            1.014    30.116
n13448.out[0] (.names)                                           0.261    30.377
n13449.in[1] (.names)                                            1.014    31.390
n13449.out[0] (.names)                                           0.261    31.651
n13456.in[1] (.names)                                            1.014    32.665
n13456.out[0] (.names)                                           0.261    32.926
n10416.in[0] (.names)                                            1.014    33.940
n10416.out[0] (.names)                                           0.261    34.201
n13464.in[0] (.names)                                            1.014    35.215
n13464.out[0] (.names)                                           0.261    35.476
n13465.in[0] (.names)                                            1.014    36.490
n13465.out[0] (.names)                                           0.261    36.751
n13470.in[3] (.names)                                            1.014    37.765
n13470.out[0] (.names)                                           0.261    38.026
n13475.in[0] (.names)                                            1.014    39.039
n13475.out[0] (.names)                                           0.261    39.300
n12028.in[0] (.names)                                            1.014    40.314
n12028.out[0] (.names)                                           0.261    40.575
n13477.in[0] (.names)                                            1.014    41.589
n13477.out[0] (.names)                                           0.261    41.850
n13510.in[1] (.names)                                            1.014    42.864
n13510.out[0] (.names)                                           0.261    43.125
n12636.in[0] (.names)                                            1.014    44.139
n12636.out[0] (.names)                                           0.261    44.400
n13509.in[1] (.names)                                            1.014    45.413
n13509.out[0] (.names)                                           0.261    45.674
n13512.in[1] (.names)                                            1.014    46.688
n13512.out[0] (.names)                                           0.261    46.949
n13517.in[0] (.names)                                            1.014    47.963
n13517.out[0] (.names)                                           0.261    48.224
n3121.in[0] (.names)                                             1.014    49.238
n3121.out[0] (.names)                                            0.261    49.499
n12457.in[0] (.names)                                            1.014    50.513
n12457.out[0] (.names)                                           0.261    50.774
n12453.in[0] (.names)                                            1.014    51.787
n12453.out[0] (.names)                                           0.261    52.048
n12454.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12454.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n8727.Q[0] (.latch clocked by pclk)
Endpoint  : n5357.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8727.clk[0] (.latch)                                            1.014     1.014
n8727.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8728.in[1] (.names)                                             1.014     2.070
n8728.out[0] (.names)                                            0.261     2.331
n8729.in[0] (.names)                                             1.014     3.344
n8729.out[0] (.names)                                            0.261     3.605
n8730.in[0] (.names)                                             1.014     4.619
n8730.out[0] (.names)                                            0.261     4.880
n8743.in[1] (.names)                                             1.014     5.894
n8743.out[0] (.names)                                            0.261     6.155
n8744.in[1] (.names)                                             1.014     7.169
n8744.out[0] (.names)                                            0.261     7.430
n8795.in[0] (.names)                                             1.014     8.444
n8795.out[0] (.names)                                            0.261     8.705
n6593.in[0] (.names)                                             1.014     9.719
n6593.out[0] (.names)                                            0.261     9.980
n6261.in[1] (.names)                                             1.014    10.993
n6261.out[0] (.names)                                            0.261    11.254
n6263.in[0] (.names)                                             1.014    12.268
n6263.out[0] (.names)                                            0.261    12.529
n6255.in[0] (.names)                                             1.014    13.543
n6255.out[0] (.names)                                            0.261    13.804
n6258.in[0] (.names)                                             1.014    14.818
n6258.out[0] (.names)                                            0.261    15.079
n6236.in[0] (.names)                                             1.014    16.093
n6236.out[0] (.names)                                            0.261    16.354
n6275.in[1] (.names)                                             1.014    17.367
n6275.out[0] (.names)                                            0.261    17.628
n6276.in[0] (.names)                                             1.014    18.642
n6276.out[0] (.names)                                            0.261    18.903
n6277.in[0] (.names)                                             1.014    19.917
n6277.out[0] (.names)                                            0.261    20.178
n6290.in[2] (.names)                                             1.014    21.192
n6290.out[0] (.names)                                            0.261    21.453
n6295.in[0] (.names)                                             1.014    22.467
n6295.out[0] (.names)                                            0.261    22.728
n6293.in[1] (.names)                                             1.014    23.742
n6293.out[0] (.names)                                            0.261    24.003
n6221.in[0] (.names)                                             1.014    25.016
n6221.out[0] (.names)                                            0.261    25.277
n6195.in[2] (.names)                                             1.014    26.291
n6195.out[0] (.names)                                            0.261    26.552
n6196.in[2] (.names)                                             1.014    27.566
n6196.out[0] (.names)                                            0.261    27.827
n6197.in[0] (.names)                                             1.014    28.841
n6197.out[0] (.names)                                            0.261    29.102
n6140.in[0] (.names)                                             1.014    30.116
n6140.out[0] (.names)                                            0.261    30.377
n5312.in[2] (.names)                                             1.014    31.390
n5312.out[0] (.names)                                            0.261    31.651
n6203.in[1] (.names)                                             1.014    32.665
n6203.out[0] (.names)                                            0.261    32.926
n6204.in[0] (.names)                                             1.014    33.940
n6204.out[0] (.names)                                            0.261    34.201
n6205.in[0] (.names)                                             1.014    35.215
n6205.out[0] (.names)                                            0.261    35.476
n6208.in[1] (.names)                                             1.014    36.490
n6208.out[0] (.names)                                            0.261    36.751
n6210.in[0] (.names)                                             1.014    37.765
n6210.out[0] (.names)                                            0.261    38.026
n5578.in[0] (.names)                                             1.014    39.039
n5578.out[0] (.names)                                            0.261    39.300
n5519.in[0] (.names)                                             1.014    40.314
n5519.out[0] (.names)                                            0.261    40.575
n5520.in[3] (.names)                                             1.014    41.589
n5520.out[0] (.names)                                            0.261    41.850
n5521.in[0] (.names)                                             1.014    42.864
n5521.out[0] (.names)                                            0.261    43.125
n5320.in[0] (.names)                                             1.014    44.139
n5320.out[0] (.names)                                            0.261    44.400
n5522.in[0] (.names)                                             1.014    45.413
n5522.out[0] (.names)                                            0.261    45.674
n5307.in[0] (.names)                                             1.014    46.688
n5307.out[0] (.names)                                            0.261    46.949
n5523.in[0] (.names)                                             1.014    47.963
n5523.out[0] (.names)                                            0.261    48.224
n5990.in[0] (.names)                                             1.014    49.238
n5990.out[0] (.names)                                            0.261    49.499
n5349.in[1] (.names)                                             1.014    50.513
n5349.out[0] (.names)                                            0.261    50.774
n5356.in[1] (.names)                                             1.014    51.787
n5356.out[0] (.names)                                            0.261    52.048
n5357.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5357.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n14419.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15246.in[0] (.names)                                            1.014    18.642
n15246.out[0] (.names)                                           0.261    18.903
n15798.in[1] (.names)                                            1.014    19.917
n15798.out[0] (.names)                                           0.261    20.178
n15799.in[3] (.names)                                            1.014    21.192
n15799.out[0] (.names)                                           0.261    21.453
n15801.in[1] (.names)                                            1.014    22.467
n15801.out[0] (.names)                                           0.261    22.728
n3582.in[0] (.names)                                             1.014    23.742
n3582.out[0] (.names)                                            0.261    24.003
n15802.in[0] (.names)                                            1.014    25.016
n15802.out[0] (.names)                                           0.261    25.277
n15803.in[0] (.names)                                            1.014    26.291
n15803.out[0] (.names)                                           0.261    26.552
n15843.in[0] (.names)                                            1.014    27.566
n15843.out[0] (.names)                                           0.261    27.827
n15850.in[2] (.names)                                            1.014    28.841
n15850.out[0] (.names)                                           0.261    29.102
n15842.in[0] (.names)                                            1.014    30.116
n15842.out[0] (.names)                                           0.261    30.377
n15157.in[1] (.names)                                            1.014    31.390
n15157.out[0] (.names)                                           0.261    31.651
n15846.in[0] (.names)                                            1.014    32.665
n15846.out[0] (.names)                                           0.261    32.926
n13655.in[1] (.names)                                            1.014    33.940
n13655.out[0] (.names)                                           0.261    34.201
n15834.in[0] (.names)                                            1.014    35.215
n15834.out[0] (.names)                                           0.261    35.476
n15836.in[1] (.names)                                            1.014    36.490
n15836.out[0] (.names)                                           0.261    36.751
n15837.in[0] (.names)                                            1.014    37.765
n15837.out[0] (.names)                                           0.261    38.026
n15732.in[2] (.names)                                            1.014    39.039
n15732.out[0] (.names)                                           0.261    39.300
n15851.in[1] (.names)                                            1.014    40.314
n15851.out[0] (.names)                                           0.261    40.575
n15572.in[0] (.names)                                            1.014    41.589
n15572.out[0] (.names)                                           0.261    41.850
n15573.in[1] (.names)                                            1.014    42.864
n15573.out[0] (.names)                                           0.261    43.125
n15574.in[1] (.names)                                            1.014    44.139
n15574.out[0] (.names)                                           0.261    44.400
n15605.in[0] (.names)                                            1.014    45.413
n15605.out[0] (.names)                                           0.261    45.674
n14890.in[0] (.names)                                            1.014    46.688
n14890.out[0] (.names)                                           0.261    46.949
n4246.in[2] (.names)                                             1.014    47.963
n4246.out[0] (.names)                                            0.261    48.224
n15098.in[0] (.names)                                            1.014    49.238
n15098.out[0] (.names)                                           0.261    49.499
n15099.in[0] (.names)                                            1.014    50.513
n15099.out[0] (.names)                                           0.261    50.774
n14418.in[0] (.names)                                            1.014    51.787
n14418.out[0] (.names)                                           0.261    52.048
n14419.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14419.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n3540.Q[0] (.latch clocked by pclk)
Endpoint  : n6966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3540.clk[0] (.latch)                                            1.014     1.014
n3540.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7002.in[0] (.names)                                             1.014     2.070
n7002.out[0] (.names)                                            0.261     2.331
n3041.in[0] (.names)                                             1.014     3.344
n3041.out[0] (.names)                                            0.261     3.605
n7419.in[0] (.names)                                             1.014     4.619
n7419.out[0] (.names)                                            0.261     4.880
n7420.in[0] (.names)                                             1.014     5.894
n7420.out[0] (.names)                                            0.261     6.155
n7422.in[1] (.names)                                             1.014     7.169
n7422.out[0] (.names)                                            0.261     7.430
n7418.in[0] (.names)                                             1.014     8.444
n7418.out[0] (.names)                                            0.261     8.705
n7416.in[3] (.names)                                             1.014     9.719
n7416.out[0] (.names)                                            0.261     9.980
n7417.in[0] (.names)                                             1.014    10.993
n7417.out[0] (.names)                                            0.261    11.254
n7389.in[2] (.names)                                             1.014    12.268
n7389.out[0] (.names)                                            0.261    12.529
n7390.in[1] (.names)                                             1.014    13.543
n7390.out[0] (.names)                                            0.261    13.804
n7391.in[1] (.names)                                             1.014    14.818
n7391.out[0] (.names)                                            0.261    15.079
n7402.in[0] (.names)                                             1.014    16.093
n7402.out[0] (.names)                                            0.261    16.354
n7220.in[0] (.names)                                             1.014    17.367
n7220.out[0] (.names)                                            0.261    17.628
n7221.in[0] (.names)                                             1.014    18.642
n7221.out[0] (.names)                                            0.261    18.903
n7226.in[1] (.names)                                             1.014    19.917
n7226.out[0] (.names)                                            0.261    20.178
n7238.in[1] (.names)                                             1.014    21.192
n7238.out[0] (.names)                                            0.261    21.453
n7248.in[0] (.names)                                             1.014    22.467
n7248.out[0] (.names)                                            0.261    22.728
n7253.in[1] (.names)                                             1.014    23.742
n7253.out[0] (.names)                                            0.261    24.003
n7267.in[1] (.names)                                             1.014    25.016
n7267.out[0] (.names)                                            0.261    25.277
n7269.in[0] (.names)                                             1.014    26.291
n7269.out[0] (.names)                                            0.261    26.552
n7271.in[1] (.names)                                             1.014    27.566
n7271.out[0] (.names)                                            0.261    27.827
n7272.in[0] (.names)                                             1.014    28.841
n7272.out[0] (.names)                                            0.261    29.102
n7273.in[0] (.names)                                             1.014    30.116
n7273.out[0] (.names)                                            0.261    30.377
n7283.in[1] (.names)                                             1.014    31.390
n7283.out[0] (.names)                                            0.261    31.651
n7224.in[1] (.names)                                             1.014    32.665
n7224.out[0] (.names)                                            0.261    32.926
n6598.in[1] (.names)                                             1.014    33.940
n6598.out[0] (.names)                                            0.261    34.201
n4287.in[0] (.names)                                             1.014    35.215
n4287.out[0] (.names)                                            0.261    35.476
n7356.in[0] (.names)                                             1.014    36.490
n7356.out[0] (.names)                                            0.261    36.751
n5129.in[0] (.names)                                             1.014    37.765
n5129.out[0] (.names)                                            0.261    38.026
n7897.in[3] (.names)                                             1.014    39.039
n7897.out[0] (.names)                                            0.261    39.300
n7661.in[0] (.names)                                             1.014    40.314
n7661.out[0] (.names)                                            0.261    40.575
n3735.in[0] (.names)                                             1.014    41.589
n3735.out[0] (.names)                                            0.261    41.850
n7900.in[1] (.names)                                             1.014    42.864
n7900.out[0] (.names)                                            0.261    43.125
n7885.in[0] (.names)                                             1.014    44.139
n7885.out[0] (.names)                                            0.261    44.400
n6135.in[1] (.names)                                             1.014    45.413
n6135.out[0] (.names)                                            0.261    45.674
n7374.in[1] (.names)                                             1.014    46.688
n7374.out[0] (.names)                                            0.261    46.949
n6476.in[3] (.names)                                             1.014    47.963
n6476.out[0] (.names)                                            0.261    48.224
n6508.in[0] (.names)                                             1.014    49.238
n6508.out[0] (.names)                                            0.261    49.499
n6488.in[0] (.names)                                             1.014    50.513
n6488.out[0] (.names)                                            0.261    50.774
n4186.in[0] (.names)                                             1.014    51.787
n4186.out[0] (.names)                                            0.261    52.048
n6966.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6966.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n11582.Q[0] (.latch clocked by pclk)
Endpoint  : n4102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11582.clk[0] (.latch)                                           1.014     1.014
n11582.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11583.in[1] (.names)                                            1.014     2.070
n11583.out[0] (.names)                                           0.261     2.331
n11584.in[0] (.names)                                            1.014     3.344
n11584.out[0] (.names)                                           0.261     3.605
n11589.in[1] (.names)                                            1.014     4.619
n11589.out[0] (.names)                                           0.261     4.880
n11361.in[0] (.names)                                            1.014     5.894
n11361.out[0] (.names)                                           0.261     6.155
n11362.in[1] (.names)                                            1.014     7.169
n11362.out[0] (.names)                                           0.261     7.430
n11390.in[1] (.names)                                            1.014     8.444
n11390.out[0] (.names)                                           0.261     8.705
n11377.in[1] (.names)                                            1.014     9.719
n11377.out[0] (.names)                                           0.261     9.980
n11391.in[0] (.names)                                            1.014    10.993
n11391.out[0] (.names)                                           0.261    11.254
n11392.in[2] (.names)                                            1.014    12.268
n11392.out[0] (.names)                                           0.261    12.529
n11393.in[2] (.names)                                            1.014    13.543
n11393.out[0] (.names)                                           0.261    13.804
n11354.in[0] (.names)                                            1.014    14.818
n11354.out[0] (.names)                                           0.261    15.079
n11355.in[1] (.names)                                            1.014    16.093
n11355.out[0] (.names)                                           0.261    16.354
n6730.in[0] (.names)                                             1.014    17.367
n6730.out[0] (.names)                                            0.261    17.628
n6731.in[0] (.names)                                             1.014    18.642
n6731.out[0] (.names)                                            0.261    18.903
n6733.in[1] (.names)                                             1.014    19.917
n6733.out[0] (.names)                                            0.261    20.178
n6734.in[1] (.names)                                             1.014    21.192
n6734.out[0] (.names)                                            0.261    21.453
n6735.in[0] (.names)                                             1.014    22.467
n6735.out[0] (.names)                                            0.261    22.728
n6736.in[1] (.names)                                             1.014    23.742
n6736.out[0] (.names)                                            0.261    24.003
n6738.in[1] (.names)                                             1.014    25.016
n6738.out[0] (.names)                                            0.261    25.277
n6742.in[1] (.names)                                             1.014    26.291
n6742.out[0] (.names)                                            0.261    26.552
n6524.in[1] (.names)                                             1.014    27.566
n6524.out[0] (.names)                                            0.261    27.827
n6751.in[1] (.names)                                             1.014    28.841
n6751.out[0] (.names)                                            0.261    29.102
n6753.in[0] (.names)                                             1.014    30.116
n6753.out[0] (.names)                                            0.261    30.377
n6754.in[0] (.names)                                             1.014    31.390
n6754.out[0] (.names)                                            0.261    31.651
n6755.in[2] (.names)                                             1.014    32.665
n6755.out[0] (.names)                                            0.261    32.926
n6757.in[0] (.names)                                             1.014    33.940
n6757.out[0] (.names)                                            0.261    34.201
n3655.in[2] (.names)                                             1.014    35.215
n3655.out[0] (.names)                                            0.261    35.476
n6711.in[1] (.names)                                             1.014    36.490
n6711.out[0] (.names)                                            0.261    36.751
n6712.in[3] (.names)                                             1.014    37.765
n6712.out[0] (.names)                                            0.261    38.026
n6713.in[1] (.names)                                             1.014    39.039
n6713.out[0] (.names)                                            0.261    39.300
n6714.in[0] (.names)                                             1.014    40.314
n6714.out[0] (.names)                                            0.261    40.575
n6715.in[1] (.names)                                             1.014    41.589
n6715.out[0] (.names)                                            0.261    41.850
n6720.in[1] (.names)                                             1.014    42.864
n6720.out[0] (.names)                                            0.261    43.125
n6741.in[3] (.names)                                             1.014    44.139
n6741.out[0] (.names)                                            0.261    44.400
n6471.in[0] (.names)                                             1.014    45.413
n6471.out[0] (.names)                                            0.261    45.674
n6718.in[1] (.names)                                             1.014    46.688
n6718.out[0] (.names)                                            0.261    46.949
n3609.in[2] (.names)                                             1.014    47.963
n3609.out[0] (.names)                                            0.261    48.224
n4130.in[1] (.names)                                             1.014    49.238
n4130.out[0] (.names)                                            0.261    49.499
n7006.in[2] (.names)                                             1.014    50.513
n7006.out[0] (.names)                                            0.261    50.774
n4101.in[1] (.names)                                             1.014    51.787
n4101.out[0] (.names)                                            0.261    52.048
n4102.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4102.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n10395.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n3967.in[0] (.names)                                             1.014    12.268
n3967.out[0] (.names)                                            0.261    12.529
n11117.in[1] (.names)                                            1.014    13.543
n11117.out[0] (.names)                                           0.261    13.804
n11118.in[0] (.names)                                            1.014    14.818
n11118.out[0] (.names)                                           0.261    15.079
n11119.in[0] (.names)                                            1.014    16.093
n11119.out[0] (.names)                                           0.261    16.354
n11195.in[3] (.names)                                            1.014    17.367
n11195.out[0] (.names)                                           0.261    17.628
n11199.in[1] (.names)                                            1.014    18.642
n11199.out[0] (.names)                                           0.261    18.903
n11204.in[0] (.names)                                            1.014    19.917
n11204.out[0] (.names)                                           0.261    20.178
n11209.in[0] (.names)                                            1.014    21.192
n11209.out[0] (.names)                                           0.261    21.453
n3862.in[0] (.names)                                             1.014    22.467
n3862.out[0] (.names)                                            0.261    22.728
n11210.in[0] (.names)                                            1.014    23.742
n11210.out[0] (.names)                                           0.261    24.003
n11225.in[0] (.names)                                            1.014    25.016
n11225.out[0] (.names)                                           0.261    25.277
n11211.in[1] (.names)                                            1.014    26.291
n11211.out[0] (.names)                                           0.261    26.552
n11212.in[0] (.names)                                            1.014    27.566
n11212.out[0] (.names)                                           0.261    27.827
n11213.in[0] (.names)                                            1.014    28.841
n11213.out[0] (.names)                                           0.261    29.102
n11216.in[0] (.names)                                            1.014    30.116
n11216.out[0] (.names)                                           0.261    30.377
n11230.in[0] (.names)                                            1.014    31.390
n11230.out[0] (.names)                                           0.261    31.651
n11289.in[1] (.names)                                            1.014    32.665
n11289.out[0] (.names)                                           0.261    32.926
n11293.in[1] (.names)                                            1.014    33.940
n11293.out[0] (.names)                                           0.261    34.201
n11276.in[0] (.names)                                            1.014    35.215
n11276.out[0] (.names)                                           0.261    35.476
n4343.in[0] (.names)                                             1.014    36.490
n4343.out[0] (.names)                                            0.261    36.751
n11077.in[1] (.names)                                            1.014    37.765
n11077.out[0] (.names)                                           0.261    38.026
n11970.in[1] (.names)                                            1.014    39.039
n11970.out[0] (.names)                                           0.261    39.300
n10998.in[1] (.names)                                            1.014    40.314
n10998.out[0] (.names)                                           0.261    40.575
n11233.in[0] (.names)                                            1.014    41.589
n11233.out[0] (.names)                                           0.261    41.850
n11236.in[0] (.names)                                            1.014    42.864
n11236.out[0] (.names)                                           0.261    43.125
n3479.in[1] (.names)                                             1.014    44.139
n3479.out[0] (.names)                                            0.261    44.400
n11232.in[0] (.names)                                            1.014    45.413
n11232.out[0] (.names)                                           0.261    45.674
n11182.in[0] (.names)                                            1.014    46.688
n11182.out[0] (.names)                                           0.261    46.949
n11239.in[0] (.names)                                            1.014    47.963
n11239.out[0] (.names)                                           0.261    48.224
n3880.in[1] (.names)                                             1.014    49.238
n3880.out[0] (.names)                                            0.261    49.499
n11241.in[1] (.names)                                            1.014    50.513
n11241.out[0] (.names)                                           0.261    50.774
n10394.in[0] (.names)                                            1.014    51.787
n10394.out[0] (.names)                                           0.261    52.048
n10395.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10395.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n12043.Q[0] (.latch clocked by pclk)
Endpoint  : n10607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12043.clk[0] (.latch)                                           1.014     1.014
n12043.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12120.in[0] (.names)                                            1.014     2.070
n12120.out[0] (.names)                                           0.261     2.331
n12121.in[0] (.names)                                            1.014     3.344
n12121.out[0] (.names)                                           0.261     3.605
n12127.in[2] (.names)                                            1.014     4.619
n12127.out[0] (.names)                                           0.261     4.880
n2927.in[1] (.names)                                             1.014     5.894
n2927.out[0] (.names)                                            0.261     6.155
n12137.in[0] (.names)                                            1.014     7.169
n12137.out[0] (.names)                                           0.261     7.430
n12139.in[0] (.names)                                            1.014     8.444
n12139.out[0] (.names)                                           0.261     8.705
n12140.in[0] (.names)                                            1.014     9.719
n12140.out[0] (.names)                                           0.261     9.980
n12129.in[0] (.names)                                            1.014    10.993
n12129.out[0] (.names)                                           0.261    11.254
n12144.in[0] (.names)                                            1.014    12.268
n12144.out[0] (.names)                                           0.261    12.529
n12151.in[1] (.names)                                            1.014    13.543
n12151.out[0] (.names)                                           0.261    13.804
n3942.in[0] (.names)                                             1.014    14.818
n3942.out[0] (.names)                                            0.261    15.079
n3568.in[0] (.names)                                             1.014    16.093
n3568.out[0] (.names)                                            0.261    16.354
n3704.in[1] (.names)                                             1.014    17.367
n3704.out[0] (.names)                                            0.261    17.628
n12069.in[3] (.names)                                            1.014    18.642
n12069.out[0] (.names)                                           0.261    18.903
n12071.in[2] (.names)                                            1.014    19.917
n12071.out[0] (.names)                                           0.261    20.178
n12072.in[0] (.names)                                            1.014    21.192
n12072.out[0] (.names)                                           0.261    21.453
n12073.in[0] (.names)                                            1.014    22.467
n12073.out[0] (.names)                                           0.261    22.728
n10619.in[0] (.names)                                            1.014    23.742
n10619.out[0] (.names)                                           0.261    24.003
n10620.in[1] (.names)                                            1.014    25.016
n10620.out[0] (.names)                                           0.261    25.277
n10624.in[3] (.names)                                            1.014    26.291
n10624.out[0] (.names)                                           0.261    26.552
n3352.in[2] (.names)                                             1.014    27.566
n3352.out[0] (.names)                                            0.261    27.827
n10867.in[1] (.names)                                            1.014    28.841
n10867.out[0] (.names)                                           0.261    29.102
n10868.in[0] (.names)                                            1.014    30.116
n10868.out[0] (.names)                                           0.261    30.377
n10864.in[0] (.names)                                            1.014    31.390
n10864.out[0] (.names)                                           0.261    31.651
n10858.in[0] (.names)                                            1.014    32.665
n10858.out[0] (.names)                                           0.261    32.926
n10603.in[0] (.names)                                            1.014    33.940
n10603.out[0] (.names)                                           0.261    34.201
n10604.in[0] (.names)                                            1.014    35.215
n10604.out[0] (.names)                                           0.261    35.476
n10606.in[0] (.names)                                            1.014    36.490
n10606.out[0] (.names)                                           0.261    36.751
n10612.in[0] (.names)                                            1.014    37.765
n10612.out[0] (.names)                                           0.261    38.026
n10573.in[1] (.names)                                            1.014    39.039
n10573.out[0] (.names)                                           0.261    39.300
n10575.in[0] (.names)                                            1.014    40.314
n10575.out[0] (.names)                                           0.261    40.575
n10363.in[0] (.names)                                            1.014    41.589
n10363.out[0] (.names)                                           0.261    41.850
n3248.in[0] (.names)                                             1.014    42.864
n3248.out[0] (.names)                                            0.261    43.125
n10580.in[1] (.names)                                            1.014    44.139
n10580.out[0] (.names)                                           0.261    44.400
n5121.in[1] (.names)                                             1.014    45.413
n5121.out[0] (.names)                                            0.261    45.674
n10577.in[1] (.names)                                            1.014    46.688
n10577.out[0] (.names)                                           0.261    46.949
n10359.in[2] (.names)                                            1.014    47.963
n10359.out[0] (.names)                                           0.261    48.224
n4375.in[0] (.names)                                             1.014    49.238
n4375.out[0] (.names)                                            0.261    49.499
n10571.in[0] (.names)                                            1.014    50.513
n10571.out[0] (.names)                                           0.261    50.774
n10572.in[0] (.names)                                            1.014    51.787
n10572.out[0] (.names)                                           0.261    52.048
n10607.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10607.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n12043.Q[0] (.latch clocked by pclk)
Endpoint  : n3411.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12043.clk[0] (.latch)                                           1.014     1.014
n12043.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12120.in[0] (.names)                                            1.014     2.070
n12120.out[0] (.names)                                           0.261     2.331
n12121.in[0] (.names)                                            1.014     3.344
n12121.out[0] (.names)                                           0.261     3.605
n12127.in[2] (.names)                                            1.014     4.619
n12127.out[0] (.names)                                           0.261     4.880
n2927.in[1] (.names)                                             1.014     5.894
n2927.out[0] (.names)                                            0.261     6.155
n12137.in[0] (.names)                                            1.014     7.169
n12137.out[0] (.names)                                           0.261     7.430
n12139.in[0] (.names)                                            1.014     8.444
n12139.out[0] (.names)                                           0.261     8.705
n12140.in[0] (.names)                                            1.014     9.719
n12140.out[0] (.names)                                           0.261     9.980
n12129.in[0] (.names)                                            1.014    10.993
n12129.out[0] (.names)                                           0.261    11.254
n12144.in[0] (.names)                                            1.014    12.268
n12144.out[0] (.names)                                           0.261    12.529
n12151.in[1] (.names)                                            1.014    13.543
n12151.out[0] (.names)                                           0.261    13.804
n3942.in[0] (.names)                                             1.014    14.818
n3942.out[0] (.names)                                            0.261    15.079
n3568.in[0] (.names)                                             1.014    16.093
n3568.out[0] (.names)                                            0.261    16.354
n3704.in[1] (.names)                                             1.014    17.367
n3704.out[0] (.names)                                            0.261    17.628
n12069.in[3] (.names)                                            1.014    18.642
n12069.out[0] (.names)                                           0.261    18.903
n12071.in[2] (.names)                                            1.014    19.917
n12071.out[0] (.names)                                           0.261    20.178
n12072.in[0] (.names)                                            1.014    21.192
n12072.out[0] (.names)                                           0.261    21.453
n12073.in[0] (.names)                                            1.014    22.467
n12073.out[0] (.names)                                           0.261    22.728
n10619.in[0] (.names)                                            1.014    23.742
n10619.out[0] (.names)                                           0.261    24.003
n10620.in[1] (.names)                                            1.014    25.016
n10620.out[0] (.names)                                           0.261    25.277
n10624.in[3] (.names)                                            1.014    26.291
n10624.out[0] (.names)                                           0.261    26.552
n3352.in[2] (.names)                                             1.014    27.566
n3352.out[0] (.names)                                            0.261    27.827
n10867.in[1] (.names)                                            1.014    28.841
n10867.out[0] (.names)                                           0.261    29.102
n10868.in[0] (.names)                                            1.014    30.116
n10868.out[0] (.names)                                           0.261    30.377
n10864.in[0] (.names)                                            1.014    31.390
n10864.out[0] (.names)                                           0.261    31.651
n10858.in[0] (.names)                                            1.014    32.665
n10858.out[0] (.names)                                           0.261    32.926
n10603.in[0] (.names)                                            1.014    33.940
n10603.out[0] (.names)                                           0.261    34.201
n10604.in[0] (.names)                                            1.014    35.215
n10604.out[0] (.names)                                           0.261    35.476
n10606.in[0] (.names)                                            1.014    36.490
n10606.out[0] (.names)                                           0.261    36.751
n10612.in[0] (.names)                                            1.014    37.765
n10612.out[0] (.names)                                           0.261    38.026
n10573.in[1] (.names)                                            1.014    39.039
n10573.out[0] (.names)                                           0.261    39.300
n10575.in[0] (.names)                                            1.014    40.314
n10575.out[0] (.names)                                           0.261    40.575
n10363.in[0] (.names)                                            1.014    41.589
n10363.out[0] (.names)                                           0.261    41.850
n3248.in[0] (.names)                                             1.014    42.864
n3248.out[0] (.names)                                            0.261    43.125
n10580.in[1] (.names)                                            1.014    44.139
n10580.out[0] (.names)                                           0.261    44.400
n5121.in[1] (.names)                                             1.014    45.413
n5121.out[0] (.names)                                            0.261    45.674
n10577.in[1] (.names)                                            1.014    46.688
n10577.out[0] (.names)                                           0.261    46.949
n10359.in[2] (.names)                                            1.014    47.963
n10359.out[0] (.names)                                           0.261    48.224
n4375.in[0] (.names)                                             1.014    49.238
n4375.out[0] (.names)                                            0.261    49.499
n10571.in[0] (.names)                                            1.014    50.513
n10571.out[0] (.names)                                           0.261    50.774
n4240.in[0] (.names)                                             1.014    51.787
n4240.out[0] (.names)                                            0.261    52.048
n3411.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3411.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n12043.Q[0] (.latch clocked by pclk)
Endpoint  : n4226.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12043.clk[0] (.latch)                                           1.014     1.014
n12043.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12120.in[0] (.names)                                            1.014     2.070
n12120.out[0] (.names)                                           0.261     2.331
n12121.in[0] (.names)                                            1.014     3.344
n12121.out[0] (.names)                                           0.261     3.605
n12127.in[2] (.names)                                            1.014     4.619
n12127.out[0] (.names)                                           0.261     4.880
n2927.in[1] (.names)                                             1.014     5.894
n2927.out[0] (.names)                                            0.261     6.155
n12137.in[0] (.names)                                            1.014     7.169
n12137.out[0] (.names)                                           0.261     7.430
n12139.in[0] (.names)                                            1.014     8.444
n12139.out[0] (.names)                                           0.261     8.705
n12140.in[0] (.names)                                            1.014     9.719
n12140.out[0] (.names)                                           0.261     9.980
n12129.in[0] (.names)                                            1.014    10.993
n12129.out[0] (.names)                                           0.261    11.254
n12144.in[0] (.names)                                            1.014    12.268
n12144.out[0] (.names)                                           0.261    12.529
n12151.in[1] (.names)                                            1.014    13.543
n12151.out[0] (.names)                                           0.261    13.804
n3942.in[0] (.names)                                             1.014    14.818
n3942.out[0] (.names)                                            0.261    15.079
n3568.in[0] (.names)                                             1.014    16.093
n3568.out[0] (.names)                                            0.261    16.354
n3704.in[1] (.names)                                             1.014    17.367
n3704.out[0] (.names)                                            0.261    17.628
n12069.in[3] (.names)                                            1.014    18.642
n12069.out[0] (.names)                                           0.261    18.903
n12071.in[2] (.names)                                            1.014    19.917
n12071.out[0] (.names)                                           0.261    20.178
n12072.in[0] (.names)                                            1.014    21.192
n12072.out[0] (.names)                                           0.261    21.453
n12073.in[0] (.names)                                            1.014    22.467
n12073.out[0] (.names)                                           0.261    22.728
n10619.in[0] (.names)                                            1.014    23.742
n10619.out[0] (.names)                                           0.261    24.003
n10620.in[1] (.names)                                            1.014    25.016
n10620.out[0] (.names)                                           0.261    25.277
n10624.in[3] (.names)                                            1.014    26.291
n10624.out[0] (.names)                                           0.261    26.552
n3352.in[2] (.names)                                             1.014    27.566
n3352.out[0] (.names)                                            0.261    27.827
n10867.in[1] (.names)                                            1.014    28.841
n10867.out[0] (.names)                                           0.261    29.102
n10868.in[0] (.names)                                            1.014    30.116
n10868.out[0] (.names)                                           0.261    30.377
n10864.in[0] (.names)                                            1.014    31.390
n10864.out[0] (.names)                                           0.261    31.651
n10858.in[0] (.names)                                            1.014    32.665
n10858.out[0] (.names)                                           0.261    32.926
n10603.in[0] (.names)                                            1.014    33.940
n10603.out[0] (.names)                                           0.261    34.201
n10604.in[0] (.names)                                            1.014    35.215
n10604.out[0] (.names)                                           0.261    35.476
n10606.in[0] (.names)                                            1.014    36.490
n10606.out[0] (.names)                                           0.261    36.751
n10612.in[0] (.names)                                            1.014    37.765
n10612.out[0] (.names)                                           0.261    38.026
n10573.in[1] (.names)                                            1.014    39.039
n10573.out[0] (.names)                                           0.261    39.300
n10575.in[0] (.names)                                            1.014    40.314
n10575.out[0] (.names)                                           0.261    40.575
n10363.in[0] (.names)                                            1.014    41.589
n10363.out[0] (.names)                                           0.261    41.850
n3248.in[0] (.names)                                             1.014    42.864
n3248.out[0] (.names)                                            0.261    43.125
n10580.in[1] (.names)                                            1.014    44.139
n10580.out[0] (.names)                                           0.261    44.400
n10396.in[0] (.names)                                            1.014    45.413
n10396.out[0] (.names)                                           0.261    45.674
n10481.in[1] (.names)                                            1.014    46.688
n10481.out[0] (.names)                                           0.261    46.949
n4243.in[0] (.names)                                             1.014    47.963
n4243.out[0] (.names)                                            0.261    48.224
n10445.in[0] (.names)                                            1.014    49.238
n10445.out[0] (.names)                                           0.261    49.499
n10384.in[2] (.names)                                            1.014    50.513
n10384.out[0] (.names)                                           0.261    50.774
n4225.in[1] (.names)                                             1.014    51.787
n4225.out[0] (.names)                                            0.261    52.048
n4226.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4226.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n3861.Q[0] (.latch clocked by pclk)
Endpoint  : n4722.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3861.clk[0] (.latch)                                            1.014     1.014
n3861.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11300.in[0] (.names)                                            1.014     2.070
n11300.out[0] (.names)                                           0.261     2.331
n11302.in[2] (.names)                                            1.014     3.344
n11302.out[0] (.names)                                           0.261     3.605
n11798.in[1] (.names)                                            1.014     4.619
n11798.out[0] (.names)                                           0.261     4.880
n11799.in[2] (.names)                                            1.014     5.894
n11799.out[0] (.names)                                           0.261     6.155
n11803.in[0] (.names)                                            1.014     7.169
n11803.out[0] (.names)                                           0.261     7.430
n11804.in[0] (.names)                                            1.014     8.444
n11804.out[0] (.names)                                           0.261     8.705
n11305.in[0] (.names)                                            1.014     9.719
n11305.out[0] (.names)                                           0.261     9.980
n3017.in[1] (.names)                                             1.014    10.993
n3017.out[0] (.names)                                            0.261    11.254
n4882.in[3] (.names)                                             1.014    12.268
n4882.out[0] (.names)                                            0.261    12.529
n4764.in[2] (.names)                                             1.014    13.543
n4764.out[0] (.names)                                            0.261    13.804
n4926.in[3] (.names)                                             1.014    14.818
n4926.out[0] (.names)                                            0.261    15.079
n4841.in[1] (.names)                                             1.014    16.093
n4841.out[0] (.names)                                            0.261    16.354
n4928.in[0] (.names)                                             1.014    17.367
n4928.out[0] (.names)                                            0.261    17.628
n4902.in[0] (.names)                                             1.014    18.642
n4902.out[0] (.names)                                            0.261    18.903
n4903.in[0] (.names)                                             1.014    19.917
n4903.out[0] (.names)                                            0.261    20.178
n4904.in[0] (.names)                                             1.014    21.192
n4904.out[0] (.names)                                            0.261    21.453
n4905.in[0] (.names)                                             1.014    22.467
n4905.out[0] (.names)                                            0.261    22.728
n4755.in[2] (.names)                                             1.014    23.742
n4755.out[0] (.names)                                            0.261    24.003
n4254.in[0] (.names)                                             1.014    25.016
n4254.out[0] (.names)                                            0.261    25.277
n4608.in[0] (.names)                                             1.014    26.291
n4608.out[0] (.names)                                            0.261    26.552
n4544.in[2] (.names)                                             1.014    27.566
n4544.out[0] (.names)                                            0.261    27.827
n4611.in[1] (.names)                                             1.014    28.841
n4611.out[0] (.names)                                            0.261    29.102
n4628.in[0] (.names)                                             1.014    30.116
n4628.out[0] (.names)                                            0.261    30.377
n4588.in[0] (.names)                                             1.014    31.390
n4588.out[0] (.names)                                            0.261    31.651
n4488.in[0] (.names)                                             1.014    32.665
n4488.out[0] (.names)                                            0.261    32.926
n4589.in[1] (.names)                                             1.014    33.940
n4589.out[0] (.names)                                            0.261    34.201
n4632.in[0] (.names)                                             1.014    35.215
n4632.out[0] (.names)                                            0.261    35.476
n4339.in[1] (.names)                                             1.014    36.490
n4339.out[0] (.names)                                            0.261    36.751
n4633.in[0] (.names)                                             1.014    37.765
n4633.out[0] (.names)                                            0.261    38.026
n4635.in[2] (.names)                                             1.014    39.039
n4635.out[0] (.names)                                            0.261    39.300
n4542.in[0] (.names)                                             1.014    40.314
n4542.out[0] (.names)                                            0.261    40.575
n4637.in[2] (.names)                                             1.014    41.589
n4637.out[0] (.names)                                            0.261    41.850
n4639.in[1] (.names)                                             1.014    42.864
n4639.out[0] (.names)                                            0.261    43.125
n4596.in[0] (.names)                                             1.014    44.139
n4596.out[0] (.names)                                            0.261    44.400
n4636.in[0] (.names)                                             1.014    45.413
n4636.out[0] (.names)                                            0.261    45.674
n4141.in[0] (.names)                                             1.014    46.688
n4141.out[0] (.names)                                            0.261    46.949
n2991.in[1] (.names)                                             1.014    47.963
n2991.out[0] (.names)                                            0.261    48.224
n4345.in[0] (.names)                                             1.014    49.238
n4345.out[0] (.names)                                            0.261    49.499
n4756.in[1] (.names)                                             1.014    50.513
n4756.out[0] (.names)                                            0.261    50.774
n4721.in[0] (.names)                                             1.014    51.787
n4721.out[0] (.names)                                            0.261    52.048
n4722.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4722.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n3861.Q[0] (.latch clocked by pclk)
Endpoint  : n8392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3861.clk[0] (.latch)                                            1.014     1.014
n3861.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11300.in[0] (.names)                                            1.014     2.070
n11300.out[0] (.names)                                           0.261     2.331
n11302.in[2] (.names)                                            1.014     3.344
n11302.out[0] (.names)                                           0.261     3.605
n11798.in[1] (.names)                                            1.014     4.619
n11798.out[0] (.names)                                           0.261     4.880
n11799.in[2] (.names)                                            1.014     5.894
n11799.out[0] (.names)                                           0.261     6.155
n11803.in[0] (.names)                                            1.014     7.169
n11803.out[0] (.names)                                           0.261     7.430
n11804.in[0] (.names)                                            1.014     8.444
n11804.out[0] (.names)                                           0.261     8.705
n11305.in[0] (.names)                                            1.014     9.719
n11305.out[0] (.names)                                           0.261     9.980
n3017.in[1] (.names)                                             1.014    10.993
n3017.out[0] (.names)                                            0.261    11.254
n4882.in[3] (.names)                                             1.014    12.268
n4882.out[0] (.names)                                            0.261    12.529
n4764.in[2] (.names)                                             1.014    13.543
n4764.out[0] (.names)                                            0.261    13.804
n4926.in[3] (.names)                                             1.014    14.818
n4926.out[0] (.names)                                            0.261    15.079
n4841.in[1] (.names)                                             1.014    16.093
n4841.out[0] (.names)                                            0.261    16.354
n4928.in[0] (.names)                                             1.014    17.367
n4928.out[0] (.names)                                            0.261    17.628
n4902.in[0] (.names)                                             1.014    18.642
n4902.out[0] (.names)                                            0.261    18.903
n4903.in[0] (.names)                                             1.014    19.917
n4903.out[0] (.names)                                            0.261    20.178
n4904.in[0] (.names)                                             1.014    21.192
n4904.out[0] (.names)                                            0.261    21.453
n4907.in[2] (.names)                                             1.014    22.467
n4907.out[0] (.names)                                            0.261    22.728
n4908.in[1] (.names)                                             1.014    23.742
n4908.out[0] (.names)                                            0.261    24.003
n4824.in[0] (.names)                                             1.014    25.016
n4824.out[0] (.names)                                            0.261    25.277
n4825.in[2] (.names)                                             1.014    26.291
n4825.out[0] (.names)                                            0.261    26.552
n3489.in[3] (.names)                                             1.014    27.566
n3489.out[0] (.names)                                            0.261    27.827
n4845.in[1] (.names)                                             1.014    28.841
n4845.out[0] (.names)                                            0.261    29.102
n4861.in[1] (.names)                                             1.014    30.116
n4861.out[0] (.names)                                            0.261    30.377
n4843.in[1] (.names)                                             1.014    31.390
n4843.out[0] (.names)                                            0.261    31.651
n4863.in[0] (.names)                                             1.014    32.665
n4863.out[0] (.names)                                            0.261    32.926
n4377.in[2] (.names)                                             1.014    33.940
n4377.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n4796.in[0] (.names)                                             1.014    37.765
n4796.out[0] (.names)                                            0.261    38.026
n4797.in[0] (.names)                                             1.014    39.039
n4797.out[0] (.names)                                            0.261    39.300
n4782.in[0] (.names)                                             1.014    40.314
n4782.out[0] (.names)                                            0.261    40.575
n4799.in[2] (.names)                                             1.014    41.589
n4799.out[0] (.names)                                            0.261    41.850
n4786.in[0] (.names)                                             1.014    42.864
n4786.out[0] (.names)                                            0.261    43.125
n4801.in[1] (.names)                                             1.014    44.139
n4801.out[0] (.names)                                            0.261    44.400
n4802.in[0] (.names)                                             1.014    45.413
n4802.out[0] (.names)                                            0.261    45.674
n4784.in[2] (.names)                                             1.014    46.688
n4784.out[0] (.names)                                            0.261    46.949
n4785.in[1] (.names)                                             1.014    47.963
n4785.out[0] (.names)                                            0.261    48.224
n4033.in[0] (.names)                                             1.014    49.238
n4033.out[0] (.names)                                            0.261    49.499
n8513.in[1] (.names)                                             1.014    50.513
n8513.out[0] (.names)                                            0.261    50.774
n8391.in[1] (.names)                                             1.014    51.787
n8391.out[0] (.names)                                            0.261    52.048
n8392.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8392.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n3861.Q[0] (.latch clocked by pclk)
Endpoint  : n8510.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3861.clk[0] (.latch)                                            1.014     1.014
n3861.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11300.in[0] (.names)                                            1.014     2.070
n11300.out[0] (.names)                                           0.261     2.331
n11302.in[2] (.names)                                            1.014     3.344
n11302.out[0] (.names)                                           0.261     3.605
n11798.in[1] (.names)                                            1.014     4.619
n11798.out[0] (.names)                                           0.261     4.880
n11799.in[2] (.names)                                            1.014     5.894
n11799.out[0] (.names)                                           0.261     6.155
n11803.in[0] (.names)                                            1.014     7.169
n11803.out[0] (.names)                                           0.261     7.430
n11804.in[0] (.names)                                            1.014     8.444
n11804.out[0] (.names)                                           0.261     8.705
n11305.in[0] (.names)                                            1.014     9.719
n11305.out[0] (.names)                                           0.261     9.980
n3017.in[1] (.names)                                             1.014    10.993
n3017.out[0] (.names)                                            0.261    11.254
n4882.in[3] (.names)                                             1.014    12.268
n4882.out[0] (.names)                                            0.261    12.529
n4764.in[2] (.names)                                             1.014    13.543
n4764.out[0] (.names)                                            0.261    13.804
n4926.in[3] (.names)                                             1.014    14.818
n4926.out[0] (.names)                                            0.261    15.079
n4841.in[1] (.names)                                             1.014    16.093
n4841.out[0] (.names)                                            0.261    16.354
n4928.in[0] (.names)                                             1.014    17.367
n4928.out[0] (.names)                                            0.261    17.628
n4902.in[0] (.names)                                             1.014    18.642
n4902.out[0] (.names)                                            0.261    18.903
n4903.in[0] (.names)                                             1.014    19.917
n4903.out[0] (.names)                                            0.261    20.178
n4904.in[0] (.names)                                             1.014    21.192
n4904.out[0] (.names)                                            0.261    21.453
n4907.in[2] (.names)                                             1.014    22.467
n4907.out[0] (.names)                                            0.261    22.728
n4908.in[1] (.names)                                             1.014    23.742
n4908.out[0] (.names)                                            0.261    24.003
n4824.in[0] (.names)                                             1.014    25.016
n4824.out[0] (.names)                                            0.261    25.277
n4825.in[2] (.names)                                             1.014    26.291
n4825.out[0] (.names)                                            0.261    26.552
n3489.in[3] (.names)                                             1.014    27.566
n3489.out[0] (.names)                                            0.261    27.827
n4845.in[1] (.names)                                             1.014    28.841
n4845.out[0] (.names)                                            0.261    29.102
n4861.in[1] (.names)                                             1.014    30.116
n4861.out[0] (.names)                                            0.261    30.377
n4843.in[1] (.names)                                             1.014    31.390
n4843.out[0] (.names)                                            0.261    31.651
n4863.in[0] (.names)                                             1.014    32.665
n4863.out[0] (.names)                                            0.261    32.926
n4377.in[2] (.names)                                             1.014    33.940
n4377.out[0] (.names)                                            0.261    34.201
n4793.in[0] (.names)                                             1.014    35.215
n4793.out[0] (.names)                                            0.261    35.476
n4794.in[3] (.names)                                             1.014    36.490
n4794.out[0] (.names)                                            0.261    36.751
n4796.in[0] (.names)                                             1.014    37.765
n4796.out[0] (.names)                                            0.261    38.026
n4797.in[0] (.names)                                             1.014    39.039
n4797.out[0] (.names)                                            0.261    39.300
n4782.in[0] (.names)                                             1.014    40.314
n4782.out[0] (.names)                                            0.261    40.575
n4799.in[2] (.names)                                             1.014    41.589
n4799.out[0] (.names)                                            0.261    41.850
n4786.in[0] (.names)                                             1.014    42.864
n4786.out[0] (.names)                                            0.261    43.125
n4801.in[1] (.names)                                             1.014    44.139
n4801.out[0] (.names)                                            0.261    44.400
n4802.in[0] (.names)                                             1.014    45.413
n4802.out[0] (.names)                                            0.261    45.674
n4784.in[2] (.names)                                             1.014    46.688
n4784.out[0] (.names)                                            0.261    46.949
n4785.in[1] (.names)                                             1.014    47.963
n4785.out[0] (.names)                                            0.261    48.224
n4033.in[0] (.names)                                             1.014    49.238
n4033.out[0] (.names)                                            0.261    49.499
n8513.in[1] (.names)                                             1.014    50.513
n8513.out[0] (.names)                                            0.261    50.774
n8391.in[1] (.names)                                             1.014    51.787
n8391.out[0] (.names)                                            0.261    52.048
n8510.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8510.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n3618.Q[0] (.latch clocked by pclk)
Endpoint  : n6010.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3618.clk[0] (.latch)                                            1.014     1.014
n3618.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8405.in[0] (.names)                                             1.014     2.070
n8405.out[0] (.names)                                            0.261     2.331
n8468.in[0] (.names)                                             1.014     3.344
n8468.out[0] (.names)                                            0.261     3.605
n8471.in[0] (.names)                                             1.014     4.619
n8471.out[0] (.names)                                            0.261     4.880
n8453.in[1] (.names)                                             1.014     5.894
n8453.out[0] (.names)                                            0.261     6.155
n8412.in[1] (.names)                                             1.014     7.169
n8412.out[0] (.names)                                            0.261     7.430
n5379.in[0] (.names)                                             1.014     8.444
n5379.out[0] (.names)                                            0.261     8.705
n5380.in[0] (.names)                                             1.014     9.719
n5380.out[0] (.names)                                            0.261     9.980
n5381.in[0] (.names)                                             1.014    10.993
n5381.out[0] (.names)                                            0.261    11.254
n5389.in[2] (.names)                                             1.014    12.268
n5389.out[0] (.names)                                            0.261    12.529
n5391.in[0] (.names)                                             1.014    13.543
n5391.out[0] (.names)                                            0.261    13.804
n5399.in[1] (.names)                                             1.014    14.818
n5399.out[0] (.names)                                            0.261    15.079
n5405.in[2] (.names)                                             1.014    16.093
n5405.out[0] (.names)                                            0.261    16.354
n5406.in[1] (.names)                                             1.014    17.367
n5406.out[0] (.names)                                            0.261    17.628
n5412.in[1] (.names)                                             1.014    18.642
n5412.out[0] (.names)                                            0.261    18.903
n5407.in[0] (.names)                                             1.014    19.917
n5407.out[0] (.names)                                            0.261    20.178
n5413.in[0] (.names)                                             1.014    21.192
n5413.out[0] (.names)                                            0.261    21.453
n5422.in[0] (.names)                                             1.014    22.467
n5422.out[0] (.names)                                            0.261    22.728
n5424.in[1] (.names)                                             1.014    23.742
n5424.out[0] (.names)                                            0.261    24.003
n5430.in[1] (.names)                                             1.014    25.016
n5430.out[0] (.names)                                            0.261    25.277
n5431.in[1] (.names)                                             1.014    26.291
n5431.out[0] (.names)                                            0.261    26.552
n5432.in[0] (.names)                                             1.014    27.566
n5432.out[0] (.names)                                            0.261    27.827
n3715.in[0] (.names)                                             1.014    28.841
n3715.out[0] (.names)                                            0.261    29.102
n5598.in[1] (.names)                                             1.014    30.116
n5598.out[0] (.names)                                            0.261    30.377
n5311.in[2] (.names)                                             1.014    31.390
n5311.out[0] (.names)                                            0.261    31.651
n5602.in[2] (.names)                                             1.014    32.665
n5602.out[0] (.names)                                            0.261    32.926
n5603.in[0] (.names)                                             1.014    33.940
n5603.out[0] (.names)                                            0.261    34.201
n5604.in[0] (.names)                                             1.014    35.215
n5604.out[0] (.names)                                            0.261    35.476
n5605.in[0] (.names)                                             1.014    36.490
n5605.out[0] (.names)                                            0.261    36.751
n5606.in[3] (.names)                                             1.014    37.765
n5606.out[0] (.names)                                            0.261    38.026
n4122.in[1] (.names)                                             1.014    39.039
n4122.out[0] (.names)                                            0.261    39.300
n5365.in[1] (.names)                                             1.014    40.314
n5365.out[0] (.names)                                            0.261    40.575
n5385.in[2] (.names)                                             1.014    41.589
n5385.out[0] (.names)                                            0.261    41.850
n5612.in[1] (.names)                                             1.014    42.864
n5612.out[0] (.names)                                            0.261    43.125
n4370.in[0] (.names)                                             1.014    44.139
n4370.out[0] (.names)                                            0.261    44.400
n5711.in[1] (.names)                                             1.014    45.413
n5711.out[0] (.names)                                            0.261    45.674
n5688.in[1] (.names)                                             1.014    46.688
n5688.out[0] (.names)                                            0.261    46.949
n5689.in[0] (.names)                                             1.014    47.963
n5689.out[0] (.names)                                            0.261    48.224
n5941.in[1] (.names)                                             1.014    49.238
n5941.out[0] (.names)                                            0.261    49.499
n5942.in[2] (.names)                                             1.014    50.513
n5942.out[0] (.names)                                            0.261    50.774
n5948.in[1] (.names)                                             1.014    51.787
n5948.out[0] (.names)                                            0.261    52.048
n6010.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6010.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n7528.Q[0] (.latch clocked by pclk)
Endpoint  : n3277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7528.clk[0] (.latch)                                            1.014     1.014
n7528.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7531.in[0] (.names)                                             1.014     2.070
n7531.out[0] (.names)                                            0.261     2.331
n7525.in[0] (.names)                                             1.014     3.344
n7525.out[0] (.names)                                            0.261     3.605
n7527.in[1] (.names)                                             1.014     4.619
n7527.out[0] (.names)                                            0.261     4.880
n7524.in[1] (.names)                                             1.014     5.894
n7524.out[0] (.names)                                            0.261     6.155
n7516.in[0] (.names)                                             1.014     7.169
n7516.out[0] (.names)                                            0.261     7.430
n7508.in[0] (.names)                                             1.014     8.444
n7508.out[0] (.names)                                            0.261     8.705
n7517.in[1] (.names)                                             1.014     9.719
n7517.out[0] (.names)                                            0.261     9.980
n7507.in[0] (.names)                                             1.014    10.993
n7507.out[0] (.names)                                            0.261    11.254
n3216.in[0] (.names)                                             1.014    12.268
n3216.out[0] (.names)                                            0.261    12.529
n3453.in[0] (.names)                                             1.014    13.543
n3453.out[0] (.names)                                            0.261    13.804
n7523.in[0] (.names)                                             1.014    14.818
n7523.out[0] (.names)                                            0.261    15.079
n7439.in[1] (.names)                                             1.014    16.093
n7439.out[0] (.names)                                            0.261    16.354
n7184.in[1] (.names)                                             1.014    17.367
n7184.out[0] (.names)                                            0.261    17.628
n7492.in[0] (.names)                                             1.014    18.642
n7492.out[0] (.names)                                            0.261    18.903
n7488.in[0] (.names)                                             1.014    19.917
n7488.out[0] (.names)                                            0.261    20.178
n7489.in[1] (.names)                                             1.014    21.192
n7489.out[0] (.names)                                            0.261    21.453
n7490.in[0] (.names)                                             1.014    22.467
n7490.out[0] (.names)                                            0.261    22.728
n7451.in[1] (.names)                                             1.014    23.742
n7451.out[0] (.names)                                            0.261    24.003
n3048.in[1] (.names)                                             1.014    25.016
n3048.out[0] (.names)                                            0.261    25.277
n7491.in[0] (.names)                                             1.014    26.291
n7491.out[0] (.names)                                            0.261    26.552
n7449.in[1] (.names)                                             1.014    27.566
n7449.out[0] (.names)                                            0.261    27.827
n7450.in[3] (.names)                                             1.014    28.841
n7450.out[0] (.names)                                            0.261    29.102
n6791.in[1] (.names)                                             1.014    30.116
n6791.out[0] (.names)                                            0.261    30.377
n7498.in[0] (.names)                                             1.014    31.390
n7498.out[0] (.names)                                            0.261    31.651
n7011.in[0] (.names)                                             1.014    32.665
n7011.out[0] (.names)                                            0.261    32.926
n7499.in[0] (.names)                                             1.014    33.940
n7499.out[0] (.names)                                            0.261    34.201
n7500.in[0] (.names)                                             1.014    35.215
n7500.out[0] (.names)                                            0.261    35.476
n8181.in[1] (.names)                                             1.014    36.490
n8181.out[0] (.names)                                            0.261    36.751
n8182.in[1] (.names)                                             1.014    37.765
n8182.out[0] (.names)                                            0.261    38.026
n8185.in[1] (.names)                                             1.014    39.039
n8185.out[0] (.names)                                            0.261    39.300
n2966.in[1] (.names)                                             1.014    40.314
n2966.out[0] (.names)                                            0.261    40.575
n5181.in[3] (.names)                                             1.014    41.589
n5181.out[0] (.names)                                            0.261    41.850
n8179.in[0] (.names)                                             1.014    42.864
n8179.out[0] (.names)                                            0.261    43.125
n3640.in[0] (.names)                                             1.014    44.139
n3640.out[0] (.names)                                            0.261    44.400
n6503.in[0] (.names)                                             1.014    45.413
n6503.out[0] (.names)                                            0.261    45.674
n8169.in[1] (.names)                                             1.014    46.688
n8169.out[0] (.names)                                            0.261    46.949
n8188.in[2] (.names)                                             1.014    47.963
n8188.out[0] (.names)                                            0.261    48.224
n3384.in[1] (.names)                                             1.014    49.238
n3384.out[0] (.names)                                            0.261    49.499
n6502.in[0] (.names)                                             1.014    50.513
n6502.out[0] (.names)                                            0.261    50.774
n8189.in[1] (.names)                                             1.014    51.787
n8189.out[0] (.names)                                            0.261    52.048
n3277.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3277.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n7528.Q[0] (.latch clocked by pclk)
Endpoint  : n7760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7528.clk[0] (.latch)                                            1.014     1.014
n7528.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7531.in[0] (.names)                                             1.014     2.070
n7531.out[0] (.names)                                            0.261     2.331
n7525.in[0] (.names)                                             1.014     3.344
n7525.out[0] (.names)                                            0.261     3.605
n7527.in[1] (.names)                                             1.014     4.619
n7527.out[0] (.names)                                            0.261     4.880
n7524.in[1] (.names)                                             1.014     5.894
n7524.out[0] (.names)                                            0.261     6.155
n7516.in[0] (.names)                                             1.014     7.169
n7516.out[0] (.names)                                            0.261     7.430
n7455.in[0] (.names)                                             1.014     8.444
n7455.out[0] (.names)                                            0.261     8.705
n7446.in[2] (.names)                                             1.014     9.719
n7446.out[0] (.names)                                            0.261     9.980
n7682.in[0] (.names)                                             1.014    10.993
n7682.out[0] (.names)                                            0.261    11.254
n7683.in[0] (.names)                                             1.014    12.268
n7683.out[0] (.names)                                            0.261    12.529
n7704.in[0] (.names)                                             1.014    13.543
n7704.out[0] (.names)                                            0.261    13.804
n7705.in[1] (.names)                                             1.014    14.818
n7705.out[0] (.names)                                            0.261    15.079
n7707.in[0] (.names)                                             1.014    16.093
n7707.out[0] (.names)                                            0.261    16.354
n7708.in[0] (.names)                                             1.014    17.367
n7708.out[0] (.names)                                            0.261    17.628
n7709.in[0] (.names)                                             1.014    18.642
n7709.out[0] (.names)                                            0.261    18.903
n7764.in[2] (.names)                                             1.014    19.917
n7764.out[0] (.names)                                            0.261    20.178
n7765.in[0] (.names)                                             1.014    21.192
n7765.out[0] (.names)                                            0.261    21.453
n7800.in[0] (.names)                                             1.014    22.467
n7800.out[0] (.names)                                            0.261    22.728
n7780.in[1] (.names)                                             1.014    23.742
n7780.out[0] (.names)                                            0.261    24.003
n7586.in[0] (.names)                                             1.014    25.016
n7586.out[0] (.names)                                            0.261    25.277
n7552.in[0] (.names)                                             1.014    26.291
n7552.out[0] (.names)                                            0.261    26.552
n7594.in[0] (.names)                                             1.014    27.566
n7594.out[0] (.names)                                            0.261    27.827
n7536.in[0] (.names)                                             1.014    28.841
n7536.out[0] (.names)                                            0.261    29.102
n7537.in[2] (.names)                                             1.014    30.116
n7537.out[0] (.names)                                            0.261    30.377
n7544.in[1] (.names)                                             1.014    31.390
n7544.out[0] (.names)                                            0.261    31.651
n8059.in[2] (.names)                                             1.014    32.665
n8059.out[0] (.names)                                            0.261    32.926
n8095.in[1] (.names)                                             1.014    33.940
n8095.out[0] (.names)                                            0.261    34.201
n8099.in[0] (.names)                                             1.014    35.215
n8099.out[0] (.names)                                            0.261    35.476
n8100.in[0] (.names)                                             1.014    36.490
n8100.out[0] (.names)                                            0.261    36.751
n8083.in[0] (.names)                                             1.014    37.765
n8083.out[0] (.names)                                            0.261    38.026
n5333.in[2] (.names)                                             1.014    39.039
n5333.out[0] (.names)                                            0.261    39.300
n8084.in[0] (.names)                                             1.014    40.314
n8084.out[0] (.names)                                            0.261    40.575
n8085.in[0] (.names)                                             1.014    41.589
n8085.out[0] (.names)                                            0.261    41.850
n5267.in[0] (.names)                                             1.014    42.864
n5267.out[0] (.names)                                            0.261    43.125
n7969.in[1] (.names)                                             1.014    44.139
n7969.out[0] (.names)                                            0.261    44.400
n8050.in[0] (.names)                                             1.014    45.413
n8050.out[0] (.names)                                            0.261    45.674
n8106.in[0] (.names)                                             1.014    46.688
n8106.out[0] (.names)                                            0.261    46.949
n7758.in[2] (.names)                                             1.014    47.963
n7758.out[0] (.names)                                            0.261    48.224
n8001.in[0] (.names)                                             1.014    49.238
n8001.out[0] (.names)                                            0.261    49.499
n7433.in[0] (.names)                                             1.014    50.513
n7433.out[0] (.names)                                            0.261    50.774
n7759.in[0] (.names)                                             1.014    51.787
n7759.out[0] (.names)                                            0.261    52.048
n7760.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7760.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n3861.Q[0] (.latch clocked by pclk)
Endpoint  : n4553.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3861.clk[0] (.latch)                                            1.014     1.014
n3861.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11300.in[0] (.names)                                            1.014     2.070
n11300.out[0] (.names)                                           0.261     2.331
n11302.in[2] (.names)                                            1.014     3.344
n11302.out[0] (.names)                                           0.261     3.605
n11798.in[1] (.names)                                            1.014     4.619
n11798.out[0] (.names)                                           0.261     4.880
n11799.in[2] (.names)                                            1.014     5.894
n11799.out[0] (.names)                                           0.261     6.155
n11803.in[0] (.names)                                            1.014     7.169
n11803.out[0] (.names)                                           0.261     7.430
n11804.in[0] (.names)                                            1.014     8.444
n11804.out[0] (.names)                                           0.261     8.705
n11305.in[0] (.names)                                            1.014     9.719
n11305.out[0] (.names)                                           0.261     9.980
n3017.in[1] (.names)                                             1.014    10.993
n3017.out[0] (.names)                                            0.261    11.254
n4882.in[3] (.names)                                             1.014    12.268
n4882.out[0] (.names)                                            0.261    12.529
n4764.in[2] (.names)                                             1.014    13.543
n4764.out[0] (.names)                                            0.261    13.804
n4926.in[3] (.names)                                             1.014    14.818
n4926.out[0] (.names)                                            0.261    15.079
n4841.in[1] (.names)                                             1.014    16.093
n4841.out[0] (.names)                                            0.261    16.354
n4928.in[0] (.names)                                             1.014    17.367
n4928.out[0] (.names)                                            0.261    17.628
n4902.in[0] (.names)                                             1.014    18.642
n4902.out[0] (.names)                                            0.261    18.903
n4903.in[0] (.names)                                             1.014    19.917
n4903.out[0] (.names)                                            0.261    20.178
n4904.in[0] (.names)                                             1.014    21.192
n4904.out[0] (.names)                                            0.261    21.453
n4905.in[0] (.names)                                             1.014    22.467
n4905.out[0] (.names)                                            0.261    22.728
n4755.in[2] (.names)                                             1.014    23.742
n4755.out[0] (.names)                                            0.261    24.003
n4254.in[0] (.names)                                             1.014    25.016
n4254.out[0] (.names)                                            0.261    25.277
n4608.in[0] (.names)                                             1.014    26.291
n4608.out[0] (.names)                                            0.261    26.552
n4544.in[2] (.names)                                             1.014    27.566
n4544.out[0] (.names)                                            0.261    27.827
n4611.in[1] (.names)                                             1.014    28.841
n4611.out[0] (.names)                                            0.261    29.102
n4628.in[0] (.names)                                             1.014    30.116
n4628.out[0] (.names)                                            0.261    30.377
n4588.in[0] (.names)                                             1.014    31.390
n4588.out[0] (.names)                                            0.261    31.651
n4488.in[0] (.names)                                             1.014    32.665
n4488.out[0] (.names)                                            0.261    32.926
n4589.in[1] (.names)                                             1.014    33.940
n4589.out[0] (.names)                                            0.261    34.201
n4632.in[0] (.names)                                             1.014    35.215
n4632.out[0] (.names)                                            0.261    35.476
n4339.in[1] (.names)                                             1.014    36.490
n4339.out[0] (.names)                                            0.261    36.751
n4633.in[0] (.names)                                             1.014    37.765
n4633.out[0] (.names)                                            0.261    38.026
n4635.in[2] (.names)                                             1.014    39.039
n4635.out[0] (.names)                                            0.261    39.300
n4542.in[0] (.names)                                             1.014    40.314
n4542.out[0] (.names)                                            0.261    40.575
n4019.in[1] (.names)                                             1.014    41.589
n4019.out[0] (.names)                                            0.261    41.850
n4543.in[0] (.names)                                             1.014    42.864
n4543.out[0] (.names)                                            0.261    43.125
n4545.in[1] (.names)                                             1.014    44.139
n4545.out[0] (.names)                                            0.261    44.400
n4532.in[2] (.names)                                             1.014    45.413
n4532.out[0] (.names)                                            0.261    45.674
n4335.in[1] (.names)                                             1.014    46.688
n4335.out[0] (.names)                                            0.261    46.949
n4533.in[0] (.names)                                             1.014    47.963
n4533.out[0] (.names)                                            0.261    48.224
n3151.in[0] (.names)                                             1.014    49.238
n3151.out[0] (.names)                                            0.261    49.499
n4534.in[0] (.names)                                             1.014    50.513
n4534.out[0] (.names)                                            0.261    50.774
n4549.in[1] (.names)                                             1.014    51.787
n4549.out[0] (.names)                                            0.261    52.048
n4553.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4553.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n12869.Q[0] (.latch clocked by pclk)
Endpoint  : n12456.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12869.clk[0] (.latch)                                           1.014     1.014
n12869.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13450.in[0] (.names)                                            1.014     2.070
n13450.out[0] (.names)                                           0.261     2.331
n13451.in[0] (.names)                                            1.014     3.344
n13451.out[0] (.names)                                           0.261     3.605
n13452.in[2] (.names)                                            1.014     4.619
n13452.out[0] (.names)                                           0.261     4.880
n2971.in[0] (.names)                                             1.014     5.894
n2971.out[0] (.names)                                            0.261     6.155
n12837.in[1] (.names)                                            1.014     7.169
n12837.out[0] (.names)                                           0.261     7.430
n12838.in[0] (.names)                                            1.014     8.444
n12838.out[0] (.names)                                           0.261     8.705
n12832.in[0] (.names)                                            1.014     9.719
n12832.out[0] (.names)                                           0.261     9.980
n12840.in[2] (.names)                                            1.014    10.993
n12840.out[0] (.names)                                           0.261    11.254
n12841.in[0] (.names)                                            1.014    12.268
n12841.out[0] (.names)                                           0.261    12.529
n12842.in[0] (.names)                                            1.014    13.543
n12842.out[0] (.names)                                           0.261    13.804
n12846.in[0] (.names)                                            1.014    14.818
n12846.out[0] (.names)                                           0.261    15.079
n12997.in[2] (.names)                                            1.014    16.093
n12997.out[0] (.names)                                           0.261    16.354
n13008.in[0] (.names)                                            1.014    17.367
n13008.out[0] (.names)                                           0.261    17.628
n13013.in[1] (.names)                                            1.014    18.642
n13013.out[0] (.names)                                           0.261    18.903
n13279.in[0] (.names)                                            1.014    19.917
n13279.out[0] (.names)                                           0.261    20.178
n13308.in[0] (.names)                                            1.014    21.192
n13308.out[0] (.names)                                           0.261    21.453
n13309.in[1] (.names)                                            1.014    22.467
n13309.out[0] (.names)                                           0.261    22.728
n13310.in[0] (.names)                                            1.014    23.742
n13310.out[0] (.names)                                           0.261    24.003
n13320.in[0] (.names)                                            1.014    25.016
n13320.out[0] (.names)                                           0.261    25.277
n13322.in[2] (.names)                                            1.014    26.291
n13322.out[0] (.names)                                           0.261    26.552
n13314.in[2] (.names)                                            1.014    27.566
n13314.out[0] (.names)                                           0.261    27.827
n11165.in[1] (.names)                                            1.014    28.841
n11165.out[0] (.names)                                           0.261    29.102
n13323.in[2] (.names)                                            1.014    30.116
n13323.out[0] (.names)                                           0.261    30.377
n13285.in[0] (.names)                                            1.014    31.390
n13285.out[0] (.names)                                           0.261    31.651
n12512.in[2] (.names)                                            1.014    32.665
n12512.out[0] (.names)                                           0.261    32.926
n12513.in[0] (.names)                                            1.014    33.940
n12513.out[0] (.names)                                           0.261    34.201
n12515.in[1] (.names)                                            1.014    35.215
n12515.out[0] (.names)                                           0.261    35.476
n12509.in[1] (.names)                                            1.014    36.490
n12509.out[0] (.names)                                           0.261    36.751
n12496.in[2] (.names)                                            1.014    37.765
n12496.out[0] (.names)                                           0.261    38.026
n12507.in[0] (.names)                                            1.014    39.039
n12507.out[0] (.names)                                           0.261    39.300
n3402.in[0] (.names)                                             1.014    40.314
n3402.out[0] (.names)                                            0.261    40.575
n12464.in[1] (.names)                                            1.014    41.589
n12464.out[0] (.names)                                           0.261    41.850
n4285.in[1] (.names)                                             1.014    42.864
n4285.out[0] (.names)                                            0.261    43.125
n12498.in[0] (.names)                                            1.014    44.139
n12498.out[0] (.names)                                           0.261    44.400
n11039.in[0] (.names)                                            1.014    45.413
n11039.out[0] (.names)                                           0.261    45.674
n12579.in[1] (.names)                                            1.014    46.688
n12579.out[0] (.names)                                           0.261    46.949
n12580.in[0] (.names)                                            1.014    47.963
n12580.out[0] (.names)                                           0.261    48.224
n12459.in[1] (.names)                                            1.014    49.238
n12459.out[0] (.names)                                           0.261    49.499
n11058.in[0] (.names)                                            1.014    50.513
n11058.out[0] (.names)                                           0.261    50.774
n12455.in[0] (.names)                                            1.014    51.787
n12455.out[0] (.names)                                           0.261    52.048
n12456.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12456.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n17951.Q[0] (.latch clocked by pclk)
Endpoint  : n3074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17951.clk[0] (.latch)                                           1.014     1.014
n17951.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17921.in[0] (.names)                                            1.014     2.070
n17921.out[0] (.names)                                           0.261     2.331
n17922.in[0] (.names)                                            1.014     3.344
n17922.out[0] (.names)                                           0.261     3.605
n17926.in[0] (.names)                                            1.014     4.619
n17926.out[0] (.names)                                           0.261     4.880
n17932.in[0] (.names)                                            1.014     5.894
n17932.out[0] (.names)                                           0.261     6.155
n17933.in[0] (.names)                                            1.014     7.169
n17933.out[0] (.names)                                           0.261     7.430
n17938.in[0] (.names)                                            1.014     8.444
n17938.out[0] (.names)                                           0.261     8.705
n17939.in[1] (.names)                                            1.014     9.719
n17939.out[0] (.names)                                           0.261     9.980
n17943.in[1] (.names)                                            1.014    10.993
n17943.out[0] (.names)                                           0.261    11.254
n17945.in[0] (.names)                                            1.014    12.268
n17945.out[0] (.names)                                           0.261    12.529
n17953.in[2] (.names)                                            1.014    13.543
n17953.out[0] (.names)                                           0.261    13.804
n17954.in[0] (.names)                                            1.014    14.818
n17954.out[0] (.names)                                           0.261    15.079
n18183.in[0] (.names)                                            1.014    16.093
n18183.out[0] (.names)                                           0.261    16.354
n18186.in[2] (.names)                                            1.014    17.367
n18186.out[0] (.names)                                           0.261    17.628
n18184.in[1] (.names)                                            1.014    18.642
n18184.out[0] (.names)                                           0.261    18.903
n18185.in[3] (.names)                                            1.014    19.917
n18185.out[0] (.names)                                           0.261    20.178
n18187.in[1] (.names)                                            1.014    21.192
n18187.out[0] (.names)                                           0.261    21.453
n18152.in[0] (.names)                                            1.014    22.467
n18152.out[0] (.names)                                           0.261    22.728
n18137.in[0] (.names)                                            1.014    23.742
n18137.out[0] (.names)                                           0.261    24.003
n18138.in[0] (.names)                                            1.014    25.016
n18138.out[0] (.names)                                           0.261    25.277
n18142.in[0] (.names)                                            1.014    26.291
n18142.out[0] (.names)                                           0.261    26.552
n18071.in[1] (.names)                                            1.014    27.566
n18071.out[0] (.names)                                           0.261    27.827
n17446.in[1] (.names)                                            1.014    28.841
n17446.out[0] (.names)                                           0.261    29.102
n18608.in[0] (.names)                                            1.014    30.116
n18608.out[0] (.names)                                           0.261    30.377
n18609.in[1] (.names)                                            1.014    31.390
n18609.out[0] (.names)                                           0.261    31.651
n17564.in[0] (.names)                                            1.014    32.665
n17564.out[0] (.names)                                           0.261    32.926
n17961.in[2] (.names)                                            1.014    33.940
n17961.out[0] (.names)                                           0.261    34.201
n4076.in[1] (.names)                                             1.014    35.215
n4076.out[0] (.names)                                            0.261    35.476
n14325.in[0] (.names)                                            1.014    36.490
n14325.out[0] (.names)                                           0.261    36.751
n17183.in[1] (.names)                                            1.014    37.765
n17183.out[0] (.names)                                           0.261    38.026
n17194.in[2] (.names)                                            1.014    39.039
n17194.out[0] (.names)                                           0.261    39.300
n16700.in[1] (.names)                                            1.014    40.314
n16700.out[0] (.names)                                           0.261    40.575
n17195.in[0] (.names)                                            1.014    41.589
n17195.out[0] (.names)                                           0.261    41.850
n16919.in[0] (.names)                                            1.014    42.864
n16919.out[0] (.names)                                           0.261    43.125
n17146.in[0] (.names)                                            1.014    44.139
n17146.out[0] (.names)                                           0.261    44.400
n17147.in[2] (.names)                                            1.014    45.413
n17147.out[0] (.names)                                           0.261    45.674
n17003.in[1] (.names)                                            1.014    46.688
n17003.out[0] (.names)                                           0.261    46.949
n17148.in[0] (.names)                                            1.014    47.963
n17148.out[0] (.names)                                           0.261    48.224
n17158.in[0] (.names)                                            1.014    49.238
n17158.out[0] (.names)                                           0.261    49.499
n16921.in[1] (.names)                                            1.014    50.513
n16921.out[0] (.names)                                           0.261    50.774
n16665.in[0] (.names)                                            1.014    51.787
n16665.out[0] (.names)                                           0.261    52.048
n3074.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3074.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n2852.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11561.in[2] (.names)                                            1.014    27.566
n11561.out[0] (.names)                                           0.261    27.827
n11564.in[1] (.names)                                            1.014    28.841
n11564.out[0] (.names)                                           0.261    29.102
n11341.in[0] (.names)                                            1.014    30.116
n11341.out[0] (.names)                                           0.261    30.377
n11565.in[0] (.names)                                            1.014    31.390
n11565.out[0] (.names)                                           0.261    31.651
n11557.in[0] (.names)                                            1.014    32.665
n11557.out[0] (.names)                                           0.261    32.926
n11558.in[0] (.names)                                            1.014    33.940
n11558.out[0] (.names)                                           0.261    34.201
n11559.in[0] (.names)                                            1.014    35.215
n11559.out[0] (.names)                                           0.261    35.476
n11548.in[1] (.names)                                            1.014    36.490
n11548.out[0] (.names)                                           0.261    36.751
n11549.in[1] (.names)                                            1.014    37.765
n11549.out[0] (.names)                                           0.261    38.026
n11551.in[1] (.names)                                            1.014    39.039
n11551.out[0] (.names)                                           0.261    39.300
n11552.in[0] (.names)                                            1.014    40.314
n11552.out[0] (.names)                                           0.261    40.575
n11555.in[0] (.names)                                            1.014    41.589
n11555.out[0] (.names)                                           0.261    41.850
n11508.in[0] (.names)                                            1.014    42.864
n11508.out[0] (.names)                                           0.261    43.125
n11569.in[0] (.names)                                            1.014    44.139
n11569.out[0] (.names)                                           0.261    44.400
n11433.in[0] (.names)                                            1.014    45.413
n11433.out[0] (.names)                                           0.261    45.674
n11434.in[1] (.names)                                            1.014    46.688
n11434.out[0] (.names)                                           0.261    46.949
n11528.in[0] (.names)                                            1.014    47.963
n11528.out[0] (.names)                                           0.261    48.224
n3553.in[0] (.names)                                             1.014    49.238
n3553.out[0] (.names)                                            0.261    49.499
n11755.in[0] (.names)                                            1.014    50.513
n11755.out[0] (.names)                                           0.261    50.774
n11744.in[0] (.names)                                            1.014    51.787
n11744.out[0] (.names)                                           0.261    52.048
n2852.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2852.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n11017.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11369.in[1] (.names)                                            1.014    27.566
n11369.out[0] (.names)                                           0.261    27.827
n11370.in[0] (.names)                                            1.014    28.841
n11370.out[0] (.names)                                           0.261    29.102
n11346.in[0] (.names)                                            1.014    30.116
n11346.out[0] (.names)                                           0.261    30.377
n11374.in[0] (.names)                                            1.014    31.390
n11374.out[0] (.names)                                           0.261    31.651
n3994.in[0] (.names)                                             1.014    32.665
n3994.out[0] (.names)                                            0.261    32.926
n11487.in[0] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11463.in[1] (.names)                                            1.014    35.215
n11463.out[0] (.names)                                           0.261    35.476
n11402.in[1] (.names)                                            1.014    36.490
n11402.out[0] (.names)                                           0.261    36.751
n11492.in[0] (.names)                                            1.014    37.765
n11492.out[0] (.names)                                           0.261    38.026
n11751.in[2] (.names)                                            1.014    39.039
n11751.out[0] (.names)                                           0.261    39.300
n11754.in[2] (.names)                                            1.014    40.314
n11754.out[0] (.names)                                           0.261    40.575
n11761.in[0] (.names)                                            1.014    41.589
n11761.out[0] (.names)                                           0.261    41.850
n11762.in[0] (.names)                                            1.014    42.864
n11762.out[0] (.names)                                           0.261    43.125
n11763.in[0] (.names)                                            1.014    44.139
n11763.out[0] (.names)                                           0.261    44.400
n11788.in[1] (.names)                                            1.014    45.413
n11788.out[0] (.names)                                           0.261    45.674
n11790.in[0] (.names)                                            1.014    46.688
n11790.out[0] (.names)                                           0.261    46.949
n5104.in[2] (.names)                                             1.014    47.963
n5104.out[0] (.names)                                            0.261    48.224
n11791.in[0] (.names)                                            1.014    49.238
n11791.out[0] (.names)                                           0.261    49.499
n11348.in[0] (.names)                                            1.014    50.513
n11348.out[0] (.names)                                           0.261    50.774
n11016.in[0] (.names)                                            1.014    51.787
n11016.out[0] (.names)                                           0.261    52.048
n11017.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11017.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n11538.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11369.in[1] (.names)                                            1.014    27.566
n11369.out[0] (.names)                                           0.261    27.827
n11370.in[0] (.names)                                            1.014    28.841
n11370.out[0] (.names)                                           0.261    29.102
n11346.in[0] (.names)                                            1.014    30.116
n11346.out[0] (.names)                                           0.261    30.377
n11374.in[0] (.names)                                            1.014    31.390
n11374.out[0] (.names)                                           0.261    31.651
n3994.in[0] (.names)                                             1.014    32.665
n3994.out[0] (.names)                                            0.261    32.926
n11487.in[0] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11463.in[1] (.names)                                            1.014    35.215
n11463.out[0] (.names)                                           0.261    35.476
n11402.in[1] (.names)                                            1.014    36.490
n11402.out[0] (.names)                                           0.261    36.751
n11492.in[0] (.names)                                            1.014    37.765
n11492.out[0] (.names)                                           0.261    38.026
n11751.in[2] (.names)                                            1.014    39.039
n11751.out[0] (.names)                                           0.261    39.300
n11754.in[2] (.names)                                            1.014    40.314
n11754.out[0] (.names)                                           0.261    40.575
n11761.in[0] (.names)                                            1.014    41.589
n11761.out[0] (.names)                                           0.261    41.850
n11762.in[0] (.names)                                            1.014    42.864
n11762.out[0] (.names)                                           0.261    43.125
n11763.in[0] (.names)                                            1.014    44.139
n11763.out[0] (.names)                                           0.261    44.400
n11788.in[1] (.names)                                            1.014    45.413
n11788.out[0] (.names)                                           0.261    45.674
n11790.in[0] (.names)                                            1.014    46.688
n11790.out[0] (.names)                                           0.261    46.949
n5104.in[2] (.names)                                             1.014    47.963
n5104.out[0] (.names)                                            0.261    48.224
n11791.in[0] (.names)                                            1.014    49.238
n11791.out[0] (.names)                                           0.261    49.499
n11348.in[0] (.names)                                            1.014    50.513
n11348.out[0] (.names)                                           0.261    50.774
n11016.in[0] (.names)                                            1.014    51.787
n11016.out[0] (.names)                                           0.261    52.048
n11538.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11538.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n11582.Q[0] (.latch clocked by pclk)
Endpoint  : n10993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11582.clk[0] (.latch)                                           1.014     1.014
n11582.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11583.in[1] (.names)                                            1.014     2.070
n11583.out[0] (.names)                                           0.261     2.331
n11584.in[0] (.names)                                            1.014     3.344
n11584.out[0] (.names)                                           0.261     3.605
n11589.in[1] (.names)                                            1.014     4.619
n11589.out[0] (.names)                                           0.261     4.880
n11361.in[0] (.names)                                            1.014     5.894
n11361.out[0] (.names)                                           0.261     6.155
n11362.in[1] (.names)                                            1.014     7.169
n11362.out[0] (.names)                                           0.261     7.430
n11390.in[1] (.names)                                            1.014     8.444
n11390.out[0] (.names)                                           0.261     8.705
n11377.in[1] (.names)                                            1.014     9.719
n11377.out[0] (.names)                                           0.261     9.980
n11391.in[0] (.names)                                            1.014    10.993
n11391.out[0] (.names)                                           0.261    11.254
n11392.in[2] (.names)                                            1.014    12.268
n11392.out[0] (.names)                                           0.261    12.529
n11393.in[2] (.names)                                            1.014    13.543
n11393.out[0] (.names)                                           0.261    13.804
n11354.in[0] (.names)                                            1.014    14.818
n11354.out[0] (.names)                                           0.261    15.079
n11355.in[1] (.names)                                            1.014    16.093
n11355.out[0] (.names)                                           0.261    16.354
n6730.in[0] (.names)                                             1.014    17.367
n6730.out[0] (.names)                                            0.261    17.628
n11356.in[0] (.names)                                            1.014    18.642
n11356.out[0] (.names)                                           0.261    18.903
n11310.in[0] (.names)                                            1.014    19.917
n11310.out[0] (.names)                                           0.261    20.178
n11311.in[2] (.names)                                            1.014    21.192
n11311.out[0] (.names)                                           0.261    21.453
n11344.in[0] (.names)                                            1.014    22.467
n11344.out[0] (.names)                                           0.261    22.728
n11261.in[1] (.names)                                            1.014    23.742
n11261.out[0] (.names)                                           0.261    24.003
n11153.in[1] (.names)                                            1.014    25.016
n11153.out[0] (.names)                                           0.261    25.277
n11149.in[1] (.names)                                            1.014    26.291
n11149.out[0] (.names)                                           0.261    26.552
n11152.in[0] (.names)                                            1.014    27.566
n11152.out[0] (.names)                                           0.261    27.827
n11154.in[2] (.names)                                            1.014    28.841
n11154.out[0] (.names)                                           0.261    29.102
n11160.in[0] (.names)                                            1.014    30.116
n11160.out[0] (.names)                                           0.261    30.377
n11163.in[0] (.names)                                            1.014    31.390
n11163.out[0] (.names)                                           0.261    31.651
n11164.in[0] (.names)                                            1.014    32.665
n11164.out[0] (.names)                                           0.261    32.926
n11036.in[0] (.names)                                            1.014    33.940
n11036.out[0] (.names)                                           0.261    34.201
n11156.in[0] (.names)                                            1.014    35.215
n11156.out[0] (.names)                                           0.261    35.476
n11167.in[0] (.names)                                            1.014    36.490
n11167.out[0] (.names)                                           0.261    36.751
n11168.in[0] (.names)                                            1.014    37.765
n11168.out[0] (.names)                                           0.261    38.026
n11169.in[1] (.names)                                            1.014    39.039
n11169.out[0] (.names)                                           0.261    39.300
n11170.in[0] (.names)                                            1.014    40.314
n11170.out[0] (.names)                                           0.261    40.575
n11173.in[2] (.names)                                            1.014    41.589
n11173.out[0] (.names)                                           0.261    41.850
n4978.in[0] (.names)                                             1.014    42.864
n4978.out[0] (.names)                                            0.261    43.125
n11827.in[1] (.names)                                            1.014    44.139
n11827.out[0] (.names)                                           0.261    44.400
n3639.in[0] (.names)                                             1.014    45.413
n3639.out[0] (.names)                                            0.261    45.674
n11831.in[0] (.names)                                            1.014    46.688
n11831.out[0] (.names)                                           0.261    46.949
n11002.in[0] (.names)                                            1.014    47.963
n11002.out[0] (.names)                                           0.261    48.224
n4024.in[2] (.names)                                             1.014    49.238
n4024.out[0] (.names)                                            0.261    49.499
n11030.in[0] (.names)                                            1.014    50.513
n11030.out[0] (.names)                                           0.261    50.774
n10992.in[0] (.names)                                            1.014    51.787
n10992.out[0] (.names)                                           0.261    52.048
n10993.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10993.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n3912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11369.in[1] (.names)                                            1.014    27.566
n11369.out[0] (.names)                                           0.261    27.827
n11370.in[0] (.names)                                            1.014    28.841
n11370.out[0] (.names)                                           0.261    29.102
n11346.in[0] (.names)                                            1.014    30.116
n11346.out[0] (.names)                                           0.261    30.377
n11374.in[0] (.names)                                            1.014    31.390
n11374.out[0] (.names)                                           0.261    31.651
n3994.in[0] (.names)                                             1.014    32.665
n3994.out[0] (.names)                                            0.261    32.926
n11487.in[0] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11463.in[1] (.names)                                            1.014    35.215
n11463.out[0] (.names)                                           0.261    35.476
n11402.in[1] (.names)                                            1.014    36.490
n11402.out[0] (.names)                                           0.261    36.751
n11492.in[0] (.names)                                            1.014    37.765
n11492.out[0] (.names)                                           0.261    38.026
n11751.in[2] (.names)                                            1.014    39.039
n11751.out[0] (.names)                                           0.261    39.300
n11754.in[2] (.names)                                            1.014    40.314
n11754.out[0] (.names)                                           0.261    40.575
n11761.in[0] (.names)                                            1.014    41.589
n11761.out[0] (.names)                                           0.261    41.850
n11762.in[0] (.names)                                            1.014    42.864
n11762.out[0] (.names)                                           0.261    43.125
n11763.in[0] (.names)                                            1.014    44.139
n11763.out[0] (.names)                                           0.261    44.400
n11788.in[1] (.names)                                            1.014    45.413
n11788.out[0] (.names)                                           0.261    45.674
n11833.in[1] (.names)                                            1.014    46.688
n11833.out[0] (.names)                                           0.261    46.949
n11740.in[0] (.names)                                            1.014    47.963
n11740.out[0] (.names)                                           0.261    48.224
n5015.in[1] (.names)                                             1.014    49.238
n5015.out[0] (.names)                                            0.261    49.499
n11079.in[2] (.names)                                            1.014    50.513
n11079.out[0] (.names)                                           0.261    50.774
n10999.in[1] (.names)                                            1.014    51.787
n10999.out[0] (.names)                                           0.261    52.048
n3912.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3912.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n11920.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11369.in[1] (.names)                                            1.014    27.566
n11369.out[0] (.names)                                           0.261    27.827
n11370.in[0] (.names)                                            1.014    28.841
n11370.out[0] (.names)                                           0.261    29.102
n11346.in[0] (.names)                                            1.014    30.116
n11346.out[0] (.names)                                           0.261    30.377
n11374.in[0] (.names)                                            1.014    31.390
n11374.out[0] (.names)                                           0.261    31.651
n3994.in[0] (.names)                                             1.014    32.665
n3994.out[0] (.names)                                            0.261    32.926
n11487.in[0] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11463.in[1] (.names)                                            1.014    35.215
n11463.out[0] (.names)                                           0.261    35.476
n11402.in[1] (.names)                                            1.014    36.490
n11402.out[0] (.names)                                           0.261    36.751
n11492.in[0] (.names)                                            1.014    37.765
n11492.out[0] (.names)                                           0.261    38.026
n11751.in[2] (.names)                                            1.014    39.039
n11751.out[0] (.names)                                           0.261    39.300
n11754.in[2] (.names)                                            1.014    40.314
n11754.out[0] (.names)                                           0.261    40.575
n11761.in[0] (.names)                                            1.014    41.589
n11761.out[0] (.names)                                           0.261    41.850
n11762.in[0] (.names)                                            1.014    42.864
n11762.out[0] (.names)                                           0.261    43.125
n11763.in[0] (.names)                                            1.014    44.139
n11763.out[0] (.names)                                           0.261    44.400
n11788.in[1] (.names)                                            1.014    45.413
n11788.out[0] (.names)                                           0.261    45.674
n11833.in[1] (.names)                                            1.014    46.688
n11833.out[0] (.names)                                           0.261    46.949
n11740.in[0] (.names)                                            1.014    47.963
n11740.out[0] (.names)                                           0.261    48.224
n5015.in[1] (.names)                                             1.014    49.238
n5015.out[0] (.names)                                            0.261    49.499
n11079.in[2] (.names)                                            1.014    50.513
n11079.out[0] (.names)                                           0.261    50.774
n11917.in[1] (.names)                                            1.014    51.787
n11917.out[0] (.names)                                           0.261    52.048
n11920.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11920.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n6388.Q[0] (.latch clocked by pclk)
Endpoint  : n6447.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6388.clk[0] (.latch)                                            1.014     1.014
n6388.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6704.in[0] (.names)                                             1.014     2.070
n6704.out[0] (.names)                                            0.261     2.331
n8009.in[1] (.names)                                             1.014     3.344
n8009.out[0] (.names)                                            0.261     3.605
n8012.in[3] (.names)                                             1.014     4.619
n8012.out[0] (.names)                                            0.261     4.880
n8018.in[0] (.names)                                             1.014     5.894
n8018.out[0] (.names)                                            0.261     6.155
n7588.in[0] (.names)                                             1.014     7.169
n7588.out[0] (.names)                                            0.261     7.430
n8022.in[1] (.names)                                             1.014     8.444
n8022.out[0] (.names)                                            0.261     8.705
n8038.in[2] (.names)                                             1.014     9.719
n8038.out[0] (.names)                                            0.261     9.980
n8039.in[0] (.names)                                             1.014    10.993
n8039.out[0] (.names)                                            0.261    11.254
n8042.in[0] (.names)                                             1.014    12.268
n8042.out[0] (.names)                                            0.261    12.529
n8043.in[1] (.names)                                             1.014    13.543
n8043.out[0] (.names)                                            0.261    13.804
n8044.in[0] (.names)                                             1.014    14.818
n8044.out[0] (.names)                                            0.261    15.079
n8035.in[1] (.names)                                             1.014    16.093
n8035.out[0] (.names)                                            0.261    16.354
n8046.in[0] (.names)                                             1.014    17.367
n8046.out[0] (.names)                                            0.261    17.628
n8045.in[0] (.names)                                             1.014    18.642
n8045.out[0] (.names)                                            0.261    18.903
n7664.in[1] (.names)                                             1.014    19.917
n7664.out[0] (.names)                                            0.261    20.178
n7650.in[1] (.names)                                             1.014    21.192
n7650.out[0] (.names)                                            0.261    21.453
n7667.in[1] (.names)                                             1.014    22.467
n7667.out[0] (.names)                                            0.261    22.728
n7539.in[0] (.names)                                             1.014    23.742
n7539.out[0] (.names)                                            0.261    24.003
n7669.in[0] (.names)                                             1.014    25.016
n7669.out[0] (.names)                                            0.261    25.277
n5188.in[2] (.names)                                             1.014    26.291
n5188.out[0] (.names)                                            0.261    26.552
n6778.in[0] (.names)                                             1.014    27.566
n6778.out[0] (.names)                                            0.261    27.827
n6779.in[0] (.names)                                             1.014    28.841
n6779.out[0] (.names)                                            0.261    29.102
n6812.in[2] (.names)                                             1.014    30.116
n6812.out[0] (.names)                                            0.261    30.377
n6813.in[0] (.names)                                             1.014    31.390
n6813.out[0] (.names)                                            0.261    31.651
n6814.in[0] (.names)                                             1.014    32.665
n6814.out[0] (.names)                                            0.261    32.926
n6599.in[0] (.names)                                             1.014    33.940
n6599.out[0] (.names)                                            0.261    34.201
n6792.in[0] (.names)                                             1.014    35.215
n6792.out[0] (.names)                                            0.261    35.476
n6793.in[1] (.names)                                             1.014    36.490
n6793.out[0] (.names)                                            0.261    36.751
n6809.in[2] (.names)                                             1.014    37.765
n6809.out[0] (.names)                                            0.261    38.026
n6810.in[1] (.names)                                             1.014    39.039
n6810.out[0] (.names)                                            0.261    39.300
n6777.in[0] (.names)                                             1.014    40.314
n6777.out[0] (.names)                                            0.261    40.575
n6465.in[1] (.names)                                             1.014    41.589
n6465.out[0] (.names)                                            0.261    41.850
n5275.in[2] (.names)                                             1.014    42.864
n5275.out[0] (.names)                                            0.261    43.125
n6780.in[0] (.names)                                             1.014    44.139
n6780.out[0] (.names)                                            0.261    44.400
n6569.in[0] (.names)                                             1.014    45.413
n6569.out[0] (.names)                                            0.261    45.674
n6551.in[3] (.names)                                             1.014    46.688
n6551.out[0] (.names)                                            0.261    46.949
n6571.in[0] (.names)                                             1.014    47.963
n6571.out[0] (.names)                                            0.261    48.224
n6131.in[2] (.names)                                             1.014    49.238
n6131.out[0] (.names)                                            0.261    49.499
n6588.in[0] (.names)                                             1.014    50.513
n6588.out[0] (.names)                                            0.261    50.774
n6446.in[0] (.names)                                             1.014    51.787
n6446.out[0] (.names)                                            0.261    52.048
n6447.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6447.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n13084.Q[0] (.latch clocked by pclk)
Endpoint  : n17885.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13084.clk[0] (.latch)                                           1.014     1.014
n13084.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3642.in[0] (.names)                                             1.014     2.070
n3642.out[0] (.names)                                            0.261     2.331
n8433.in[1] (.names)                                             1.014     3.344
n8433.out[0] (.names)                                            0.261     3.605
n8435.in[0] (.names)                                             1.014     4.619
n8435.out[0] (.names)                                            0.261     4.880
n8436.in[0] (.names)                                             1.014     5.894
n8436.out[0] (.names)                                            0.261     6.155
n9003.in[1] (.names)                                             1.014     7.169
n9003.out[0] (.names)                                            0.261     7.430
n8140.in[2] (.names)                                             1.014     8.444
n8140.out[0] (.names)                                            0.261     8.705
n9004.in[0] (.names)                                             1.014     9.719
n9004.out[0] (.names)                                            0.261     9.980
n9005.in[0] (.names)                                             1.014    10.993
n9005.out[0] (.names)                                            0.261    11.254
n9214.in[2] (.names)                                             1.014    12.268
n9214.out[0] (.names)                                            0.261    12.529
n9215.in[0] (.names)                                             1.014    13.543
n9215.out[0] (.names)                                            0.261    13.804
n3869.in[0] (.names)                                             1.014    14.818
n3869.out[0] (.names)                                            0.261    15.079
n18351.in[2] (.names)                                            1.014    16.093
n18351.out[0] (.names)                                           0.261    16.354
n18353.in[1] (.names)                                            1.014    17.367
n18353.out[0] (.names)                                           0.261    17.628
n18365.in[1] (.names)                                            1.014    18.642
n18365.out[0] (.names)                                           0.261    18.903
n2900.in[0] (.names)                                             1.014    19.917
n2900.out[0] (.names)                                            0.261    20.178
n18442.in[3] (.names)                                            1.014    21.192
n18442.out[0] (.names)                                           0.261    21.453
n18419.in[0] (.names)                                            1.014    22.467
n18419.out[0] (.names)                                           0.261    22.728
n18420.in[2] (.names)                                            1.014    23.742
n18420.out[0] (.names)                                           0.261    24.003
n18429.in[2] (.names)                                            1.014    25.016
n18429.out[0] (.names)                                           0.261    25.277
n18438.in[1] (.names)                                            1.014    26.291
n18438.out[0] (.names)                                           0.261    26.552
n18443.in[0] (.names)                                            1.014    27.566
n18443.out[0] (.names)                                           0.261    27.827
n18359.in[0] (.names)                                            1.014    28.841
n18359.out[0] (.names)                                           0.261    29.102
n18444.in[0] (.names)                                            1.014    30.116
n18444.out[0] (.names)                                           0.261    30.377
n18445.in[1] (.names)                                            1.014    31.390
n18445.out[0] (.names)                                           0.261    31.651
n18337.in[2] (.names)                                            1.014    32.665
n18337.out[0] (.names)                                           0.261    32.926
n4183.in[2] (.names)                                             1.014    33.940
n4183.out[0] (.names)                                            0.261    34.201
n18453.in[2] (.names)                                            1.014    35.215
n18453.out[0] (.names)                                           0.261    35.476
n18054.in[0] (.names)                                            1.014    36.490
n18054.out[0] (.names)                                           0.261    36.751
n3458.in[1] (.names)                                             1.014    37.765
n3458.out[0] (.names)                                            0.261    38.026
n18056.in[3] (.names)                                            1.014    39.039
n18056.out[0] (.names)                                           0.261    39.300
n18102.in[0] (.names)                                            1.014    40.314
n18102.out[0] (.names)                                           0.261    40.575
n18075.in[0] (.names)                                            1.014    41.589
n18075.out[0] (.names)                                           0.261    41.850
n18006.in[1] (.names)                                            1.014    42.864
n18006.out[0] (.names)                                           0.261    43.125
n18077.in[1] (.names)                                            1.014    44.139
n18077.out[0] (.names)                                           0.261    44.400
n18090.in[1] (.names)                                            1.014    45.413
n18090.out[0] (.names)                                           0.261    45.674
n3679.in[0] (.names)                                             1.014    46.688
n3679.out[0] (.names)                                            0.261    46.949
n18091.in[1] (.names)                                            1.014    47.963
n18091.out[0] (.names)                                           0.261    48.224
n18007.in[1] (.names)                                            1.014    49.238
n18007.out[0] (.names)                                           0.261    49.499
n18009.in[1] (.names)                                            1.014    50.513
n18009.out[0] (.names)                                           0.261    50.774
n17884.in[1] (.names)                                            1.014    51.787
n17884.out[0] (.names)                                           0.261    52.048
n17885.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17885.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n6421.Q[0] (.latch clocked by pclk)
Endpoint  : n3936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6421.clk[0] (.latch)                                            1.014     1.014
n6421.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3926.in[0] (.names)                                             1.014     2.070
n3926.out[0] (.names)                                            0.261     2.331
n5569.in[0] (.names)                                             1.014     3.344
n5569.out[0] (.names)                                            0.261     3.605
n6065.in[0] (.names)                                             1.014     4.619
n6065.out[0] (.names)                                            0.261     4.880
n8615.in[0] (.names)                                             1.014     5.894
n8615.out[0] (.names)                                            0.261     6.155
n8632.in[0] (.names)                                             1.014     7.169
n8632.out[0] (.names)                                            0.261     7.430
n8633.in[2] (.names)                                             1.014     8.444
n8633.out[0] (.names)                                            0.261     8.705
n8634.in[0] (.names)                                             1.014     9.719
n8634.out[0] (.names)                                            0.261     9.980
n8635.in[0] (.names)                                             1.014    10.993
n8635.out[0] (.names)                                            0.261    11.254
n8645.in[3] (.names)                                             1.014    12.268
n8645.out[0] (.names)                                            0.261    12.529
n8647.in[1] (.names)                                             1.014    13.543
n8647.out[0] (.names)                                            0.261    13.804
n8648.in[0] (.names)                                             1.014    14.818
n8648.out[0] (.names)                                            0.261    15.079
n8649.in[0] (.names)                                             1.014    16.093
n8649.out[0] (.names)                                            0.261    16.354
n8799.in[0] (.names)                                             1.014    17.367
n8799.out[0] (.names)                                            0.261    17.628
n8802.in[2] (.names)                                             1.014    18.642
n8802.out[0] (.names)                                            0.261    18.903
n8882.in[2] (.names)                                             1.014    19.917
n8882.out[0] (.names)                                            0.261    20.178
n8883.in[0] (.names)                                             1.014    21.192
n8883.out[0] (.names)                                            0.261    21.453
n8707.in[0] (.names)                                             1.014    22.467
n8707.out[0] (.names)                                            0.261    22.728
n8954.in[1] (.names)                                             1.014    23.742
n8954.out[0] (.names)                                            0.261    24.003
n8950.in[3] (.names)                                             1.014    25.016
n8950.out[0] (.names)                                            0.261    25.277
n8955.in[0] (.names)                                             1.014    26.291
n8955.out[0] (.names)                                            0.261    26.552
n8957.in[0] (.names)                                             1.014    27.566
n8957.out[0] (.names)                                            0.261    27.827
n8811.in[3] (.names)                                             1.014    28.841
n8811.out[0] (.names)                                            0.261    29.102
n5149.in[0] (.names)                                             1.014    30.116
n5149.out[0] (.names)                                            0.261    30.377
n5247.in[0] (.names)                                             1.014    31.390
n5247.out[0] (.names)                                            0.261    31.651
n8816.in[1] (.names)                                             1.014    32.665
n8816.out[0] (.names)                                            0.261    32.926
n9022.in[1] (.names)                                             1.014    33.940
n9022.out[0] (.names)                                            0.261    34.201
n4052.in[1] (.names)                                             1.014    35.215
n4052.out[0] (.names)                                            0.261    35.476
n18373.in[0] (.names)                                            1.014    36.490
n18373.out[0] (.names)                                           0.261    36.751
n18374.in[0] (.names)                                            1.014    37.765
n18374.out[0] (.names)                                           0.261    38.026
n18357.in[0] (.names)                                            1.014    39.039
n18357.out[0] (.names)                                           0.261    39.300
n18358.in[0] (.names)                                            1.014    40.314
n18358.out[0] (.names)                                           0.261    40.575
n18340.in[1] (.names)                                            1.014    41.589
n18340.out[0] (.names)                                           0.261    41.850
n18384.in[0] (.names)                                            1.014    42.864
n18384.out[0] (.names)                                           0.261    43.125
n18245.in[0] (.names)                                            1.014    44.139
n18245.out[0] (.names)                                           0.261    44.400
n18385.in[0] (.names)                                            1.014    45.413
n18385.out[0] (.names)                                           0.261    45.674
n18164.in[2] (.names)                                            1.014    46.688
n18164.out[0] (.names)                                           0.261    46.949
n16914.in[0] (.names)                                            1.014    47.963
n16914.out[0] (.names)                                           0.261    48.224
n18387.in[0] (.names)                                            1.014    49.238
n18387.out[0] (.names)                                           0.261    49.499
n18562.in[2] (.names)                                            1.014    50.513
n18562.out[0] (.names)                                           0.261    50.774
n16953.in[1] (.names)                                            1.014    51.787
n16953.out[0] (.names)                                           0.261    52.048
n3936.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3936.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n3801.Q[0] (.latch clocked by pclk)
Endpoint  : n17900.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3801.clk[0] (.latch)                                            1.014     1.014
n3801.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17763.in[0] (.names)                                            1.014     2.070
n17763.out[0] (.names)                                           0.261     2.331
n17759.in[2] (.names)                                            1.014     3.344
n17759.out[0] (.names)                                           0.261     3.605
n17760.in[1] (.names)                                            1.014     4.619
n17760.out[0] (.names)                                           0.261     4.880
n17761.in[1] (.names)                                            1.014     5.894
n17761.out[0] (.names)                                           0.261     6.155
n17767.in[2] (.names)                                            1.014     7.169
n17767.out[0] (.names)                                           0.261     7.430
n17430.in[1] (.names)                                            1.014     8.444
n17430.out[0] (.names)                                           0.261     8.705
n17432.in[1] (.names)                                            1.014     9.719
n17432.out[0] (.names)                                           0.261     9.980
n17433.in[1] (.names)                                            1.014    10.993
n17433.out[0] (.names)                                           0.261    11.254
n17375.in[2] (.names)                                            1.014    12.268
n17375.out[0] (.names)                                           0.261    12.529
n17445.in[1] (.names)                                            1.014    13.543
n17445.out[0] (.names)                                           0.261    13.804
n17434.in[0] (.names)                                            1.014    14.818
n17434.out[0] (.names)                                           0.261    15.079
n3464.in[0] (.names)                                             1.014    16.093
n3464.out[0] (.names)                                            0.261    16.354
n17794.in[2] (.names)                                            1.014    17.367
n17794.out[0] (.names)                                           0.261    17.628
n17796.in[1] (.names)                                            1.014    18.642
n17796.out[0] (.names)                                           0.261    18.903
n17798.in[0] (.names)                                            1.014    19.917
n17798.out[0] (.names)                                           0.261    20.178
n17802.in[1] (.names)                                            1.014    21.192
n17802.out[0] (.names)                                           0.261    21.453
n17805.in[1] (.names)                                            1.014    22.467
n17805.out[0] (.names)                                           0.261    22.728
n17806.in[0] (.names)                                            1.014    23.742
n17806.out[0] (.names)                                           0.261    24.003
n17807.in[2] (.names)                                            1.014    25.016
n17807.out[0] (.names)                                           0.261    25.277
n17741.in[1] (.names)                                            1.014    26.291
n17741.out[0] (.names)                                           0.261    26.552
n17621.in[0] (.names)                                            1.014    27.566
n17621.out[0] (.names)                                           0.261    27.827
n17622.in[0] (.names)                                            1.014    28.841
n17622.out[0] (.names)                                           0.261    29.102
n17613.in[2] (.names)                                            1.014    30.116
n17613.out[0] (.names)                                           0.261    30.377
n17059.in[1] (.names)                                            1.014    31.390
n17059.out[0] (.names)                                           0.261    31.651
n17209.in[2] (.names)                                            1.014    32.665
n17209.out[0] (.names)                                           0.261    32.926
n17199.in[2] (.names)                                            1.014    33.940
n17199.out[0] (.names)                                           0.261    34.201
n17174.in[3] (.names)                                            1.014    35.215
n17174.out[0] (.names)                                           0.261    35.476
n17200.in[0] (.names)                                            1.014    36.490
n17200.out[0] (.names)                                           0.261    36.751
n16979.in[1] (.names)                                            1.014    37.765
n16979.out[0] (.names)                                           0.261    38.026
n18466.in[2] (.names)                                            1.014    39.039
n18466.out[0] (.names)                                           0.261    39.300
n18467.in[0] (.names)                                            1.014    40.314
n18467.out[0] (.names)                                           0.261    40.575
n18497.in[3] (.names)                                            1.014    41.589
n18497.out[0] (.names)                                           0.261    41.850
n18567.in[1] (.names)                                            1.014    42.864
n18567.out[0] (.names)                                           0.261    43.125
n18518.in[0] (.names)                                            1.014    44.139
n18518.out[0] (.names)                                           0.261    44.400
n18640.in[3] (.names)                                            1.014    45.413
n18640.out[0] (.names)                                           0.261    45.674
n18642.in[0] (.names)                                            1.014    46.688
n18642.out[0] (.names)                                           0.261    46.949
n18643.in[1] (.names)                                            1.014    47.963
n18643.out[0] (.names)                                           0.261    48.224
n18644.in[1] (.names)                                            1.014    49.238
n18644.out[0] (.names)                                           0.261    49.499
n17910.in[0] (.names)                                            1.014    50.513
n17910.out[0] (.names)                                           0.261    50.774
n17899.in[0] (.names)                                            1.014    51.787
n17899.out[0] (.names)                                           0.261    52.048
n17900.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17900.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n3801.Q[0] (.latch clocked by pclk)
Endpoint  : n17879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3801.clk[0] (.latch)                                            1.014     1.014
n3801.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17763.in[0] (.names)                                            1.014     2.070
n17763.out[0] (.names)                                           0.261     2.331
n17759.in[2] (.names)                                            1.014     3.344
n17759.out[0] (.names)                                           0.261     3.605
n17760.in[1] (.names)                                            1.014     4.619
n17760.out[0] (.names)                                           0.261     4.880
n17761.in[1] (.names)                                            1.014     5.894
n17761.out[0] (.names)                                           0.261     6.155
n17767.in[2] (.names)                                            1.014     7.169
n17767.out[0] (.names)                                           0.261     7.430
n17430.in[1] (.names)                                            1.014     8.444
n17430.out[0] (.names)                                           0.261     8.705
n17432.in[1] (.names)                                            1.014     9.719
n17432.out[0] (.names)                                           0.261     9.980
n17433.in[1] (.names)                                            1.014    10.993
n17433.out[0] (.names)                                           0.261    11.254
n17375.in[2] (.names)                                            1.014    12.268
n17375.out[0] (.names)                                           0.261    12.529
n17445.in[1] (.names)                                            1.014    13.543
n17445.out[0] (.names)                                           0.261    13.804
n17434.in[0] (.names)                                            1.014    14.818
n17434.out[0] (.names)                                           0.261    15.079
n3464.in[0] (.names)                                             1.014    16.093
n3464.out[0] (.names)                                            0.261    16.354
n17794.in[2] (.names)                                            1.014    17.367
n17794.out[0] (.names)                                           0.261    17.628
n17796.in[1] (.names)                                            1.014    18.642
n17796.out[0] (.names)                                           0.261    18.903
n17798.in[0] (.names)                                            1.014    19.917
n17798.out[0] (.names)                                           0.261    20.178
n17802.in[1] (.names)                                            1.014    21.192
n17802.out[0] (.names)                                           0.261    21.453
n17805.in[1] (.names)                                            1.014    22.467
n17805.out[0] (.names)                                           0.261    22.728
n17806.in[0] (.names)                                            1.014    23.742
n17806.out[0] (.names)                                           0.261    24.003
n17807.in[2] (.names)                                            1.014    25.016
n17807.out[0] (.names)                                           0.261    25.277
n17741.in[1] (.names)                                            1.014    26.291
n17741.out[0] (.names)                                           0.261    26.552
n17621.in[0] (.names)                                            1.014    27.566
n17621.out[0] (.names)                                           0.261    27.827
n17622.in[0] (.names)                                            1.014    28.841
n17622.out[0] (.names)                                           0.261    29.102
n17613.in[2] (.names)                                            1.014    30.116
n17613.out[0] (.names)                                           0.261    30.377
n17059.in[1] (.names)                                            1.014    31.390
n17059.out[0] (.names)                                           0.261    31.651
n17209.in[2] (.names)                                            1.014    32.665
n17209.out[0] (.names)                                           0.261    32.926
n17199.in[2] (.names)                                            1.014    33.940
n17199.out[0] (.names)                                           0.261    34.201
n17174.in[3] (.names)                                            1.014    35.215
n17174.out[0] (.names)                                           0.261    35.476
n17200.in[0] (.names)                                            1.014    36.490
n17200.out[0] (.names)                                           0.261    36.751
n16979.in[1] (.names)                                            1.014    37.765
n16979.out[0] (.names)                                           0.261    38.026
n18466.in[2] (.names)                                            1.014    39.039
n18466.out[0] (.names)                                           0.261    39.300
n18467.in[0] (.names)                                            1.014    40.314
n18467.out[0] (.names)                                           0.261    40.575
n18497.in[3] (.names)                                            1.014    41.589
n18497.out[0] (.names)                                           0.261    41.850
n18567.in[1] (.names)                                            1.014    42.864
n18567.out[0] (.names)                                           0.261    43.125
n18518.in[0] (.names)                                            1.014    44.139
n18518.out[0] (.names)                                           0.261    44.400
n18640.in[3] (.names)                                            1.014    45.413
n18640.out[0] (.names)                                           0.261    45.674
n18642.in[0] (.names)                                            1.014    46.688
n18642.out[0] (.names)                                           0.261    46.949
n18643.in[1] (.names)                                            1.014    47.963
n18643.out[0] (.names)                                           0.261    48.224
n18644.in[1] (.names)                                            1.014    49.238
n18644.out[0] (.names)                                           0.261    49.499
n18645.in[0] (.names)                                            1.014    50.513
n18645.out[0] (.names)                                           0.261    50.774
n17878.in[0] (.names)                                            1.014    51.787
n17878.out[0] (.names)                                           0.261    52.048
n17879.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17879.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n3801.Q[0] (.latch clocked by pclk)
Endpoint  : n17896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3801.clk[0] (.latch)                                            1.014     1.014
n3801.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n17763.in[0] (.names)                                            1.014     2.070
n17763.out[0] (.names)                                           0.261     2.331
n17759.in[2] (.names)                                            1.014     3.344
n17759.out[0] (.names)                                           0.261     3.605
n17760.in[1] (.names)                                            1.014     4.619
n17760.out[0] (.names)                                           0.261     4.880
n17761.in[1] (.names)                                            1.014     5.894
n17761.out[0] (.names)                                           0.261     6.155
n17767.in[2] (.names)                                            1.014     7.169
n17767.out[0] (.names)                                           0.261     7.430
n17430.in[1] (.names)                                            1.014     8.444
n17430.out[0] (.names)                                           0.261     8.705
n17432.in[1] (.names)                                            1.014     9.719
n17432.out[0] (.names)                                           0.261     9.980
n17433.in[1] (.names)                                            1.014    10.993
n17433.out[0] (.names)                                           0.261    11.254
n17375.in[2] (.names)                                            1.014    12.268
n17375.out[0] (.names)                                           0.261    12.529
n17445.in[1] (.names)                                            1.014    13.543
n17445.out[0] (.names)                                           0.261    13.804
n17434.in[0] (.names)                                            1.014    14.818
n17434.out[0] (.names)                                           0.261    15.079
n3464.in[0] (.names)                                             1.014    16.093
n3464.out[0] (.names)                                            0.261    16.354
n17794.in[2] (.names)                                            1.014    17.367
n17794.out[0] (.names)                                           0.261    17.628
n17796.in[1] (.names)                                            1.014    18.642
n17796.out[0] (.names)                                           0.261    18.903
n17798.in[0] (.names)                                            1.014    19.917
n17798.out[0] (.names)                                           0.261    20.178
n17802.in[1] (.names)                                            1.014    21.192
n17802.out[0] (.names)                                           0.261    21.453
n17805.in[1] (.names)                                            1.014    22.467
n17805.out[0] (.names)                                           0.261    22.728
n17806.in[0] (.names)                                            1.014    23.742
n17806.out[0] (.names)                                           0.261    24.003
n17807.in[2] (.names)                                            1.014    25.016
n17807.out[0] (.names)                                           0.261    25.277
n17741.in[1] (.names)                                            1.014    26.291
n17741.out[0] (.names)                                           0.261    26.552
n17621.in[0] (.names)                                            1.014    27.566
n17621.out[0] (.names)                                           0.261    27.827
n17622.in[0] (.names)                                            1.014    28.841
n17622.out[0] (.names)                                           0.261    29.102
n17613.in[2] (.names)                                            1.014    30.116
n17613.out[0] (.names)                                           0.261    30.377
n17059.in[1] (.names)                                            1.014    31.390
n17059.out[0] (.names)                                           0.261    31.651
n17209.in[2] (.names)                                            1.014    32.665
n17209.out[0] (.names)                                           0.261    32.926
n17199.in[2] (.names)                                            1.014    33.940
n17199.out[0] (.names)                                           0.261    34.201
n17174.in[3] (.names)                                            1.014    35.215
n17174.out[0] (.names)                                           0.261    35.476
n17200.in[0] (.names)                                            1.014    36.490
n17200.out[0] (.names)                                           0.261    36.751
n16979.in[1] (.names)                                            1.014    37.765
n16979.out[0] (.names)                                           0.261    38.026
n18466.in[2] (.names)                                            1.014    39.039
n18466.out[0] (.names)                                           0.261    39.300
n18467.in[0] (.names)                                            1.014    40.314
n18467.out[0] (.names)                                           0.261    40.575
n18497.in[3] (.names)                                            1.014    41.589
n18497.out[0] (.names)                                           0.261    41.850
n18567.in[1] (.names)                                            1.014    42.864
n18567.out[0] (.names)                                           0.261    43.125
n18518.in[0] (.names)                                            1.014    44.139
n18518.out[0] (.names)                                           0.261    44.400
n18640.in[3] (.names)                                            1.014    45.413
n18640.out[0] (.names)                                           0.261    45.674
n18642.in[0] (.names)                                            1.014    46.688
n18642.out[0] (.names)                                           0.261    46.949
n18643.in[1] (.names)                                            1.014    47.963
n18643.out[0] (.names)                                           0.261    48.224
n18644.in[1] (.names)                                            1.014    49.238
n18644.out[0] (.names)                                           0.261    49.499
n18645.in[0] (.names)                                            1.014    50.513
n18645.out[0] (.names)                                           0.261    50.774
n17895.in[1] (.names)                                            1.014    51.787
n17895.out[0] (.names)                                           0.261    52.048
n17896.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17896.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n13084.Q[0] (.latch clocked by pclk)
Endpoint  : n13624.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13084.clk[0] (.latch)                                           1.014     1.014
n13084.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3642.in[0] (.names)                                             1.014     2.070
n3642.out[0] (.names)                                            0.261     2.331
n8433.in[1] (.names)                                             1.014     3.344
n8433.out[0] (.names)                                            0.261     3.605
n8435.in[0] (.names)                                             1.014     4.619
n8435.out[0] (.names)                                            0.261     4.880
n8436.in[0] (.names)                                             1.014     5.894
n8436.out[0] (.names)                                            0.261     6.155
n9003.in[1] (.names)                                             1.014     7.169
n9003.out[0] (.names)                                            0.261     7.430
n8140.in[2] (.names)                                             1.014     8.444
n8140.out[0] (.names)                                            0.261     8.705
n9004.in[0] (.names)                                             1.014     9.719
n9004.out[0] (.names)                                            0.261     9.980
n9005.in[0] (.names)                                             1.014    10.993
n9005.out[0] (.names)                                            0.261    11.254
n9214.in[2] (.names)                                             1.014    12.268
n9214.out[0] (.names)                                            0.261    12.529
n9215.in[0] (.names)                                             1.014    13.543
n9215.out[0] (.names)                                            0.261    13.804
n3869.in[0] (.names)                                             1.014    14.818
n3869.out[0] (.names)                                            0.261    15.079
n18351.in[2] (.names)                                            1.014    16.093
n18351.out[0] (.names)                                           0.261    16.354
n18353.in[1] (.names)                                            1.014    17.367
n18353.out[0] (.names)                                           0.261    17.628
n18365.in[1] (.names)                                            1.014    18.642
n18365.out[0] (.names)                                           0.261    18.903
n2900.in[0] (.names)                                             1.014    19.917
n2900.out[0] (.names)                                            0.261    20.178
n18442.in[3] (.names)                                            1.014    21.192
n18442.out[0] (.names)                                           0.261    21.453
n18419.in[0] (.names)                                            1.014    22.467
n18419.out[0] (.names)                                           0.261    22.728
n18420.in[2] (.names)                                            1.014    23.742
n18420.out[0] (.names)                                           0.261    24.003
n18429.in[2] (.names)                                            1.014    25.016
n18429.out[0] (.names)                                           0.261    25.277
n18438.in[1] (.names)                                            1.014    26.291
n18438.out[0] (.names)                                           0.261    26.552
n18443.in[0] (.names)                                            1.014    27.566
n18443.out[0] (.names)                                           0.261    27.827
n18359.in[0] (.names)                                            1.014    28.841
n18359.out[0] (.names)                                           0.261    29.102
n18444.in[0] (.names)                                            1.014    30.116
n18444.out[0] (.names)                                           0.261    30.377
n18445.in[1] (.names)                                            1.014    31.390
n18445.out[0] (.names)                                           0.261    31.651
n18337.in[2] (.names)                                            1.014    32.665
n18337.out[0] (.names)                                           0.261    32.926
n4183.in[2] (.names)                                             1.014    33.940
n4183.out[0] (.names)                                            0.261    34.201
n18453.in[2] (.names)                                            1.014    35.215
n18453.out[0] (.names)                                           0.261    35.476
n18054.in[0] (.names)                                            1.014    36.490
n18054.out[0] (.names)                                           0.261    36.751
n18449.in[0] (.names)                                            1.014    37.765
n18449.out[0] (.names)                                           0.261    38.026
n2926.in[1] (.names)                                             1.014    39.039
n2926.out[0] (.names)                                            0.261    39.300
n18314.in[1] (.names)                                            1.014    40.314
n18314.out[0] (.names)                                           0.261    40.575
n18315.in[2] (.names)                                            1.014    41.589
n18315.out[0] (.names)                                           0.261    41.850
n2951.in[0] (.names)                                             1.014    42.864
n2951.out[0] (.names)                                            0.261    43.125
n16951.in[1] (.names)                                            1.014    44.139
n16951.out[0] (.names)                                           0.261    44.400
n3185.in[0] (.names)                                             1.014    45.413
n3185.out[0] (.names)                                            0.261    45.674
n18901.in[3] (.names)                                            1.014    46.688
n18901.out[0] (.names)                                           0.261    46.949
n18903.in[0] (.names)                                            1.014    47.963
n18903.out[0] (.names)                                           0.261    48.224
n18772.in[0] (.names)                                            1.014    49.238
n18772.out[0] (.names)                                           0.261    49.499
n3778.in[0] (.names)                                             1.014    50.513
n3778.out[0] (.names)                                            0.261    50.774
n13623.in[0] (.names)                                            1.014    51.787
n13623.out[0] (.names)                                           0.261    52.048
n13624.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13624.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n13084.Q[0] (.latch clocked by pclk)
Endpoint  : n13615.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13084.clk[0] (.latch)                                           1.014     1.014
n13084.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3642.in[0] (.names)                                             1.014     2.070
n3642.out[0] (.names)                                            0.261     2.331
n8433.in[1] (.names)                                             1.014     3.344
n8433.out[0] (.names)                                            0.261     3.605
n8435.in[0] (.names)                                             1.014     4.619
n8435.out[0] (.names)                                            0.261     4.880
n8436.in[0] (.names)                                             1.014     5.894
n8436.out[0] (.names)                                            0.261     6.155
n9003.in[1] (.names)                                             1.014     7.169
n9003.out[0] (.names)                                            0.261     7.430
n8140.in[2] (.names)                                             1.014     8.444
n8140.out[0] (.names)                                            0.261     8.705
n9004.in[0] (.names)                                             1.014     9.719
n9004.out[0] (.names)                                            0.261     9.980
n9005.in[0] (.names)                                             1.014    10.993
n9005.out[0] (.names)                                            0.261    11.254
n9214.in[2] (.names)                                             1.014    12.268
n9214.out[0] (.names)                                            0.261    12.529
n9215.in[0] (.names)                                             1.014    13.543
n9215.out[0] (.names)                                            0.261    13.804
n3869.in[0] (.names)                                             1.014    14.818
n3869.out[0] (.names)                                            0.261    15.079
n18351.in[2] (.names)                                            1.014    16.093
n18351.out[0] (.names)                                           0.261    16.354
n18353.in[1] (.names)                                            1.014    17.367
n18353.out[0] (.names)                                           0.261    17.628
n18365.in[1] (.names)                                            1.014    18.642
n18365.out[0] (.names)                                           0.261    18.903
n2900.in[0] (.names)                                             1.014    19.917
n2900.out[0] (.names)                                            0.261    20.178
n18442.in[3] (.names)                                            1.014    21.192
n18442.out[0] (.names)                                           0.261    21.453
n18419.in[0] (.names)                                            1.014    22.467
n18419.out[0] (.names)                                           0.261    22.728
n18420.in[2] (.names)                                            1.014    23.742
n18420.out[0] (.names)                                           0.261    24.003
n18429.in[2] (.names)                                            1.014    25.016
n18429.out[0] (.names)                                           0.261    25.277
n18438.in[1] (.names)                                            1.014    26.291
n18438.out[0] (.names)                                           0.261    26.552
n18443.in[0] (.names)                                            1.014    27.566
n18443.out[0] (.names)                                           0.261    27.827
n18359.in[0] (.names)                                            1.014    28.841
n18359.out[0] (.names)                                           0.261    29.102
n18444.in[0] (.names)                                            1.014    30.116
n18444.out[0] (.names)                                           0.261    30.377
n18445.in[1] (.names)                                            1.014    31.390
n18445.out[0] (.names)                                           0.261    31.651
n18337.in[2] (.names)                                            1.014    32.665
n18337.out[0] (.names)                                           0.261    32.926
n4183.in[2] (.names)                                             1.014    33.940
n4183.out[0] (.names)                                            0.261    34.201
n18453.in[2] (.names)                                            1.014    35.215
n18453.out[0] (.names)                                           0.261    35.476
n18054.in[0] (.names)                                            1.014    36.490
n18054.out[0] (.names)                                           0.261    36.751
n18449.in[0] (.names)                                            1.014    37.765
n18449.out[0] (.names)                                           0.261    38.026
n2926.in[1] (.names)                                             1.014    39.039
n2926.out[0] (.names)                                            0.261    39.300
n18314.in[1] (.names)                                            1.014    40.314
n18314.out[0] (.names)                                           0.261    40.575
n18315.in[2] (.names)                                            1.014    41.589
n18315.out[0] (.names)                                           0.261    41.850
n2951.in[0] (.names)                                             1.014    42.864
n2951.out[0] (.names)                                            0.261    43.125
n16951.in[1] (.names)                                            1.014    44.139
n16951.out[0] (.names)                                           0.261    44.400
n3185.in[0] (.names)                                             1.014    45.413
n3185.out[0] (.names)                                            0.261    45.674
n18901.in[3] (.names)                                            1.014    46.688
n18901.out[0] (.names)                                           0.261    46.949
n18903.in[0] (.names)                                            1.014    47.963
n18903.out[0] (.names)                                           0.261    48.224
n18673.in[1] (.names)                                            1.014    49.238
n18673.out[0] (.names)                                           0.261    49.499
n16668.in[0] (.names)                                            1.014    50.513
n16668.out[0] (.names)                                           0.261    50.774
n13614.in[0] (.names)                                            1.014    51.787
n13614.out[0] (.names)                                           0.261    52.048
n13615.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13615.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n3442.Q[0] (.latch clocked by pclk)
Endpoint  : n13824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3442.clk[0] (.latch)                                            1.014     1.014
n3442.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13731.in[0] (.names)                                            1.014     2.070
n13731.out[0] (.names)                                           0.261     2.331
n6279.in[0] (.names)                                             1.014     3.344
n6279.out[0] (.names)                                            0.261     3.605
n14967.in[0] (.names)                                            1.014     4.619
n14967.out[0] (.names)                                           0.261     4.880
n14969.in[3] (.names)                                            1.014     5.894
n14969.out[0] (.names)                                           0.261     6.155
n14980.in[2] (.names)                                            1.014     7.169
n14980.out[0] (.names)                                           0.261     7.430
n14981.in[0] (.names)                                            1.014     8.444
n14981.out[0] (.names)                                           0.261     8.705
n15060.in[2] (.names)                                            1.014     9.719
n15060.out[0] (.names)                                           0.261     9.980
n15061.in[0] (.names)                                            1.014    10.993
n15061.out[0] (.names)                                           0.261    11.254
n15052.in[1] (.names)                                            1.014    12.268
n15052.out[0] (.names)                                           0.261    12.529
n15053.in[0] (.names)                                            1.014    13.543
n15053.out[0] (.names)                                           0.261    13.804
n4025.in[0] (.names)                                             1.014    14.818
n4025.out[0] (.names)                                            0.261    15.079
n14765.in[0] (.names)                                            1.014    16.093
n14765.out[0] (.names)                                           0.261    16.354
n14789.in[1] (.names)                                            1.014    17.367
n14789.out[0] (.names)                                           0.261    17.628
n3144.in[0] (.names)                                             1.014    18.642
n3144.out[0] (.names)                                            0.261    18.903
n14794.in[1] (.names)                                            1.014    19.917
n14794.out[0] (.names)                                           0.261    20.178
n13971.in[1] (.names)                                            1.014    21.192
n13971.out[0] (.names)                                           0.261    21.453
n14687.in[0] (.names)                                            1.014    22.467
n14687.out[0] (.names)                                           0.261    22.728
n14795.in[0] (.names)                                            1.014    23.742
n14795.out[0] (.names)                                           0.261    24.003
n14747.in[0] (.names)                                            1.014    25.016
n14747.out[0] (.names)                                           0.261    25.277
n14761.in[2] (.names)                                            1.014    26.291
n14761.out[0] (.names)                                           0.261    26.552
n14763.in[0] (.names)                                            1.014    27.566
n14763.out[0] (.names)                                           0.261    27.827
n14796.in[0] (.names)                                            1.014    28.841
n14796.out[0] (.names)                                           0.261    29.102
n14616.in[0] (.names)                                            1.014    30.116
n14616.out[0] (.names)                                           0.261    30.377
n14593.in[0] (.names)                                            1.014    31.390
n14593.out[0] (.names)                                           0.261    31.651
n14764.in[0] (.names)                                            1.014    32.665
n14764.out[0] (.names)                                           0.261    32.926
n14556.in[0] (.names)                                            1.014    33.940
n14556.out[0] (.names)                                           0.261    34.201
n14671.in[1] (.names)                                            1.014    35.215
n14671.out[0] (.names)                                           0.261    35.476
n14447.in[1] (.names)                                            1.014    36.490
n14447.out[0] (.names)                                           0.261    36.751
n15273.in[0] (.names)                                            1.014    37.765
n15273.out[0] (.names)                                           0.261    38.026
n15979.in[1] (.names)                                            1.014    39.039
n15979.out[0] (.names)                                           0.261    39.300
n15980.in[1] (.names)                                            1.014    40.314
n15980.out[0] (.names)                                           0.261    40.575
n16013.in[0] (.names)                                            1.014    41.589
n16013.out[0] (.names)                                           0.261    41.850
n16021.in[0] (.names)                                            1.014    42.864
n16021.out[0] (.names)                                           0.261    43.125
n2999.in[0] (.names)                                             1.014    44.139
n2999.out[0] (.names)                                            0.261    44.400
n13905.in[1] (.names)                                            1.014    45.413
n13905.out[0] (.names)                                           0.261    45.674
n13764.in[1] (.names)                                            1.014    46.688
n13764.out[0] (.names)                                           0.261    46.949
n13765.in[1] (.names)                                            1.014    47.963
n13765.out[0] (.names)                                           0.261    48.224
n13767.in[0] (.names)                                            1.014    49.238
n13767.out[0] (.names)                                           0.261    49.499
n13768.in[0] (.names)                                            1.014    50.513
n13768.out[0] (.names)                                           0.261    50.774
n13772.in[1] (.names)                                            1.014    51.787
n13772.out[0] (.names)                                           0.261    52.048
n13824.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13824.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n6626.Q[0] (.latch clocked by pclk)
Endpoint  : n15147.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6626.clk[0] (.latch)                                            1.014     1.014
n6626.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8288.in[0] (.names)                                             1.014     2.070
n8288.out[0] (.names)                                            0.261     2.331
n13531.in[2] (.names)                                            1.014     3.344
n13531.out[0] (.names)                                           0.261     3.605
n3984.in[2] (.names)                                             1.014     4.619
n3984.out[0] (.names)                                            0.261     4.880
n12600.in[0] (.names)                                            1.014     5.894
n12600.out[0] (.names)                                           0.261     6.155
n12601.in[0] (.names)                                            1.014     7.169
n12601.out[0] (.names)                                           0.261     7.430
n3182.in[0] (.names)                                             1.014     8.444
n3182.out[0] (.names)                                            0.261     8.705
n15196.in[0] (.names)                                            1.014     9.719
n15196.out[0] (.names)                                           0.261     9.980
n15197.in[0] (.names)                                            1.014    10.993
n15197.out[0] (.names)                                           0.261    11.254
n15231.in[1] (.names)                                            1.014    12.268
n15231.out[0] (.names)                                           0.261    12.529
n15232.in[1] (.names)                                            1.014    13.543
n15232.out[0] (.names)                                           0.261    13.804
n15222.in[0] (.names)                                            1.014    14.818
n15222.out[0] (.names)                                           0.261    15.079
n15223.in[1] (.names)                                            1.014    16.093
n15223.out[0] (.names)                                           0.261    16.354
n14851.in[0] (.names)                                            1.014    17.367
n14851.out[0] (.names)                                           0.261    17.628
n15247.in[0] (.names)                                            1.014    18.642
n15247.out[0] (.names)                                           0.261    18.903
n15193.in[0] (.names)                                            1.014    19.917
n15193.out[0] (.names)                                           0.261    20.178
n15190.in[0] (.names)                                            1.014    21.192
n15190.out[0] (.names)                                           0.261    21.453
n15128.in[0] (.names)                                            1.014    22.467
n15128.out[0] (.names)                                           0.261    22.728
n15124.in[1] (.names)                                            1.014    23.742
n15124.out[0] (.names)                                           0.261    24.003
n15123.in[0] (.names)                                            1.014    25.016
n15123.out[0] (.names)                                           0.261    25.277
n13667.in[0] (.names)                                            1.014    26.291
n13667.out[0] (.names)                                           0.261    26.552
n15400.in[0] (.names)                                            1.014    27.566
n15400.out[0] (.names)                                           0.261    27.827
n15401.in[1] (.names)                                            1.014    28.841
n15401.out[0] (.names)                                           0.261    29.102
n14949.in[1] (.names)                                            1.014    30.116
n14949.out[0] (.names)                                           0.261    30.377
n15404.in[0] (.names)                                            1.014    31.390
n15404.out[0] (.names)                                           0.261    31.651
n15583.in[2] (.names)                                            1.014    32.665
n15583.out[0] (.names)                                           0.261    32.926
n15592.in[2] (.names)                                            1.014    33.940
n15592.out[0] (.names)                                           0.261    34.201
n15593.in[1] (.names)                                            1.014    35.215
n15593.out[0] (.names)                                           0.261    35.476
n15595.in[2] (.names)                                            1.014    36.490
n15595.out[0] (.names)                                           0.261    36.751
n15653.in[2] (.names)                                            1.014    37.765
n15653.out[0] (.names)                                           0.261    38.026
n15693.in[1] (.names)                                            1.014    39.039
n15693.out[0] (.names)                                           0.261    39.300
n15111.in[0] (.names)                                            1.014    40.314
n15111.out[0] (.names)                                           0.261    40.575
n15113.in[1] (.names)                                            1.014    41.589
n15113.out[0] (.names)                                           0.261    41.850
n15122.in[3] (.names)                                            1.014    42.864
n15122.out[0] (.names)                                           0.261    43.125
n4260.in[1] (.names)                                             1.014    44.139
n4260.out[0] (.names)                                            0.261    44.400
n15171.in[1] (.names)                                            1.014    45.413
n15171.out[0] (.names)                                           0.261    45.674
n15364.in[0] (.names)                                            1.014    46.688
n15364.out[0] (.names)                                           0.261    46.949
n4228.in[1] (.names)                                             1.014    47.963
n4228.out[0] (.names)                                            0.261    48.224
n14422.in[0] (.names)                                            1.014    49.238
n14422.out[0] (.names)                                           0.261    49.499
n14836.in[0] (.names)                                            1.014    50.513
n14836.out[0] (.names)                                           0.261    50.774
n2945.in[0] (.names)                                             1.014    51.787
n2945.out[0] (.names)                                            0.261    52.048
n15147.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15147.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n17951.Q[0] (.latch clocked by pclk)
Endpoint  : n13599.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17951.clk[0] (.latch)                                           1.014     1.014
n17951.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17921.in[0] (.names)                                            1.014     2.070
n17921.out[0] (.names)                                           0.261     2.331
n17922.in[0] (.names)                                            1.014     3.344
n17922.out[0] (.names)                                           0.261     3.605
n17926.in[0] (.names)                                            1.014     4.619
n17926.out[0] (.names)                                           0.261     4.880
n17932.in[0] (.names)                                            1.014     5.894
n17932.out[0] (.names)                                           0.261     6.155
n17933.in[0] (.names)                                            1.014     7.169
n17933.out[0] (.names)                                           0.261     7.430
n17938.in[0] (.names)                                            1.014     8.444
n17938.out[0] (.names)                                           0.261     8.705
n17939.in[1] (.names)                                            1.014     9.719
n17939.out[0] (.names)                                           0.261     9.980
n17943.in[1] (.names)                                            1.014    10.993
n17943.out[0] (.names)                                           0.261    11.254
n17945.in[0] (.names)                                            1.014    12.268
n17945.out[0] (.names)                                           0.261    12.529
n17953.in[2] (.names)                                            1.014    13.543
n17953.out[0] (.names)                                           0.261    13.804
n17954.in[0] (.names)                                            1.014    14.818
n17954.out[0] (.names)                                           0.261    15.079
n18183.in[0] (.names)                                            1.014    16.093
n18183.out[0] (.names)                                           0.261    16.354
n18186.in[2] (.names)                                            1.014    17.367
n18186.out[0] (.names)                                           0.261    17.628
n18184.in[1] (.names)                                            1.014    18.642
n18184.out[0] (.names)                                           0.261    18.903
n18185.in[3] (.names)                                            1.014    19.917
n18185.out[0] (.names)                                           0.261    20.178
n18187.in[1] (.names)                                            1.014    21.192
n18187.out[0] (.names)                                           0.261    21.453
n18152.in[0] (.names)                                            1.014    22.467
n18152.out[0] (.names)                                           0.261    22.728
n18137.in[0] (.names)                                            1.014    23.742
n18137.out[0] (.names)                                           0.261    24.003
n18138.in[0] (.names)                                            1.014    25.016
n18138.out[0] (.names)                                           0.261    25.277
n18142.in[0] (.names)                                            1.014    26.291
n18142.out[0] (.names)                                           0.261    26.552
n18071.in[1] (.names)                                            1.014    27.566
n18071.out[0] (.names)                                           0.261    27.827
n17446.in[1] (.names)                                            1.014    28.841
n17446.out[0] (.names)                                           0.261    29.102
n18608.in[0] (.names)                                            1.014    30.116
n18608.out[0] (.names)                                           0.261    30.377
n18609.in[1] (.names)                                            1.014    31.390
n18609.out[0] (.names)                                           0.261    31.651
n17564.in[0] (.names)                                            1.014    32.665
n17564.out[0] (.names)                                           0.261    32.926
n17961.in[2] (.names)                                            1.014    33.940
n17961.out[0] (.names)                                           0.261    34.201
n4076.in[1] (.names)                                             1.014    35.215
n4076.out[0] (.names)                                            0.261    35.476
n14325.in[0] (.names)                                            1.014    36.490
n14325.out[0] (.names)                                           0.261    36.751
n3102.in[1] (.names)                                             1.014    37.765
n3102.out[0] (.names)                                            0.261    38.026
n17970.in[0] (.names)                                            1.014    39.039
n17970.out[0] (.names)                                           0.261    39.300
n17973.in[3] (.names)                                            1.014    40.314
n17973.out[0] (.names)                                           0.261    40.575
n17975.in[0] (.names)                                            1.014    41.589
n17975.out[0] (.names)                                           0.261    41.850
n16934.in[2] (.names)                                            1.014    42.864
n16934.out[0] (.names)                                           0.261    43.125
n17948.in[2] (.names)                                            1.014    44.139
n17948.out[0] (.names)                                           0.261    44.400
n18081.in[1] (.names)                                            1.014    45.413
n18081.out[0] (.names)                                           0.261    45.674
n16945.in[1] (.names)                                            1.014    46.688
n16945.out[0] (.names)                                           0.261    46.949
n18577.in[2] (.names)                                            1.014    47.963
n18577.out[0] (.names)                                           0.261    48.224
n18558.in[1] (.names)                                            1.014    49.238
n18558.out[0] (.names)                                           0.261    49.499
n4328.in[0] (.names)                                             1.014    50.513
n4328.out[0] (.names)                                            0.261    50.774
n13598.in[0] (.names)                                            1.014    51.787
n13598.out[0] (.names)                                           0.261    52.048
n13599.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13599.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n16699.Q[0] (.latch clocked by pclk)
Endpoint  : n13654.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16699.clk[0] (.latch)                                           1.014     1.014
n16699.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18647.in[1] (.names)                                            1.014     2.070
n18647.out[0] (.names)                                           0.261     2.331
n17443.in[0] (.names)                                            1.014     3.344
n17443.out[0] (.names)                                           0.261     3.605
n18996.in[2] (.names)                                            1.014     4.619
n18996.out[0] (.names)                                           0.261     4.880
n18997.in[0] (.names)                                            1.014     5.894
n18997.out[0] (.names)                                           0.261     6.155
n18998.in[2] (.names)                                            1.014     7.169
n18998.out[0] (.names)                                           0.261     7.430
n18999.in[0] (.names)                                            1.014     8.444
n18999.out[0] (.names)                                           0.261     8.705
n19000.in[1] (.names)                                            1.014     9.719
n19000.out[0] (.names)                                           0.261     9.980
n3201.in[0] (.names)                                             1.014    10.993
n3201.out[0] (.names)                                            0.261    11.254
n19034.in[0] (.names)                                            1.014    12.268
n19034.out[0] (.names)                                           0.261    12.529
n16683.in[0] (.names)                                            1.014    13.543
n16683.out[0] (.names)                                           0.261    13.804
n18717.in[1] (.names)                                            1.014    14.818
n18717.out[0] (.names)                                           0.261    15.079
n18718.in[0] (.names)                                            1.014    16.093
n18718.out[0] (.names)                                           0.261    16.354
n18719.in[0] (.names)                                            1.014    17.367
n18719.out[0] (.names)                                           0.261    17.628
n18723.in[0] (.names)                                            1.014    18.642
n18723.out[0] (.names)                                           0.261    18.903
n18729.in[0] (.names)                                            1.014    19.917
n18729.out[0] (.names)                                           0.261    20.178
n18731.in[0] (.names)                                            1.014    21.192
n18731.out[0] (.names)                                           0.261    21.453
n18732.in[0] (.names)                                            1.014    22.467
n18732.out[0] (.names)                                           0.261    22.728
n3077.in[1] (.names)                                             1.014    23.742
n3077.out[0] (.names)                                            0.261    24.003
n4693.in[3] (.names)                                             1.014    25.016
n4693.out[0] (.names)                                            0.261    25.277
n4677.in[0] (.names)                                             1.014    26.291
n4677.out[0] (.names)                                            0.261    26.552
n4695.in[2] (.names)                                             1.014    27.566
n4695.out[0] (.names)                                            0.261    27.827
n4700.in[1] (.names)                                             1.014    28.841
n4700.out[0] (.names)                                            0.261    29.102
n4702.in[3] (.names)                                             1.014    30.116
n4702.out[0] (.names)                                            0.261    30.377
n4687.in[1] (.names)                                             1.014    31.390
n4687.out[0] (.names)                                            0.261    31.651
n4688.in[1] (.names)                                             1.014    32.665
n4688.out[0] (.names)                                            0.261    32.926
n4681.in[0] (.names)                                             1.014    33.940
n4681.out[0] (.names)                                            0.261    34.201
n3726.in[0] (.names)                                             1.014    35.215
n3726.out[0] (.names)                                            0.261    35.476
n13931.in[1] (.names)                                            1.014    36.490
n13931.out[0] (.names)                                           0.261    36.751
n13935.in[1] (.names)                                            1.014    37.765
n13935.out[0] (.names)                                           0.261    38.026
n13945.in[0] (.names)                                            1.014    39.039
n13945.out[0] (.names)                                           0.261    39.300
n13948.in[0] (.names)                                            1.014    40.314
n13948.out[0] (.names)                                           0.261    40.575
n13817.in[0] (.names)                                            1.014    41.589
n13817.out[0] (.names)                                           0.261    41.850
n13949.in[0] (.names)                                            1.014    42.864
n13949.out[0] (.names)                                           0.261    43.125
n14025.in[3] (.names)                                            1.014    44.139
n14025.out[0] (.names)                                           0.261    44.400
n3178.in[1] (.names)                                             1.014    45.413
n3178.out[0] (.names)                                            0.261    45.674
n14028.in[1] (.names)                                            1.014    46.688
n14028.out[0] (.names)                                           0.261    46.949
n14029.in[0] (.names)                                            1.014    47.963
n14029.out[0] (.names)                                           0.261    48.224
n3491.in[0] (.names)                                             1.014    49.238
n3491.out[0] (.names)                                            0.261    49.499
n14030.in[0] (.names)                                            1.014    50.513
n14030.out[0] (.names)                                           0.261    50.774
n13653.in[0] (.names)                                            1.014    51.787
n13653.out[0] (.names)                                           0.261    52.048
n13654.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13654.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n16699.Q[0] (.latch clocked by pclk)
Endpoint  : n3348.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16699.clk[0] (.latch)                                           1.014     1.014
n16699.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18647.in[1] (.names)                                            1.014     2.070
n18647.out[0] (.names)                                           0.261     2.331
n17443.in[0] (.names)                                            1.014     3.344
n17443.out[0] (.names)                                           0.261     3.605
n18996.in[2] (.names)                                            1.014     4.619
n18996.out[0] (.names)                                           0.261     4.880
n18997.in[0] (.names)                                            1.014     5.894
n18997.out[0] (.names)                                           0.261     6.155
n18998.in[2] (.names)                                            1.014     7.169
n18998.out[0] (.names)                                           0.261     7.430
n18999.in[0] (.names)                                            1.014     8.444
n18999.out[0] (.names)                                           0.261     8.705
n19000.in[1] (.names)                                            1.014     9.719
n19000.out[0] (.names)                                           0.261     9.980
n3201.in[0] (.names)                                             1.014    10.993
n3201.out[0] (.names)                                            0.261    11.254
n19034.in[0] (.names)                                            1.014    12.268
n19034.out[0] (.names)                                           0.261    12.529
n16683.in[0] (.names)                                            1.014    13.543
n16683.out[0] (.names)                                           0.261    13.804
n18717.in[1] (.names)                                            1.014    14.818
n18717.out[0] (.names)                                           0.261    15.079
n18718.in[0] (.names)                                            1.014    16.093
n18718.out[0] (.names)                                           0.261    16.354
n18719.in[0] (.names)                                            1.014    17.367
n18719.out[0] (.names)                                           0.261    17.628
n18723.in[0] (.names)                                            1.014    18.642
n18723.out[0] (.names)                                           0.261    18.903
n18729.in[0] (.names)                                            1.014    19.917
n18729.out[0] (.names)                                           0.261    20.178
n18731.in[0] (.names)                                            1.014    21.192
n18731.out[0] (.names)                                           0.261    21.453
n18732.in[0] (.names)                                            1.014    22.467
n18732.out[0] (.names)                                           0.261    22.728
n3077.in[1] (.names)                                             1.014    23.742
n3077.out[0] (.names)                                            0.261    24.003
n4693.in[3] (.names)                                             1.014    25.016
n4693.out[0] (.names)                                            0.261    25.277
n4677.in[0] (.names)                                             1.014    26.291
n4677.out[0] (.names)                                            0.261    26.552
n4695.in[2] (.names)                                             1.014    27.566
n4695.out[0] (.names)                                            0.261    27.827
n4700.in[1] (.names)                                             1.014    28.841
n4700.out[0] (.names)                                            0.261    29.102
n4702.in[3] (.names)                                             1.014    30.116
n4702.out[0] (.names)                                            0.261    30.377
n4687.in[1] (.names)                                             1.014    31.390
n4687.out[0] (.names)                                            0.261    31.651
n4688.in[1] (.names)                                             1.014    32.665
n4688.out[0] (.names)                                            0.261    32.926
n4681.in[0] (.names)                                             1.014    33.940
n4681.out[0] (.names)                                            0.261    34.201
n3726.in[0] (.names)                                             1.014    35.215
n3726.out[0] (.names)                                            0.261    35.476
n13931.in[1] (.names)                                            1.014    36.490
n13931.out[0] (.names)                                           0.261    36.751
n13935.in[1] (.names)                                            1.014    37.765
n13935.out[0] (.names)                                           0.261    38.026
n13945.in[0] (.names)                                            1.014    39.039
n13945.out[0] (.names)                                           0.261    39.300
n13948.in[0] (.names)                                            1.014    40.314
n13948.out[0] (.names)                                           0.261    40.575
n13817.in[0] (.names)                                            1.014    41.589
n13817.out[0] (.names)                                           0.261    41.850
n13949.in[0] (.names)                                            1.014    42.864
n13949.out[0] (.names)                                           0.261    43.125
n14025.in[3] (.names)                                            1.014    44.139
n14025.out[0] (.names)                                           0.261    44.400
n16737.in[3] (.names)                                            1.014    45.413
n16737.out[0] (.names)                                           0.261    45.674
n3975.in[1] (.names)                                             1.014    46.688
n3975.out[0] (.names)                                            0.261    46.949
n13632.in[1] (.names)                                            1.014    47.963
n13632.out[0] (.names)                                           0.261    48.224
n16750.in[1] (.names)                                            1.014    49.238
n16750.out[0] (.names)                                           0.261    49.499
n4241.in[0] (.names)                                             1.014    50.513
n4241.out[0] (.names)                                            0.261    50.774
n4250.in[0] (.names)                                             1.014    51.787
n4250.out[0] (.names)                                            0.261    52.048
n3348.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3348.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n16699.Q[0] (.latch clocked by pclk)
Endpoint  : n3173.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16699.clk[0] (.latch)                                           1.014     1.014
n16699.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18647.in[1] (.names)                                            1.014     2.070
n18647.out[0] (.names)                                           0.261     2.331
n17443.in[0] (.names)                                            1.014     3.344
n17443.out[0] (.names)                                           0.261     3.605
n18996.in[2] (.names)                                            1.014     4.619
n18996.out[0] (.names)                                           0.261     4.880
n18997.in[0] (.names)                                            1.014     5.894
n18997.out[0] (.names)                                           0.261     6.155
n18998.in[2] (.names)                                            1.014     7.169
n18998.out[0] (.names)                                           0.261     7.430
n18999.in[0] (.names)                                            1.014     8.444
n18999.out[0] (.names)                                           0.261     8.705
n19000.in[1] (.names)                                            1.014     9.719
n19000.out[0] (.names)                                           0.261     9.980
n3201.in[0] (.names)                                             1.014    10.993
n3201.out[0] (.names)                                            0.261    11.254
n19034.in[0] (.names)                                            1.014    12.268
n19034.out[0] (.names)                                           0.261    12.529
n16683.in[0] (.names)                                            1.014    13.543
n16683.out[0] (.names)                                           0.261    13.804
n18717.in[1] (.names)                                            1.014    14.818
n18717.out[0] (.names)                                           0.261    15.079
n18718.in[0] (.names)                                            1.014    16.093
n18718.out[0] (.names)                                           0.261    16.354
n18719.in[0] (.names)                                            1.014    17.367
n18719.out[0] (.names)                                           0.261    17.628
n18723.in[0] (.names)                                            1.014    18.642
n18723.out[0] (.names)                                           0.261    18.903
n18729.in[0] (.names)                                            1.014    19.917
n18729.out[0] (.names)                                           0.261    20.178
n18731.in[0] (.names)                                            1.014    21.192
n18731.out[0] (.names)                                           0.261    21.453
n18732.in[0] (.names)                                            1.014    22.467
n18732.out[0] (.names)                                           0.261    22.728
n3077.in[1] (.names)                                             1.014    23.742
n3077.out[0] (.names)                                            0.261    24.003
n4693.in[3] (.names)                                             1.014    25.016
n4693.out[0] (.names)                                            0.261    25.277
n4677.in[0] (.names)                                             1.014    26.291
n4677.out[0] (.names)                                            0.261    26.552
n4695.in[2] (.names)                                             1.014    27.566
n4695.out[0] (.names)                                            0.261    27.827
n4700.in[1] (.names)                                             1.014    28.841
n4700.out[0] (.names)                                            0.261    29.102
n4702.in[3] (.names)                                             1.014    30.116
n4702.out[0] (.names)                                            0.261    30.377
n4687.in[1] (.names)                                             1.014    31.390
n4687.out[0] (.names)                                            0.261    31.651
n4688.in[1] (.names)                                             1.014    32.665
n4688.out[0] (.names)                                            0.261    32.926
n4681.in[0] (.names)                                             1.014    33.940
n4681.out[0] (.names)                                            0.261    34.201
n3726.in[0] (.names)                                             1.014    35.215
n3726.out[0] (.names)                                            0.261    35.476
n13931.in[1] (.names)                                            1.014    36.490
n13931.out[0] (.names)                                           0.261    36.751
n13935.in[1] (.names)                                            1.014    37.765
n13935.out[0] (.names)                                           0.261    38.026
n13945.in[0] (.names)                                            1.014    39.039
n13945.out[0] (.names)                                           0.261    39.300
n13948.in[0] (.names)                                            1.014    40.314
n13948.out[0] (.names)                                           0.261    40.575
n13817.in[0] (.names)                                            1.014    41.589
n13817.out[0] (.names)                                           0.261    41.850
n13949.in[0] (.names)                                            1.014    42.864
n13949.out[0] (.names)                                           0.261    43.125
n14025.in[3] (.names)                                            1.014    44.139
n14025.out[0] (.names)                                           0.261    44.400
n16737.in[3] (.names)                                            1.014    45.413
n16737.out[0] (.names)                                           0.261    45.674
n3975.in[1] (.names)                                             1.014    46.688
n3975.out[0] (.names)                                            0.261    46.949
n13632.in[1] (.names)                                            1.014    47.963
n13632.out[0] (.names)                                           0.261    48.224
n16750.in[1] (.names)                                            1.014    49.238
n16750.out[0] (.names)                                           0.261    49.499
n3329.in[0] (.names)                                             1.014    50.513
n3329.out[0] (.names)                                            0.261    50.774
n4318.in[0] (.names)                                             1.014    51.787
n4318.out[0] (.names)                                            0.261    52.048
n3173.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3173.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n13862.Q[0] (.latch clocked by pclk)
Endpoint  : n13969.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13862.clk[0] (.latch)                                           1.014     1.014
n13862.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14776.in[0] (.names)                                            1.014     2.070
n14776.out[0] (.names)                                           0.261     2.331
n14778.in[0] (.names)                                            1.014     3.344
n14778.out[0] (.names)                                           0.261     3.605
n14779.in[0] (.names)                                            1.014     4.619
n14779.out[0] (.names)                                           0.261     4.880
n14471.in[1] (.names)                                            1.014     5.894
n14471.out[0] (.names)                                           0.261     6.155
n14444.in[0] (.names)                                            1.014     7.169
n14444.out[0] (.names)                                           0.261     7.430
n14674.in[0] (.names)                                            1.014     8.444
n14674.out[0] (.names)                                           0.261     8.705
n14676.in[1] (.names)                                            1.014     9.719
n14676.out[0] (.names)                                           0.261     9.980
n14684.in[3] (.names)                                            1.014    10.993
n14684.out[0] (.names)                                           0.261    11.254
n14679.in[1] (.names)                                            1.014    12.268
n14679.out[0] (.names)                                           0.261    12.529
n14680.in[0] (.names)                                            1.014    13.543
n14680.out[0] (.names)                                           0.261    13.804
n14681.in[2] (.names)                                            1.014    14.818
n14681.out[0] (.names)                                           0.261    15.079
n14683.in[0] (.names)                                            1.014    16.093
n14683.out[0] (.names)                                           0.261    16.354
n14524.in[1] (.names)                                            1.014    17.367
n14524.out[0] (.names)                                           0.261    17.628
n14685.in[0] (.names)                                            1.014    18.642
n14685.out[0] (.names)                                           0.261    18.903
n14539.in[0] (.names)                                            1.014    19.917
n14539.out[0] (.names)                                           0.261    20.178
n14578.in[0] (.names)                                            1.014    21.192
n14578.out[0] (.names)                                           0.261    21.453
n14580.in[0] (.names)                                            1.014    22.467
n14580.out[0] (.names)                                           0.261    22.728
n14582.in[0] (.names)                                            1.014    23.742
n14582.out[0] (.names)                                           0.261    24.003
n14584.in[1] (.names)                                            1.014    25.016
n14584.out[0] (.names)                                           0.261    25.277
n14670.in[0] (.names)                                            1.014    26.291
n14670.out[0] (.names)                                           0.261    26.552
n14668.in[1] (.names)                                            1.014    27.566
n14668.out[0] (.names)                                           0.261    27.827
n14656.in[0] (.names)                                            1.014    28.841
n14656.out[0] (.names)                                           0.261    29.102
n14708.in[1] (.names)                                            1.014    30.116
n14708.out[0] (.names)                                           0.261    30.377
n14397.in[0] (.names)                                            1.014    31.390
n14397.out[0] (.names)                                           0.261    31.651
n14709.in[0] (.names)                                            1.014    32.665
n14709.out[0] (.names)                                           0.261    32.926
n14718.in[0] (.names)                                            1.014    33.940
n14718.out[0] (.names)                                           0.261    34.201
n14453.in[0] (.names)                                            1.014    35.215
n14453.out[0] (.names)                                           0.261    35.476
n3683.in[0] (.names)                                             1.014    36.490
n3683.out[0] (.names)                                            0.261    36.751
n13996.in[0] (.names)                                            1.014    37.765
n13996.out[0] (.names)                                           0.261    38.026
n13997.in[0] (.names)                                            1.014    39.039
n13997.out[0] (.names)                                           0.261    39.300
n13998.in[1] (.names)                                            1.014    40.314
n13998.out[0] (.names)                                           0.261    40.575
n13999.in[1] (.names)                                            1.014    41.589
n13999.out[0] (.names)                                           0.261    41.850
n13966.in[0] (.names)                                            1.014    42.864
n13966.out[0] (.names)                                           0.261    43.125
n13668.in[0] (.names)                                            1.014    44.139
n13668.out[0] (.names)                                           0.261    44.400
n14007.in[0] (.names)                                            1.014    45.413
n14007.out[0] (.names)                                           0.261    45.674
n14008.in[0] (.names)                                            1.014    46.688
n14008.out[0] (.names)                                           0.261    46.949
n14010.in[1] (.names)                                            1.014    47.963
n14010.out[0] (.names)                                           0.261    48.224
n14012.in[0] (.names)                                            1.014    49.238
n14012.out[0] (.names)                                           0.261    49.499
n13917.in[1] (.names)                                            1.014    50.513
n13917.out[0] (.names)                                           0.261    50.774
n13991.in[0] (.names)                                            1.014    51.787
n13991.out[0] (.names)                                           0.261    52.048
n13969.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13969.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n12374.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11561.in[2] (.names)                                            1.014    27.566
n11561.out[0] (.names)                                           0.261    27.827
n11564.in[1] (.names)                                            1.014    28.841
n11564.out[0] (.names)                                           0.261    29.102
n11341.in[0] (.names)                                            1.014    30.116
n11341.out[0] (.names)                                           0.261    30.377
n11565.in[0] (.names)                                            1.014    31.390
n11565.out[0] (.names)                                           0.261    31.651
n11557.in[0] (.names)                                            1.014    32.665
n11557.out[0] (.names)                                           0.261    32.926
n11558.in[0] (.names)                                            1.014    33.940
n11558.out[0] (.names)                                           0.261    34.201
n11559.in[0] (.names)                                            1.014    35.215
n11559.out[0] (.names)                                           0.261    35.476
n11548.in[1] (.names)                                            1.014    36.490
n11548.out[0] (.names)                                           0.261    36.751
n11549.in[1] (.names)                                            1.014    37.765
n11549.out[0] (.names)                                           0.261    38.026
n11551.in[1] (.names)                                            1.014    39.039
n11551.out[0] (.names)                                           0.261    39.300
n11834.in[2] (.names)                                            1.014    40.314
n11834.out[0] (.names)                                           0.261    40.575
n11835.in[0] (.names)                                            1.014    41.589
n11835.out[0] (.names)                                           0.261    41.850
n10406.in[1] (.names)                                            1.014    42.864
n10406.out[0] (.names)                                           0.261    43.125
n12937.in[3] (.names)                                            1.014    44.139
n12937.out[0] (.names)                                           0.261    44.400
n12979.in[1] (.names)                                            1.014    45.413
n12979.out[0] (.names)                                           0.261    45.674
n13270.in[0] (.names)                                            1.014    46.688
n13270.out[0] (.names)                                           0.261    46.949
n13273.in[0] (.names)                                            1.014    47.963
n13273.out[0] (.names)                                           0.261    48.224
n13330.in[0] (.names)                                            1.014    49.238
n13330.out[0] (.names)                                           0.261    49.499
n13333.in[1] (.names)                                            1.014    50.513
n13333.out[0] (.names)                                           0.261    50.774
n12373.in[1] (.names)                                            1.014    51.787
n12373.out[0] (.names)                                           0.261    52.048
n12374.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12374.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n3047.Q[0] (.latch clocked by pclk)
Endpoint  : n11351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3047.clk[0] (.latch)                                            1.014     1.014
n3047.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9156.in[1] (.names)                                             1.014     2.070
n9156.out[0] (.names)                                            0.261     2.331
n11115.in[1] (.names)                                            1.014     3.344
n11115.out[0] (.names)                                           0.261     3.605
n11103.in[1] (.names)                                            1.014     4.619
n11103.out[0] (.names)                                           0.261     4.880
n11104.in[0] (.names)                                            1.014     5.894
n11104.out[0] (.names)                                           0.261     6.155
n11107.in[0] (.names)                                            1.014     7.169
n11107.out[0] (.names)                                           0.261     7.430
n11110.in[2] (.names)                                            1.014     8.444
n11110.out[0] (.names)                                           0.261     8.705
n11111.in[1] (.names)                                            1.014     9.719
n11111.out[0] (.names)                                           0.261     9.980
n11116.in[2] (.names)                                            1.014    10.993
n11116.out[0] (.names)                                           0.261    11.254
n11125.in[1] (.names)                                            1.014    12.268
n11125.out[0] (.names)                                           0.261    12.529
n11126.in[1] (.names)                                            1.014    13.543
n11126.out[0] (.names)                                           0.261    13.804
n11129.in[1] (.names)                                            1.014    14.818
n11129.out[0] (.names)                                           0.261    15.079
n11130.in[0] (.names)                                            1.014    16.093
n11130.out[0] (.names)                                           0.261    16.354
n11134.in[1] (.names)                                            1.014    17.367
n11134.out[0] (.names)                                           0.261    17.628
n11146.in[2] (.names)                                            1.014    18.642
n11146.out[0] (.names)                                           0.261    18.903
n10561.in[0] (.names)                                            1.014    19.917
n10561.out[0] (.names)                                           0.261    20.178
n11679.in[1] (.names)                                            1.014    21.192
n11679.out[0] (.names)                                           0.261    21.453
n11680.in[0] (.names)                                            1.014    22.467
n11680.out[0] (.names)                                           0.261    22.728
n11682.in[0] (.names)                                            1.014    23.742
n11682.out[0] (.names)                                           0.261    24.003
n4115.in[0] (.names)                                             1.014    25.016
n4115.out[0] (.names)                                            0.261    25.277
n11545.in[0] (.names)                                            1.014    26.291
n11545.out[0] (.names)                                           0.261    26.552
n11369.in[1] (.names)                                            1.014    27.566
n11369.out[0] (.names)                                           0.261    27.827
n11370.in[0] (.names)                                            1.014    28.841
n11370.out[0] (.names)                                           0.261    29.102
n11346.in[0] (.names)                                            1.014    30.116
n11346.out[0] (.names)                                           0.261    30.377
n11374.in[0] (.names)                                            1.014    31.390
n11374.out[0] (.names)                                           0.261    31.651
n3994.in[0] (.names)                                             1.014    32.665
n3994.out[0] (.names)                                            0.261    32.926
n11487.in[0] (.names)                                            1.014    33.940
n11487.out[0] (.names)                                           0.261    34.201
n11463.in[1] (.names)                                            1.014    35.215
n11463.out[0] (.names)                                           0.261    35.476
n11402.in[1] (.names)                                            1.014    36.490
n11402.out[0] (.names)                                           0.261    36.751
n11492.in[0] (.names)                                            1.014    37.765
n11492.out[0] (.names)                                           0.261    38.026
n11751.in[2] (.names)                                            1.014    39.039
n11751.out[0] (.names)                                           0.261    39.300
n11754.in[2] (.names)                                            1.014    40.314
n11754.out[0] (.names)                                           0.261    40.575
n11761.in[0] (.names)                                            1.014    41.589
n11761.out[0] (.names)                                           0.261    41.850
n11762.in[0] (.names)                                            1.014    42.864
n11762.out[0] (.names)                                           0.261    43.125
n11763.in[0] (.names)                                            1.014    44.139
n11763.out[0] (.names)                                           0.261    44.400
n11788.in[1] (.names)                                            1.014    45.413
n11788.out[0] (.names)                                           0.261    45.674
n11790.in[0] (.names)                                            1.014    46.688
n11790.out[0] (.names)                                           0.261    46.949
n5104.in[2] (.names)                                             1.014    47.963
n5104.out[0] (.names)                                            0.261    48.224
n11791.in[0] (.names)                                            1.014    49.238
n11791.out[0] (.names)                                           0.261    49.499
n11348.in[0] (.names)                                            1.014    50.513
n11348.out[0] (.names)                                           0.261    50.774
n11349.in[0] (.names)                                            1.014    51.787
n11349.out[0] (.names)                                           0.261    52.048
n11351.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11351.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n8441.Q[0] (.latch clocked by pclk)
Endpoint  : n4457.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
n8441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9876.in[2] (.names)                                             1.014     2.070
n9876.out[0] (.names)                                            0.261     2.331
n9883.in[0] (.names)                                             1.014     3.344
n9883.out[0] (.names)                                            0.261     3.605
n9884.in[0] (.names)                                             1.014     4.619
n9884.out[0] (.names)                                            0.261     4.880
n9736.in[3] (.names)                                             1.014     5.894
n9736.out[0] (.names)                                            0.261     6.155
n9664.in[3] (.names)                                             1.014     7.169
n9664.out[0] (.names)                                            0.261     7.430
n9732.in[1] (.names)                                             1.014     8.444
n9732.out[0] (.names)                                            0.261     8.705
n9725.in[0] (.names)                                             1.014     9.719
n9725.out[0] (.names)                                            0.261     9.980
n9727.in[1] (.names)                                             1.014    10.993
n9727.out[0] (.names)                                            0.261    11.254
n3107.in[0] (.names)                                             1.014    12.268
n3107.out[0] (.names)                                            0.261    12.529
n9728.in[0] (.names)                                             1.014    13.543
n9728.out[0] (.names)                                            0.261    13.804
n9729.in[0] (.names)                                             1.014    14.818
n9729.out[0] (.names)                                            0.261    15.079
n9660.in[0] (.names)                                             1.014    16.093
n9660.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n3815.in[0] (.names)                                             1.014    18.642
n3815.out[0] (.names)                                            0.261    18.903
n11412.in[0] (.names)                                            1.014    19.917
n11412.out[0] (.names)                                           0.261    20.178
n11416.in[0] (.names)                                            1.014    21.192
n11416.out[0] (.names)                                           0.261    21.453
n11418.in[2] (.names)                                            1.014    22.467
n11418.out[0] (.names)                                           0.261    22.728
n11422.in[3] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11426.in[1] (.names)                                            1.014    25.016
n11426.out[0] (.names)                                           0.261    25.277
n11428.in[0] (.names)                                            1.014    26.291
n11428.out[0] (.names)                                           0.261    26.552
n11317.in[0] (.names)                                            1.014    27.566
n11317.out[0] (.names)                                           0.261    27.827
n11318.in[2] (.names)                                            1.014    28.841
n11318.out[0] (.names)                                           0.261    29.102
n11320.in[0] (.names)                                            1.014    30.116
n11320.out[0] (.names)                                           0.261    30.377
n11329.in[2] (.names)                                            1.014    31.390
n11329.out[0] (.names)                                           0.261    31.651
n11330.in[0] (.names)                                            1.014    32.665
n11330.out[0] (.names)                                           0.261    32.926
n11747.in[1] (.names)                                            1.014    33.940
n11747.out[0] (.names)                                           0.261    34.201
n11462.in[0] (.names)                                            1.014    35.215
n11462.out[0] (.names)                                           0.261    35.476
n11457.in[2] (.names)                                            1.014    36.490
n11457.out[0] (.names)                                           0.261    36.751
n4196.in[0] (.names)                                             1.014    37.765
n4196.out[0] (.names)                                            0.261    38.026
n11469.in[1] (.names)                                            1.014    39.039
n11469.out[0] (.names)                                           0.261    39.300
n11498.in[1] (.names)                                            1.014    40.314
n11498.out[0] (.names)                                           0.261    40.575
n11499.in[0] (.names)                                            1.014    41.589
n11499.out[0] (.names)                                           0.261    41.850
n11401.in[0] (.names)                                            1.014    42.864
n11401.out[0] (.names)                                           0.261    43.125
n11328.in[0] (.names)                                            1.014    44.139
n11328.out[0] (.names)                                           0.261    44.400
n11794.in[1] (.names)                                            1.014    45.413
n11794.out[0] (.names)                                           0.261    45.674
n11892.in[1] (.names)                                            1.014    46.688
n11892.out[0] (.names)                                           0.261    46.949
n11911.in[0] (.names)                                            1.014    47.963
n11911.out[0] (.names)                                           0.261    48.224
n11914.in[0] (.names)                                            1.014    49.238
n11914.out[0] (.names)                                           0.261    49.499
n4230.in[0] (.names)                                             1.014    50.513
n4230.out[0] (.names)                                            0.261    50.774
n10991.in[0] (.names)                                            1.014    51.787
n10991.out[0] (.names)                                           0.261    52.048
n4457.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4457.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n8441.Q[0] (.latch clocked by pclk)
Endpoint  : n11245.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
n8441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9876.in[2] (.names)                                             1.014     2.070
n9876.out[0] (.names)                                            0.261     2.331
n9883.in[0] (.names)                                             1.014     3.344
n9883.out[0] (.names)                                            0.261     3.605
n9884.in[0] (.names)                                             1.014     4.619
n9884.out[0] (.names)                                            0.261     4.880
n9736.in[3] (.names)                                             1.014     5.894
n9736.out[0] (.names)                                            0.261     6.155
n9664.in[3] (.names)                                             1.014     7.169
n9664.out[0] (.names)                                            0.261     7.430
n9732.in[1] (.names)                                             1.014     8.444
n9732.out[0] (.names)                                            0.261     8.705
n9725.in[0] (.names)                                             1.014     9.719
n9725.out[0] (.names)                                            0.261     9.980
n9727.in[1] (.names)                                             1.014    10.993
n9727.out[0] (.names)                                            0.261    11.254
n3107.in[0] (.names)                                             1.014    12.268
n3107.out[0] (.names)                                            0.261    12.529
n9728.in[0] (.names)                                             1.014    13.543
n9728.out[0] (.names)                                            0.261    13.804
n9729.in[0] (.names)                                             1.014    14.818
n9729.out[0] (.names)                                            0.261    15.079
n9660.in[0] (.names)                                             1.014    16.093
n9660.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n3815.in[0] (.names)                                             1.014    18.642
n3815.out[0] (.names)                                            0.261    18.903
n11412.in[0] (.names)                                            1.014    19.917
n11412.out[0] (.names)                                           0.261    20.178
n11416.in[0] (.names)                                            1.014    21.192
n11416.out[0] (.names)                                           0.261    21.453
n11418.in[2] (.names)                                            1.014    22.467
n11418.out[0] (.names)                                           0.261    22.728
n11422.in[3] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11426.in[1] (.names)                                            1.014    25.016
n11426.out[0] (.names)                                           0.261    25.277
n11428.in[0] (.names)                                            1.014    26.291
n11428.out[0] (.names)                                           0.261    26.552
n11317.in[0] (.names)                                            1.014    27.566
n11317.out[0] (.names)                                           0.261    27.827
n11318.in[2] (.names)                                            1.014    28.841
n11318.out[0] (.names)                                           0.261    29.102
n11320.in[0] (.names)                                            1.014    30.116
n11320.out[0] (.names)                                           0.261    30.377
n11329.in[2] (.names)                                            1.014    31.390
n11329.out[0] (.names)                                           0.261    31.651
n11330.in[0] (.names)                                            1.014    32.665
n11330.out[0] (.names)                                           0.261    32.926
n11747.in[1] (.names)                                            1.014    33.940
n11747.out[0] (.names)                                           0.261    34.201
n11462.in[0] (.names)                                            1.014    35.215
n11462.out[0] (.names)                                           0.261    35.476
n11457.in[2] (.names)                                            1.014    36.490
n11457.out[0] (.names)                                           0.261    36.751
n4196.in[0] (.names)                                             1.014    37.765
n4196.out[0] (.names)                                            0.261    38.026
n11842.in[0] (.names)                                            1.014    39.039
n11842.out[0] (.names)                                           0.261    39.300
n11851.in[1] (.names)                                            1.014    40.314
n11851.out[0] (.names)                                           0.261    40.575
n11853.in[0] (.names)                                            1.014    41.589
n11853.out[0] (.names)                                           0.261    41.850
n11855.in[0] (.names)                                            1.014    42.864
n11855.out[0] (.names)                                           0.261    43.125
n11136.in[0] (.names)                                            1.014    44.139
n11136.out[0] (.names)                                           0.261    44.400
n11846.in[0] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11848.in[0] (.names)                                            1.014    46.688
n11848.out[0] (.names)                                           0.261    46.949
n11849.in[1] (.names)                                            1.014    47.963
n11849.out[0] (.names)                                           0.261    48.224
n11838.in[1] (.names)                                            1.014    49.238
n11838.out[0] (.names)                                           0.261    49.499
n11375.in[0] (.names)                                            1.014    50.513
n11375.out[0] (.names)                                           0.261    50.774
n11839.in[0] (.names)                                            1.014    51.787
n11839.out[0] (.names)                                           0.261    52.048
n11245.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11245.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n8441.Q[0] (.latch clocked by pclk)
Endpoint  : n3066.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
n8441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9876.in[2] (.names)                                             1.014     2.070
n9876.out[0] (.names)                                            0.261     2.331
n9883.in[0] (.names)                                             1.014     3.344
n9883.out[0] (.names)                                            0.261     3.605
n9884.in[0] (.names)                                             1.014     4.619
n9884.out[0] (.names)                                            0.261     4.880
n9736.in[3] (.names)                                             1.014     5.894
n9736.out[0] (.names)                                            0.261     6.155
n9664.in[3] (.names)                                             1.014     7.169
n9664.out[0] (.names)                                            0.261     7.430
n9732.in[1] (.names)                                             1.014     8.444
n9732.out[0] (.names)                                            0.261     8.705
n9725.in[0] (.names)                                             1.014     9.719
n9725.out[0] (.names)                                            0.261     9.980
n9727.in[1] (.names)                                             1.014    10.993
n9727.out[0] (.names)                                            0.261    11.254
n3107.in[0] (.names)                                             1.014    12.268
n3107.out[0] (.names)                                            0.261    12.529
n9728.in[0] (.names)                                             1.014    13.543
n9728.out[0] (.names)                                            0.261    13.804
n9729.in[0] (.names)                                             1.014    14.818
n9729.out[0] (.names)                                            0.261    15.079
n9660.in[0] (.names)                                             1.014    16.093
n9660.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n3815.in[0] (.names)                                             1.014    18.642
n3815.out[0] (.names)                                            0.261    18.903
n11412.in[0] (.names)                                            1.014    19.917
n11412.out[0] (.names)                                           0.261    20.178
n11416.in[0] (.names)                                            1.014    21.192
n11416.out[0] (.names)                                           0.261    21.453
n11418.in[2] (.names)                                            1.014    22.467
n11418.out[0] (.names)                                           0.261    22.728
n11422.in[3] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11426.in[1] (.names)                                            1.014    25.016
n11426.out[0] (.names)                                           0.261    25.277
n11428.in[0] (.names)                                            1.014    26.291
n11428.out[0] (.names)                                           0.261    26.552
n11317.in[0] (.names)                                            1.014    27.566
n11317.out[0] (.names)                                           0.261    27.827
n11318.in[2] (.names)                                            1.014    28.841
n11318.out[0] (.names)                                           0.261    29.102
n11320.in[0] (.names)                                            1.014    30.116
n11320.out[0] (.names)                                           0.261    30.377
n11329.in[2] (.names)                                            1.014    31.390
n11329.out[0] (.names)                                           0.261    31.651
n11330.in[0] (.names)                                            1.014    32.665
n11330.out[0] (.names)                                           0.261    32.926
n11747.in[1] (.names)                                            1.014    33.940
n11747.out[0] (.names)                                           0.261    34.201
n11462.in[0] (.names)                                            1.014    35.215
n11462.out[0] (.names)                                           0.261    35.476
n11457.in[2] (.names)                                            1.014    36.490
n11457.out[0] (.names)                                           0.261    36.751
n4196.in[0] (.names)                                             1.014    37.765
n4196.out[0] (.names)                                            0.261    38.026
n11842.in[0] (.names)                                            1.014    39.039
n11842.out[0] (.names)                                           0.261    39.300
n11851.in[1] (.names)                                            1.014    40.314
n11851.out[0] (.names)                                           0.261    40.575
n11853.in[0] (.names)                                            1.014    41.589
n11853.out[0] (.names)                                           0.261    41.850
n11855.in[0] (.names)                                            1.014    42.864
n11855.out[0] (.names)                                           0.261    43.125
n11136.in[0] (.names)                                            1.014    44.139
n11136.out[0] (.names)                                           0.261    44.400
n11846.in[0] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11848.in[0] (.names)                                            1.014    46.688
n11848.out[0] (.names)                                           0.261    46.949
n11571.in[0] (.names)                                            1.014    47.963
n11571.out[0] (.names)                                           0.261    48.224
n10368.in[0] (.names)                                            1.014    49.238
n10368.out[0] (.names)                                           0.261    49.499
n11572.in[0] (.names)                                            1.014    50.513
n11572.out[0] (.names)                                           0.261    50.774
n5084.in[0] (.names)                                             1.014    51.787
n5084.out[0] (.names)                                            0.261    52.048
n3066.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3066.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n8441.Q[0] (.latch clocked by pclk)
Endpoint  : n5071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
n8441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9876.in[2] (.names)                                             1.014     2.070
n9876.out[0] (.names)                                            0.261     2.331
n9883.in[0] (.names)                                             1.014     3.344
n9883.out[0] (.names)                                            0.261     3.605
n9884.in[0] (.names)                                             1.014     4.619
n9884.out[0] (.names)                                            0.261     4.880
n9736.in[3] (.names)                                             1.014     5.894
n9736.out[0] (.names)                                            0.261     6.155
n9664.in[3] (.names)                                             1.014     7.169
n9664.out[0] (.names)                                            0.261     7.430
n9732.in[1] (.names)                                             1.014     8.444
n9732.out[0] (.names)                                            0.261     8.705
n9725.in[0] (.names)                                             1.014     9.719
n9725.out[0] (.names)                                            0.261     9.980
n9727.in[1] (.names)                                             1.014    10.993
n9727.out[0] (.names)                                            0.261    11.254
n3107.in[0] (.names)                                             1.014    12.268
n3107.out[0] (.names)                                            0.261    12.529
n9728.in[0] (.names)                                             1.014    13.543
n9728.out[0] (.names)                                            0.261    13.804
n9729.in[0] (.names)                                             1.014    14.818
n9729.out[0] (.names)                                            0.261    15.079
n9660.in[0] (.names)                                             1.014    16.093
n9660.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n3815.in[0] (.names)                                             1.014    18.642
n3815.out[0] (.names)                                            0.261    18.903
n11412.in[0] (.names)                                            1.014    19.917
n11412.out[0] (.names)                                           0.261    20.178
n11416.in[0] (.names)                                            1.014    21.192
n11416.out[0] (.names)                                           0.261    21.453
n11418.in[2] (.names)                                            1.014    22.467
n11418.out[0] (.names)                                           0.261    22.728
n11422.in[3] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11426.in[1] (.names)                                            1.014    25.016
n11426.out[0] (.names)                                           0.261    25.277
n11428.in[0] (.names)                                            1.014    26.291
n11428.out[0] (.names)                                           0.261    26.552
n11317.in[0] (.names)                                            1.014    27.566
n11317.out[0] (.names)                                           0.261    27.827
n11318.in[2] (.names)                                            1.014    28.841
n11318.out[0] (.names)                                           0.261    29.102
n11320.in[0] (.names)                                            1.014    30.116
n11320.out[0] (.names)                                           0.261    30.377
n11329.in[2] (.names)                                            1.014    31.390
n11329.out[0] (.names)                                           0.261    31.651
n11330.in[0] (.names)                                            1.014    32.665
n11330.out[0] (.names)                                           0.261    32.926
n11747.in[1] (.names)                                            1.014    33.940
n11747.out[0] (.names)                                           0.261    34.201
n11462.in[0] (.names)                                            1.014    35.215
n11462.out[0] (.names)                                           0.261    35.476
n11457.in[2] (.names)                                            1.014    36.490
n11457.out[0] (.names)                                           0.261    36.751
n4196.in[0] (.names)                                             1.014    37.765
n4196.out[0] (.names)                                            0.261    38.026
n11842.in[0] (.names)                                            1.014    39.039
n11842.out[0] (.names)                                           0.261    39.300
n11851.in[1] (.names)                                            1.014    40.314
n11851.out[0] (.names)                                           0.261    40.575
n11853.in[0] (.names)                                            1.014    41.589
n11853.out[0] (.names)                                           0.261    41.850
n11855.in[0] (.names)                                            1.014    42.864
n11855.out[0] (.names)                                           0.261    43.125
n11136.in[0] (.names)                                            1.014    44.139
n11136.out[0] (.names)                                           0.261    44.400
n11846.in[0] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11848.in[0] (.names)                                            1.014    46.688
n11848.out[0] (.names)                                           0.261    46.949
n11571.in[0] (.names)                                            1.014    47.963
n11571.out[0] (.names)                                           0.261    48.224
n11775.in[0] (.names)                                            1.014    49.238
n11775.out[0] (.names)                                           0.261    49.499
n11075.in[1] (.names)                                            1.014    50.513
n11075.out[0] (.names)                                           0.261    50.774
n5070.in[0] (.names)                                             1.014    51.787
n5070.out[0] (.names)                                            0.261    52.048
n5071.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5071.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n8441.Q[0] (.latch clocked by pclk)
Endpoint  : n11771.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
n8441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9876.in[2] (.names)                                             1.014     2.070
n9876.out[0] (.names)                                            0.261     2.331
n9883.in[0] (.names)                                             1.014     3.344
n9883.out[0] (.names)                                            0.261     3.605
n9884.in[0] (.names)                                             1.014     4.619
n9884.out[0] (.names)                                            0.261     4.880
n9736.in[3] (.names)                                             1.014     5.894
n9736.out[0] (.names)                                            0.261     6.155
n9664.in[3] (.names)                                             1.014     7.169
n9664.out[0] (.names)                                            0.261     7.430
n9732.in[1] (.names)                                             1.014     8.444
n9732.out[0] (.names)                                            0.261     8.705
n9725.in[0] (.names)                                             1.014     9.719
n9725.out[0] (.names)                                            0.261     9.980
n9727.in[1] (.names)                                             1.014    10.993
n9727.out[0] (.names)                                            0.261    11.254
n3107.in[0] (.names)                                             1.014    12.268
n3107.out[0] (.names)                                            0.261    12.529
n9728.in[0] (.names)                                             1.014    13.543
n9728.out[0] (.names)                                            0.261    13.804
n9729.in[0] (.names)                                             1.014    14.818
n9729.out[0] (.names)                                            0.261    15.079
n9660.in[0] (.names)                                             1.014    16.093
n9660.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n3815.in[0] (.names)                                             1.014    18.642
n3815.out[0] (.names)                                            0.261    18.903
n11412.in[0] (.names)                                            1.014    19.917
n11412.out[0] (.names)                                           0.261    20.178
n11416.in[0] (.names)                                            1.014    21.192
n11416.out[0] (.names)                                           0.261    21.453
n11418.in[2] (.names)                                            1.014    22.467
n11418.out[0] (.names)                                           0.261    22.728
n11422.in[3] (.names)                                            1.014    23.742
n11422.out[0] (.names)                                           0.261    24.003
n11426.in[1] (.names)                                            1.014    25.016
n11426.out[0] (.names)                                           0.261    25.277
n11428.in[0] (.names)                                            1.014    26.291
n11428.out[0] (.names)                                           0.261    26.552
n11317.in[0] (.names)                                            1.014    27.566
n11317.out[0] (.names)                                           0.261    27.827
n11318.in[2] (.names)                                            1.014    28.841
n11318.out[0] (.names)                                           0.261    29.102
n11320.in[0] (.names)                                            1.014    30.116
n11320.out[0] (.names)                                           0.261    30.377
n11329.in[2] (.names)                                            1.014    31.390
n11329.out[0] (.names)                                           0.261    31.651
n11330.in[0] (.names)                                            1.014    32.665
n11330.out[0] (.names)                                           0.261    32.926
n11747.in[1] (.names)                                            1.014    33.940
n11747.out[0] (.names)                                           0.261    34.201
n11462.in[0] (.names)                                            1.014    35.215
n11462.out[0] (.names)                                           0.261    35.476
n11457.in[2] (.names)                                            1.014    36.490
n11457.out[0] (.names)                                           0.261    36.751
n4196.in[0] (.names)                                             1.014    37.765
n4196.out[0] (.names)                                            0.261    38.026
n11842.in[0] (.names)                                            1.014    39.039
n11842.out[0] (.names)                                           0.261    39.300
n11851.in[1] (.names)                                            1.014    40.314
n11851.out[0] (.names)                                           0.261    40.575
n11853.in[0] (.names)                                            1.014    41.589
n11853.out[0] (.names)                                           0.261    41.850
n11855.in[0] (.names)                                            1.014    42.864
n11855.out[0] (.names)                                           0.261    43.125
n11136.in[0] (.names)                                            1.014    44.139
n11136.out[0] (.names)                                           0.261    44.400
n11846.in[0] (.names)                                            1.014    45.413
n11846.out[0] (.names)                                           0.261    45.674
n11848.in[0] (.names)                                            1.014    46.688
n11848.out[0] (.names)                                           0.261    46.949
n11571.in[0] (.names)                                            1.014    47.963
n11571.out[0] (.names)                                           0.261    48.224
n11775.in[0] (.names)                                            1.014    49.238
n11775.out[0] (.names)                                           0.261    49.499
n11075.in[1] (.names)                                            1.014    50.513
n11075.out[0] (.names)                                           0.261    50.774
n5070.in[0] (.names)                                             1.014    51.787
n5070.out[0] (.names)                                            0.261    52.048
n11771.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11771.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n12869.Q[0] (.latch clocked by pclk)
Endpoint  : n12882.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12869.clk[0] (.latch)                                           1.014     1.014
n12869.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13450.in[0] (.names)                                            1.014     2.070
n13450.out[0] (.names)                                           0.261     2.331
n13451.in[0] (.names)                                            1.014     3.344
n13451.out[0] (.names)                                           0.261     3.605
n13452.in[2] (.names)                                            1.014     4.619
n13452.out[0] (.names)                                           0.261     4.880
n2971.in[0] (.names)                                             1.014     5.894
n2971.out[0] (.names)                                            0.261     6.155
n12837.in[1] (.names)                                            1.014     7.169
n12837.out[0] (.names)                                           0.261     7.430
n12838.in[0] (.names)                                            1.014     8.444
n12838.out[0] (.names)                                           0.261     8.705
n12832.in[0] (.names)                                            1.014     9.719
n12832.out[0] (.names)                                           0.261     9.980
n12840.in[2] (.names)                                            1.014    10.993
n12840.out[0] (.names)                                           0.261    11.254
n12841.in[0] (.names)                                            1.014    12.268
n12841.out[0] (.names)                                           0.261    12.529
n12842.in[0] (.names)                                            1.014    13.543
n12842.out[0] (.names)                                           0.261    13.804
n12846.in[0] (.names)                                            1.014    14.818
n12846.out[0] (.names)                                           0.261    15.079
n12997.in[2] (.names)                                            1.014    16.093
n12997.out[0] (.names)                                           0.261    16.354
n13008.in[0] (.names)                                            1.014    17.367
n13008.out[0] (.names)                                           0.261    17.628
n13013.in[1] (.names)                                            1.014    18.642
n13013.out[0] (.names)                                           0.261    18.903
n13279.in[0] (.names)                                            1.014    19.917
n13279.out[0] (.names)                                           0.261    20.178
n13308.in[0] (.names)                                            1.014    21.192
n13308.out[0] (.names)                                           0.261    21.453
n13309.in[1] (.names)                                            1.014    22.467
n13309.out[0] (.names)                                           0.261    22.728
n13310.in[0] (.names)                                            1.014    23.742
n13310.out[0] (.names)                                           0.261    24.003
n13320.in[0] (.names)                                            1.014    25.016
n13320.out[0] (.names)                                           0.261    25.277
n4551.in[0] (.names)                                             1.014    26.291
n4551.out[0] (.names)                                            0.261    26.552
n12602.in[0] (.names)                                            1.014    27.566
n12602.out[0] (.names)                                           0.261    27.827
n12603.in[0] (.names)                                            1.014    28.841
n12603.out[0] (.names)                                           0.261    29.102
n12604.in[0] (.names)                                            1.014    30.116
n12604.out[0] (.names)                                           0.261    30.377
n12595.in[0] (.names)                                            1.014    31.390
n12595.out[0] (.names)                                           0.261    31.651
n12527.in[1] (.names)                                            1.014    32.665
n12527.out[0] (.names)                                           0.261    32.926
n12528.in[2] (.names)                                            1.014    33.940
n12528.out[0] (.names)                                           0.261    34.201
n12530.in[0] (.names)                                            1.014    35.215
n12530.out[0] (.names)                                           0.261    35.476
n12540.in[0] (.names)                                            1.014    36.490
n12540.out[0] (.names)                                           0.261    36.751
n12543.in[0] (.names)                                            1.014    37.765
n12543.out[0] (.names)                                           0.261    38.026
n12546.in[2] (.names)                                            1.014    39.039
n12546.out[0] (.names)                                           0.261    39.300
n12042.in[1] (.names)                                            1.014    40.314
n12042.out[0] (.names)                                           0.261    40.575
n12547.in[0] (.names)                                            1.014    41.589
n12547.out[0] (.names)                                           0.261    41.850
n5027.in[1] (.names)                                             1.014    42.864
n5027.out[0] (.names)                                            0.261    43.125
n13338.in[1] (.names)                                            1.014    44.139
n13338.out[0] (.names)                                           0.261    44.400
n13340.in[1] (.names)                                            1.014    45.413
n13340.out[0] (.names)                                           0.261    45.674
n12462.in[0] (.names)                                            1.014    46.688
n12462.out[0] (.names)                                           0.261    46.949
n13341.in[0] (.names)                                            1.014    47.963
n13341.out[0] (.names)                                           0.261    48.224
n13408.in[3] (.names)                                            1.014    49.238
n13408.out[0] (.names)                                           0.261    49.499
n10385.in[0] (.names)                                            1.014    50.513
n10385.out[0] (.names)                                           0.261    50.774
n12881.in[0] (.names)                                            1.014    51.787
n12881.out[0] (.names)                                           0.261    52.048
n12882.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12882.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n2874.Q[0] (.latch clocked by pclk)
Endpoint  : n14498.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2874.clk[0] (.latch)                                            1.014     1.014
n2874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15485.in[0] (.names)                                            1.014     2.070
n15485.out[0] (.names)                                           0.261     2.331
n15492.in[0] (.names)                                            1.014     3.344
n15492.out[0] (.names)                                           0.261     3.605
n15493.in[1] (.names)                                            1.014     4.619
n15493.out[0] (.names)                                           0.261     4.880
n15455.in[3] (.names)                                            1.014     5.894
n15455.out[0] (.names)                                           0.261     6.155
n15456.in[2] (.names)                                            1.014     7.169
n15456.out[0] (.names)                                           0.261     7.430
n15458.in[2] (.names)                                            1.014     8.444
n15458.out[0] (.names)                                           0.261     8.705
n15459.in[0] (.names)                                            1.014     9.719
n15459.out[0] (.names)                                           0.261     9.980
n15467.in[0] (.names)                                            1.014    10.993
n15467.out[0] (.names)                                           0.261    11.254
n15471.in[0] (.names)                                            1.014    12.268
n15471.out[0] (.names)                                           0.261    12.529
n15462.in[1] (.names)                                            1.014    13.543
n15462.out[0] (.names)                                           0.261    13.804
n15473.in[0] (.names)                                            1.014    14.818
n15473.out[0] (.names)                                           0.261    15.079
n15476.in[0] (.names)                                            1.014    16.093
n15476.out[0] (.names)                                           0.261    16.354
n15479.in[1] (.names)                                            1.014    17.367
n15479.out[0] (.names)                                           0.261    17.628
n15480.in[1] (.names)                                            1.014    18.642
n15480.out[0] (.names)                                           0.261    18.903
n15481.in[0] (.names)                                            1.014    19.917
n15481.out[0] (.names)                                           0.261    20.178
n15482.in[0] (.names)                                            1.014    21.192
n15482.out[0] (.names)                                           0.261    21.453
n15483.in[0] (.names)                                            1.014    22.467
n15483.out[0] (.names)                                           0.261    22.728
n15381.in[1] (.names)                                            1.014    23.742
n15381.out[0] (.names)                                           0.261    24.003
n15484.in[0] (.names)                                            1.014    25.016
n15484.out[0] (.names)                                           0.261    25.277
n15160.in[0] (.names)                                            1.014    26.291
n15160.out[0] (.names)                                           0.261    26.552
n15488.in[0] (.names)                                            1.014    27.566
n15488.out[0] (.names)                                           0.261    27.827
n15489.in[0] (.names)                                            1.014    28.841
n15489.out[0] (.names)                                           0.261    29.102
n15490.in[0] (.names)                                            1.014    30.116
n15490.out[0] (.names)                                           0.261    30.377
n15494.in[1] (.names)                                            1.014    31.390
n15494.out[0] (.names)                                           0.261    31.651
n15495.in[0] (.names)                                            1.014    32.665
n15495.out[0] (.names)                                           0.261    32.926
n14853.in[1] (.names)                                            1.014    33.940
n14853.out[0] (.names)                                           0.261    34.201
n15501.in[1] (.names)                                            1.014    35.215
n15501.out[0] (.names)                                           0.261    35.476
n15508.in[0] (.names)                                            1.014    36.490
n15508.out[0] (.names)                                           0.261    36.751
n15144.in[0] (.names)                                            1.014    37.765
n15144.out[0] (.names)                                           0.261    38.026
n4306.in[0] (.names)                                             1.014    39.039
n4306.out[0] (.names)                                            0.261    39.300
n14477.in[0] (.names)                                            1.014    40.314
n14477.out[0] (.names)                                           0.261    40.575
n14478.in[0] (.names)                                            1.014    41.589
n14478.out[0] (.names)                                           0.261    41.850
n14450.in[0] (.names)                                            1.014    42.864
n14450.out[0] (.names)                                           0.261    43.125
n14451.in[3] (.names)                                            1.014    44.139
n14451.out[0] (.names)                                           0.261    44.400
n14456.in[1] (.names)                                            1.014    45.413
n14456.out[0] (.names)                                           0.261    45.674
n14457.in[0] (.names)                                            1.014    46.688
n14457.out[0] (.names)                                           0.261    46.949
n14491.in[0] (.names)                                            1.014    47.963
n14491.out[0] (.names)                                           0.261    48.224
n14429.in[0] (.names)                                            1.014    49.238
n14429.out[0] (.names)                                           0.261    49.499
n14372.in[0] (.names)                                            1.014    50.513
n14372.out[0] (.names)                                           0.261    50.774
n14426.in[0] (.names)                                            1.014    51.787
n14426.out[0] (.names)                                           0.261    52.048
n14498.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14498.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n6388.Q[0] (.latch clocked by pclk)
Endpoint  : n6348.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6388.clk[0] (.latch)                                            1.014     1.014
n6388.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6704.in[0] (.names)                                             1.014     2.070
n6704.out[0] (.names)                                            0.261     2.331
n8009.in[1] (.names)                                             1.014     3.344
n8009.out[0] (.names)                                            0.261     3.605
n8012.in[3] (.names)                                             1.014     4.619
n8012.out[0] (.names)                                            0.261     4.880
n8018.in[0] (.names)                                             1.014     5.894
n8018.out[0] (.names)                                            0.261     6.155
n7588.in[0] (.names)                                             1.014     7.169
n7588.out[0] (.names)                                            0.261     7.430
n8022.in[1] (.names)                                             1.014     8.444
n8022.out[0] (.names)                                            0.261     8.705
n8038.in[2] (.names)                                             1.014     9.719
n8038.out[0] (.names)                                            0.261     9.980
n8039.in[0] (.names)                                             1.014    10.993
n8039.out[0] (.names)                                            0.261    11.254
n8042.in[0] (.names)                                             1.014    12.268
n8042.out[0] (.names)                                            0.261    12.529
n8043.in[1] (.names)                                             1.014    13.543
n8043.out[0] (.names)                                            0.261    13.804
n8044.in[0] (.names)                                             1.014    14.818
n8044.out[0] (.names)                                            0.261    15.079
n8035.in[1] (.names)                                             1.014    16.093
n8035.out[0] (.names)                                            0.261    16.354
n8046.in[0] (.names)                                             1.014    17.367
n8046.out[0] (.names)                                            0.261    17.628
n8034.in[0] (.names)                                             1.014    18.642
n8034.out[0] (.names)                                            0.261    18.903
n8028.in[0] (.names)                                             1.014    19.917
n8028.out[0] (.names)                                            0.261    20.178
n8030.in[0] (.names)                                             1.014    21.192
n8030.out[0] (.names)                                            0.261    21.453
n8016.in[0] (.names)                                             1.014    22.467
n8016.out[0] (.names)                                            0.261    22.728
n8026.in[0] (.names)                                             1.014    23.742
n8026.out[0] (.names)                                            0.261    24.003
n7931.in[2] (.names)                                             1.014    25.016
n7931.out[0] (.names)                                            0.261    25.277
n8027.in[0] (.names)                                             1.014    26.291
n8027.out[0] (.names)                                            0.261    26.552
n4248.in[1] (.names)                                             1.014    27.566
n4248.out[0] (.names)                                            0.261    27.827
n9982.in[1] (.names)                                             1.014    28.841
n9982.out[0] (.names)                                            0.261    29.102
n9984.in[1] (.names)                                             1.014    30.116
n9984.out[0] (.names)                                            0.261    30.377
n10000.in[0] (.names)                                            1.014    31.390
n10000.out[0] (.names)                                           0.261    31.651
n3602.in[1] (.names)                                             1.014    32.665
n3602.out[0] (.names)                                            0.261    32.926
n9969.in[1] (.names)                                             1.014    33.940
n9969.out[0] (.names)                                            0.261    34.201
n9509.in[0] (.names)                                             1.014    35.215
n9509.out[0] (.names)                                            0.261    35.476
n9968.in[1] (.names)                                             1.014    36.490
n9968.out[0] (.names)                                            0.261    36.751
n6339.in[2] (.names)                                             1.014    37.765
n6339.out[0] (.names)                                            0.261    38.026
n6341.in[0] (.names)                                             1.014    39.039
n6341.out[0] (.names)                                            0.261    39.300
n6325.in[2] (.names)                                             1.014    40.314
n6325.out[0] (.names)                                            0.261    40.575
n6326.in[0] (.names)                                             1.014    41.589
n6326.out[0] (.names)                                            0.261    41.850
n6327.in[0] (.names)                                             1.014    42.864
n6327.out[0] (.names)                                            0.261    43.125
n6328.in[0] (.names)                                             1.014    44.139
n6328.out[0] (.names)                                            0.261    44.400
n6349.in[2] (.names)                                             1.014    45.413
n6349.out[0] (.names)                                            0.261    45.674
n6350.in[0] (.names)                                             1.014    46.688
n6350.out[0] (.names)                                            0.261    46.949
n6352.in[0] (.names)                                             1.014    47.963
n6352.out[0] (.names)                                            0.261    48.224
n6334.in[1] (.names)                                             1.014    49.238
n6334.out[0] (.names)                                            0.261    49.499
n6161.in[1] (.names)                                             1.014    50.513
n6161.out[0] (.names)                                            0.261    50.774
n6153.in[0] (.names)                                             1.014    51.787
n6153.out[0] (.names)                                            0.261    52.048
n6348.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6348.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n6498.Q[0] (.latch clocked by pclk)
Endpoint  : n3742.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6498.clk[0] (.latch)                                            1.014     1.014
n6498.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7013.in[0] (.names)                                             1.014     2.070
n7013.out[0] (.names)                                            0.261     2.331
n7110.in[0] (.names)                                             1.014     3.344
n7110.out[0] (.names)                                            0.261     3.605
n7111.in[0] (.names)                                             1.014     4.619
n7111.out[0] (.names)                                            0.261     4.880
n7112.in[0] (.names)                                             1.014     5.894
n7112.out[0] (.names)                                            0.261     6.155
n7104.in[0] (.names)                                             1.014     7.169
n7104.out[0] (.names)                                            0.261     7.430
n7114.in[0] (.names)                                             1.014     8.444
n7114.out[0] (.names)                                            0.261     8.705
n3285.in[1] (.names)                                             1.014     9.719
n3285.out[0] (.names)                                            0.261     9.980
n10043.in[2] (.names)                                            1.014    10.993
n10043.out[0] (.names)                                           0.261    11.254
n10044.in[0] (.names)                                            1.014    12.268
n10044.out[0] (.names)                                           0.261    12.529
n10045.in[2] (.names)                                            1.014    13.543
n10045.out[0] (.names)                                           0.261    13.804
n10046.in[0] (.names)                                            1.014    14.818
n10046.out[0] (.names)                                           0.261    15.079
n10059.in[2] (.names)                                            1.014    16.093
n10059.out[0] (.names)                                           0.261    16.354
n10060.in[0] (.names)                                            1.014    17.367
n10060.out[0] (.names)                                           0.261    17.628
n10070.in[0] (.names)                                            1.014    18.642
n10070.out[0] (.names)                                           0.261    18.903
n10072.in[1] (.names)                                            1.014    19.917
n10072.out[0] (.names)                                           0.261    20.178
n10080.in[0] (.names)                                            1.014    21.192
n10080.out[0] (.names)                                           0.261    21.453
n10085.in[0] (.names)                                            1.014    22.467
n10085.out[0] (.names)                                           0.261    22.728
n10055.in[2] (.names)                                            1.014    23.742
n10055.out[0] (.names)                                           0.261    24.003
n10089.in[1] (.names)                                            1.014    25.016
n10089.out[0] (.names)                                           0.261    25.277
n10090.in[0] (.names)                                            1.014    26.291
n10090.out[0] (.names)                                           0.261    26.552
n10075.in[0] (.names)                                            1.014    27.566
n10075.out[0] (.names)                                           0.261    27.827
n10076.in[3] (.names)                                            1.014    28.841
n10076.out[0] (.names)                                           0.261    29.102
n10079.in[0] (.names)                                            1.014    30.116
n10079.out[0] (.names)                                           0.261    30.377
n10042.in[3] (.names)                                            1.014    31.390
n10042.out[0] (.names)                                           0.261    31.651
n2873.in[0] (.names)                                             1.014    32.665
n2873.out[0] (.names)                                            0.261    32.926
n10217.in[0] (.names)                                            1.014    33.940
n10217.out[0] (.names)                                           0.261    34.201
n10248.in[0] (.names)                                            1.014    35.215
n10248.out[0] (.names)                                           0.261    35.476
n10249.in[0] (.names)                                            1.014    36.490
n10249.out[0] (.names)                                           0.261    36.751
n5169.in[1] (.names)                                             1.014    37.765
n5169.out[0] (.names)                                            0.261    38.026
n10226.in[0] (.names)                                            1.014    39.039
n10226.out[0] (.names)                                           0.261    39.300
n10213.in[0] (.names)                                            1.014    40.314
n10213.out[0] (.names)                                           0.261    40.575
n10200.in[0] (.names)                                            1.014    41.589
n10200.out[0] (.names)                                           0.261    41.850
n10201.in[0] (.names)                                            1.014    42.864
n10201.out[0] (.names)                                           0.261    43.125
n10168.in[0] (.names)                                            1.014    44.139
n10168.out[0] (.names)                                           0.261    44.400
n9505.in[1] (.names)                                             1.014    45.413
n9505.out[0] (.names)                                            0.261    45.674
n10220.in[0] (.names)                                            1.014    46.688
n10220.out[0] (.names)                                           0.261    46.949
n10212.in[0] (.names)                                            1.014    47.963
n10212.out[0] (.names)                                           0.261    48.224
n10214.in[1] (.names)                                            1.014    49.238
n10214.out[0] (.names)                                           0.261    49.499
n8370.in[2] (.names)                                             1.014    50.513
n8370.out[0] (.names)                                            0.261    50.774
n5255.in[1] (.names)                                             1.014    51.787
n5255.out[0] (.names)                                            0.261    52.048
n3742.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3742.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n2874.Q[0] (.latch clocked by pclk)
Endpoint  : n12719.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2874.clk[0] (.latch)                                            1.014     1.014
n2874.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15485.in[0] (.names)                                            1.014     2.070
n15485.out[0] (.names)                                           0.261     2.331
n15492.in[0] (.names)                                            1.014     3.344
n15492.out[0] (.names)                                           0.261     3.605
n15493.in[1] (.names)                                            1.014     4.619
n15493.out[0] (.names)                                           0.261     4.880
n15455.in[3] (.names)                                            1.014     5.894
n15455.out[0] (.names)                                           0.261     6.155
n15456.in[2] (.names)                                            1.014     7.169
n15456.out[0] (.names)                                           0.261     7.430
n15458.in[2] (.names)                                            1.014     8.444
n15458.out[0] (.names)                                           0.261     8.705
n15459.in[0] (.names)                                            1.014     9.719
n15459.out[0] (.names)                                           0.261     9.980
n15467.in[0] (.names)                                            1.014    10.993
n15467.out[0] (.names)                                           0.261    11.254
n15471.in[0] (.names)                                            1.014    12.268
n15471.out[0] (.names)                                           0.261    12.529
n15462.in[1] (.names)                                            1.014    13.543
n15462.out[0] (.names)                                           0.261    13.804
n15473.in[0] (.names)                                            1.014    14.818
n15473.out[0] (.names)                                           0.261    15.079
n15476.in[0] (.names)                                            1.014    16.093
n15476.out[0] (.names)                                           0.261    16.354
n15479.in[1] (.names)                                            1.014    17.367
n15479.out[0] (.names)                                           0.261    17.628
n15480.in[1] (.names)                                            1.014    18.642
n15480.out[0] (.names)                                           0.261    18.903
n15481.in[0] (.names)                                            1.014    19.917
n15481.out[0] (.names)                                           0.261    20.178
n15482.in[0] (.names)                                            1.014    21.192
n15482.out[0] (.names)                                           0.261    21.453
n15483.in[0] (.names)                                            1.014    22.467
n15483.out[0] (.names)                                           0.261    22.728
n15381.in[1] (.names)                                            1.014    23.742
n15381.out[0] (.names)                                           0.261    24.003
n15484.in[0] (.names)                                            1.014    25.016
n15484.out[0] (.names)                                           0.261    25.277
n15160.in[0] (.names)                                            1.014    26.291
n15160.out[0] (.names)                                           0.261    26.552
n15488.in[0] (.names)                                            1.014    27.566
n15488.out[0] (.names)                                           0.261    27.827
n15489.in[0] (.names)                                            1.014    28.841
n15489.out[0] (.names)                                           0.261    29.102
n15490.in[0] (.names)                                            1.014    30.116
n15490.out[0] (.names)                                           0.261    30.377
n15494.in[1] (.names)                                            1.014    31.390
n15494.out[0] (.names)                                           0.261    31.651
n15495.in[0] (.names)                                            1.014    32.665
n15495.out[0] (.names)                                           0.261    32.926
n14853.in[1] (.names)                                            1.014    33.940
n14853.out[0] (.names)                                           0.261    34.201
n15501.in[1] (.names)                                            1.014    35.215
n15501.out[0] (.names)                                           0.261    35.476
n15508.in[0] (.names)                                            1.014    36.490
n15508.out[0] (.names)                                           0.261    36.751
n15144.in[0] (.names)                                            1.014    37.765
n15144.out[0] (.names)                                           0.261    38.026
n4306.in[0] (.names)                                             1.014    39.039
n4306.out[0] (.names)                                            0.261    39.300
n15855.in[3] (.names)                                            1.014    40.314
n15855.out[0] (.names)                                           0.261    40.575
n14401.in[2] (.names)                                            1.014    41.589
n14401.out[0] (.names)                                           0.261    41.850
n14854.in[2] (.names)                                            1.014    42.864
n14854.out[0] (.names)                                           0.261    43.125
n14357.in[0] (.names)                                            1.014    44.139
n14357.out[0] (.names)                                           0.261    44.400
n15793.in[0] (.names)                                            1.014    45.413
n15793.out[0] (.names)                                           0.261    45.674
n15794.in[2] (.names)                                            1.014    46.688
n15794.out[0] (.names)                                           0.261    46.949
n15781.in[1] (.names)                                            1.014    47.963
n15781.out[0] (.names)                                           0.261    48.224
n15773.in[1] (.names)                                            1.014    49.238
n15773.out[0] (.names)                                           0.261    49.499
n14911.in[0] (.names)                                            1.014    50.513
n14911.out[0] (.names)                                           0.261    50.774
n14427.in[0] (.names)                                            1.014    51.787
n14427.out[0] (.names)                                           0.261    52.048
n12719.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12719.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
