<reference anchor="IEEE.P1581/D-1.33.2010-09" target="https://ieeexplore.ieee.org/document/5599668">
  <front>
    <title>IEEE Draft Standard for Static Component Interconnection Test Protocol and Architecture</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>Piscataway</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <keyword>IEEE standards</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>Memory</keyword>
    <keyword>Testing</keyword>
    <keyword>board test</keyword>
    <keyword>integrated circuit</keyword>
    <keyword>interconnect test</keyword>
    <keyword>memory device</keyword>
    <keyword>test logic</keyword>
    <keyword>test mode</keyword>
    <keyword>transparent test mode</keyword>
    <abstract>IEEE Std 1581 defines a low-cost method for testing the interconnection of discrete, complex memory Integrated Circuits (ICs) where additional pins for testing are not available and implementing Boundary-Scan (IEEE 1149.1) is not feasible. This standard describes the implementation rules for the test logic and test mode access/exit methods in compliant ICs. The standard is limited to the behavioral description of the implementation and will not include the technical design for the test logic or test mode control circuitry.</abstract>
  </front>
</reference>