$date
  Tue Jun 14 11:28:03 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_counter $end
$var reg 1 ! s_in $end
$var reg 1 " s_out $end
$scope module uut $end
$var reg 1 # s_in $end
$var reg 1 $ s_out $end
$var reg 5 % c[4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
0$
b00001 %
#10000000
0!
0#
#20000000
1!
1#
b00010 %
#30000000
0!
0#
#40000000
1!
1#
b00011 %
#50000000
0!
0#
#60000000
1!
1#
b00100 %
#70000000
0!
0#
#80000000
1!
1#
b00101 %
#90000000
0!
0#
#100000000
1!
1#
b00110 %
#110000000
0!
0#
#120000000
1!
1#
b00111 %
#130000000
0!
0#
#140000000
1!
1#
b01000 %
#150000000
0!
0#
#160000000
1!
1#
b01001 %
#170000000
0!
0#
#180000000
1!
1#
b01010 %
#190000000
0!
0#
#200000000
1!
1#
b01011 %
#210000000
0!
0#
#220000000
1!
1#
b01100 %
#230000000
0!
0#
#240000000
1!
1#
b01101 %
#250000000
0!
0#
#260000000
1!
1#
b01110 %
#270000000
0!
0#
#280000000
1!
1#
b01111 %
#290000000
0!
0#
#300000000
1!
1#
b10000 %
#310000000
0!
0#
#320000000
1!
1#
b10001 %
#330000000
0!
0#
#340000000
1!
1#
b10010 %
#350000000
0!
0#
#360000000
1!
1#
b10011 %
#370000000
0!
0#
#380000000
1!
1#
b10100 %
#390000000
0!
0#
#400000000
1!
1#
b10101 %
#410000000
0!
0#
#420000000
1!
1#
b10110 %
#430000000
0!
0#
#440000000
1!
1#
b10111 %
#450000000
0!
0#
#460000000
1!
1#
b11000 %
#470000000
0!
0#
#480000000
1!
1#
b11001 %
#490000000
0!
0#
#500000000
1!
1#
b11010 %
#510000000
0!
0#
#520000000
1!
1#
b11011 %
#530000000
0!
0#
#540000000
1!
1#
b11100 %
#550000000
0!
0#
#560000000
1!
1#
b11101 %
#570000000
0!
0#
#580000000
1!
1#
b11110 %
#590000000
0!
0#
#600000000
1!
1"
1#
1$
b00000 %
