# RZ-EasyFPGA A2.1 (Altera Cyclone IV)

Thanks to @woodywitch and @Dluzhnevsky for this port.

Used pins:
Pin | Name | Description
--- | ---- | -----------
pin_23 | CLK100MHZ | system clock
pin_25 | KEY0 | system reset
pin_88 | KEY1 | clock enable
pin_87:84 | LED1-LED4 | system output

Board photo:
![photo](/doc/photo.jpg)

Board pinout:
![pinout](/doc/pins.jpg)
