Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/marcos/tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 5ac200cd01f64161a25107ee418afd18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot tb_fir_filter_behav xil_defaultlib.tb_fir_filter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.fir_core [\fir_core(n=4)\]
Compiling architecture arch of entity xil_defaultlib.tb_fir_filter
Built simulation snapshot tb_fir_filter_behav
