
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986065 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 0 min 50 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986065 (Simulation time: 0 hr 0 min 50 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9224794 heartbeat IPC: 1.90886 cumulative IPC: 1.90886 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13975530 heartbeat IPC: 2.10494 cumulative IPC: 2.00211 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18481355 heartbeat IPC: 2.21935 cumulative IPC: 2.06964 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23604753 heartbeat IPC: 1.95183 cumulative IPC: 2.03887 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27929871 heartbeat IPC: 2.31208 cumulative IPC: 2.08822 (Simulation time: 0 hr 6 min 26 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32251830 heartbeat IPC: 2.31377 cumulative IPC: 2.12271 (Simulation time: 0 hr 7 min 29 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36561547 heartbeat IPC: 2.32034 cumulative IPC: 2.14886 (Simulation time: 0 hr 8 min 35 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40880829 heartbeat IPC: 2.3152 cumulative IPC: 2.16833 (Simulation time: 0 hr 9 min 40 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45199892 heartbeat IPC: 2.31532 cumulative IPC: 2.18373 (Simulation time: 0 hr 10 min 45 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49528716 heartbeat IPC: 2.3101 cumulative IPC: 2.19574 (Simulation time: 0 hr 11 min 49 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45542652 cumulative IPC: 2.19574 (Simulation time: 0 hr 11 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19574 instructions: 100000002 cycles: 45542652
cpu0_DTLB TOTAL     ACCESS:   40544783  HIT:   40530626  MISS:      14157
cpu0_DTLB LOAD      ACCESS:   32389863  HIT:   32382145  MISS:       7718
cpu0_DTLB RFO       ACCESS:    8154920  HIT:    8148481  MISS:       6439
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.2618 cycles
cpu0_ITLB TOTAL     ACCESS:     800971  HIT:     800899  MISS:         72
cpu0_ITLB LOAD      ACCESS:     800971  HIT:     800899  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62140  HIT:      62035  MISS:        105
cpu0_L1I LOAD      ACCESS:      62140  HIT:      62035  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 104.267 cycles
cpu0_STLB TOTAL     ACCESS:      14229  HIT:      13774  MISS:        455
cpu0_STLB LOAD      ACCESS:       7790  HIT:       7782  MISS:          8
cpu0_STLB RFO       ACCESS:       6439  HIT:       5992  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 165.411 cycles
cpu0_L1D TOTAL     ACCESS:   33511034  HIT:   33040923  MISS:     470111
cpu0_L1D LOAD      ACCESS:   28671123  HIT:   28509743  MISS:     161380
cpu0_L1D RFO       ACCESS:    4839457  HIT:    4530749  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 233.584 cycles
cpu0_L2C TOTAL     ACCESS:     777259  HIT:     472337  MISS:     304922
cpu0_L2C LOAD      ACCESS:     161485  HIT:     149252  MISS:      12233
cpu0_L2C RFO       ACCESS:     308708  HIT:      16074  MISS:     292634
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307043  HIT:     306996  MISS:         47
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         15  MISS:          8
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 343.186 cycles
LLC TOTAL     ACCESS:     596435  HIT:     452150  MISS:     144285
LLC LOAD      ACCESS:      12232  HIT:      11042  MISS:       1190
LLC RFO       ACCESS:     292633  HIT:     212836  MISS:      79797
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     291562  HIT:     228264  MISS:      63298
LLC TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 680.727 cycles
Insertion Distribution: 
	LOAD 8 0 3729 5 
	RFO 566 0 34323 75627 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 64149 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1135  ROW_BUFFER_MISS:      79847
 DBUS AVG_CONGESTED_CYCLE:    3.99451
 WQ ROW_BUFFER_HIT:       3667  ROW_BUFFER_MISS:      73060  FULL:      19584


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.376
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

