--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top_RAM_B.twx top_RAM_B.ncd -o top_RAM_B.twr top_RAM_B.pcf
-ucf top_RAM_B.ucf

Design file:              top_RAM_B.ncd
Physical constraint file: top_RAM_B.pcf
Device,package,speed:     xc7a100t,fgg484,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
C<0>        |    0.801(R)|      FAST  |    2.140(R)|      SLOW  |Clk_BUFGP         |   0.000|
C<1>        |    0.857(R)|      FAST  |    2.431(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<2> |    0.137(R)|      FAST  |    2.289(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<3> |    0.154(R)|      FAST  |    2.283(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<4> |   -0.129(R)|      FAST  |    2.710(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<5> |    0.074(R)|      FAST  |    2.437(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<6> |   -0.126(R)|      FAST  |    2.707(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Addr<7> |   -0.063(R)|      FAST  |    2.692(R)|      SLOW  |Clk_BUFGP         |   0.000|
Mem_Write   |    1.075(R)|      FAST  |    2.709(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        12.735(R)|      SLOW  |         4.703(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<1>      |        12.491(R)|      SLOW  |         4.383(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<2>      |        12.193(R)|      SLOW  |         4.491(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<3>      |        12.858(R)|      SLOW  |         4.493(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<4>      |        12.107(R)|      SLOW  |         4.363(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<5>      |        12.641(R)|      SLOW  |         4.343(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<6>      |        11.873(R)|      SLOW  |         4.347(R)|      FAST  |Clk_BUFGP         |   0.000|
LED<7>      |        12.539(R)|      SLOW  |         4.514(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
C<0>           |LED<0>         |    7.948|
C<0>           |LED<1>         |    7.488|
C<0>           |LED<2>         |    7.619|
C<0>           |LED<3>         |    7.744|
C<0>           |LED<4>         |    7.362|
C<0>           |LED<5>         |    7.371|
C<0>           |LED<6>         |    7.180|
C<0>           |LED<7>         |    7.252|
C<1>           |LED<0>         |    8.406|
C<1>           |LED<1>         |    8.384|
C<1>           |LED<2>         |    8.144|
C<1>           |LED<3>         |    8.264|
C<1>           |LED<4>         |    7.568|
C<1>           |LED<5>         |    8.166|
C<1>           |LED<6>         |    7.706|
C<1>           |LED<7>         |    8.061|
Mem_Write      |LED<0>         |    8.202|
Mem_Write      |LED<1>         |    7.892|
Mem_Write      |LED<2>         |    7.588|
Mem_Write      |LED<3>         |    7.805|
Mem_Write      |LED<4>         |    7.650|
Mem_Write      |LED<5>         |    7.638|
Mem_Write      |LED<6>         |    7.416|
Mem_Write      |LED<7>         |    7.911|
---------------+---------------+---------+


Analysis completed Tue May 24 19:24:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



