Address,Mnemonic,Register Map File,Description
0x20000000, FPGA,               fpga.csv,FPGA registers.
0x40000000, EP_A,               f1000_ep_core_a_regs.csv,
0x40001000, ADC_DATA_CTRL,      adc_data_distribution_regs.csv,ADC data distribution control.
0x40002000, ADC1_MEM_CAP,       adc_mem_capture_regs.csv,ADC1 capture memory control.
0x40003000, ADC2_MEM_CAP,       adc_mem_capture_regs.csv,ADC2 capture memory control.
0x40004000, DAC1_MEM_PLAY,      dac_mem_playback_regs.csv,DAC1 playback memory control.
0x40005000, DAC2_MEM_PLAY,      dac_mem_playback_regs.csv,DAC2 playback memory control.
0x40006000, ADC1_DSP,           adc_dsp_regs.csv,ADC1 DSP control.
0x40007000, ADC2_DSP,           adc_dsp_regs.csv,ADC2 DSP control.
0x40008000, DAC1_DSP,           dac_dsp_regs.csv,DAC1 DSP control.
0x40009000, DAC2_DSP,           dac_dsp_regs.csv,DAC2 DSP control.
0x4000A000, RX_LL_CORE,         imola_rx_regs.csv,Receiver Link Layer Core control.
0x4000A200, RX_CDR,             monza_rx_cdr_regs.csv,
0x4000A400, RX_ETB,             etb_regs.csv,
0x4000A800, RX_LL_LANE0,        monza_rx_link_regs.csv,
0x4000A840, RX_MERLIN_CTRL0,    framer_controller_regs.csv,
0x4000A870, RX_FRAMER0,         imola_rx_lane_framer_regs.csv,
0x4000A880, RX_LL_LANE1,        monza_rx_link_regs.csv,
0x4000A8C0, RX_MERLIN_CTRL1,    framer_controller_regs.csv,
0x4000A8F0, RX_FRAMER1,         imola_rx_lane_framer_regs.csv,
0x4000A900, RX_LL_LANE2,        monza_rx_link_regs.csv,
0x4000A940, RX_MERLIN_CTRL2,    framer_controller_regs.csv,
0x4000A970, RX_FRAMER2,         imola_rx_lane_framer_regs.csv,
0x4000A980, RX_LL_LANE3,        monza_rx_link_regs.csv,
0x4000A9C0, RX_MERLIN_CTRL3,    framer_controller_regs.csv,
0x4000A9F0, RX_FRAMER3,         imola_rx_lane_framer_regs.csv,
0x4000AA00, RX_LL_LANE4,        monza_rx_link_regs.csv,
0x4000AA40, RX_MERLIN_CTRL4,    framer_controller_regs.csv,
0x4000AA70, RX_FRAMER4,         imola_rx_lane_framer_regs.csv,
0x4000AA80, RX_LL_LANE5,        monza_rx_link_regs.csv,
0x4000AAC0, RX_MERLIN_CTRL5,    framer_controller_regs.csv,
0x4000AAF0, RX_FRAMER5,         imola_rx_lane_framer_regs.csv,
0x4000AB00, RX_LL_LANE6,        monza_rx_link_regs.csv,
0x4000AB40, RX_MERLIN_CTRL6,    framer_controller_regs.csv,
0x4000AB70, RX_FRAMER6,         imola_rx_lane_framer_regs.csv,
0x4000AB80, RX_LL_LANE7,        monza_rx_link_regs.csv,
0x4000ABC0, RX_MERLIN_CTRL7,    framer_controller_regs.csv,
0x4000ABF0, RX_FRAMER7,         imola_rx_lane_framer_regs.csv,
0x4000B000, TX_LL_CORE,         imola_tx_regs.csv,
0x4000B200, TX_SAT,             imola_sat_ctrl_regs.csv,
0x4000B400, TX_ETB,             etb_regs.csv,
0x4000B600, TX_DRV,             monza_tx_drv_regs.csv,
0x4000B800, TX_LL_LANE0,        monza_tx_lane_regs.csv,
0x4000B840, TX_MERLIN_CTRL0,    framer_controller_regs.csv,
0x4000B870, TX_FRAMER0,         imola_tx_lane_framer_regs.csv,
0x4000B880, TX_LL_LANE1,        monza_tx_lane_regs.csv,
0x4000B8C0, TX_MERLIN_CTRL1,    framer_controller_regs.csv,
0x4000B8F0, TX_FRAMER1,         imola_tx_lane_framer_regs.csv,
0x4000B900, TX_LL_LANE2,        monza_tx_lane_regs.csv,
0x4000B940, TX_MERLIN_CTRL2,    framer_controller_regs.csv,
0x4000B970, TX_FRAMER2,         imola_tx_lane_framer_regs.csv,
0x4000B980, TX_LL_LANE3,        monza_tx_lane_regs.csv,
0x4000B9C0, TX_MERLIN_CTRL3,    framer_controller_regs.csv,
0x4000B9F0, TX_FRAMER3,         imola_tx_lane_framer_regs.csv,
0x4000BA00, TX_LL_LANE4,        monza_tx_lane_regs.csv,
0x4000BA40, TX_MERLIN_CTRL4,    framer_controller_regs.csv,
0x4000BA70, TX_FRAMER4,         imola_tx_lane_framer_regs.csv,
0x4000BA80, TX_LL_LANE5,        monza_tx_lane_regs.csv,
0x4000BAC0, TX_MERLIN_CTRL5,    framer_controller_regs.csv,
0x4000BAF0, TX_FRAMER5,         imola_tx_lane_framer_regs.csv,
0x4000BB00, TX_LL_LANE6,        monza_tx_lane_regs.csv,
0x4000BB40, TX_MERLIN_CTRL6,    framer_controller_regs.csv,
0x4000BB70, TX_FRAMER6,         imola_tx_lane_framer_regs.csv,
0x4000BB80, TX_LL_LANE7,        monza_tx_lane_regs.csv,
0x4000BBC0, TX_MERLIN_CTRL7,    framer_controller_regs.csv,
0x4000BBF0, TX_FRAMER7,         imola_tx_lane_framer_regs.csv,
0x4000C000, TEST_DSP1_MEM_CAP,  test_dsp_capture_regs.csv,
0x4000D000, TEST_DSP2_MEM_CAP,  test_dsp_capture_regs.csv,
0x4000E000, TEST_DSP1_MEM_PLAY, test_dsp_playback_regs.csv,
0x4000F000, TEST_DSP2_MEM_PLAY, test_dsp_playback_regs.csv,
0x40010000, ADC1_POLAR_CTRL,    comp_mult_regs.csv,
0x40011000, DAC1_POLAR_CTRL,    comp_mult_regs.csv,
0x40012000, ADC2_POLAR_CTRL,    comp_mult_regs.csv,
0x40013000, DAC2_POLAR_CTRL,    comp_mult_regs.csv,
0x40014000, GP,                 gp_regs.csv,General purpose registers.
0x40015000, RAM_PARAM,          f1000_sram_cfg_regs.csv,
0x40016000, PAD_CTRL,           f1000_pad_ctrl_regs.csv,Pad control (only accessible under EP_A)
0x40017000, OOB_PROC,           imola_oob_proc_regs.csv,
0x40017200, OOB_MERLIN,         framer_controller_regs.csv,
0x40017400, OOB_ETB,            etb_regs.csv,
0x40017600, OOB_AXIFACE,        imola_oob_axiface_regs.csv,
0x41000000, ADC1_CH0,           tdc_logic_regs.csv,
0x41001000, ADC1_CH1,           tdc_logic_regs.csv,
0x41002000, ADC1_CH2,           tdc_logic_regs.csv,
0x41003000, ADC1_CH3,           tdc_logic_regs.csv,
0x41004000, ADC1_CH4,           tdc_logic_regs.csv,
0x41005000, ADC1_CH5,           tdc_logic_regs.csv,
0x41006000, ADC1_CH6,           tdc_logic_regs.csv,
0x41007000, ADC1_CH7,           tdc_logic_regs.csv,
0x41008000, ADC1_CH8,           tdc_logic_regs.csv,
0x41009000, ADC1_CH9,           tdc_logic_regs.csv,
0x4100A000, ADC1_CH10,          tdc_logic_regs.csv,
0x4100B000, ADC1_CH11,          tdc_logic_regs.csv,
0x4100C000, ADC1_CH12,          tdc_logic_regs.csv,
0x4100D000, ADC1_CH13,          tdc_logic_regs.csv,
0x4100E000, ADC1_CH14,          tdc_logic_regs.csv,
0x4100F000, ADC1_CH15,          tdc_logic_regs.csv,
0x41010000, ADC1_CH16,          tdc_logic_regs.csv,
0x41011000, ADC1_CH17,          tdc_logic_regs.csv,
0x41012000, ADC1_TI_CAL,        ti_cal_64_regs.csv,
0x41013000, ADC1_TOP,           adc_16x_regs.csv,
0x41100000, ADC2_CH0,           tdc_logic_regs.csv,
0x41101000, ADC2_CH1,           tdc_logic_regs.csv,
0x41102000, ADC2_CH2,           tdc_logic_regs.csv,
0x41103000, ADC2_CH3,           tdc_logic_regs.csv,
0x41104000, ADC2_CH4,           tdc_logic_regs.csv,
0x41105000, ADC2_CH5,           tdc_logic_regs.csv,
0x41106000, ADC2_CH6,           tdc_logic_regs.csv,
0x41107000, ADC2_CH7,           tdc_logic_regs.csv,
0x41108000, ADC2_CH8,           tdc_logic_regs.csv,
0x41109000, ADC2_CH9,           tdc_logic_regs.csv,
0x4110A000, ADC2_CH10,          tdc_logic_regs.csv,
0x4110B000, ADC2_CH11,          tdc_logic_regs.csv,
0x4110C000, ADC2_CH12,          tdc_logic_regs.csv,
0x4110D000, ADC2_CH13,          tdc_logic_regs.csv,
0x4110E000, ADC2_CH14,          tdc_logic_regs.csv,
0x4110F000, ADC2_CH15,          tdc_logic_regs.csv,
0x41110000, ADC2_CH16,          tdc_logic_regs.csv,
0x41111000, ADC2_CH17,          tdc_logic_regs.csv,
0x41112000, ADC2_TI_CAL,        ti_cal_64_regs.csv,
0x41113000, ADC2_TOP,           adc_16x_regs.csv,
0x42000000, DAC1_DIG,           dac_registers.csv,DAC1 control
0x42100000, DAC2_DIG,           dac_registers.csv,DAC2 control
