

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 31 07:22:15 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.617 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9711|     9711| 97.110 us | 97.110 us |  9711|  9711|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                          |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1                       |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2                          |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 2.1                       |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i_outer_l_j_outer1_l_k1  |     9216|     9216|        17|         16|          1|   576|    yes   |
        |- l_norm_i2_l_j1                  |      153|      153|        11|          1|          1|   144|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17
  * Pipeline-1: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 2
  Pipeline-0 : II = 16, D = 17, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  Pipeline-1 : II = 1, D = 11, States = { 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 5 4 
6 --> 23 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 6 
23 --> 24 
24 --> 35 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 24 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%outp_V = alloca [144 x i24], align 4" [kernel.cpp:63]   --->   Operation 36 'alloca' 'outp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader284" [kernel.cpp:64]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%v25_0 = phi i4 [ 0, %.preheader284.preheader ], [ %v25, %.preheader284.loopexit ]"   --->   Operation 38 'phi' 'v25_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp eq i4 %v25_0, -4" [kernel.cpp:64]   --->   Operation 39 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%v25 = add i4 %v25_0, 1" [kernel.cpp:64]   --->   Operation 41 'add' 'v25' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %.preheader282.preheader, label %.preheader283.preheader" [kernel.cpp:64]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v25_0, i4 0)" [kernel.cpp:66]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp to i9" [kernel.cpp:66]   --->   Operation 44 'zext' 'zext_ln203' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v25_0, i2 0)" [kernel.cpp:66]   --->   Operation 45 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i6 %tmp_49 to i9" [kernel.cpp:66]   --->   Operation 46 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_7" [kernel.cpp:66]   --->   Operation 47 'sub' 'sub_ln203' <Predicate = (!icmp_ln64)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader283" [kernel.cpp:65]   --->   Operation 48 'br' <Predicate = (!icmp_ln64)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader282" [kernel.cpp:69]   --->   Operation 49 'br' <Predicate = (icmp_ln64)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%v26_0 = phi i4 [ %v26, %0 ], [ 0, %.preheader283.preheader ]"   --->   Operation 50 'phi' 'v26_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp eq i4 %v26_0, -4" [kernel.cpp:65]   --->   Operation 51 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_449 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 52 'speclooptripcount' 'empty_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.73ns)   --->   "%v26 = add i4 %v26_0, 1" [kernel.cpp:65]   --->   Operation 53 'add' 'v26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.preheader284.loopexit, label %0" [kernel.cpp:65]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i4 %v26_0 to i9" [kernel.cpp:66]   --->   Operation 55 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln203 = add i9 %sub_ln203, %zext_ln203_8" [kernel.cpp:66]   --->   Operation 56 'add' 'add_ln203' <Predicate = (!icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %add_ln203 to i64" [kernel.cpp:66]   --->   Operation 57 'sext' 'sext_ln203' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln203" [kernel.cpp:66]   --->   Operation 58 'getelementptr' 'outp_V_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "store i24 0, i24* %outp_V_addr, align 4" [kernel.cpp:66]   --->   Operation 59 'store' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader283" [kernel.cpp:65]   --->   Operation 60 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader284"   --->   Operation 61 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v27_0 = phi i4 [ %v27, %.preheader282.loopexit ], [ 0, %.preheader282.preheader ]"   --->   Operation 62 'phi' 'v27_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %v27_0, -4" [kernel.cpp:69]   --->   Operation 63 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_450 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 64 'speclooptripcount' 'empty_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.73ns)   --->   "%v27 = add i4 %v27_0, 1" [kernel.cpp:69]   --->   Operation 65 'add' 'v27' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %.preheader280.preheader.preheader, label %.preheader281.preheader" [kernel.cpp:69]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v27_0, i4 0)" [kernel.cpp:71]   --->   Operation 67 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i8 %tmp_50 to i9" [kernel.cpp:71]   --->   Operation 68 'zext' 'zext_ln71' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_51 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v27_0, i2 0)" [kernel.cpp:71]   --->   Operation 69 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i6 %tmp_51 to i9" [kernel.cpp:71]   --->   Operation 70 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.91ns)   --->   "%sub_ln71 = sub i9 %zext_ln71, %zext_ln71_1" [kernel.cpp:71]   --->   Operation 71 'sub' 'sub_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.76ns)   --->   "br label %.preheader281" [kernel.cpp:70]   --->   Operation 72 'br' <Predicate = (!icmp_ln69)> <Delay = 1.76>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader280.preheader" [kernel.cpp:80]   --->   Operation 73 'br' <Predicate = (icmp_ln69)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.07>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%v28_0 = phi i4 [ %v28, %1 ], [ 0, %.preheader281.preheader ]"   --->   Operation 74 'phi' 'v28_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp eq i4 %v28_0, -4" [kernel.cpp:70]   --->   Operation 75 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_451 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 76 'speclooptripcount' 'empty_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%v28 = add i4 %v28_0, 1" [kernel.cpp:70]   --->   Operation 77 'add' 'v28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader282.loopexit, label %1" [kernel.cpp:70]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i4 %v28_0 to i9" [kernel.cpp:71]   --->   Operation 79 'zext' 'zext_ln71_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln71 = add i9 %sub_ln71, %zext_ln71_2" [kernel.cpp:71]   --->   Operation 80 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i9 %add_ln71 to i64" [kernel.cpp:71]   --->   Operation 81 'sext' 'sext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%v22_addr = getelementptr [144 x float]* %v22, i64 0, i64 %sext_ln71" [kernel.cpp:71]   --->   Operation 82 'getelementptr' 'v22_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v22_addr, align 4" [kernel.cpp:71]   --->   Operation 83 'store' <Predicate = (!icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader281" [kernel.cpp:70]   --->   Operation 84 'br' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader282"   --->   Operation 85 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.61>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%indvar_flatten61 = phi i10 [ %add_ln74, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:74]   --->   Operation 86 'phi' 'indvar_flatten61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%i_outer_0 = phi i2 [ %select_ln74_1, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:74]   --->   Operation 87 'phi' 'i_outer_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln75_6, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:75]   --->   Operation 88 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%j_outer1_0 = phi i2 [ %select_ln75_5, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]" [kernel.cpp:75]   --->   Operation 89 'phi' 'j_outer1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ %k1, %l_k1 ], [ 0, %.preheader280.preheader.preheader ]"   --->   Operation 90 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_outer1_0, i2 0)" [kernel.cpp:80]   --->   Operation 91 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln80 = or i4 %shl_ln, 1" [kernel.cpp:80]   --->   Operation 92 'or' 'or_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln80_1 = or i4 %shl_ln, 2" [kernel.cpp:80]   --->   Operation 93 'or' 'or_ln80_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln80_2 = or i4 %shl_ln, 3" [kernel.cpp:80]   --->   Operation 94 'or' 'or_ln80_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.77ns)   --->   "%icmp_ln74 = icmp eq i10 %indvar_flatten61, -448" [kernel.cpp:74]   --->   Operation 95 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln74 = add i10 %indvar_flatten61, 1" [kernel.cpp:74]   --->   Operation 96 'add' 'add_ln74' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %.preheader.preheader.preheader, label %l_k1" [kernel.cpp:74]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.56ns)   --->   "%i_outer = add i2 1, %i_outer_0" [kernel.cpp:74]   --->   Operation 98 'add' 'i_outer' <Predicate = (!icmp_ln74)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (1.66ns)   --->   "%icmp_ln75 = icmp eq i9 %indvar_flatten, 192" [kernel.cpp:75]   --->   Operation 99 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.99ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i2 0, i2 %j_outer1_0" [kernel.cpp:74]   --->   Operation 100 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.99ns)   --->   "%select_ln74_1 = select i1 %icmp_ln75, i2 %i_outer, i2 %i_outer_0" [kernel.cpp:74]   --->   Operation 101 'select' 'select_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln82_1_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln74_1, i2 0)" [kernel.cpp:74]   --->   Operation 102 'bitconcatenate' 'zext_ln82_1_mid2_v' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln74 = or i4 %zext_ln82_1_mid2_v, 1" [kernel.cpp:74]   --->   Operation 103 'or' 'or_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln74, i6 0)" [kernel.cpp:82]   --->   Operation 104 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i10 %tmp_54 to i11" [kernel.cpp:87]   --->   Operation 105 'zext' 'zext_ln87_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln74)   --->   "%xor_ln74 = xor i1 %icmp_ln75, true" [kernel.cpp:74]   --->   Operation 106 'xor' 'xor_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.48ns)   --->   "%icmp_ln76 = icmp eq i7 %k1_0, -64" [kernel.cpp:76]   --->   Operation 107 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln74 = and i1 %icmp_ln76, %xor_ln74" [kernel.cpp:74]   --->   Operation 108 'and' 'and_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%or_ln75 = or i1 %and_ln74, %icmp_ln75" [kernel.cpp:75]   --->   Operation 109 'or' 'or_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln75 = select i1 %or_ln75, i7 0, i7 %k1_0" [kernel.cpp:75]   --->   Operation 110 'select' 'select_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %select_ln75 to i11" [kernel.cpp:82]   --->   Operation 111 'zext' 'zext_ln82' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_65 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i1.i7(i2 %select_ln74_1, i1 false, i7 %select_ln75)" [kernel.cpp:82]   --->   Operation 112 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i10 %tmp_65 to i64" [kernel.cpp:82]   --->   Operation 113 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%v20_V_addr = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_1" [kernel.cpp:82]   --->   Operation 114 'getelementptr' 'v20_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.73ns)   --->   "%add_ln82 = add i11 %zext_ln87_2, %zext_ln82" [kernel.cpp:82]   --->   Operation 115 'add' 'add_ln82' <Predicate = (!icmp_ln74)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i11 %add_ln82 to i64" [kernel.cpp:82]   --->   Operation 116 'zext' 'zext_ln82_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%v20_V_addr_1 = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_2" [kernel.cpp:82]   --->   Operation 117 'getelementptr' 'v20_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (3.25ns)   --->   "%v20_V_load = load i24* %v20_V_addr, align 4" [kernel.cpp:82]   --->   Operation 118 'load' 'v20_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%v20_V_load_1 = load i24* %v20_V_addr_1, align 4" [kernel.cpp:82]   --->   Operation 119 'load' 'v20_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 120 [1/1] (1.82ns)   --->   "%add_ln75 = add i9 1, %indvar_flatten" [kernel.cpp:75]   --->   Operation 120 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 7.57>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln74_1, i6 0)" [kernel.cpp:87]   --->   Operation 121 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i8 %tmp_52 to i9" [kernel.cpp:87]   --->   Operation 122 'zext' 'zext_ln87' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln74_1, i4 0)" [kernel.cpp:87]   --->   Operation 123 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i6 %tmp_53 to i9" [kernel.cpp:87]   --->   Operation 124 'zext' 'zext_ln87_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.91ns)   --->   "%sub_ln87 = sub i9 %zext_ln87, %zext_ln87_1" [kernel.cpp:87]   --->   Operation 125 'sub' 'sub_ln87' <Predicate = (!icmp_ln74)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%or_ln74_1 = or i4 %zext_ln82_1_mid2_v, 2" [kernel.cpp:74]   --->   Operation 126 'or' 'or_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln74_2 = or i4 %zext_ln82_1_mid2_v, 3" [kernel.cpp:74]   --->   Operation 127 'or' 'or_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %or_ln74_2, i6 0)" [kernel.cpp:82]   --->   Operation 128 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln87_7 = zext i10 %tmp_59 to i11" [kernel.cpp:87]   --->   Operation 129 'zext' 'zext_ln87_7' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_1)   --->   "%select_ln74_2 = select i1 %icmp_ln75, i4 0, i4 %shl_ln" [kernel.cpp:74]   --->   Operation 130 'select' 'select_ln74_2' <Predicate = (!icmp_ln74 & !and_ln74)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_2)   --->   "%select_ln74_3 = select i1 %icmp_ln75, i4 1, i4 %or_ln80" [kernel.cpp:74]   --->   Operation 131 'select' 'select_ln74_3' <Predicate = (!icmp_ln74 & !and_ln74)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_3)   --->   "%select_ln74_4 = select i1 %icmp_ln75, i4 2, i4 %or_ln80_1" [kernel.cpp:74]   --->   Operation 132 'select' 'select_ln74_4' <Predicate = (!icmp_ln74 & !and_ln74)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_4)   --->   "%select_ln74_5 = select i1 %icmp_ln75, i4 3, i4 %or_ln80_2" [kernel.cpp:74]   --->   Operation 133 'select' 'select_ln74_5' <Predicate = (!icmp_ln74 & !and_ln74)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (1.56ns)   --->   "%j_outer1 = add i2 1, %select_ln74" [kernel.cpp:75]   --->   Operation 134 'add' 'j_outer1' <Predicate = (!icmp_ln74)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln80_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_outer1, i2 0)" [kernel.cpp:80]   --->   Operation 135 'bitconcatenate' 'shl_ln80_mid1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln75_1 = select i1 %and_ln74, i4 %shl_ln80_mid1, i4 %select_ln74_2" [kernel.cpp:75]   --->   Operation 136 'select' 'select_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i4 %select_ln75_1 to i1" [kernel.cpp:83]   --->   Operation 137 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i9 %sub_ln87 to i4" [kernel.cpp:87]   --->   Operation 138 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln87_4 = or i4 %trunc_ln87, %select_ln75_1" [kernel.cpp:87]   --->   Operation 139 'or' 'or_ln87_4' <Predicate = (!icmp_ln74)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_62 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %sub_ln87, i32 4, i32 8)" [kernel.cpp:87]   --->   Operation 140 'partselect' 'tmp_62' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87_4)" [kernel.cpp:87]   --->   Operation 141 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln87_10 = zext i9 %or_ln1 to i64" [kernel.cpp:87]   --->   Operation 142 'zext' 'zext_ln87_10' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%outp_V_addr_2 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_10" [kernel.cpp:87]   --->   Operation 143 'getelementptr' 'outp_V_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_2)   --->   "%or_ln80_3 = or i4 %shl_ln80_mid1, 1" [kernel.cpp:80]   --->   Operation 144 'or' 'or_ln80_3' <Predicate = (!icmp_ln74 & and_ln74)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln75_2 = select i1 %and_ln74, i4 %or_ln80_3, i4 %select_ln74_3" [kernel.cpp:75]   --->   Operation 145 'select' 'select_ln75_2' <Predicate = (!icmp_ln74)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_63 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln75_2, i6 0)" [kernel.cpp:87]   --->   Operation 146 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln87_11 = zext i10 %tmp_63 to i11" [kernel.cpp:87]   --->   Operation 147 'zext' 'zext_ln87_11' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln87 = or i4 %trunc_ln87, %select_ln75_2" [kernel.cpp:87]   --->   Operation 148 'or' 'or_ln87' <Predicate = (!icmp_ln74)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln87_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87)" [kernel.cpp:87]   --->   Operation 149 'bitconcatenate' 'or_ln87_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln87_12 = zext i9 %or_ln87_1 to i64" [kernel.cpp:87]   --->   Operation 150 'zext' 'zext_ln87_12' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%outp_V_addr_6 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_12" [kernel.cpp:87]   --->   Operation 151 'getelementptr' 'outp_V_addr_6' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_3)   --->   "%or_ln80_4 = or i4 %shl_ln80_mid1, 2" [kernel.cpp:80]   --->   Operation 152 'or' 'or_ln80_4' <Predicate = (!icmp_ln74 & and_ln74)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln75_3 = select i1 %and_ln74, i4 %or_ln80_4, i4 %select_ln74_4" [kernel.cpp:75]   --->   Operation 153 'select' 'select_ln75_3' <Predicate = (!icmp_ln74)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i4 %select_ln75_3 to i1" [kernel.cpp:83]   --->   Operation 154 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_4)   --->   "%or_ln80_5 = or i4 %shl_ln80_mid1, 3" [kernel.cpp:80]   --->   Operation 155 'or' 'or_ln80_5' <Predicate = (!icmp_ln74 & and_ln74)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln75_4 = select i1 %and_ln74, i4 %or_ln80_5, i4 %select_ln74_5" [kernel.cpp:75]   --->   Operation 156 'select' 'select_ln75_4' <Predicate = (!icmp_ln74)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.99ns)   --->   "%select_ln75_5 = select i1 %and_ln74, i2 %j_outer1, i2 %select_ln74" [kernel.cpp:75]   --->   Operation 157 'select' 'select_ln75_5' <Predicate = (!icmp_ln74)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_66 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %or_ln74_1, i32 1, i32 3)" [kernel.cpp:82]   --->   Operation 158 'partselect' 'tmp_66' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_67 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_66, i7 %select_ln75)" [kernel.cpp:82]   --->   Operation 159 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i10 %tmp_67 to i64" [kernel.cpp:82]   --->   Operation 160 'zext' 'zext_ln82_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%v20_V_addr_2 = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_3" [kernel.cpp:82]   --->   Operation 161 'getelementptr' 'v20_V_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (1.73ns)   --->   "%add_ln82_1 = add i11 %zext_ln87_7, %zext_ln82" [kernel.cpp:82]   --->   Operation 162 'add' 'add_ln82_1' <Predicate = (!icmp_ln74)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i11 %add_ln82_1 to i64" [kernel.cpp:82]   --->   Operation 163 'zext' 'zext_ln82_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%v20_V_addr_3 = getelementptr [768 x i24]* %v20_V, i64 0, i64 %zext_ln82_4" [kernel.cpp:82]   --->   Operation 164 'getelementptr' 'v20_V_addr_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln83, i6 0)" [kernel.cpp:83]   --->   Operation 165 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.99ns)   --->   "%or_ln83 = or i7 %tmp_68, %select_ln75" [kernel.cpp:83]   --->   Operation 166 'or' 'or_ln83' <Predicate = (!icmp_ln74)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_69 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln75_1, i32 1, i32 3)" [kernel.cpp:83]   --->   Operation 167 'partselect' 'tmp_69' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_69, i7 %or_ln83)" [kernel.cpp:83]   --->   Operation 168 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i10 %tmp_70 to i64" [kernel.cpp:83]   --->   Operation 169 'zext' 'zext_ln83' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%v21_V_addr = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83" [kernel.cpp:83]   --->   Operation 170 'getelementptr' 'v21_V_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (1.73ns)   --->   "%add_ln83 = add i11 %zext_ln87_11, %zext_ln82" [kernel.cpp:83]   --->   Operation 171 'add' 'add_ln83' <Predicate = (!icmp_ln74)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i11 %add_ln83 to i64" [kernel.cpp:83]   --->   Operation 172 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%v21_V_addr_1 = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83_1" [kernel.cpp:83]   --->   Operation 173 'getelementptr' 'v21_V_addr_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_72 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln75_3, i32 1, i32 3)" [kernel.cpp:83]   --->   Operation 174 'partselect' 'tmp_72' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 175 [1/2] (3.25ns)   --->   "%v20_V_load = load i24* %v20_V_addr, align 4" [kernel.cpp:82]   --->   Operation 175 'load' 'v20_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 176 [2/2] (3.25ns)   --->   "%v21_V_load = load i24* %v21_V_addr, align 4" [kernel.cpp:83]   --->   Operation 176 'load' 'v21_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 177 [2/2] (3.25ns)   --->   "%outp_V_load = load i24* %outp_V_addr_2, align 4" [kernel.cpp:87]   --->   Operation 177 'load' 'outp_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 178 [2/2] (3.25ns)   --->   "%v21_V_load_1 = load i24* %v21_V_addr_1, align 4" [kernel.cpp:83]   --->   Operation 178 'load' 'v21_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 179 [2/2] (3.25ns)   --->   "%outp_V_load_1 = load i24* %outp_V_addr_6, align 4" [kernel.cpp:87]   --->   Operation 179 'load' 'outp_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 180 [1/2] (3.25ns)   --->   "%v20_V_load_1 = load i24* %v20_V_addr_1, align 4" [kernel.cpp:82]   --->   Operation 180 'load' 'v20_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 181 [2/2] (3.25ns)   --->   "%v20_V_load_2 = load i24* %v20_V_addr_2, align 4" [kernel.cpp:82]   --->   Operation 181 'load' 'v20_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 182 [2/2] (3.25ns)   --->   "%v20_V_load_3 = load i24* %v20_V_addr_3, align 4" [kernel.cpp:82]   --->   Operation 182 'load' 'v20_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 183 [1/1] (0.96ns)   --->   "%select_ln75_6 = select i1 %icmp_ln75, i9 1, i9 %add_ln75" [kernel.cpp:75]   --->   Operation 183 'select' 'select_ln75_6' <Predicate = (!icmp_ln74)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 184 [1/1] (0.97ns)   --->   "%or_ln87_5 = or i4 %trunc_ln87, %select_ln75_3" [kernel.cpp:87]   --->   Operation 184 'or' 'or_ln87_5' <Predicate = (!icmp_ln74)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%or_ln87_2 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87_5)" [kernel.cpp:87]   --->   Operation 185 'bitconcatenate' 'or_ln87_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln87_13 = zext i9 %or_ln87_2 to i64" [kernel.cpp:87]   --->   Operation 186 'zext' 'zext_ln87_13' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%outp_V_addr_10 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_13" [kernel.cpp:87]   --->   Operation 187 'getelementptr' 'outp_V_addr_10' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_64 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln75_4, i6 0)" [kernel.cpp:87]   --->   Operation 188 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln87_17 = zext i10 %tmp_64 to i11" [kernel.cpp:87]   --->   Operation 189 'zext' 'zext_ln87_17' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.97ns)   --->   "%or_ln87_6 = or i4 %trunc_ln87, %select_ln75_4" [kernel.cpp:87]   --->   Operation 190 'or' 'or_ln87_6' <Predicate = (!icmp_ln74)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln87_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_62, i4 %or_ln87_6)" [kernel.cpp:87]   --->   Operation 191 'bitconcatenate' 'or_ln87_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln87_18 = zext i9 %or_ln87_3 to i64" [kernel.cpp:87]   --->   Operation 192 'zext' 'zext_ln87_18' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%outp_V_addr_14 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_18" [kernel.cpp:87]   --->   Operation 193 'getelementptr' 'outp_V_addr_14' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_71 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln83_1, i6 0)" [kernel.cpp:83]   --->   Operation 194 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.99ns)   --->   "%or_ln83_1 = or i7 %tmp_71, %select_ln75" [kernel.cpp:83]   --->   Operation 195 'or' 'or_ln83_1' <Predicate = (!icmp_ln74)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_73 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_72, i7 %or_ln83_1)" [kernel.cpp:83]   --->   Operation 196 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i10 %tmp_73 to i64" [kernel.cpp:83]   --->   Operation 197 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%v21_V_addr_2 = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83_2" [kernel.cpp:83]   --->   Operation 198 'getelementptr' 'v21_V_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (1.73ns)   --->   "%add_ln83_1 = add i11 %zext_ln87_17, %zext_ln82" [kernel.cpp:83]   --->   Operation 199 'add' 'add_ln83_1' <Predicate = (!icmp_ln74)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i11 %add_ln83_1 to i64" [kernel.cpp:83]   --->   Operation 200 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%v21_V_addr_3 = getelementptr [768 x i24]* %v21_V, i64 0, i64 %zext_ln83_3" [kernel.cpp:83]   --->   Operation 201 'getelementptr' 'v21_V_addr_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 202 [1/2] (3.25ns)   --->   "%v21_V_load = load i24* %v21_V_addr, align 4" [kernel.cpp:83]   --->   Operation 202 'load' 'v21_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 203 [1/2] (3.25ns)   --->   "%outp_V_load = load i24* %outp_V_addr_2, align 4" [kernel.cpp:87]   --->   Operation 203 'load' 'outp_V_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 204 [1/2] (3.25ns)   --->   "%v21_V_load_1 = load i24* %v21_V_addr_1, align 4" [kernel.cpp:83]   --->   Operation 204 'load' 'v21_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 205 [1/2] (3.25ns)   --->   "%outp_V_load_1 = load i24* %outp_V_addr_6, align 4" [kernel.cpp:87]   --->   Operation 205 'load' 'outp_V_load_1' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 206 [2/2] (3.25ns)   --->   "%v21_V_load_2 = load i24* %v21_V_addr_2, align 4" [kernel.cpp:83]   --->   Operation 206 'load' 'v21_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 207 [2/2] (3.25ns)   --->   "%outp_V_load_2 = load i24* %outp_V_addr_10, align 4" [kernel.cpp:87]   --->   Operation 207 'load' 'outp_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 208 [2/2] (3.25ns)   --->   "%v21_V_load_3 = load i24* %v21_V_addr_3, align 4" [kernel.cpp:83]   --->   Operation 208 'load' 'v21_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 209 [2/2] (3.25ns)   --->   "%outp_V_load_3 = load i24* %outp_V_addr_14, align 4" [kernel.cpp:87]   --->   Operation 209 'load' 'outp_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 210 [1/2] (3.25ns)   --->   "%v20_V_load_2 = load i24* %v20_V_addr_2, align 4" [kernel.cpp:82]   --->   Operation 210 'load' 'v20_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_8 : Operation 211 [1/2] (3.25ns)   --->   "%v20_V_load_3 = load i24* %v20_V_addr_3, align 4" [kernel.cpp:82]   --->   Operation 211 'load' 'v20_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 9 <SV = 6> <Delay = 8.51>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln74, i4 0)" [kernel.cpp:87]   --->   Operation 212 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i8 %tmp_55 to i9" [kernel.cpp:87]   --->   Operation 213 'zext' 'zext_ln87_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_56 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln74, i2 0)" [kernel.cpp:87]   --->   Operation 214 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i6 %tmp_56 to i9" [kernel.cpp:87]   --->   Operation 215 'zext' 'zext_ln87_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (1.91ns)   --->   "%sub_ln87_1 = sub i9 %zext_ln87_3, %zext_ln87_4" [kernel.cpp:87]   --->   Operation 216 'sub' 'sub_ln87_1' <Predicate = (!icmp_ln74)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %select_ln75_1 to i9" [kernel.cpp:75]   --->   Operation 217 'zext' 'zext_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (1.82ns)   --->   "%add_ln87 = add i9 %sub_ln87_1, %zext_ln75" [kernel.cpp:87]   --->   Operation 218 'add' 'add_ln87' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i9 %add_ln87 to i64" [kernel.cpp:87]   --->   Operation 219 'sext' 'sext_ln87' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%outp_V_addr_3 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87" [kernel.cpp:87]   --->   Operation 220 'getelementptr' 'outp_V_addr_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i4 %select_ln75_2 to i9" [kernel.cpp:75]   --->   Operation 221 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (1.82ns)   --->   "%add_ln87_3 = add i9 %sub_ln87_1, %zext_ln75_1" [kernel.cpp:87]   --->   Operation 222 'add' 'add_ln87_3' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln87_3 = sext i9 %add_ln87_3 to i64" [kernel.cpp:87]   --->   Operation 223 'sext' 'sext_ln87_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%outp_V_addr_7 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_3" [kernel.cpp:87]   --->   Operation 224 'getelementptr' 'outp_V_addr_7' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln3 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load, i16 0)" [kernel.cpp:84]   --->   Operation 225 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load, i16 0)" [kernel.cpp:85]   --->   Operation 226 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %shl_ln3 to i72" [kernel.cpp:86]   --->   Operation 227 'sext' 'sext_ln1118' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i40 %shl_ln728_s to i72" [kernel.cpp:86]   --->   Operation 228 'sext' 'sext_ln1118_100' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i72 %sext_ln1118_100, %sext_ln1118" [kernel.cpp:86]   --->   Operation 229 'mul' 'mul_ln1118' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 230 'partselect' 'trunc_ln' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln728_95 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load_1, i16 0)" [kernel.cpp:85]   --->   Operation 231 'bitconcatenate' 'shl_ln728_95' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i40 %shl_ln728_95 to i72" [kernel.cpp:86]   --->   Operation 232 'sext' 'sext_ln1118_101' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (8.51ns)   --->   "%mul_ln1118_588 = mul i72 %sext_ln1118_101, %sext_ln1118" [kernel.cpp:86]   --->   Operation 233 'mul' 'mul_ln1118_588' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_588, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 234 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_9 : Operation 235 [1/2] (3.25ns)   --->   "%v21_V_load_2 = load i24* %v21_V_addr_2, align 4" [kernel.cpp:83]   --->   Operation 235 'load' 'v21_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 236 [1/2] (3.25ns)   --->   "%outp_V_load_2 = load i24* %outp_V_addr_10, align 4" [kernel.cpp:87]   --->   Operation 236 'load' 'outp_V_load_2' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 237 [1/2] (3.25ns)   --->   "%v21_V_load_3 = load i24* %v21_V_addr_3, align 4" [kernel.cpp:83]   --->   Operation 237 'load' 'v21_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 238 [1/2] (3.25ns)   --->   "%outp_V_load_3 = load i24* %outp_V_addr_14, align 4" [kernel.cpp:87]   --->   Operation 238 'load' 'outp_V_load_3' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 239 [2/2] (3.25ns)   --->   "%outp_V_load_4 = load i24* %outp_V_addr_3, align 4" [kernel.cpp:87]   --->   Operation 239 'load' 'outp_V_load_4' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_9 : Operation 240 [2/2] (3.25ns)   --->   "%outp_V_load_5 = load i24* %outp_V_addr_7, align 4" [kernel.cpp:87]   --->   Operation 240 'load' 'outp_V_load_5' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i4 %select_ln75_3 to i9" [kernel.cpp:75]   --->   Operation 241 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (1.82ns)   --->   "%add_ln87_6 = add i9 %sub_ln87_1, %zext_ln75_2" [kernel.cpp:87]   --->   Operation 242 'add' 'add_ln87_6' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln87_14 = zext i9 %add_ln87_6 to i64" [kernel.cpp:87]   --->   Operation 243 'zext' 'zext_ln87_14' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%outp_V_addr_11 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_14" [kernel.cpp:87]   --->   Operation 244 'getelementptr' 'outp_V_addr_11' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i4 %select_ln75_4 to i9" [kernel.cpp:75]   --->   Operation 245 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (1.82ns)   --->   "%add_ln87_9 = add i9 %sub_ln87_1, %zext_ln75_3" [kernel.cpp:87]   --->   Operation 246 'add' 'add_ln87_9' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln87_19 = zext i9 %add_ln87_9 to i64" [kernel.cpp:87]   --->   Operation 247 'zext' 'zext_ln87_19' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%outp_V_addr_15 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_19" [kernel.cpp:87]   --->   Operation 248 'getelementptr' 'outp_V_addr_15' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (2.31ns)   --->   "%add_ln703 = add i24 %trunc_ln, %outp_V_load" [kernel.cpp:89]   --->   Operation 249 'add' 'add_ln703' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [1/1] (2.31ns)   --->   "%add_ln703_588 = add i24 %trunc_ln708_s, %outp_V_load_1" [kernel.cpp:89]   --->   Operation 250 'add' 'add_ln703_588' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln728_96 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load_2, i16 0)" [kernel.cpp:85]   --->   Operation 251 'bitconcatenate' 'shl_ln728_96' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i40 %shl_ln728_96 to i72" [kernel.cpp:86]   --->   Operation 252 'sext' 'sext_ln1118_102' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (8.51ns)   --->   "%mul_ln1118_589 = mul i72 %sext_ln1118_102, %sext_ln1118" [kernel.cpp:86]   --->   Operation 253 'mul' 'mul_ln1118_589' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln708_583 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_589, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 254 'partselect' 'trunc_ln708_583' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln728_97 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v21_V_load_3, i16 0)" [kernel.cpp:85]   --->   Operation 255 'bitconcatenate' 'shl_ln728_97' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i40 %shl_ln728_97 to i72" [kernel.cpp:86]   --->   Operation 256 'sext' 'sext_ln1118_103' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (8.51ns)   --->   "%mul_ln1118_590 = mul i72 %sext_ln1118_103, %sext_ln1118" [kernel.cpp:86]   --->   Operation 257 'mul' 'mul_ln1118_590' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln708_584 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_590, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 258 'partselect' 'trunc_ln708_584' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_10 : Operation 259 [1/2] (3.25ns)   --->   "%outp_V_load_4 = load i24* %outp_V_addr_3, align 4" [kernel.cpp:87]   --->   Operation 259 'load' 'outp_V_load_4' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 260 [1/2] (3.25ns)   --->   "%outp_V_load_5 = load i24* %outp_V_addr_7, align 4" [kernel.cpp:87]   --->   Operation 260 'load' 'outp_V_load_5' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 261 [2/2] (3.25ns)   --->   "%outp_V_load_6 = load i24* %outp_V_addr_11, align 4" [kernel.cpp:87]   --->   Operation 261 'load' 'outp_V_load_6' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_10 : Operation 262 [2/2] (3.25ns)   --->   "%outp_V_load_7 = load i24* %outp_V_addr_15, align 4" [kernel.cpp:87]   --->   Operation 262 'load' 'outp_V_load_7' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 11 <SV = 8> <Delay = 8.51>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_57 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln74_1, i4 0)" [kernel.cpp:87]   --->   Operation 263 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i8 %tmp_57 to i9" [kernel.cpp:87]   --->   Operation 264 'zext' 'zext_ln87_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_58 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln74_1, i2 0)" [kernel.cpp:87]   --->   Operation 265 'bitconcatenate' 'tmp_58' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln87_6 = zext i6 %tmp_58 to i9" [kernel.cpp:87]   --->   Operation 266 'zext' 'zext_ln87_6' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (1.91ns)   --->   "%sub_ln87_2 = sub i9 %zext_ln87_5, %zext_ln87_6" [kernel.cpp:87]   --->   Operation 267 'sub' 'sub_ln87_2' <Predicate = (!icmp_ln74)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln74_2, i4 0)" [kernel.cpp:87]   --->   Operation 268 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln87_8 = zext i8 %tmp_60 to i9" [kernel.cpp:87]   --->   Operation 269 'zext' 'zext_ln87_8' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_61 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln74_2, i2 0)" [kernel.cpp:87]   --->   Operation 270 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln87_9 = zext i6 %tmp_61 to i9" [kernel.cpp:87]   --->   Operation 271 'zext' 'zext_ln87_9' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (1.91ns)   --->   "%sub_ln87_3 = sub i9 %zext_ln87_8, %zext_ln87_9" [kernel.cpp:87]   --->   Operation 272 'sub' 'sub_ln87_3' <Predicate = (!icmp_ln74)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (1.82ns)   --->   "%add_ln87_1 = add i9 %sub_ln87_2, %zext_ln75" [kernel.cpp:87]   --->   Operation 273 'add' 'add_ln87_1' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i9 %add_ln87_1 to i64" [kernel.cpp:87]   --->   Operation 274 'sext' 'sext_ln87_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%outp_V_addr_4 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_1" [kernel.cpp:87]   --->   Operation 275 'getelementptr' 'outp_V_addr_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (1.82ns)   --->   "%add_ln87_2 = add i9 %sub_ln87_3, %zext_ln75" [kernel.cpp:87]   --->   Operation 276 'add' 'add_ln87_2' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln87_2 = sext i9 %add_ln87_2 to i64" [kernel.cpp:87]   --->   Operation 277 'sext' 'sext_ln87_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%outp_V_addr_5 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_2" [kernel.cpp:87]   --->   Operation 278 'getelementptr' 'outp_V_addr_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (1.82ns)   --->   "%add_ln87_4 = add i9 %sub_ln87_2, %zext_ln75_1" [kernel.cpp:87]   --->   Operation 279 'add' 'add_ln87_4' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln87_4 = sext i9 %add_ln87_4 to i64" [kernel.cpp:87]   --->   Operation 280 'sext' 'sext_ln87_4' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%outp_V_addr_8 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_4" [kernel.cpp:87]   --->   Operation 281 'getelementptr' 'outp_V_addr_8' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (1.82ns)   --->   "%add_ln87_5 = add i9 %sub_ln87_3, %zext_ln75_1" [kernel.cpp:87]   --->   Operation 282 'add' 'add_ln87_5' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln87_5 = sext i9 %add_ln87_5 to i64" [kernel.cpp:87]   --->   Operation 283 'sext' 'sext_ln87_5' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%outp_V_addr_9 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln87_5" [kernel.cpp:87]   --->   Operation 284 'getelementptr' 'outp_V_addr_9' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (1.82ns)   --->   "%add_ln87_7 = add i9 %sub_ln87_2, %zext_ln75_2" [kernel.cpp:87]   --->   Operation 285 'add' 'add_ln87_7' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln87_15 = zext i9 %add_ln87_7 to i64" [kernel.cpp:87]   --->   Operation 286 'zext' 'zext_ln87_15' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%outp_V_addr_12 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_15" [kernel.cpp:87]   --->   Operation 287 'getelementptr' 'outp_V_addr_12' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (1.82ns)   --->   "%add_ln87_8 = add i9 %sub_ln87_3, %zext_ln75_2" [kernel.cpp:87]   --->   Operation 288 'add' 'add_ln87_8' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln87_16 = zext i9 %add_ln87_8 to i64" [kernel.cpp:87]   --->   Operation 289 'zext' 'zext_ln87_16' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%outp_V_addr_13 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_16" [kernel.cpp:87]   --->   Operation 290 'getelementptr' 'outp_V_addr_13' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (1.82ns)   --->   "%add_ln87_10 = add i9 %sub_ln87_2, %zext_ln75_3" [kernel.cpp:87]   --->   Operation 291 'add' 'add_ln87_10' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln87_20 = zext i9 %add_ln87_10 to i64" [kernel.cpp:87]   --->   Operation 292 'zext' 'zext_ln87_20' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%outp_V_addr_16 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_20" [kernel.cpp:87]   --->   Operation 293 'getelementptr' 'outp_V_addr_16' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (1.82ns)   --->   "%add_ln87_11 = add i9 %sub_ln87_3, %zext_ln75_3" [kernel.cpp:87]   --->   Operation 294 'add' 'add_ln87_11' <Predicate = (!icmp_ln74)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln87_21 = zext i9 %add_ln87_11 to i64" [kernel.cpp:87]   --->   Operation 295 'zext' 'zext_ln87_21' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%outp_V_addr_17 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %zext_ln87_21" [kernel.cpp:87]   --->   Operation 296 'getelementptr' 'outp_V_addr_17' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (2.31ns)   --->   "%add_ln703_589 = add i24 %trunc_ln708_583, %outp_V_load_2" [kernel.cpp:89]   --->   Operation 297 'add' 'add_ln703_589' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (2.31ns)   --->   "%add_ln703_590 = add i24 %trunc_ln708_584, %outp_V_load_3" [kernel.cpp:89]   --->   Operation 298 'add' 'add_ln703_590' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln728_98 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load_1, i16 0)" [kernel.cpp:84]   --->   Operation 299 'bitconcatenate' 'shl_ln728_98' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i40 %shl_ln728_98 to i72" [kernel.cpp:86]   --->   Operation 300 'sext' 'sext_ln1118_104' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (8.51ns)   --->   "%mul_ln1118_591 = mul i72 %sext_ln1118_100, %sext_ln1118_104" [kernel.cpp:86]   --->   Operation 301 'mul' 'mul_ln1118_591' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln708_585 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_591, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 302 'partselect' 'trunc_ln708_585' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (8.51ns)   --->   "%mul_ln1118_592 = mul i72 %sext_ln1118_101, %sext_ln1118_104" [kernel.cpp:86]   --->   Operation 303 'mul' 'mul_ln1118_592' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln708_586 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_592, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 304 'partselect' 'trunc_ln708_586' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_11 : Operation 305 [1/2] (3.25ns)   --->   "%outp_V_load_6 = load i24* %outp_V_addr_11, align 4" [kernel.cpp:87]   --->   Operation 305 'load' 'outp_V_load_6' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_11 : Operation 306 [1/2] (3.25ns)   --->   "%outp_V_load_7 = load i24* %outp_V_addr_15, align 4" [kernel.cpp:87]   --->   Operation 306 'load' 'outp_V_load_7' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_11 : Operation 307 [2/2] (3.25ns)   --->   "%outp_V_load_8 = load i24* %outp_V_addr_4, align 4" [kernel.cpp:87]   --->   Operation 307 'load' 'outp_V_load_8' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_11 : Operation 308 [2/2] (3.25ns)   --->   "%outp_V_load_9 = load i24* %outp_V_addr_8, align 4" [kernel.cpp:87]   --->   Operation 308 'load' 'outp_V_load_9' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 12 <SV = 9> <Delay = 8.51>
ST_12 : Operation 309 [1/1] (2.31ns)   --->   "%add_ln703_591 = add i24 %trunc_ln708_585, %outp_V_load_4" [kernel.cpp:89]   --->   Operation 309 'add' 'add_ln703_591' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (2.31ns)   --->   "%add_ln703_592 = add i24 %trunc_ln708_586, %outp_V_load_5" [kernel.cpp:89]   --->   Operation 310 'add' 'add_ln703_592' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (8.51ns)   --->   "%mul_ln1118_593 = mul i72 %sext_ln1118_102, %sext_ln1118_104" [kernel.cpp:86]   --->   Operation 311 'mul' 'mul_ln1118_593' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln708_587 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_593, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 312 'partselect' 'trunc_ln708_587' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (8.51ns)   --->   "%mul_ln1118_594 = mul i72 %sext_ln1118_103, %sext_ln1118_104" [kernel.cpp:86]   --->   Operation 313 'mul' 'mul_ln1118_594' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln708_588 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_594, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 314 'partselect' 'trunc_ln708_588' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_12 : Operation 315 [1/2] (3.25ns)   --->   "%outp_V_load_8 = load i24* %outp_V_addr_4, align 4" [kernel.cpp:87]   --->   Operation 315 'load' 'outp_V_load_8' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_12 : Operation 316 [1/2] (3.25ns)   --->   "%outp_V_load_9 = load i24* %outp_V_addr_8, align 4" [kernel.cpp:87]   --->   Operation 316 'load' 'outp_V_load_9' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_12 : Operation 317 [2/2] (3.25ns)   --->   "%outp_V_load_10 = load i24* %outp_V_addr_12, align 4" [kernel.cpp:87]   --->   Operation 317 'load' 'outp_V_load_10' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_12 : Operation 318 [2/2] (3.25ns)   --->   "%outp_V_load_11 = load i24* %outp_V_addr_16, align 4" [kernel.cpp:87]   --->   Operation 318 'load' 'outp_V_load_11' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 13 <SV = 10> <Delay = 8.51>
ST_13 : Operation 319 [1/1] (2.31ns)   --->   "%add_ln703_593 = add i24 %trunc_ln708_587, %outp_V_load_6" [kernel.cpp:89]   --->   Operation 319 'add' 'add_ln703_593' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (2.31ns)   --->   "%add_ln703_594 = add i24 %trunc_ln708_588, %outp_V_load_7" [kernel.cpp:89]   --->   Operation 320 'add' 'add_ln703_594' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln728_99 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load_2, i16 0)" [kernel.cpp:84]   --->   Operation 321 'bitconcatenate' 'shl_ln728_99' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i40 %shl_ln728_99 to i72" [kernel.cpp:86]   --->   Operation 322 'sext' 'sext_ln1118_105' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (8.51ns)   --->   "%mul_ln1118_595 = mul i72 %sext_ln1118_100, %sext_ln1118_105" [kernel.cpp:86]   --->   Operation 323 'mul' 'mul_ln1118_595' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln708_589 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_595, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 324 'partselect' 'trunc_ln708_589' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 325 [1/1] (8.51ns)   --->   "%mul_ln1118_596 = mul i72 %sext_ln1118_101, %sext_ln1118_105" [kernel.cpp:86]   --->   Operation 325 'mul' 'mul_ln1118_596' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln708_590 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_596, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 326 'partselect' 'trunc_ln708_590' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_13 : Operation 327 [1/2] (3.25ns)   --->   "%outp_V_load_10 = load i24* %outp_V_addr_12, align 4" [kernel.cpp:87]   --->   Operation 327 'load' 'outp_V_load_10' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_13 : Operation 328 [1/2] (3.25ns)   --->   "%outp_V_load_11 = load i24* %outp_V_addr_16, align 4" [kernel.cpp:87]   --->   Operation 328 'load' 'outp_V_load_11' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_13 : Operation 329 [2/2] (3.25ns)   --->   "%outp_V_load_12 = load i24* %outp_V_addr_5, align 4" [kernel.cpp:87]   --->   Operation 329 'load' 'outp_V_load_12' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_13 : Operation 330 [2/2] (3.25ns)   --->   "%outp_V_load_13 = load i24* %outp_V_addr_9, align 4" [kernel.cpp:87]   --->   Operation 330 'load' 'outp_V_load_13' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 14 <SV = 11> <Delay = 8.51>
ST_14 : Operation 331 [1/1] (2.31ns)   --->   "%add_ln703_595 = add i24 %trunc_ln708_589, %outp_V_load_8" [kernel.cpp:89]   --->   Operation 331 'add' 'add_ln703_595' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [1/1] (2.31ns)   --->   "%add_ln703_596 = add i24 %trunc_ln708_590, %outp_V_load_9" [kernel.cpp:89]   --->   Operation 332 'add' 'add_ln703_596' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (8.51ns)   --->   "%mul_ln1118_597 = mul i72 %sext_ln1118_102, %sext_ln1118_105" [kernel.cpp:86]   --->   Operation 333 'mul' 'mul_ln1118_597' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln708_591 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_597, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 334 'partselect' 'trunc_ln708_591' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (8.51ns)   --->   "%mul_ln1118_598 = mul i72 %sext_ln1118_103, %sext_ln1118_105" [kernel.cpp:86]   --->   Operation 335 'mul' 'mul_ln1118_598' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln708_592 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_598, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 336 'partselect' 'trunc_ln708_592' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_14 : Operation 337 [1/2] (3.25ns)   --->   "%outp_V_load_12 = load i24* %outp_V_addr_5, align 4" [kernel.cpp:87]   --->   Operation 337 'load' 'outp_V_load_12' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_14 : Operation 338 [1/2] (3.25ns)   --->   "%outp_V_load_13 = load i24* %outp_V_addr_9, align 4" [kernel.cpp:87]   --->   Operation 338 'load' 'outp_V_load_13' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_14 : Operation 339 [2/2] (3.25ns)   --->   "%outp_V_load_14 = load i24* %outp_V_addr_13, align 4" [kernel.cpp:87]   --->   Operation 339 'load' 'outp_V_load_14' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_14 : Operation 340 [2/2] (3.25ns)   --->   "%outp_V_load_15 = load i24* %outp_V_addr_17, align 4" [kernel.cpp:87]   --->   Operation 340 'load' 'outp_V_load_15' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 15 <SV = 12> <Delay = 8.51>
ST_15 : Operation 341 [1/1] (3.25ns)   --->   "store i24 %add_ln703, i24* %outp_V_addr_2, align 4" [kernel.cpp:90]   --->   Operation 341 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_15 : Operation 342 [1/1] (3.25ns)   --->   "store i24 %add_ln703_588, i24* %outp_V_addr_6, align 4" [kernel.cpp:90]   --->   Operation 342 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_15 : Operation 343 [1/1] (2.31ns)   --->   "%add_ln703_597 = add i24 %trunc_ln708_591, %outp_V_load_10" [kernel.cpp:89]   --->   Operation 343 'add' 'add_ln703_597' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [1/1] (2.31ns)   --->   "%add_ln703_598 = add i24 %trunc_ln708_592, %outp_V_load_11" [kernel.cpp:89]   --->   Operation 344 'add' 'add_ln703_598' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [1/1] (0.00ns)   --->   "%shl_ln728_100 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v20_V_load_3, i16 0)" [kernel.cpp:84]   --->   Operation 345 'bitconcatenate' 'shl_ln728_100' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_15 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i40 %shl_ln728_100 to i72" [kernel.cpp:86]   --->   Operation 346 'sext' 'sext_ln1118_106' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_15 : Operation 347 [1/1] (8.51ns)   --->   "%mul_ln1118_599 = mul i72 %sext_ln1118_100, %sext_ln1118_106" [kernel.cpp:86]   --->   Operation 347 'mul' 'mul_ln1118_599' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln708_593 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_599, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 348 'partselect' 'trunc_ln708_593' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_15 : Operation 349 [1/1] (8.51ns)   --->   "%mul_ln1118_600 = mul i72 %sext_ln1118_101, %sext_ln1118_106" [kernel.cpp:86]   --->   Operation 349 'mul' 'mul_ln1118_600' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln708_594 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_600, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 350 'partselect' 'trunc_ln708_594' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_15 : Operation 351 [1/2] (3.25ns)   --->   "%outp_V_load_14 = load i24* %outp_V_addr_13, align 4" [kernel.cpp:87]   --->   Operation 351 'load' 'outp_V_load_14' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_15 : Operation 352 [1/2] (3.25ns)   --->   "%outp_V_load_15 = load i24* %outp_V_addr_17, align 4" [kernel.cpp:87]   --->   Operation 352 'load' 'outp_V_load_15' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 16 <SV = 13> <Delay = 8.51>
ST_16 : Operation 353 [1/1] (3.25ns)   --->   "store i24 %add_ln703_589, i24* %outp_V_addr_10, align 4" [kernel.cpp:90]   --->   Operation 353 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_16 : Operation 354 [1/1] (3.25ns)   --->   "store i24 %add_ln703_590, i24* %outp_V_addr_14, align 4" [kernel.cpp:90]   --->   Operation 354 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_16 : Operation 355 [1/1] (2.31ns)   --->   "%add_ln703_599 = add i24 %trunc_ln708_593, %outp_V_load_12" [kernel.cpp:89]   --->   Operation 355 'add' 'add_ln703_599' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [1/1] (2.31ns)   --->   "%add_ln703_600 = add i24 %trunc_ln708_594, %outp_V_load_13" [kernel.cpp:89]   --->   Operation 356 'add' 'add_ln703_600' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/1] (8.51ns)   --->   "%mul_ln1118_601 = mul i72 %sext_ln1118_102, %sext_ln1118_106" [kernel.cpp:86]   --->   Operation 357 'mul' 'mul_ln1118_601' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln708_595 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_601, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 358 'partselect' 'trunc_ln708_595' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (8.51ns)   --->   "%mul_ln1118_602 = mul i72 %sext_ln1118_103, %sext_ln1118_106" [kernel.cpp:86]   --->   Operation 359 'mul' 'mul_ln1118_602' <Predicate = (!icmp_ln74)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln708_596 = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %mul_ln1118_602, i32 48, i32 71)" [kernel.cpp:88]   --->   Operation 360 'partselect' 'trunc_ln708_596' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 3.25>
ST_17 : Operation 361 [1/1] (3.25ns)   --->   "store i24 %add_ln703_591, i24* %outp_V_addr_3, align 4" [kernel.cpp:90]   --->   Operation 361 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_17 : Operation 362 [1/1] (3.25ns)   --->   "store i24 %add_ln703_592, i24* %outp_V_addr_7, align 4" [kernel.cpp:90]   --->   Operation 362 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_17 : Operation 363 [1/1] (2.31ns)   --->   "%add_ln703_601 = add i24 %trunc_ln708_595, %outp_V_load_14" [kernel.cpp:89]   --->   Operation 363 'add' 'add_ln703_601' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 364 [1/1] (2.31ns)   --->   "%add_ln703_602 = add i24 %trunc_ln708_596, %outp_V_load_15" [kernel.cpp:89]   --->   Operation 364 'add' 'add_ln703_602' <Predicate = (!icmp_ln74)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 3.25>
ST_18 : Operation 365 [1/1] (3.25ns)   --->   "store i24 %add_ln703_593, i24* %outp_V_addr_11, align 4" [kernel.cpp:90]   --->   Operation 365 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_18 : Operation 366 [1/1] (3.25ns)   --->   "store i24 %add_ln703_594, i24* %outp_V_addr_15, align 4" [kernel.cpp:90]   --->   Operation 366 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 19 <SV = 16> <Delay = 3.25>
ST_19 : Operation 367 [1/1] (3.25ns)   --->   "store i24 %add_ln703_595, i24* %outp_V_addr_4, align 4" [kernel.cpp:90]   --->   Operation 367 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_19 : Operation 368 [1/1] (3.25ns)   --->   "store i24 %add_ln703_596, i24* %outp_V_addr_8, align 4" [kernel.cpp:90]   --->   Operation 368 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 20 <SV = 17> <Delay = 3.25>
ST_20 : Operation 369 [1/1] (3.25ns)   --->   "store i24 %add_ln703_597, i24* %outp_V_addr_12, align 4" [kernel.cpp:90]   --->   Operation 369 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_20 : Operation 370 [1/1] (3.25ns)   --->   "store i24 %add_ln703_598, i24* %outp_V_addr_16, align 4" [kernel.cpp:90]   --->   Operation 370 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 21 <SV = 18> <Delay = 3.25>
ST_21 : Operation 371 [1/1] (3.25ns)   --->   "store i24 %add_ln703_599, i24* %outp_V_addr_5, align 4" [kernel.cpp:90]   --->   Operation 371 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_21 : Operation 372 [1/1] (3.25ns)   --->   "store i24 %add_ln703_600, i24* %outp_V_addr_9, align 4" [kernel.cpp:90]   --->   Operation 372 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_21 : Operation 373 [1/1] (1.87ns)   --->   "%k1 = add i7 1, %select_ln75" [kernel.cpp:76]   --->   Operation 373 'add' 'k1' <Predicate = (!icmp_ln74)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 3.25>
ST_22 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @l_gemm_i_outer_l_j_o)"   --->   Operation 374 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%empty_452 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 375 'speclooptripcount' 'empty_452' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer1_l_k1_str)"   --->   Operation 376 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str11) nounwind" [kernel.cpp:76]   --->   Operation 377 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str11)" [kernel.cpp:76]   --->   Operation 378 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:77]   --->   Operation 379 'specpipeline' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (3.25ns)   --->   "store i24 %add_ln703_601, i24* %outp_V_addr_13, align 4" [kernel.cpp:90]   --->   Operation 380 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_22 : Operation 381 [1/1] (3.25ns)   --->   "store i24 %add_ln703_602, i24* %outp_V_addr_17, align 4" [kernel.cpp:90]   --->   Operation 381 'store' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_22 : Operation 382 [1/1] (0.00ns)   --->   "%empty_453 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str11, i32 %tmp_s)" [kernel.cpp:93]   --->   Operation 382 'specregionend' 'empty_453' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "br label %.preheader280.preheader"   --->   Operation 383 'br' <Predicate = (!icmp_ln74)> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.76>
ST_23 : Operation 384 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:96]   --->   Operation 384 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 5> <Delay = 4.06>
ST_24 : Operation 385 [1/1] (0.00ns)   --->   "%indvar_flatten73 = phi i8 [ %add_ln96, %l_j1 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:96]   --->   Operation 385 'phi' 'indvar_flatten73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %select_ln99_1, %l_j1 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:99]   --->   Operation 386 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (0.00ns)   --->   "%j1_0 = phi i4 [ %j1, %l_j1 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 387 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 388 [1/1] (1.55ns)   --->   "%icmp_ln96 = icmp eq i8 %indvar_flatten73, -112" [kernel.cpp:96]   --->   Operation 388 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 389 [1/1] (1.91ns)   --->   "%add_ln96 = add i8 %indvar_flatten73, 1" [kernel.cpp:96]   --->   Operation 389 'add' 'add_ln96' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %2, label %l_j1" [kernel.cpp:96]   --->   Operation 390 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (1.73ns)   --->   "%i2 = add i4 1, %i2_0" [kernel.cpp:96]   --->   Operation 391 'add' 'i2' <Predicate = (!icmp_ln96)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 392 [1/1] (1.30ns)   --->   "%icmp_ln97 = icmp eq i4 %j1_0, -4" [kernel.cpp:97]   --->   Operation 392 'icmp' 'icmp_ln97' <Predicate = (!icmp_ln96)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 393 [1/1] (1.02ns)   --->   "%select_ln99 = select i1 %icmp_ln97, i4 0, i4 %j1_0" [kernel.cpp:99]   --->   Operation 393 'select' 'select_ln99' <Predicate = (!icmp_ln96)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 394 [1/1] (1.02ns)   --->   "%select_ln99_1 = select i1 %icmp_ln97, i4 %i2, i4 %i2_0" [kernel.cpp:99]   --->   Operation 394 'select' 'select_ln99_1' <Predicate = (!icmp_ln96)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 395 [1/1] (1.73ns)   --->   "%j1 = add i4 1, %select_ln99" [kernel.cpp:97]   --->   Operation 395 'add' 'j1' <Predicate = (!icmp_ln96)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 6> <Delay = 6.95>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln99_1, i4 0)" [kernel.cpp:102]   --->   Operation 396 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %tmp_74 to i9" [kernel.cpp:102]   --->   Operation 397 'zext' 'zext_ln102' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %select_ln99_1, i2 0)" [kernel.cpp:102]   --->   Operation 398 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i6 %tmp_75 to i9" [kernel.cpp:102]   --->   Operation 399 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln102 = sub i9 %zext_ln102, %zext_ln102_1" [kernel.cpp:102]   --->   Operation 400 'sub' 'sub_ln102' <Predicate = (!icmp_ln96)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i4 %select_ln99 to i9" [kernel.cpp:102]   --->   Operation 401 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 402 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln102 = add i9 %zext_ln102_2, %sub_ln102" [kernel.cpp:102]   --->   Operation 402 'add' 'add_ln102' <Predicate = (!icmp_ln96)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i9 %add_ln102 to i64" [kernel.cpp:102]   --->   Operation 403 'sext' 'sext_ln102' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 404 [1/1] (0.00ns)   --->   "%outp_V_addr_1 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln102" [kernel.cpp:99]   --->   Operation 404 'getelementptr' 'outp_V_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_25 : Operation 405 [2/2] (3.25ns)   --->   "%tmp_V_23 = load i24* %outp_V_addr_1, align 4" [kernel.cpp:99]   --->   Operation 405 'load' 'tmp_V_23' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 26 <SV = 7> <Delay = 6.26>
ST_26 : Operation 406 [1/2] (3.25ns)   --->   "%tmp_V_23 = load i24* %outp_V_addr_1, align 4" [kernel.cpp:99]   --->   Operation 406 'load' 'tmp_V_23' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_26 : Operation 407 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i24 %tmp_V_23, 0" [kernel.cpp:100]   --->   Operation 407 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln96)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 408 [1/1] (0.00ns)   --->   "%p_Result_103 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_23, i32 23)" [kernel.cpp:100]   --->   Operation 408 'bitselect' 'p_Result_103' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_26 : Operation 409 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, %tmp_V_23" [kernel.cpp:100]   --->   Operation 409 'sub' 'tmp_V' <Predicate = (!icmp_ln96)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 410 [1/1] (0.69ns)   --->   "%tmp_V_24 = select i1 %p_Result_103, i24 %tmp_V, i24 %tmp_V_23" [kernel.cpp:100]   --->   Operation 410 'select' 'tmp_V_24' <Predicate = (!icmp_ln96)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 411 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @llvm.part.select.i24(i24 %tmp_V_24, i32 23, i32 0) nounwind" [kernel.cpp:100]   --->   Operation 411 'partselect' 'p_Result_s' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 8.50>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%p_Result_104 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_s)" [kernel.cpp:100]   --->   Operation 412 'bitconcatenate' 'p_Result_104' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_104, i1 true) nounwind" [kernel.cpp:100]   --->   Operation 413 'cttz' 'l' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 414 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 24, %l" [kernel.cpp:100]   --->   Operation 414 'sub' 'sub_ln944' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i24" [kernel.cpp:100]   --->   Operation 415 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 416 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:100]   --->   Operation 416 'add' 'lsb_index' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_77 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:100]   --->   Operation 417 'partselect' 'tmp_77' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:100]   --->   Operation 418 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -15, %trunc_ln947" [kernel.cpp:100]   --->   Operation 419 'sub' 'sub_ln947' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:100]   --->   Operation 420 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>

State 28 <SV = 9> <Delay = 8.06>
ST_28 : Operation 421 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_77, 0" [kernel.cpp:100]   --->   Operation 421 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_4)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i24" [kernel.cpp:100]   --->   Operation 422 'zext' 'zext_ln947' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_4)   --->   "%lshr_ln947 = lshr i24 -1, %zext_ln947" [kernel.cpp:100]   --->   Operation 423 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_4)   --->   "%p_Result_100 = and i24 %tmp_V_24, %lshr_ln947" [kernel.cpp:100]   --->   Operation 424 'and' 'p_Result_100' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 425 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_4 = icmp ne i24 %p_Result_100, 0" [kernel.cpp:100]   --->   Operation 425 'icmp' 'icmp_ln947_4' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_4" [kernel.cpp:100]   --->   Operation 426 'and' 'a' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:100]   --->   Operation 427 'bitselect' 'tmp_78' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_78, true" [kernel.cpp:100]   --->   Operation 428 'xor' 'xor_ln949' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 429 [1/1] (2.31ns)   --->   "%add_ln949 = add i24 -24, %trunc_ln944" [kernel.cpp:100]   --->   Operation 429 'add' 'add_ln949' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_24, i24 %add_ln949)" [kernel.cpp:100]   --->   Operation 430 'bitselect' 'p_Result_101' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_101, %xor_ln949" [kernel.cpp:100]   --->   Operation 431 'and' 'and_ln949' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:100]   --->   Operation 432 'or' 'or_ln949' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 433 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:100]   --->   Operation 433 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.97>
ST_28 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%m = zext i24 %tmp_V_24 to i64" [kernel.cpp:100]   --->   Operation 434 'zext' 'm' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln957_4 = zext i24 %tmp_V_24 to i32" [kernel.cpp:100]   --->   Operation 435 'zext' 'zext_ln957_4' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 436 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:100]   --->   Operation 436 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 437 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:100]   --->   Operation 437 'add' 'add_ln958' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_4, %add_ln958" [kernel.cpp:100]   --->   Operation 438 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:100]   --->   Operation 439 'zext' 'zext_ln958' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 440 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [kernel.cpp:100]   --->   Operation 440 'sub' 'sub_ln958' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln958_4 = zext i32 %sub_ln958 to i64" [kernel.cpp:100]   --->   Operation 441 'zext' 'zext_ln958_4' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_4" [kernel.cpp:100]   --->   Operation 442 'shl' 'shl_ln958' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%m_17 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:100]   --->   Operation 443 'select' 'm_17' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node m_18)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:100]   --->   Operation 444 'zext' 'zext_ln961' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 445 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_18 = add i64 %zext_ln961, %m_17" [kernel.cpp:100]   --->   Operation 445 'add' 'm_18' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 446 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_18, i32 1, i32 63)" [kernel.cpp:100]   --->   Operation 446 'partselect' 'm_s' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_28 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_18, i32 25)" [kernel.cpp:100]   --->   Operation 447 'bitselect' 'tmp_79' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 4.91>
ST_29 : Operation 448 [1/1] (0.00ns)   --->   "%m_21 = zext i63 %m_s to i64" [kernel.cpp:100]   --->   Operation 448 'zext' 'm_21' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_29 : Operation 449 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_79, i8 127, i8 126" [kernel.cpp:100]   --->   Operation 449 'select' 'select_ln964' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [kernel.cpp:100]   --->   Operation 450 'sub' 'sub_ln964' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 451 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:100]   --->   Operation 451 'add' 'add_ln964' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_103, i8 %add_ln964)" [kernel.cpp:100]   --->   Operation 452 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_29 : Operation 453 [1/1] (0.00ns)   --->   "%p_Result_105 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_21, i9 %tmp_12, i32 23, i32 31)" [kernel.cpp:100]   --->   Operation 453 'partset' 'p_Result_105' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_29 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_105 to i32" [kernel.cpp:100]   --->   Operation 454 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>

State 30 <SV = 11> <Delay = 5.70>
ST_30 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:100]   --->   Operation 455 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 0.00>
ST_30 : Operation 456 [4/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:100]   --->   Operation 456 'fmul' 'phitmp' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 12> <Delay = 5.70>
ST_31 : Operation 457 [3/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:100]   --->   Operation 457 'fmul' 'phitmp' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 13> <Delay = 5.70>
ST_32 : Operation 458 [2/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:100]   --->   Operation 458 'fmul' 'phitmp' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 14> <Delay = 6.40>
ST_33 : Operation 459 [1/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:100]   --->   Operation 459 'fmul' 'phitmp' <Predicate = (!icmp_ln96 & !icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 460 [1/1] (0.69ns)   --->   "%v48 = select i1 %icmp_ln935, float 0.000000e+00, float %phitmp" [kernel.cpp:100]   --->   Operation 460 'select' 'v48' <Predicate = (!icmp_ln96)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 34 <SV = 15> <Delay = 3.25>
ST_34 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @l_norm_i2_l_j1_str)"   --->   Operation 461 'specloopname' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 462 [1/1] (0.00ns)   --->   "%empty_454 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 462 'speclooptripcount' 'empty_454' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind" [kernel.cpp:97]   --->   Operation 463 'specloopname' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)" [kernel.cpp:97]   --->   Operation 464 'specregionbegin' 'tmp_11' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:98]   --->   Operation 465 'specpipeline' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 466 [1/1] (0.00ns)   --->   "%v22_addr_1 = getelementptr [144 x float]* %v22, i64 0, i64 %sext_ln102" [kernel.cpp:102]   --->   Operation 466 'getelementptr' 'v22_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 467 [1/1] (3.25ns)   --->   "store float %v48, float* %v22_addr_1, align 4" [kernel.cpp:102]   --->   Operation 467 'store' <Predicate = (!icmp_ln96)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_34 : Operation 468 [1/1] (0.00ns)   --->   "%empty_455 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_11)" [kernel.cpp:103]   --->   Operation 468 'specregionend' 'empty_455' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_34 : Operation 469 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 469 'br' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 35 <SV = 6> <Delay = 0.00>
ST_35 : Operation 470 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:105]   --->   Operation 470 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v25') with incoming values : ('v25', kernel.cpp:64) [7]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v25') with incoming values : ('v25', kernel.cpp:64) [7]  (0 ns)
	'sub' operation ('sub_ln203', kernel.cpp:66) [17]  (1.92 ns)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v26') with incoming values : ('v26', kernel.cpp:65) [20]  (0 ns)
	'add' operation ('add_ln203', kernel.cpp:66) [27]  (1.82 ns)
	'getelementptr' operation ('outp_V_addr', kernel.cpp:66) [29]  (0 ns)
	'store' operation ('store_ln66', kernel.cpp:66) of constant 0 on array 'outp.V', kernel.cpp:63 [30]  (3.25 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('v27') with incoming values : ('v27', kernel.cpp:69) [37]  (0 ns)
	'sub' operation ('sub_ln71', kernel.cpp:71) [47]  (1.92 ns)

 <State 5>: 5.08ns
The critical path consists of the following:
	'phi' operation ('v28') with incoming values : ('v28', kernel.cpp:70) [50]  (0 ns)
	'add' operation ('add_ln71', kernel.cpp:71) [57]  (1.82 ns)
	'getelementptr' operation ('v22_addr', kernel.cpp:71) [59]  (0 ns)
	'store' operation ('store_ln71', kernel.cpp:71) of constant 0 on array 'v22' [60]  (3.25 ns)

 <State 6>: 8.62ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', kernel.cpp:75) with incoming values : ('select_ln75_6', kernel.cpp:75) [69]  (0 ns)
	'icmp' operation ('icmp_ln75', kernel.cpp:75) [83]  (1.66 ns)
	'xor' operation ('xor_ln74', kernel.cpp:74) [118]  (0 ns)
	'and' operation ('and_ln74', kernel.cpp:74) [120]  (0.978 ns)
	'or' operation ('or_ln75', kernel.cpp:75) [123]  (0 ns)
	'select' operation ('select_ln75', kernel.cpp:75) [124]  (0.993 ns)
	'add' operation ('add_ln82', kernel.cpp:82) [205]  (1.73 ns)
	'getelementptr' operation ('v20_V_addr_1', kernel.cpp:82) [207]  (0 ns)
	'load' operation ('v20_V_load_1', kernel.cpp:82) on array 'v20_V' [268]  (3.25 ns)

 <State 7>: 7.57ns
The critical path consists of the following:
	'add' operation ('j_outer1', kernel.cpp:75) [121]  (1.56 ns)
	'or' operation ('or_ln80_3', kernel.cpp:80) [144]  (0 ns)
	'select' operation ('select_ln75_2', kernel.cpp:75) [145]  (1.02 ns)
	'add' operation ('add_ln83', kernel.cpp:83) [221]  (1.73 ns)
	'getelementptr' operation ('v21_V_addr_1', kernel.cpp:83) [223]  (0 ns)
	'load' operation ('v21_V_load_1', kernel.cpp:83) on array 'v21_V' [244]  (3.25 ns)

 <State 8>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln83_1', kernel.cpp:83) [230]  (1.73 ns)
	'getelementptr' operation ('v21_V_addr_3', kernel.cpp:83) [232]  (0 ns)
	'load' operation ('v21_V_load_3', kernel.cpp:83) on array 'v21_V' [260]  (3.25 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:86) [239]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_589', kernel.cpp:86) [255]  (8.51 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_591', kernel.cpp:86) [271]  (8.51 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_593', kernel.cpp:86) [281]  (8.51 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_595', kernel.cpp:86) [294]  (8.51 ns)

 <State 14>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_597', kernel.cpp:86) [304]  (8.51 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_599', kernel.cpp:86) [317]  (8.51 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_601', kernel.cpp:86) [327]  (8.51 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'add_ln703_591', kernel.cpp:89 on array 'outp.V', kernel.cpp:63 [275]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'add_ln703_593', kernel.cpp:89 on array 'outp.V', kernel.cpp:63 [285]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'add_ln703_595', kernel.cpp:89 on array 'outp.V', kernel.cpp:63 [298]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'add_ln703_597', kernel.cpp:89 on array 'outp.V', kernel.cpp:63 [308]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'add_ln703_599', kernel.cpp:89 on array 'outp.V', kernel.cpp:63 [321]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln90', kernel.cpp:90) of variable 'add_ln703_601', kernel.cpp:89 on array 'outp.V', kernel.cpp:63 [331]  (3.25 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten73', kernel.cpp:96) with incoming values : ('add_ln96', kernel.cpp:96) [345]  (1.77 ns)

 <State 24>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j1') with incoming values : ('j1', kernel.cpp:97) [347]  (0 ns)
	'icmp' operation ('icmp_ln97', kernel.cpp:97) [355]  (1.3 ns)
	'select' operation ('select_ln99', kernel.cpp:99) [356]  (1.02 ns)
	'add' operation ('j1', kernel.cpp:97) [425]  (1.74 ns)

 <State 25>: 6.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln102', kernel.cpp:102) [362]  (0 ns)
	'add' operation ('add_ln102', kernel.cpp:102) [367]  (3.7 ns)
	'getelementptr' operation ('outp_V_addr_1', kernel.cpp:99) [370]  (0 ns)
	'load' operation ('tmp.V', kernel.cpp:99) on array 'outp.V', kernel.cpp:63 [371]  (3.25 ns)

 <State 26>: 6.26ns
The critical path consists of the following:
	'load' operation ('tmp.V', kernel.cpp:99) on array 'outp.V', kernel.cpp:63 [371]  (3.25 ns)
	'sub' operation ('tmp.V', kernel.cpp:100) [374]  (2.31 ns)
	'select' operation ('tmp.V', kernel.cpp:100) [375]  (0.694 ns)

 <State 27>: 8.5ns
The critical path consists of the following:
	'cttz' operation ('l', kernel.cpp:100) [378]  (3.4 ns)
	'sub' operation ('sub_ln944', kernel.cpp:100) [379]  (2.55 ns)
	'add' operation ('lsb_index', kernel.cpp:100) [381]  (2.55 ns)

 <State 28>: 8.07ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln947', kernel.cpp:100) [387]  (0 ns)
	'and' operation ('__Result__', kernel.cpp:100) [388]  (0 ns)
	'icmp' operation ('icmp_ln947_4', kernel.cpp:100) [389]  (2.67 ns)
	'and' operation ('a', kernel.cpp:100) [390]  (0 ns)
	'or' operation ('or_ln949', kernel.cpp:100) [396]  (0 ns)
	'add' operation ('m', kernel.cpp:100) [409]  (4.42 ns)
	blocking operation 0.978 ns on control path)

 <State 29>: 4.92ns
The critical path consists of the following:
	'select' operation ('select_ln964', kernel.cpp:100) [413]  (1.25 ns)
	'add' operation ('add_ln964', kernel.cpp:100) [416]  (3.67 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:100) [421]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:100) [421]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:100) [421]  (5.7 ns)

 <State 33>: 6.4ns
The critical path consists of the following:
	'fmul' operation ('phitmp', kernel.cpp:100) [421]  (5.7 ns)
	'select' operation ('v48', kernel.cpp:100) [422]  (0.698 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v22_addr_1', kernel.cpp:102) [369]  (0 ns)
	'store' operation ('store_ln102', kernel.cpp:102) of variable 'v48', kernel.cpp:100 on array 'v22' [423]  (3.25 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
