#ifndef SUNXI_MMAP_H
#define SUNXI_MMAP_H

#define SUNXI_MSGBOX_BASE	0x03003000
#define SUNXI_SRAM_A2_BASE	0x00100000
#define SUNXI_SRAM_A2_SIZE	0x14000
#define SUNXI_GICD_BASE		0x03021000
#define SUNXI_GICC_BASE		0x03022000
#define SUNXI_DRAM_BASE		0x40000000
#define SUNXI_DRAM_VIRT_BASE	SUNXI_DRAM_BASE
#define SUNXI_UART0_BASE	0x05000000
#define SUNXI_CCU_BASE		0x03001000

#define SUNXI_R_CPUCFG_BASE	0x07000400
#define SUNXI_CPUCFG_BASE	0x09010000

#define SUNXI_WDOG_BASE		0x07020400
#define SUNXI_R_WDOG_BASE	SUNXI_WDOG_BASE

#define SUNXI_SPC_BASE		0x03008000
#define SUNXI_CCU_BASE		0x03001000
#define SUNXI_R_PRCM_BASE	0x07010000
#define SUNXI_DMA_BASE		0x03002000
#define SUNXI_SRAM_BASE		0x00020000
#define SUNXI_SRAM_SIZE		0x25000
#define SUNXI_DEV_BASE		0x06000000
#define SUNXI_DEV_SIZE		0x300000
#define SUNXI_SYSCON_BASE	0x03000000
#define SUNXI_R_PIO_BASE	0x07022000
#define SUNXI_PIO_BASE		0x0300B000
#define SUNXI_SRAM_A2_BL31_OFFSET	0x40000
#define SUNXI_SRAM_A1_BASE	0x20000
#define SUNXI_SRAM_A1_SIZE	(16 * 1024)

#ifdef SUNXI_BL31_IN_DRAM
#define SUNXI_SCP_BASE	SUNXI_DRAM_BASE
#endif

#endif
