Calling target program-options parser
[15:33:14.416] [bmv2] [D] [thread 4795] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:33:14.416] [bmv2] [D] [thread 4795] Set default default entry for table 'tbl_basic169': basic169 - 
[15:33:14.416] [bmv2] [D] [thread 4795] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:33:14.416] [bmv2] [D] [thread 4795] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s2-eth1 as port 1
[15:33:14.417] [bmv2] [D] [thread 4795] Adding interface s2-eth1 as port 1
Adding interface s2-eth2 as port 2
[15:33:14.455] [bmv2] [D] [thread 4795] Adding interface s2-eth2 as port 2
Adding interface s2-eth3 as port 3
[15:33:14.483] [bmv2] [D] [thread 4795] Adding interface s2-eth3 as port 3
Server listening on 0.0.0.0:50052
[15:33:14.519] [bmv2] [I] [thread 4795] Starting Thrift server on port 9091
[15:33:14.519] [bmv2] [I] [thread 4795] Thrift server was started
[15:33:14.520] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Processing packet received on port 1
[15:33:14.521] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Parser 'parser': start
[15:33:14.521] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.521] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.522] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.522] [bmv2] [T] [thread 4805] [0.0] [cxt 0] Bytes parsed: 14
[15:33:14.522] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Parser 'parser': end
[15:33:14.522] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.522] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.522] [bmv2] [T] [thread 4805] [0.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.523] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Looking up key:

[15:33:14.523] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.523] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Action entry is basic169 - 
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] Action basic169
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.523] [bmv2] [T] [thread 4805] [0.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.523] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Looking up key:

[15:33:14.523] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.523] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.524] [bmv2] [T] [thread 4805] [0.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.524] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.524] [bmv2] [D] [thread 4805] [0.0] [cxt 0] Egress port is 0
[15:33:14.524] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Pipeline 'egress': start
[15:33:14.524] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Pipeline 'egress': end
[15:33:14.525] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Deparser 'deparser': start
[15:33:14.525] [bmv2] [T] [thread 4806] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.525] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.525] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.525] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.525] [bmv2] [D] [thread 4806] [0.0] [cxt 0] Deparser 'deparser': end
[15:33:14.525] [bmv2] [D] [thread 4810] [0.0] [cxt 0] Transmitting packet of size 109 out of port 0
[15:33:14.731] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Processing packet received on port 2
[15:33:14.731] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Parser 'parser': start
[15:33:14.731] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.731] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.732] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.732] [bmv2] [T] [thread 4805] [1.0] [cxt 0] Bytes parsed: 14
[15:33:14.732] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Parser 'parser': end
[15:33:14.732] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.732] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.733] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Looking up key:

[15:33:14.733] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.733] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Action entry is basic169 - 
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] Action basic169
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.733] [bmv2] [T] [thread 4805] [1.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.734] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Looking up key:

[15:33:14.734] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.734] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.734] [bmv2] [T] [thread 4805] [1.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.735] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.735] [bmv2] [D] [thread 4805] [1.0] [cxt 0] Egress port is 0
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Pipeline 'egress': start
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Pipeline 'egress': end
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Deparser 'deparser': start
[15:33:14.735] [bmv2] [T] [thread 4806] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.735] [bmv2] [D] [thread 4806] [1.0] [cxt 0] Deparser 'deparser': end
[15:33:14.736] [bmv2] [D] [thread 4810] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.827] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Processing packet received on port 3
[15:33:14.828] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Parser 'parser': start
[15:33:14.828] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.828] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.829] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.829] [bmv2] [T] [thread 4805] [2.0] [cxt 0] Bytes parsed: 14
[15:33:14.829] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Parser 'parser': end
[15:33:14.829] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.829] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.830] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Looking up key:

[15:33:14.830] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.830] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Action entry is basic169 - 
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] Action basic169
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.830] [bmv2] [T] [thread 4805] [2.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.830] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Looking up key:

[15:33:14.831] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.831] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.831] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.832] [bmv2] [T] [thread 4805] [2.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.832] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.832] [bmv2] [D] [thread 4805] [2.0] [cxt 0] Egress port is 0
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Pipeline 'egress': start
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Pipeline 'egress': end
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Deparser 'deparser': start
[15:33:14.832] [bmv2] [T] [thread 4806] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.832] [bmv2] [D] [thread 4806] [2.0] [cxt 0] Deparser 'deparser': end
[15:33:14.832] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Processing packet received on port 3
[15:33:14.832] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Parser 'parser': start
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] Bytes parsed: 14
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Parser 'parser': end
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Looking up key:

[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Action entry is basic169 - 
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] Action basic169
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.833] [bmv2] [T] [thread 4805] [3.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Looking up key:

[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.833] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.834] [bmv2] [T] [thread 4805] [3.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.834] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.834] [bmv2] [D] [thread 4805] [3.0] [cxt 0] Egress port is 0
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Pipeline 'egress': start
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Pipeline 'egress': end
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Deparser 'deparser': start
[15:33:14.834] [bmv2] [T] [thread 4806] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.834] [bmv2] [D] [thread 4806] [3.0] [cxt 0] Deparser 'deparser': end
[15:33:14.832] [bmv2] [D] [thread 4810] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.835] [bmv2] [D] [thread 4810] [3.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:14.863] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Processing packet received on port 2
[15:33:14.863] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Parser 'parser': start
[15:33:14.863] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.864] [bmv2] [T] [thread 4805] [4.0] [cxt 0] Bytes parsed: 14
[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Parser 'parser': end
[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.864] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.864] [bmv2] [T] [thread 4805] [4.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Looking up key:

[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.864] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Action entry is basic169 - 
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] Action basic169
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.865] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Looking up key:

[15:33:14.865] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.865] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.865] [bmv2] [T] [thread 4805] [4.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.866] [bmv2] [T] [thread 4805] [4.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.866] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.866] [bmv2] [D] [thread 4805] [4.0] [cxt 0] Egress port is 0
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Pipeline 'egress': start
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Pipeline 'egress': end
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Deparser 'deparser': start
[15:33:14.867] [bmv2] [T] [thread 4806] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.867] [bmv2] [D] [thread 4806] [4.0] [cxt 0] Deparser 'deparser': end
[15:33:14.867] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Processing packet received on port 2
[15:33:14.867] [bmv2] [D] [thread 4810] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:14.867] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Parser 'parser': start
[15:33:14.868] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:14.868] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Extracting header 'ethernet'
[15:33:14.868] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:14.868] [bmv2] [T] [thread 4805] [5.0] [cxt 0] Bytes parsed: 14
[15:33:14.869] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Parser 'parser': end
[15:33:14.869] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Pipeline 'ingress': start
[15:33:14.869] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:14.869] [bmv2] [T] [thread 4805] [5.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:14.869] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Looking up key:

[15:33:14.869] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:14.870] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Action entry is basic169 - 
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] Action basic169
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:14.870] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Looking up key:

[15:33:14.870] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:14.870] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:14.870] [bmv2] [T] [thread 4805] [5.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:14.870] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Pipeline 'ingress': end
[15:33:14.870] [bmv2] [D] [thread 4805] [5.0] [cxt 0] Egress port is 0
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Pipeline 'egress': start
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Pipeline 'egress': end
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Deparser 'deparser': start
[15:33:14.871] [bmv2] [T] [thread 4806] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Deparsing header 'ethernet'
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Deparsing header 'int_pai'
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:14.871] [bmv2] [D] [thread 4806] [5.0] [cxt 0] Deparser 'deparser': end
[15:33:14.871] [bmv2] [D] [thread 4810] [5.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.358] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Processing packet received on port 3
[15:33:15.358] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Parser 'parser': start
[15:33:15.358] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.358] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.359] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.359] [bmv2] [T] [thread 4805] [6.0] [cxt 0] Bytes parsed: 14
[15:33:15.359] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Parser 'parser': end
[15:33:15.359] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.359] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.360] [bmv2] [T] [thread 4805] [6.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.361] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Looking up key:

[15:33:15.361] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.361] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Action entry is basic169 - 
[15:33:15.361] [bmv2] [T] [thread 4805] [6.0] [cxt 0] Action basic169
[15:33:15.362] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.362] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.362] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.362] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.363] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.363] [bmv2] [T] [thread 4805] [6.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.363] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Looking up key:

[15:33:15.363] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.363] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.364] [bmv2] [T] [thread 4805] [6.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.364] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.364] [bmv2] [D] [thread 4805] [6.0] [cxt 0] Egress port is 0
[15:33:15.365] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Processing packet received on port 3
[15:33:15.365] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Parser 'parser': start
[15:33:15.365] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Pipeline 'egress': start
[15:33:15.365] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Pipeline 'egress': end
[15:33:15.365] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Deparser 'deparser': start
[15:33:15.365] [bmv2] [T] [thread 4806] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.365] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.365] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.365] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.365] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.365] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.365] [bmv2] [T] [thread 4805] [7.0] [cxt 0] Bytes parsed: 14
[15:33:15.365] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Parser 'parser': end
[15:33:15.366] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.366] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Looking up key:

[15:33:15.366] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.366] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Action entry is basic169 - 
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] Action basic169
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.366] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.367] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Looking up key:

[15:33:15.367] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.367] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.367] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.368] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.368] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.368] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.368] [bmv2] [T] [thread 4805] [7.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.368] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.368] [bmv2] [D] [thread 4805] [7.0] [cxt 0] Egress port is 0
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Processing packet received on port 3
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Parser 'parser': start
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.368] [bmv2] [T] [thread 4805] [8.0] [cxt 0] Bytes parsed: 14
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Parser 'parser': end
[15:33:15.368] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.369] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.369] [bmv2] [T] [thread 4805] [8.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.369] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Looking up key:

[15:33:15.365] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.369] [bmv2] [D] [thread 4806] [6.0] [cxt 0] Deparser 'deparser': end
[15:33:15.369] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.369] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Pipeline 'egress': start
[15:33:15.369] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Pipeline 'egress': end
[15:33:15.369] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Deparser 'deparser': start
[15:33:15.370] [bmv2] [T] [thread 4806] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.370] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.370] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.370] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.370] [bmv2] [D] [thread 4806] [7.0] [cxt 0] Deparser 'deparser': end
[15:33:15.369] [bmv2] [D] [thread 4810] [6.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.370] [bmv2] [D] [thread 4810] [7.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.369] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Action entry is basic169 - 
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] Action basic169
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.370] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Looking up key:

[15:33:15.370] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.370] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.370] [bmv2] [T] [thread 4805] [8.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.371] [bmv2] [T] [thread 4805] [8.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.371] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.371] [bmv2] [D] [thread 4805] [8.0] [cxt 0] Egress port is 0
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Pipeline 'egress': start
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Pipeline 'egress': end
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Deparser 'deparser': start
[15:33:15.371] [bmv2] [T] [thread 4806] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.371] [bmv2] [D] [thread 4806] [8.0] [cxt 0] Deparser 'deparser': end
[15:33:15.371] [bmv2] [D] [thread 4810] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.413] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Processing packet received on port 2
[15:33:15.413] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Parser 'parser': start
[15:33:15.414] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.414] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.414] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.414] [bmv2] [T] [thread 4805] [9.0] [cxt 0] Bytes parsed: 14
[15:33:15.414] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Parser 'parser': end
[15:33:15.414] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.414] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.414] [bmv2] [T] [thread 4805] [9.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.415] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Looking up key:

[15:33:15.415] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.415] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Action entry is basic169 - 
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] Action basic169
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.415] [bmv2] [T] [thread 4805] [9.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.415] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Looking up key:

[15:33:15.415] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.416] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.416] [bmv2] [T] [thread 4805] [9.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.416] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.417] [bmv2] [D] [thread 4805] [9.0] [cxt 0] Egress port is 0
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Processing packet received on port 2
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Parser 'parser': start
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.417] [bmv2] [T] [thread 4805] [10.0] [cxt 0] Bytes parsed: 14
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Parser 'parser': end
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.417] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.417] [bmv2] [T] [thread 4805] [10.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Looking up key:

[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.417] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Action entry is basic169 - 
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] Action basic169
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.418] [bmv2] [T] [thread 4805] [10.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.418] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Looking up key:

[15:33:15.418] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.418] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.419] [bmv2] [T] [thread 4805] [10.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.419] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.419] [bmv2] [D] [thread 4805] [10.0] [cxt 0] Egress port is 0
[15:33:15.417] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Pipeline 'egress': start
[15:33:15.420] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Pipeline 'egress': end
[15:33:15.420] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Deparser 'deparser': start
[15:33:15.420] [bmv2] [T] [thread 4806] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.420] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.420] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.420] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.420] [bmv2] [D] [thread 4806] [9.0] [cxt 0] Deparser 'deparser': end
[15:33:15.420] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Pipeline 'egress': start
[15:33:15.420] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Pipeline 'egress': end
[15:33:15.420] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Deparser 'deparser': start
[15:33:15.420] [bmv2] [D] [thread 4810] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.420] [bmv2] [T] [thread 4806] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.421] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.421] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.421] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.421] [bmv2] [D] [thread 4806] [10.0] [cxt 0] Deparser 'deparser': end
[15:33:15.421] [bmv2] [D] [thread 4810] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Processing packet received on port 3
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Parser 'parser': start
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.425] [bmv2] [T] [thread 4805] [11.0] [cxt 0] Bytes parsed: 14
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Parser 'parser': end
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.425] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.425] [bmv2] [T] [thread 4805] [11.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Looking up key:

[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.425] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Action entry is basic169 - 
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] Action basic169
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.426] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Looking up key:

[15:33:15.426] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.426] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.426] [bmv2] [T] [thread 4805] [11.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.427] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.427] [bmv2] [D] [thread 4805] [11.0] [cxt 0] Egress port is 0
[15:33:15.427] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Pipeline 'egress': start
[15:33:15.427] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Pipeline 'egress': end
[15:33:15.427] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Deparser 'deparser': start
[15:33:15.427] [bmv2] [T] [thread 4806] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.428] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.428] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.428] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.428] [bmv2] [D] [thread 4806] [11.0] [cxt 0] Deparser 'deparser': end
[15:33:15.428] [bmv2] [D] [thread 4810] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.433] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Processing packet received on port 2
[15:33:15.433] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Parser 'parser': start
[15:33:15.433] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.433] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.433] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] Bytes parsed: 14
[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Parser 'parser': end
[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Looking up key:

[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Action entry is basic169 - 
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] Action basic169
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Looking up key:

[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.434] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.434] [bmv2] [T] [thread 4805] [12.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.435] [bmv2] [T] [thread 4805] [12.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.435] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.435] [bmv2] [D] [thread 4805] [12.0] [cxt 0] Egress port is 0
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Pipeline 'egress': start
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Pipeline 'egress': end
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Deparser 'deparser': start
[15:33:15.435] [bmv2] [T] [thread 4806] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.435] [bmv2] [D] [thread 4806] [12.0] [cxt 0] Deparser 'deparser': end
[15:33:15.436] [bmv2] [D] [thread 4810] [12.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.542] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Processing packet received on port 1
[15:33:15.542] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Parser 'parser': start
[15:33:15.542] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.542] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.543] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.543] [bmv2] [T] [thread 4805] [13.0] [cxt 0] Bytes parsed: 14
[15:33:15.544] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Parser 'parser': end
[15:33:15.544] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.545] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.545] [bmv2] [T] [thread 4805] [13.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.545] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Looking up key:

[15:33:15.546] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.546] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Action entry is basic169 - 
[15:33:15.546] [bmv2] [T] [thread 4805] [13.0] [cxt 0] Action basic169
[15:33:15.546] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.547] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.547] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.547] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.547] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.548] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Looking up key:

[15:33:15.548] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.548] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.548] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.549] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.549] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.549] [bmv2] [T] [thread 4805] [13.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.549] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.549] [bmv2] [D] [thread 4805] [13.0] [cxt 0] Egress port is 0
[15:33:15.549] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Processing packet received on port 1
[15:33:15.549] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Parser 'parser': start
[15:33:15.549] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.549] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.549] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Pipeline 'egress': start
[15:33:15.549] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Pipeline 'egress': end
[15:33:15.549] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Deparser 'deparser': start
[15:33:15.549] [bmv2] [T] [thread 4806] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.549] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.549] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.549] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.550] [bmv2] [D] [thread 4806] [13.0] [cxt 0] Deparser 'deparser': end
[15:33:15.549] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] Bytes parsed: 14
[15:33:15.550] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Parser 'parser': end
[15:33:15.550] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.550] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Looking up key:

[15:33:15.550] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.550] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Action entry is basic169 - 
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] Action basic169
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.550] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.551] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Looking up key:

[15:33:15.551] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.551] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.551] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.552] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.552] [bmv2] [T] [thread 4805] [14.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.552] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.552] [bmv2] [D] [thread 4805] [14.0] [cxt 0] Egress port is 0
[15:33:15.550] [bmv2] [D] [thread 4810] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Pipeline 'egress': start
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Pipeline 'egress': end
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Deparser 'deparser': start
[15:33:15.552] [bmv2] [T] [thread 4806] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.552] [bmv2] [D] [thread 4806] [14.0] [cxt 0] Deparser 'deparser': end
[15:33:15.552] [bmv2] [D] [thread 4810] [14.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:16.013] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Processing packet received on port 2
[15:33:16.013] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Parser 'parser': start
[15:33:16.013] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:16.014] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Extracting header 'ethernet'
[15:33:16.014] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:16.015] [bmv2] [T] [thread 4805] [15.0] [cxt 0] Bytes parsed: 14
[15:33:16.015] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Parser 'parser': end
[15:33:16.015] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Pipeline 'ingress': start
[15:33:16.016] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:16.016] [bmv2] [T] [thread 4805] [15.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:16.017] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Looking up key:

[15:33:16.017] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:16.017] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Action entry is basic169 - 
[15:33:16.017] [bmv2] [T] [thread 4805] [15.0] [cxt 0] Action basic169
[15:33:16.017] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:16.017] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:16.018] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Looking up key:

[15:33:16.018] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:16.018] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:16.018] [bmv2] [T] [thread 4805] [15.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:16.019] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Pipeline 'ingress': end
[15:33:16.019] [bmv2] [D] [thread 4805] [15.0] [cxt 0] Egress port is 0
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Pipeline 'egress': start
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Pipeline 'egress': end
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Deparser 'deparser': start
[15:33:16.019] [bmv2] [T] [thread 4806] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Deparsing header 'ethernet'
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Deparsing header 'int_pai'
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:16.019] [bmv2] [D] [thread 4806] [15.0] [cxt 0] Deparser 'deparser': end
[15:33:16.019] [bmv2] [D] [thread 4810] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.140] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Processing packet received on port 1
[15:33:16.140] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Parser 'parser': start
[15:33:16.141] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:16.141] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Extracting header 'ethernet'
[15:33:16.142] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:16.142] [bmv2] [T] [thread 4805] [16.0] [cxt 0] Bytes parsed: 14
[15:33:16.142] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Parser 'parser': end
[15:33:16.143] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Pipeline 'ingress': start
[15:33:16.143] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:16.144] [bmv2] [T] [thread 4805] [16.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:16.144] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Looking up key:

[15:33:16.144] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:16.144] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Action entry is basic169 - 
[15:33:16.145] [bmv2] [T] [thread 4805] [16.0] [cxt 0] Action basic169
[15:33:16.145] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:16.146] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:16.146] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:16.146] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:16.146] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:16.146] [bmv2] [T] [thread 4805] [16.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:16.147] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Looking up key:

[15:33:16.147] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:16.147] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:16.147] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:16.148] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:16.148] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:16.148] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:16.148] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:16.148] [bmv2] [T] [thread 4805] [16.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:16.148] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Pipeline 'ingress': end
[15:33:16.148] [bmv2] [D] [thread 4805] [16.0] [cxt 0] Egress port is 0
[15:33:16.148] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Pipeline 'egress': start
[15:33:16.148] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Pipeline 'egress': end
[15:33:16.148] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Deparser 'deparser': start
[15:33:16.148] [bmv2] [T] [thread 4806] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:16.148] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Deparsing header 'ethernet'
[15:33:16.148] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Deparsing header 'int_pai'
[15:33:16.149] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:16.149] [bmv2] [D] [thread 4806] [16.0] [cxt 0] Deparser 'deparser': end
[15:33:16.149] [bmv2] [D] [thread 4810] [16.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.497] [bmv2] [W] [thread 4848] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[15:33:16.498] [bmv2] [D] [thread 4848] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:33:16.498] [bmv2] [D] [thread 4848] Set default default entry for table 'tbl_basic169': basic169 - 
[15:33:16.498] [bmv2] [D] [thread 4848] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:33:16.498] [bmv2] [D] [thread 4848] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:33:16.499] [bmv2] [D] [thread 4848] simple_switch target has been notified of a config swap
[15:33:16.501] [bmv2] [D] [thread 4849] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:33:16.502] [bmv2] [D] [thread 4848] Entry 0 added to table 'MyIngress.ipv4_lpm'
[15:33:16.502] [bmv2] [D] [thread 4848] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[15:33:16.504] [bmv2] [D] [thread 4849] Entry 1 added to table 'MyIngress.ipv4_lpm'
[15:33:16.504] [bmv2] [D] [thread 4849] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[15:33:16.506] [bmv2] [D] [thread 4848] Entry 2 added to table 'MyIngress.ipv4_lpm'
[15:33:16.506] [bmv2] [D] [thread 4848] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[15:33:19.102] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Processing packet received on port 2
[15:33:19.104] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Parser 'parser': start
[15:33:19.105] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.105] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.106] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.106] [bmv2] [T] [thread 4805] [17.0] [cxt 0] Bytes parsed: 14
[15:33:19.107] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Parser 'parser': end
[15:33:19.107] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.107] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.108] [bmv2] [T] [thread 4805] [17.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.108] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Looking up key:

[15:33:19.108] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.108] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Action entry is basic169 - 
[15:33:19.108] [bmv2] [T] [thread 4805] [17.0] [cxt 0] Action basic169
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.109] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Looking up key:

[15:33:19.109] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.109] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.109] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.110] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.111] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.111] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.111] [bmv2] [T] [thread 4805] [17.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.111] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.112] [bmv2] [D] [thread 4805] [17.0] [cxt 0] Egress port is 0
[15:33:19.112] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Pipeline 'egress': start
[15:33:19.112] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Pipeline 'egress': end
[15:33:19.113] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Deparser 'deparser': start
[15:33:19.113] [bmv2] [T] [thread 4806] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.113] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.114] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.114] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.114] [bmv2] [D] [thread 4806] [17.0] [cxt 0] Deparser 'deparser': end
[15:33:19.115] [bmv2] [D] [thread 4810] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.338] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Processing packet received on port 2
[15:33:19.339] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Parser 'parser': start
[15:33:19.339] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.339] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.340] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.343] [bmv2] [T] [thread 4805] [18.0] [cxt 0] Bytes parsed: 14
[15:33:19.343] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Parser 'parser': end
[15:33:19.343] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.343] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.343] [bmv2] [T] [thread 4805] [18.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.343] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Looking up key:

[15:33:19.344] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.344] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Action entry is basic169 - 
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] Action basic169
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.344] [bmv2] [T] [thread 4805] [18.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.344] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Looking up key:

[15:33:19.345] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.345] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.345] [bmv2] [T] [thread 4805] [18.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.345] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.346] [bmv2] [T] [thread 4805] [18.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.346] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.346] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.346] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.346] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.347] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.347] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.347] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.347] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.347] [bmv2] [T] [thread 4805] [18.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.347] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.347] [bmv2] [D] [thread 4805] [18.0] [cxt 0] Egress port is 0
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Processing packet received on port 3
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Parser 'parser': start
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.348] [bmv2] [T] [thread 4805] [19.0] [cxt 0] Bytes parsed: 14
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Parser 'parser': end
[15:33:19.348] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.348] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.349] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Looking up key:

[15:33:19.349] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.349] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Action entry is basic169 - 
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] Action basic169
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.349] [bmv2] [T] [thread 4805] [19.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.350] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Looking up key:

[15:33:19.350] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.350] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.350] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.351] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.351] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.351] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.351] [bmv2] [T] [thread 4805] [19.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.351] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.351] [bmv2] [D] [thread 4805] [19.0] [cxt 0] Egress port is 0
[15:33:19.348] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Pipeline 'egress': start
[15:33:19.351] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Pipeline 'egress': end
[15:33:19.351] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Deparser 'deparser': start
[15:33:19.351] [bmv2] [T] [thread 4806] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.351] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.351] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.352] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.352] [bmv2] [D] [thread 4806] [18.0] [cxt 0] Deparser 'deparser': end
[15:33:19.352] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Pipeline 'egress': start
[15:33:19.352] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Pipeline 'egress': end
[15:33:19.352] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Deparser 'deparser': start
[15:33:19.352] [bmv2] [T] [thread 4806] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.352] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.352] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.353] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.353] [bmv2] [D] [thread 4806] [19.0] [cxt 0] Deparser 'deparser': end
[15:33:19.352] [bmv2] [D] [thread 4810] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.353] [bmv2] [D] [thread 4810] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.595] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Processing packet received on port 3
[15:33:19.595] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Parser 'parser': start
[15:33:19.595] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.596] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.596] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.596] [bmv2] [T] [thread 4805] [20.0] [cxt 0] Bytes parsed: 14
[15:33:19.596] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Parser 'parser': end
[15:33:19.596] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.597] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.597] [bmv2] [T] [thread 4805] [20.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.597] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Looking up key:

[15:33:19.597] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.597] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Action entry is basic169 - 
[15:33:19.597] [bmv2] [T] [thread 4805] [20.0] [cxt 0] Action basic169
[15:33:19.597] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.597] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.598] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.598] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.598] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.598] [bmv2] [T] [thread 4805] [20.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.598] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Looking up key:

[15:33:19.598] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.598] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.598] [bmv2] [T] [thread 4805] [20.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.598] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.599] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.600] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.600] [bmv2] [T] [thread 4805] [20.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.600] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.600] [bmv2] [D] [thread 4805] [20.0] [cxt 0] Egress port is 0
[15:33:19.600] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Pipeline 'egress': start
[15:33:19.600] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Pipeline 'egress': end
[15:33:19.600] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Deparser 'deparser': start
[15:33:19.600] [bmv2] [T] [thread 4806] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.600] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.601] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.601] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.601] [bmv2] [D] [thread 4806] [20.0] [cxt 0] Deparser 'deparser': end
[15:33:19.601] [bmv2] [D] [thread 4810] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.859] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Processing packet received on port 1
[15:33:19.859] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Parser 'parser': start
[15:33:19.859] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.860] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.860] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.860] [bmv2] [T] [thread 4805] [21.0] [cxt 0] Bytes parsed: 14
[15:33:19.860] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Parser 'parser': end
[15:33:19.861] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.861] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.861] [bmv2] [T] [thread 4805] [21.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.861] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Looking up key:

[15:33:19.862] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.862] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Action entry is basic169 - 
[15:33:19.862] [bmv2] [T] [thread 4805] [21.0] [cxt 0] Action basic169
[15:33:19.862] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.862] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.862] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.862] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.863] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.863] [bmv2] [T] [thread 4805] [21.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.863] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Looking up key:

[15:33:19.863] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.863] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.863] [bmv2] [T] [thread 4805] [21.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.864] [bmv2] [T] [thread 4805] [21.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.864] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.864] [bmv2] [D] [thread 4805] [21.0] [cxt 0] Egress port is 0
[15:33:19.865] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Pipeline 'egress': start
[15:33:19.865] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Pipeline 'egress': end
[15:33:19.865] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Deparser 'deparser': start
[15:33:19.865] [bmv2] [T] [thread 4806] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.865] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.865] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.866] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.866] [bmv2] [D] [thread 4806] [21.0] [cxt 0] Deparser 'deparser': end
[15:33:19.866] [bmv2] [D] [thread 4810] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:26.506] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Processing packet received on port 2
[15:33:26.506] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Parser 'parser': start
[15:33:26.506] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:26.507] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Extracting header 'ethernet'
[15:33:26.507] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:26.508] [bmv2] [T] [thread 4805] [22.0] [cxt 0] Bytes parsed: 14
[15:33:26.508] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Parser 'parser': end
[15:33:26.509] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Pipeline 'ingress': start
[15:33:26.510] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:26.510] [bmv2] [T] [thread 4805] [22.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:26.510] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Looking up key:

[15:33:26.510] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:26.510] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Action entry is basic169 - 
[15:33:26.510] [bmv2] [T] [thread 4805] [22.0] [cxt 0] Action basic169
[15:33:26.511] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:26.511] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:26.511] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:26.511] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:26.512] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:26.512] [bmv2] [T] [thread 4805] [22.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:26.512] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Looking up key:

[15:33:26.513] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:26.513] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:26.513] [bmv2] [T] [thread 4805] [22.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:26.513] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:26.513] [bmv2] [T] [thread 4805] [22.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:26.513] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:26.514] [bmv2] [T] [thread 4805] [22.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:26.515] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Pipeline 'ingress': end
[15:33:26.515] [bmv2] [D] [thread 4805] [22.0] [cxt 0] Egress port is 0
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Pipeline 'egress': start
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Pipeline 'egress': end
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Deparser 'deparser': start
[15:33:26.515] [bmv2] [T] [thread 4806] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Deparsing header 'ethernet'
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Deparsing header 'int_pai'
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:26.515] [bmv2] [D] [thread 4806] [22.0] [cxt 0] Deparser 'deparser': end
[15:33:26.516] [bmv2] [D] [thread 4810] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:27.274] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Processing packet received on port 2
[15:33:27.274] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Parser 'parser': start
[15:33:27.275] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:27.275] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Extracting header 'ethernet'
[15:33:27.275] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:27.275] [bmv2] [T] [thread 4805] [23.0] [cxt 0] Bytes parsed: 14
[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Parser 'parser': end
[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Pipeline 'ingress': start
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Looking up key:

[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Action entry is basic169 - 
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] Action basic169
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:27.276] [bmv2] [T] [thread 4805] [23.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Looking up key:

[15:33:27.276] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:27.277] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:27.277] [bmv2] [T] [thread 4805] [23.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:27.277] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Pipeline 'ingress': end
[15:33:27.277] [bmv2] [D] [thread 4805] [23.0] [cxt 0] Egress port is 0
[15:33:27.277] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Pipeline 'egress': start
[15:33:27.277] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Pipeline 'egress': end
[15:33:27.277] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Deparser 'deparser': start
[15:33:27.278] [bmv2] [T] [thread 4806] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:27.278] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Deparsing header 'ethernet'
[15:33:27.278] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Deparsing header 'int_pai'
[15:33:27.278] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:27.278] [bmv2] [D] [thread 4806] [23.0] [cxt 0] Deparser 'deparser': end
[15:33:27.278] [bmv2] [D] [thread 4810] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:27.786] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Processing packet received on port 3
[15:33:27.787] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Parser 'parser': start
[15:33:27.788] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:27.788] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Extracting header 'ethernet'
[15:33:27.789] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:27.789] [bmv2] [T] [thread 4805] [24.0] [cxt 0] Bytes parsed: 14
[15:33:27.790] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Parser 'parser': end
[15:33:27.790] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Pipeline 'ingress': start
[15:33:27.790] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:27.791] [bmv2] [T] [thread 4805] [24.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:27.791] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Looking up key:

[15:33:27.791] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:27.792] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Action entry is basic169 - 
[15:33:27.792] [bmv2] [T] [thread 4805] [24.0] [cxt 0] Action basic169
[15:33:27.792] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:27.793] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:27.793] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:27.793] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:27.793] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:27.793] [bmv2] [T] [thread 4805] [24.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:27.793] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Looking up key:

[15:33:27.793] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:27.793] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:27.794] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:27.795] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:27.795] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:27.795] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:27.795] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:27.795] [bmv2] [T] [thread 4805] [24.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:27.795] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Pipeline 'ingress': end
[15:33:27.795] [bmv2] [D] [thread 4805] [24.0] [cxt 0] Egress port is 0
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Pipeline 'egress': start
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Pipeline 'egress': end
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Deparser 'deparser': start
[15:33:27.795] [bmv2] [T] [thread 4806] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Deparsing header 'ethernet'
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Deparsing header 'int_pai'
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:27.795] [bmv2] [D] [thread 4806] [24.0] [cxt 0] Deparser 'deparser': end
[15:33:27.796] [bmv2] [D] [thread 4810] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:28.057] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Processing packet received on port 1
[15:33:28.057] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Parser 'parser': start
[15:33:28.058] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:28.058] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Extracting header 'ethernet'
[15:33:28.059] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:28.059] [bmv2] [T] [thread 4805] [25.0] [cxt 0] Bytes parsed: 14
[15:33:28.060] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Parser 'parser': end
[15:33:28.060] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Pipeline 'ingress': start
[15:33:28.060] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:28.061] [bmv2] [T] [thread 4805] [25.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:28.061] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Looking up key:

[15:33:28.062] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:28.062] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Action entry is basic169 - 
[15:33:28.062] [bmv2] [T] [thread 4805] [25.0] [cxt 0] Action basic169
[15:33:28.062] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:28.063] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:28.063] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:28.063] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:28.063] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:28.064] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Looking up key:

[15:33:28.064] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:28.064] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:28.064] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:28.065] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:28.065] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:28.065] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:28.065] [bmv2] [T] [thread 4805] [25.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:28.065] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Pipeline 'ingress': end
[15:33:28.065] [bmv2] [D] [thread 4805] [25.0] [cxt 0] Egress port is 0
[15:33:28.065] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Processing packet received on port 3
[15:33:28.065] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Parser 'parser': start
[15:33:28.065] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:28.065] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Extracting header 'ethernet'
[15:33:28.065] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Pipeline 'egress': start
[15:33:28.065] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:28.065] [bmv2] [T] [thread 4805] [26.0] [cxt 0] Bytes parsed: 14
[15:33:28.065] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Parser 'parser': end
[15:33:28.066] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Pipeline 'ingress': start
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:28.066] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Looking up key:

[15:33:28.066] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:28.066] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Action entry is basic169 - 
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] Action basic169
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:28.066] [bmv2] [T] [thread 4805] [26.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:28.066] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Looking up key:

[15:33:28.067] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:28.067] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:28.067] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:28.068] [bmv2] [T] [thread 4805] [26.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:28.068] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Pipeline 'ingress': end
[15:33:28.068] [bmv2] [D] [thread 4805] [26.0] [cxt 0] Egress port is 0
[15:33:28.065] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Pipeline 'egress': end
[15:33:28.068] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Deparser 'deparser': start
[15:33:28.068] [bmv2] [T] [thread 4806] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:28.068] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Deparsing header 'ethernet'
[15:33:28.068] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Deparsing header 'int_pai'
[15:33:28.068] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:28.068] [bmv2] [D] [thread 4806] [25.0] [cxt 0] Deparser 'deparser': end
[15:33:28.068] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Pipeline 'egress': start
[15:33:28.068] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Pipeline 'egress': end
[15:33:28.068] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Deparser 'deparser': start
[15:33:28.068] [bmv2] [T] [thread 4806] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:28.068] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Deparsing header 'ethernet'
[15:33:28.068] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Deparsing header 'int_pai'
[15:33:28.069] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:28.069] [bmv2] [D] [thread 4806] [26.0] [cxt 0] Deparser 'deparser': end
[15:33:28.068] [bmv2] [D] [thread 4810] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:28.069] [bmv2] [D] [thread 4810] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Processing packet received on port 2
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser 'parser': start
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Extracting header 'ethernet'
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser state 'start': key is 1212
[15:33:37.686] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Bytes parsed: 14
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser 'parser' entering state 'parse_int_pai'
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Extracting header 'int_pai'
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from field 'int_pai.quantidade_filhos' (1)
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser state 'parse_int_pai' has no switch, going to default next state
[15:33:37.686] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Bytes parsed: 24
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser 'parser' entering state 'parse_int_filho'
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Extracting to header stack 0, next header is 5
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from expression, new value is 0
[15:33:37.686] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser state 'parse_int_filho': key is 00000000
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Bytes parsed: 37
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Extracting header 'ipv4'
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Bytes parsed: 57
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Parser 'parser': end
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Pipeline 'ingress': start
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is true
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Applying table 'tbl_add_int_filho'
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Looking up key:

[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Table 'tbl_add_int_filho': miss
[15:33:37.687] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:37.687] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is true
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[15:33:37.688] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[15:33:37.688] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[15:33:37.688] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[15:33:37.688] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000222,1,
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] Action MyIngress.ipv4_forward
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(132) Primitive standard_metadata.egress_spec = port
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(133) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.dstAddr = dstAddr
[15:33:37.688] [bmv2] [T] [thread 4805] [27.0] [cxt 0] basic.p4(135) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[15:33:37.688] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Pipeline 'ingress': end
[15:33:37.688] [bmv2] [D] [thread 4805] [27.0] [cxt 0] Egress port is 1
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Pipeline 'egress': start
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Pipeline 'egress': end
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparser 'deparser': start
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Updating checksum 'cksum'
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparsing header 'ethernet'
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparsing header 'int_pai'
[15:33:37.688] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:37.689] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparsing header 'int_filho[1]'
[15:33:37.689] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparsing header 'ipv4'
[15:33:37.689] [bmv2] [D] [thread 4807] [27.0] [cxt 0] Deparser 'deparser': end
[15:33:37.689] [bmv2] [D] [thread 4810] [27.0] [cxt 0] Transmitting packet of size 95 out of port 1
[15:33:40.586] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Processing packet received on port 2
[15:33:40.586] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Parser 'parser': start
[15:33:40.586] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:40.587] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Extracting header 'ethernet'
[15:33:40.587] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:40.588] [bmv2] [T] [thread 4805] [28.0] [cxt 0] Bytes parsed: 14
[15:33:40.588] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Parser 'parser': end
[15:33:40.589] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Pipeline 'ingress': start
[15:33:40.589] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:40.589] [bmv2] [T] [thread 4805] [28.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:40.590] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Looking up key:

[15:33:40.590] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:40.590] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Action entry is basic169 - 
[15:33:40.590] [bmv2] [T] [thread 4805] [28.0] [cxt 0] Action basic169
[15:33:40.591] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:40.591] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:40.591] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:40.591] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:40.591] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:40.591] [bmv2] [T] [thread 4805] [28.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:40.592] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Looking up key:

[15:33:40.592] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:40.592] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:40.592] [bmv2] [T] [thread 4805] [28.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:40.592] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Pipeline 'ingress': end
[15:33:40.592] [bmv2] [D] [thread 4805] [28.0] [cxt 0] Egress port is 0
[15:33:40.592] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Pipeline 'egress': start
[15:33:40.593] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Pipeline 'egress': end
[15:33:40.593] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Deparser 'deparser': start
[15:33:40.593] [bmv2] [T] [thread 4806] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:40.593] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Deparsing header 'ethernet'
[15:33:40.593] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Deparsing header 'int_pai'
[15:33:40.593] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:40.593] [bmv2] [D] [thread 4806] [28.0] [cxt 0] Deparser 'deparser': end
[15:33:40.593] [bmv2] [D] [thread 4810] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:43.402] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Processing packet received on port 3
[15:33:43.402] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Parser 'parser': start
[15:33:43.402] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:43.402] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Extracting header 'ethernet'
[15:33:43.402] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:43.403] [bmv2] [T] [thread 4805] [29.0] [cxt 0] Bytes parsed: 14
[15:33:43.403] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Parser 'parser': end
[15:33:43.403] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Pipeline 'ingress': start
[15:33:43.404] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:43.404] [bmv2] [T] [thread 4805] [29.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:43.404] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Looking up key:

[15:33:43.404] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:43.404] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Action entry is basic169 - 
[15:33:43.404] [bmv2] [T] [thread 4805] [29.0] [cxt 0] Action basic169
[15:33:43.404] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:43.404] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:43.405] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:43.405] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:43.405] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:43.405] [bmv2] [T] [thread 4805] [29.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:43.405] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Looking up key:

[15:33:43.406] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:43.406] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:43.406] [bmv2] [T] [thread 4805] [29.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:43.406] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:43.406] [bmv2] [T] [thread 4805] [29.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:43.407] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:43.407] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:43.408] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:43.408] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:43.408] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:43.408] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:43.409] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:43.409] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:43.409] [bmv2] [T] [thread 4805] [29.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:43.409] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Pipeline 'ingress': end
[15:33:43.409] [bmv2] [D] [thread 4805] [29.0] [cxt 0] Egress port is 0
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Pipeline 'egress': start
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Pipeline 'egress': end
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Deparser 'deparser': start
[15:33:43.409] [bmv2] [T] [thread 4806] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Deparsing header 'ethernet'
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Deparsing header 'int_pai'
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:43.409] [bmv2] [D] [thread 4806] [29.0] [cxt 0] Deparser 'deparser': end
[15:33:43.409] [bmv2] [D] [thread 4810] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:44.363] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Processing packet received on port 1
[15:33:44.364] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Parser 'parser': start
[15:33:44.364] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:44.365] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Extracting header 'ethernet'
[15:33:44.365] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:44.365] [bmv2] [T] [thread 4805] [30.0] [cxt 0] Bytes parsed: 14
[15:33:44.366] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Parser 'parser': end
[15:33:44.366] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Pipeline 'ingress': start
[15:33:44.366] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:44.367] [bmv2] [T] [thread 4805] [30.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:44.367] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Looking up key:

[15:33:44.367] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:44.368] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Action entry is basic169 - 
[15:33:44.368] [bmv2] [T] [thread 4805] [30.0] [cxt 0] Action basic169
[15:33:44.368] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:44.368] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:44.368] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:44.369] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Looking up key:

[15:33:44.369] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:44.369] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:44.369] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:44.370] [bmv2] [T] [thread 4805] [30.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:44.370] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Pipeline 'ingress': end
[15:33:44.370] [bmv2] [D] [thread 4805] [30.0] [cxt 0] Egress port is 0
[15:33:44.370] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Pipeline 'egress': start
[15:33:44.370] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Pipeline 'egress': end
[15:33:44.371] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Deparser 'deparser': start
[15:33:44.371] [bmv2] [T] [thread 4806] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:44.371] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Deparsing header 'ethernet'
[15:33:44.372] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Deparsing header 'int_pai'
[15:33:44.372] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:44.372] [bmv2] [D] [thread 4806] [30.0] [cxt 0] Deparser 'deparser': end
[15:33:44.372] [bmv2] [D] [thread 4810] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:45.706] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Processing packet received on port 2
[15:33:45.706] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Parser 'parser': start
[15:33:45.706] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:45.706] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Extracting header 'ethernet'
[15:33:45.706] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:45.707] [bmv2] [T] [thread 4805] [31.0] [cxt 0] Bytes parsed: 14
[15:33:45.707] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Parser 'parser': end
[15:33:45.707] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Pipeline 'ingress': start
[15:33:45.707] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:45.707] [bmv2] [T] [thread 4805] [31.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:45.707] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Looking up key:

[15:33:45.707] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:45.707] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Action entry is basic169 - 
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] Action basic169
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:45.708] [bmv2] [T] [thread 4805] [31.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:45.708] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Looking up key:

[15:33:45.708] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:45.709] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:45.709] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:45.710] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:45.711] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:45.711] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:45.711] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:45.711] [bmv2] [T] [thread 4805] [31.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:45.711] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Pipeline 'ingress': end
[15:33:45.711] [bmv2] [D] [thread 4805] [31.0] [cxt 0] Egress port is 0
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Processing packet received on port 3
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Parser 'parser': start
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Extracting header 'ethernet'
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:45.711] [bmv2] [T] [thread 4805] [32.0] [cxt 0] Bytes parsed: 14
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Parser 'parser': end
[15:33:45.711] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Pipeline 'ingress': start
[15:33:45.711] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:45.711] [bmv2] [T] [thread 4805] [32.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:45.712] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Looking up key:

[15:33:45.712] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:45.712] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Action entry is basic169 - 
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] Action basic169
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:45.712] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Looking up key:

[15:33:45.712] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:45.711] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Pipeline 'egress': start
[15:33:45.712] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:45.712] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:45.713] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:45.714] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:45.714] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:45.714] [bmv2] [T] [thread 4805] [32.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:45.714] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Pipeline 'ingress': end
[15:33:45.714] [bmv2] [D] [thread 4805] [32.0] [cxt 0] Egress port is 0
[15:33:45.712] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Pipeline 'egress': end
[15:33:45.714] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Deparser 'deparser': start
[15:33:45.714] [bmv2] [T] [thread 4806] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:45.714] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Deparsing header 'ethernet'
[15:33:45.714] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Deparsing header 'int_pai'
[15:33:45.714] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:45.714] [bmv2] [D] [thread 4806] [31.0] [cxt 0] Deparser 'deparser': end
[15:33:45.714] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Pipeline 'egress': start
[15:33:45.714] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Pipeline 'egress': end
[15:33:45.715] [bmv2] [D] [thread 4810] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:45.715] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Deparser 'deparser': start
[15:33:45.715] [bmv2] [T] [thread 4806] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:45.715] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Deparsing header 'ethernet'
[15:33:45.715] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Deparsing header 'int_pai'
[15:33:45.715] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:45.715] [bmv2] [D] [thread 4806] [32.0] [cxt 0] Deparser 'deparser': end
[15:33:45.715] [bmv2] [D] [thread 4810] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:08.239] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Processing packet received on port 2
[15:34:08.239] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Parser 'parser': start
[15:34:08.240] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:08.240] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Extracting header 'ethernet'
[15:34:08.241] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:08.241] [bmv2] [T] [thread 4805] [33.0] [cxt 0] Bytes parsed: 14
[15:34:08.241] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Parser 'parser': end
[15:34:08.242] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Pipeline 'ingress': start
[15:34:08.242] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:08.242] [bmv2] [T] [thread 4805] [33.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:08.242] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Looking up key:

[15:34:08.244] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:08.244] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Action entry is basic169 - 
[15:34:08.244] [bmv2] [T] [thread 4805] [33.0] [cxt 0] Action basic169
[15:34:08.244] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:08.244] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:08.244] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:08.244] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:08.245] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:08.245] [bmv2] [T] [thread 4805] [33.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:08.245] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Looking up key:

[15:34:08.245] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:08.245] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:08.245] [bmv2] [T] [thread 4805] [33.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:08.246] [bmv2] [T] [thread 4805] [33.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:08.246] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Pipeline 'ingress': end
[15:34:08.246] [bmv2] [D] [thread 4805] [33.0] [cxt 0] Egress port is 0
[15:34:08.246] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Pipeline 'egress': start
[15:34:08.247] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Pipeline 'egress': end
[15:34:08.247] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Deparser 'deparser': start
[15:34:08.247] [bmv2] [T] [thread 4806] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:08.247] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Deparsing header 'ethernet'
[15:34:08.247] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Deparsing header 'int_pai'
[15:34:08.247] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:08.247] [bmv2] [D] [thread 4806] [33.0] [cxt 0] Deparser 'deparser': end
[15:34:08.247] [bmv2] [D] [thread 4810] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:14.385] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Processing packet received on port 3
[15:34:14.385] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Parser 'parser': start
[15:34:14.385] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:14.386] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Extracting header 'ethernet'
[15:34:14.386] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:14.387] [bmv2] [T] [thread 4805] [34.0] [cxt 0] Bytes parsed: 14
[15:34:14.387] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Parser 'parser': end
[15:34:14.388] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Pipeline 'ingress': start
[15:34:14.389] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:14.389] [bmv2] [T] [thread 4805] [34.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:14.389] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Looking up key:

[15:34:14.390] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:14.390] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Action entry is basic169 - 
[15:34:14.391] [bmv2] [T] [thread 4805] [34.0] [cxt 0] Action basic169
[15:34:14.391] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:14.391] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:14.391] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:14.391] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:14.392] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:14.392] [bmv2] [T] [thread 4805] [34.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:14.392] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Looking up key:

[15:34:14.392] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:14.393] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:14.393] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:14.394] [bmv2] [T] [thread 4805] [34.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:14.394] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Pipeline 'ingress': end
[15:34:14.394] [bmv2] [D] [thread 4805] [34.0] [cxt 0] Egress port is 0
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Pipeline 'egress': start
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Pipeline 'egress': end
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Deparser 'deparser': start
[15:34:14.394] [bmv2] [T] [thread 4806] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Deparsing header 'ethernet'
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Deparsing header 'int_pai'
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:14.394] [bmv2] [D] [thread 4806] [34.0] [cxt 0] Deparser 'deparser': end
[15:34:14.394] [bmv2] [D] [thread 4810] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:18.474] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Processing packet received on port 1
[15:34:18.475] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Parser 'parser': start
[15:34:18.475] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:18.475] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Extracting header 'ethernet'
[15:34:18.475] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:18.475] [bmv2] [T] [thread 4805] [35.0] [cxt 0] Bytes parsed: 14
[15:34:18.475] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Parser 'parser': end
[15:34:18.475] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Pipeline 'ingress': start
[15:34:18.476] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:18.476] [bmv2] [T] [thread 4805] [35.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:18.477] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Looking up key:

[15:34:18.478] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:18.478] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Action entry is basic169 - 
[15:34:18.478] [bmv2] [T] [thread 4805] [35.0] [cxt 0] Action basic169
[15:34:18.478] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:18.479] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:18.479] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:18.479] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:18.479] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:18.479] [bmv2] [T] [thread 4805] [35.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:18.479] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Looking up key:

[15:34:18.479] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:18.480] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:18.480] [bmv2] [T] [thread 4805] [35.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:18.480] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:18.480] [bmv2] [T] [thread 4805] [35.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:18.480] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:18.481] [bmv2] [T] [thread 4805] [35.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:18.481] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Pipeline 'ingress': end
[15:34:18.481] [bmv2] [D] [thread 4805] [35.0] [cxt 0] Egress port is 0
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Pipeline 'egress': start
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Pipeline 'egress': end
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Deparser 'deparser': start
[15:34:18.482] [bmv2] [T] [thread 4806] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Deparsing header 'ethernet'
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Deparsing header 'int_pai'
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:18.482] [bmv2] [D] [thread 4806] [35.0] [cxt 0] Deparser 'deparser': end
[15:34:18.482] [bmv2] [D] [thread 4810] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:20.522] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Processing packet received on port 2
[15:34:20.522] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Parser 'parser': start
[15:34:20.522] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:20.523] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Extracting header 'ethernet'
[15:34:20.523] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:20.523] [bmv2] [T] [thread 4805] [36.0] [cxt 0] Bytes parsed: 14
[15:34:20.524] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Parser 'parser': end
[15:34:20.524] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Pipeline 'ingress': start
[15:34:20.524] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:20.524] [bmv2] [T] [thread 4805] [36.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:20.524] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Looking up key:

[15:34:20.525] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:20.525] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Action entry is basic169 - 
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] Action basic169
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:20.525] [bmv2] [T] [thread 4805] [36.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:20.525] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Looking up key:

[15:34:20.526] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:20.526] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:20.526] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:20.527] [bmv2] [T] [thread 4805] [36.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:20.527] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Pipeline 'ingress': end
[15:34:20.527] [bmv2] [D] [thread 4805] [36.0] [cxt 0] Egress port is 0
[15:34:20.527] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Pipeline 'egress': start
[15:34:20.527] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Pipeline 'egress': end
[15:34:20.527] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Deparser 'deparser': start
[15:34:20.528] [bmv2] [T] [thread 4806] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:20.528] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Deparsing header 'ethernet'
[15:34:20.528] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Deparsing header 'int_pai'
[15:34:20.528] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:20.528] [bmv2] [D] [thread 4806] [36.0] [cxt 0] Deparser 'deparser': end
[15:34:20.528] [bmv2] [D] [thread 4810] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:22.576] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Processing packet received on port 3
[15:34:22.577] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Parser 'parser': start
[15:34:22.577] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:22.578] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Extracting header 'ethernet'
[15:34:22.578] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:22.578] [bmv2] [T] [thread 4805] [37.0] [cxt 0] Bytes parsed: 14
[15:34:22.579] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Parser 'parser': end
[15:34:22.579] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Pipeline 'ingress': start
[15:34:22.580] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:22.580] [bmv2] [T] [thread 4805] [37.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:22.580] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Looking up key:

[15:34:22.581] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:22.581] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Action entry is basic169 - 
[15:34:22.582] [bmv2] [T] [thread 4805] [37.0] [cxt 0] Action basic169
[15:34:22.582] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:22.582] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:22.583] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:22.583] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:22.583] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:22.583] [bmv2] [T] [thread 4805] [37.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:22.583] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Looking up key:

[15:34:22.583] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:22.583] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:22.583] [bmv2] [T] [thread 4805] [37.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:22.583] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:22.584] [bmv2] [T] [thread 4805] [37.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:22.584] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:22.584] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:22.584] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:22.585] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:22.585] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:22.585] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:22.585] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:22.585] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:22.585] [bmv2] [T] [thread 4805] [37.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:22.586] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Pipeline 'ingress': end
[15:34:22.586] [bmv2] [D] [thread 4805] [37.0] [cxt 0] Egress port is 0
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Pipeline 'egress': start
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Pipeline 'egress': end
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Deparser 'deparser': start
[15:34:22.586] [bmv2] [T] [thread 4806] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Deparsing header 'ethernet'
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Deparsing header 'int_pai'
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:22.586] [bmv2] [D] [thread 4806] [37.0] [cxt 0] Deparser 'deparser': end
[15:34:22.586] [bmv2] [D] [thread 4810] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:01.483] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Processing packet received on port 2
[15:35:01.483] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Parser 'parser': start
[15:35:01.484] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:01.484] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Extracting header 'ethernet'
[15:35:01.484] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:01.484] [bmv2] [T] [thread 4805] [38.0] [cxt 0] Bytes parsed: 14
[15:35:01.485] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Parser 'parser': end
[15:35:01.485] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Pipeline 'ingress': start
[15:35:01.485] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:01.485] [bmv2] [T] [thread 4805] [38.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:01.485] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Looking up key:

[15:35:01.485] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:01.485] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Action entry is basic169 - 
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] Action basic169
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:01.486] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Looking up key:

[15:35:01.486] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:01.486] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:01.486] [bmv2] [T] [thread 4805] [38.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:01.487] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:01.488] [bmv2] [T] [thread 4805] [38.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:01.488] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Pipeline 'ingress': end
[15:35:01.488] [bmv2] [D] [thread 4805] [38.0] [cxt 0] Egress port is 0
[15:35:01.488] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Pipeline 'egress': start
[15:35:01.488] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Pipeline 'egress': end
[15:35:01.488] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Deparser 'deparser': start
[15:35:01.488] [bmv2] [T] [thread 4806] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:01.488] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Deparsing header 'ethernet'
[15:35:01.488] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Deparsing header 'int_pai'
[15:35:01.488] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:01.489] [bmv2] [D] [thread 4806] [38.0] [cxt 0] Deparser 'deparser': end
[15:35:01.489] [bmv2] [D] [thread 4810] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:19.914] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Processing packet received on port 3
[15:35:19.915] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Parser 'parser': start
[15:35:19.915] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:19.915] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Extracting header 'ethernet'
[15:35:19.916] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:19.916] [bmv2] [T] [thread 4805] [39.0] [cxt 0] Bytes parsed: 14
[15:35:19.916] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Parser 'parser': end
[15:35:19.917] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Pipeline 'ingress': start
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:19.917] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Looking up key:

[15:35:19.917] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:19.917] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Action entry is basic169 - 
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] Action basic169
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:19.917] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:19.918] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Looking up key:

[15:35:19.918] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:19.918] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:19.918] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:19.919] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:19.919] [bmv2] [T] [thread 4805] [39.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:19.919] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Pipeline 'ingress': end
[15:35:19.919] [bmv2] [D] [thread 4805] [39.0] [cxt 0] Egress port is 0
[15:35:19.919] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Pipeline 'egress': start
[15:35:19.919] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Pipeline 'egress': end
[15:35:19.919] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Deparser 'deparser': start
[15:35:19.919] [bmv2] [T] [thread 4806] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:19.920] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Deparsing header 'ethernet'
[15:35:19.920] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Deparsing header 'int_pai'
[15:35:19.920] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:19.920] [bmv2] [D] [thread 4806] [39.0] [cxt 0] Deparser 'deparser': end
[15:35:19.920] [bmv2] [D] [thread 4810] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:26.072] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Processing packet received on port 1
[15:35:26.073] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Parser 'parser': start
[15:35:26.073] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:26.074] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Extracting header 'ethernet'
[15:35:26.074] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:26.074] [bmv2] [T] [thread 4805] [40.0] [cxt 0] Bytes parsed: 14
[15:35:26.075] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Parser 'parser': end
[15:35:26.075] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Pipeline 'ingress': start
[15:35:26.075] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:26.075] [bmv2] [T] [thread 4805] [40.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:26.076] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Looking up key:

[15:35:26.076] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:26.076] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Action entry is basic169 - 
[15:35:26.077] [bmv2] [T] [thread 4805] [40.0] [cxt 0] Action basic169
[15:35:26.077] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:26.077] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:26.078] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:26.078] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:26.078] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:26.078] [bmv2] [T] [thread 4805] [40.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:26.079] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Looking up key:

[15:35:26.079] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:26.079] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:26.079] [bmv2] [T] [thread 4805] [40.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:26.079] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:26.079] [bmv2] [T] [thread 4805] [40.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:26.079] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:26.080] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:26.080] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:26.080] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:26.080] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:26.080] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:26.080] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:26.081] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:26.081] [bmv2] [T] [thread 4805] [40.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:26.081] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Pipeline 'ingress': end
[15:35:26.081] [bmv2] [D] [thread 4805] [40.0] [cxt 0] Egress port is 0
[15:35:26.081] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Pipeline 'egress': start
[15:35:26.081] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Pipeline 'egress': end
[15:35:26.081] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Deparser 'deparser': start
[15:35:26.081] [bmv2] [T] [thread 4806] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:26.081] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Deparsing header 'ethernet'
[15:35:26.081] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Deparsing header 'int_pai'
[15:35:26.081] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:26.082] [bmv2] [D] [thread 4806] [40.0] [cxt 0] Deparser 'deparser': end
[15:35:26.082] [bmv2] [D] [thread 4810] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:30.154] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Processing packet received on port 2
[15:35:30.155] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Parser 'parser': start
[15:35:30.155] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:30.155] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Extracting header 'ethernet'
[15:35:30.155] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:30.156] [bmv2] [T] [thread 4805] [41.0] [cxt 0] Bytes parsed: 14
[15:35:30.156] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Parser 'parser': end
[15:35:30.156] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Pipeline 'ingress': start
[15:35:30.157] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:30.157] [bmv2] [T] [thread 4805] [41.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:30.157] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Looking up key:

[15:35:30.157] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:30.157] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Action entry is basic169 - 
[15:35:30.157] [bmv2] [T] [thread 4805] [41.0] [cxt 0] Action basic169
[15:35:30.157] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:30.157] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:30.158] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Looking up key:

[15:35:30.158] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:30.158] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:30.158] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:30.159] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:30.159] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:30.159] [bmv2] [T] [thread 4805] [41.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:30.159] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Pipeline 'ingress': end
[15:35:30.159] [bmv2] [D] [thread 4805] [41.0] [cxt 0] Egress port is 0
[15:35:30.159] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Pipeline 'egress': start
[15:35:30.159] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Pipeline 'egress': end
[15:35:30.159] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Deparser 'deparser': start
[15:35:30.159] [bmv2] [T] [thread 4806] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:30.159] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Deparsing header 'ethernet'
[15:35:30.159] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Deparsing header 'int_pai'
[15:35:30.160] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:30.160] [bmv2] [D] [thread 4806] [41.0] [cxt 0] Deparser 'deparser': end
[15:35:30.160] [bmv2] [D] [thread 4810] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
