
*** Running vivado
    with args -log arp_server_subnet_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arp_server_subnet_ip.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source arp_server_subnet_ip.tcl -notrace
Command: synth_design -top arp_server_subnet_ip -part xc7vx690tffg1157-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2018.02' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26083 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.980 ; gain = 87.000 ; free physical = 7247 ; free virtual = 49886
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_ip' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/synth/arp_server_subnet_ip.v:56]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_top' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_top.v:9]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet.v:12]
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv49_0 bound to: 49'b0000000000000000000000000000000000000000000000000 
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_pkg_receiver' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_receiver.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv16_3 bound to: 16'b0000000000000011 
	Parameter ap_const_lv16_2 bound to: 16'b0000000000000010 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv16_5 bound to: 16'b0000000000000101 
	Parameter ap_const_lv16_4 bound to: 16'b0000000000000100 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv16_100 bound to: 16'b0000000100000000 
	Parameter ap_const_lv16_200 bound to: 16'b0000001000000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_receiver.v:91]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_pkg_receiver' (1#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_receiver.v:10]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_pkg_sender' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_sender.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv48_0 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv16_5 bound to: 16'b0000000000000101 
	Parameter ap_const_lv16_4 bound to: 16'b0000000000000100 
	Parameter ap_const_lv16_3 bound to: 16'b0000000000000011 
	Parameter ap_const_lv16_2 bound to: 16'b0000000000000010 
	Parameter ap_const_lv16_1 bound to: 16'b0000000000000001 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv16_200 bound to: 16'b0000001000000000 
	Parameter ap_const_lv48_10004060008 bound to: 48'b000000010000000000000100000001100000000000001000 
	Parameter ap_const_lv32_1000608 bound to: 16778760 - type: integer 
	Parameter ap_const_lv48_FFFFFFFFFFFF bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_4F bound to: 79 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv32_5F bound to: 95 - type: integer 
	Parameter ap_const_lv32_60 bound to: 96 - type: integer 
	Parameter ap_const_lv32_67 bound to: 103 - type: integer 
	Parameter ap_const_lv32_68 bound to: 104 - type: integer 
	Parameter ap_const_lv32_6F bound to: 111 - type: integer 
	Parameter ap_const_lv32_70 bound to: 112 - type: integer 
	Parameter ap_const_lv32_9F bound to: 159 - type: integer 
	Parameter ap_const_lv32_A0 bound to: 160 - type: integer 
	Parameter ap_const_lv32_BF bound to: 191 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_sender.v:112]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_pkg_sender' (2#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_sender.v:10]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_pp0_stg0_fsm_0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_4F bound to: 79 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table.v:73]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table.v:119]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table_arpTable_ipAddress_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:45]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:65]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table_arpTable_ipAddress_V_ram' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:21]
INFO: [Synth 8-3876] $readmem data file './arp_server_subnet_arp_table_arpTable_ipAddress_V_ram.dat' is read successfully [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table_arpTable_ipAddress_V_ram' (3#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table_arpTable_ipAddress_V' (4#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_ipAddress_V.v:45]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table_arpTable_macAddress_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_macAddress_V.v:49]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table_arpTable_macAddress_V_ram' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_macAddress_V.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_macAddress_V.v:22]
INFO: [Synth 8-3876] $readmem data file './arp_server_subnet_arp_table_arpTable_macAddress_V_ram.dat' is read successfully [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_macAddress_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table_arpTable_macAddress_V_ram' (5#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_macAddress_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table_arpTable_macAddress_V' (6#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_macAddress_V.v:49]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table_arpTable_valid' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_valid.v:49]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_arp_table_arpTable_valid_ram' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_valid.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_valid.v:22]
INFO: [Synth 8-3876] $readmem data file './arp_server_subnet_arp_table_arpTable_valid_ram.dat' is read successfully [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_valid.v:25]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table_arpTable_valid_ram' (7#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_valid.v:9]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table_arpTable_valid' (8#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table_arpTable_valid.v:49]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_arp_table' (9#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table.v:10]
INFO: [Synth 8-638] synthesizing module 'FIFO_arp_server_subnet_arpReplyMetaFifo_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpReplyMetaFifo_V.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 192 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_arp_server_subnet_arpReplyMetaFifo_V' (10#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpReplyMetaFifo_V.v:11]
INFO: [Synth 8-638] synthesizing module 'FIFO_arp_server_subnet_arpTableInsertFifo_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 81 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_arp_server_subnet_arpTableInsertFifo_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:11]
	Parameter DATA_WIDTH bound to: 81 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_arp_server_subnet_arpTableInsertFifo_V_shiftReg' (11#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_arp_server_subnet_arpTableInsertFifo_V' (12#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:45]
INFO: [Synth 8-638] synthesizing module 'FIFO_arp_server_subnet_arpRequestMetaFifo_V_V' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FIFO_arp_server_subnet_arpRequestMetaFifo_V_V_shiftReg' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO_arp_server_subnet_arpRequestMetaFifo_V_V_shiftReg' (13#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:11]
INFO: [Synth 8-256] done synthesizing module 'FIFO_arp_server_subnet_arpRequestMetaFifo_V_V' (14#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:45]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_procdone_arp_server_subnet_arp_pkg_sender_U0_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet.v:288]
WARNING: [Synth 8-6014] Unused sequential element ap_reg_procdone_arp_server_subnet_arp_table_U0_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet.v:297]
WARNING: [Synth 8-6014] Unused sequential element ap_CS_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet.v:315]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet' (15#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet.v:12]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_reg_slice' (16#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:212]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_fifo' (17#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:137]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_fifo__parameterized0' (17#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:137]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_fifo__parameterized1' (17#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_if' (18#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_arp_lookup_reply_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_arp_lookup_reply_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_m_axis_arp_lookup_reply_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_arp_lookup_reply_if.v:64]
	Parameter N bound to: 49 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_arp_lookup_reply_reg_slice' (19#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_arp_lookup_reply_if.v:64]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_m_axis_arp_lookup_reply_if' (20#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_arp_lookup_reply_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:212]
	Parameter N bound to: 73 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_reg_slice' (21#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:212]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:137]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_fifo' (22#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:137]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_fifo__parameterized0' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:137]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_fifo__parameterized0' (22#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:137]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_fifo__parameterized1' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:137]
	Parameter DATA_BITS bound to: 1 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_fifo__parameterized1' (22#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:137]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_if' (23#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_arp_lookup_request_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_arp_lookup_request_reg_slice' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:168]
	Parameter N bound to: 32 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_arp_lookup_request_reg_slice' (24#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:168]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_s_axis_arp_lookup_request_fifo' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:93]
	Parameter DATA_BITS bound to: 32 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_arp_lookup_request_fifo' (25#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:93]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_s_axis_arp_lookup_request_if' (26#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:11]
INFO: [Synth 8-638] synthesizing module 'arp_server_subnet_ap_rst_if' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_ap_rst_if.v:10]
	Parameter RESET_ACTIVE_LOW bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_ap_rst_if' (27#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_ap_rst_if.v:10]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_top' (28#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_top.v:9]
INFO: [Synth 8-256] done synthesizing module 'arp_server_subnet_ip' (29#1) [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/synth/arp_server_subnet_ip.v:56]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_valid has unconnected port reset
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_macAddress_V has unconnected port reset
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[7]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[6]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[5]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[4]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[3]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[2]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[1]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port addr0[0]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port ce0
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[31]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[30]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[29]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[28]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[27]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[26]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[25]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[24]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[23]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[22]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[21]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[20]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[19]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[18]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[17]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[16]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[15]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[14]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[13]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[12]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[11]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[10]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[9]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[8]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[7]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[6]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[5]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[4]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[3]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[2]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[1]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port d0[0]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port we0
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V_ram has unconnected port clk
WARNING: [Synth 8-3331] design arp_server_subnet_arp_table_arpTable_ipAddress_V has unconnected port reset
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[7]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[6]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[5]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[4]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[3]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[2]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[1]
WARNING: [Synth 8-3331] design arp_server_subnet_arp_pkg_receiver has unconnected port arpDataIn_V_keep_V_dout[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.512 ; gain = 136.531 ; free physical = 7060 ; free virtual = 49702
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1379.512 ; gain = 136.531 ; free physical = 6992 ; free virtual = 49633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/constraints/arp_server_subnet_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/constraints/arp_server_subnet_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/arp_server_subnet_ip_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/arp_server_subnet_ip_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1934.129 ; gain = 0.000 ; free physical = 4307 ; free virtual = 46972
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:02:20 . Memory (MB): peak = 1934.129 ; gain = 691.148 ; free physical = 4528 ; free virtual = 47188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:02:20 . Memory (MB): peak = 1934.129 ; gain = 691.148 ; free physical = 4528 ; free virtual = 47188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/arp_server_subnet_ip_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:02:20 . Memory (MB): peak = 1934.129 ; gain = 691.148 ; free physical = 4529 ; free virtual = 47190
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_s_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_587_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wordCount_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_receiver.v:331]
WARNING: [Synth 8-6014] Unused sequential element sendCount_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_pkg_sender.v:338]
INFO: [Synth 8-5544] ROM "ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aps_fsmState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:91]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpTableInsertFifo_V.v:86]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:36]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:91]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mOutPtr_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/FIFO_arp_server_subnet_arpRequestMetaFifo_V_V.v:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:188]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:187]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:162]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[1].mem_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[2].mem_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[3].mem_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[4].mem_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[5].mem_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[6].mem_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[7].mem_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[8].mem_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[9].mem_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[10].mem_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[11].mem_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[12].mem_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[13].mem_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[14].mem_reg[14] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[15].mem_reg[15] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:188]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:187]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:162]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[1].mem_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[2].mem_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[3].mem_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[4].mem_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[5].mem_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[6].mem_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[7].mem_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[8].mem_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[9].mem_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[10].mem_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[11].mem_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[12].mem_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[13].mem_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[14].mem_reg[14] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[15].mem_reg[15] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:188]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:187]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:162]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[1].mem_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[2].mem_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[3].mem_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[4].mem_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[5].mem_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[6].mem_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[7].mem_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[8].mem_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[9].mem_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[10].mem_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[11].mem_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[12].mem_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[13].mem_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[14].mem_reg[14] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[15].mem_reg[15] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_m_axis_if.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:188]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:187]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:162]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[1].mem_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[2].mem_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[3].mem_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[4].mem_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[5].mem_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[6].mem_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[7].mem_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[8].mem_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[9].mem_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[10].mem_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[11].mem_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[12].mem_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[13].mem_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[14].mem_reg[14] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[15].mem_reg[15] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:188]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:187]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:162]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[1].mem_reg[1] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[2].mem_reg[2] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[3].mem_reg[3] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[4].mem_reg[4] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[5].mem_reg[5] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[6].mem_reg[6] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[7].mem_reg[7] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[8].mem_reg[8] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[9].mem_reg[9] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[10].mem_reg[10] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[11].mem_reg[11] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[12].mem_reg[12] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
WARNING: [Synth 8-6014] Unused sequential element gen_sr[13].mem_reg[13] was removed.  [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:203]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_if.v:188]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_s_axis_arp_lookup_request_if.v:144]
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:02:22 . Memory (MB): peak = 1934.129 ; gain = 691.148 ; free physical = 4484 ; free virtual = 47141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              192 Bit    Registers := 3     
	               73 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               49 Bit    Registers := 2     
	               48 Bit    Registers := 8     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 49    
+---RAMs : 
	              12K Bit         RAMs := 1     
	              768 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 32    
	   5 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module arp_server_subnet_arp_pkg_receiver 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     48 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module arp_server_subnet_arp_pkg_sender 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module arp_server_subnet_arp_table_arpTable_macAddress_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module arp_server_subnet_arp_table_arpTable_valid_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module arp_server_subnet_arp_table 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FIFO_arp_server_subnet_arpReplyMetaFifo_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              192 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              768 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module FIFO_arp_server_subnet_arpTableInsertFifo_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FIFO_arp_server_subnet_arpRequestMetaFifo_V_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module arp_server_subnet 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module arp_server_subnet_m_axis_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_m_axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_m_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_m_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_m_axis_arp_lookup_reply_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_s_axis_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_s_axis_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_s_axis_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_s_axis_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_s_axis_arp_lookup_request_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module arp_server_subnet_s_axis_arp_lookup_request_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'arp_server_subnet_U/arp_server_subnet_arp_table_U0/ap_CS_fsm_reg[0:0]' into 'arp_server_subnet_U/arp_server_subnet_arp_pkg_receiver_U0/ap_CS_fsm_reg[0:0]' [/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/hdl/verilog/arp_server_subnet_arp_table.v:162]
INFO: [Synth 8-5546] ROM "arp_server_subnet_U/arp_server_subnet_arp_pkg_receiver_U0/tmp_7_fu_587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arp_server_subnet_U/arp_server_subnet_arp_pkg_receiver_U0/tmp_s_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5583] The signal arp_server_subnet_U/arp_server_subnet_arp_table_U0/arpTable_valid_U/arp_server_subnet_arp_table_arpTable_valid_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal arp_server_subnet_U/arpReplyMetaFifo_V_U/mem_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\arp_server_subnet_U/arp_server_subnet_arp_pkg_receiver_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_receiver_U0/ap_CS_fsm_reg[0]' (FDSE) to 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1_reg[0]' (FDSE) to 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1_reg[0]' (FDSE) to 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1_reg[2]' (FDSE) to 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1_reg[2]' (FDSE) to 'inst/arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\arp_server_subnet_U/arp_server_subnet_arp_table_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_done_reg_reg) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_2_reg_297pp0_it1_reg[1]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_reg_phiprechg_tmp_keep_V_1_reg_378pp0_it1_reg[1]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_U/arp_server_subnet_arp_pkg_receiver_U0/ap_done_reg_reg) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_U/arp_server_subnet_arp_table_U0/ap_done_reg_reg) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[71]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[70]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[69]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[68]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[67]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[66]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[65]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p2_reg[64]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[71]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[70]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[69]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[68]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[67]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[66]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[65]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_s_axis_if_U/rs/data_p1_reg[64]) is unused and will be removed from module arp_server_subnet_top.
WARNING: [Synth 8-3332] Sequential element (arp_server_subnet_U/arp_server_subnet_arp_pkg_sender_U0/ap_CS_fsm_reg[0]) is unused and will be removed from module arp_server_subnet_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 1934.129 ; gain = 691.148 ; free physical = 4189 ; free virtual = 46846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|arp_server_subnet_arp_table_arpTable_macAddress_V_ram: | ram_reg    | 256 x 48(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|FIFO_arp_server_subnet_arpReplyMetaFifo_V:             | mem_reg    | 4 x 192(READ_FIRST)    | W |   | 4 x 192(WRITE_FIRST)   |   | R | Port A and B     | 0      | 3      | 
|arp_server_subnet_arp_table_arpTable_valid_ram:        | ram_reg    | 256 x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:02:37 . Memory (MB): peak = 1934.129 ; gain = 691.148 ; free physical = 4981 ; free virtual = 47641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:02:41 . Memory (MB): peak = 1959.277 ; gain = 716.297 ; free physical = 4851 ; free virtual = 47512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|arp_server_subnet_arp_table_arpTable_macAddress_V_ram: | ram_reg    | 256 x 48(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      | 
|FIFO_arp_server_subnet_arpReplyMetaFifo_V:             | mem_reg    | 4 x 192(READ_FIRST)    | W |   | 4 x 192(WRITE_FIRST)   |   | R | Port A and B     | 0      | 3      | 
|arp_server_subnet_arp_table_arpTable_valid_ram:        | ram_reg    | 256 x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/arp_server_subnet_U/arpReplyMetaFifo_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arp_server_subnet_U/arpReplyMetaFifo_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/arp_server_subnet_U/arpReplyMetaFifo_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:02:42 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4748 ; free virtual = 47409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:02:42 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4767 ; free virtual = 47427
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:02:42 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4759 ; free virtual = 47420
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:02:43 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4740 ; free virtual = 47401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4741 ; free virtual = 47402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4713 ; free virtual = 47374
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4707 ; free virtual = 47368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name               | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[4]         | 8      | 81         | 81     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[4]         | 8      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__3     | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | gen_sr[15].mem_reg[15] | 16     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | gen_sr[15].mem_reg[15] | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | gen_sr[15].mem_reg[15] | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | gen_sr[15].mem_reg[15] | 16     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    11|
|2     |LUT1       |    14|
|3     |LUT2       |    89|
|4     |LUT3       |   321|
|5     |LUT4       |   392|
|6     |LUT5       |    80|
|7     |LUT6       |   222|
|8     |RAMB18E1_2 |     1|
|9     |RAMB18E1_3 |     1|
|10    |RAMB18E1_4 |     1|
|11    |RAMB36E1   |     3|
|12    |SRL16E     |   259|
|13    |FDCE       |     7|
|14    |FDPE       |    35|
|15    |FDRE       |  1657|
|16    |FDSE       |    37|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                          |Module                                                 |Cells |
+------+------------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                               |                                                       |  3130|
|2     |  inst                                                            |arp_server_subnet_top                                  |  3130|
|3     |    arp_server_subnet_U                                           |arp_server_subnet                                      |  2154|
|4     |      arpReplyMetaFifo_V_U                                        |FIFO_arp_server_subnet_arpReplyMetaFifo_V              |   603|
|5     |      arpRequestMetaFifo_V_V_U                                    |FIFO_arp_server_subnet_arpRequestMetaFifo_V_V          |    49|
|6     |        U_FIFO_arp_server_subnet_arpRequestMetaFifo_V_V_ram       |FIFO_arp_server_subnet_arpRequestMetaFifo_V_V_shiftReg |    35|
|7     |      arpTableInsertFifo_V_U                                      |FIFO_arp_server_subnet_arpTableInsertFifo_V            |    86|
|8     |        U_FIFO_arp_server_subnet_arpTableInsertFifo_V_ram         |FIFO_arp_server_subnet_arpTableInsertFifo_V_shiftReg   |    68|
|9     |      arp_server_subnet_arp_pkg_receiver_U0                       |arp_server_subnet_arp_pkg_receiver                     |   588|
|10    |      arp_server_subnet_arp_pkg_sender_U0                         |arp_server_subnet_arp_pkg_sender                       |   744|
|11    |      arp_server_subnet_arp_table_U0                              |arp_server_subnet_arp_table                            |    83|
|12    |        arpTable_macAddress_V_U                                   |arp_server_subnet_arp_table_arpTable_macAddress_V      |     2|
|13    |          arp_server_subnet_arp_table_arpTable_macAddress_V_ram_U |arp_server_subnet_arp_table_arpTable_macAddress_V_ram  |     2|
|14    |        arpTable_valid_U                                          |arp_server_subnet_arp_table_arpTable_valid             |    11|
|15    |          arp_server_subnet_arp_table_arpTable_valid_ram_U        |arp_server_subnet_arp_table_arpTable_valid_ram         |    11|
|16    |    arp_server_subnet_m_axis_arp_lookup_reply_if_U                |arp_server_subnet_m_axis_arp_lookup_reply_if           |   154|
|17    |      rs                                                          |arp_server_subnet_m_axis_arp_lookup_reply_reg_slice    |   154|
|18    |    arp_server_subnet_m_axis_if_U                                 |arp_server_subnet_m_axis_if                            |   347|
|19    |      arpDataOut_V_data_V_fifo                                    |arp_server_subnet_m_axis_fifo                          |    78|
|20    |      arpDataOut_V_keep_V_fifo                                    |arp_server_subnet_m_axis_fifo__parameterized0          |    26|
|21    |      arpDataOut_V_last_V_fifo                                    |arp_server_subnet_m_axis_fifo__parameterized1          |    15|
|22    |      rs                                                          |arp_server_subnet_m_axis_reg_slice                     |   228|
|23    |    arp_server_subnet_s_axis_arp_lookup_request_if_U              |arp_server_subnet_s_axis_arp_lookup_request_if         |   151|
|24    |      macIpEncode_req_V_V_fifo                                    |arp_server_subnet_s_axis_arp_lookup_request_fifo       |    46|
|25    |      rs                                                          |arp_server_subnet_s_axis_arp_lookup_request_reg_slice  |   105|
|26    |    arp_server_subnet_s_axis_if_U                                 |arp_server_subnet_s_axis_if                            |   324|
|27    |      arpDataIn_V_data_V_fifo                                     |arp_server_subnet_s_axis_fifo                          |    86|
|28    |      arpDataIn_V_keep_V_fifo                                     |arp_server_subnet_s_axis_fifo__parameterized0          |    17|
|29    |      arpDataIn_V_last_V_fifo                                     |arp_server_subnet_s_axis_fifo__parameterized1          |    17|
|30    |      rs                                                          |arp_server_subnet_s_axis_reg_slice                     |   204|
+------+------------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 1971.738 ; gain = 728.758 ; free physical = 4710 ; free virtual = 47371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1971.738 ; gain = 174.141 ; free physical = 4732 ; free virtual = 47393
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:02:43 . Memory (MB): peak = 1971.746 ; gain = 728.758 ; free physical = 4727 ; free virtual = 47388
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:47 . Memory (MB): peak = 2003.754 ; gain = 799.746 ; free physical = 4488 ; free virtual = 47149
INFO: [Common 17-1381] The checkpoint '/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/arp_server_subnet_ip_synth_1/arp_server_subnet_ip.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.srcs/sources_1/ip/arp_server_subnet_ip/arp_server_subnet_ip.xci
INFO: [Coretcl 2-1174] Renamed 29 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/madanie1/Documents/2017.4/8v3/repo/tcp_ip/tcp_ip.runs/arp_server_subnet_ip_synth_1/arp_server_subnet_ip.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arp_server_subnet_ip_utilization_synth.rpt -pb arp_server_subnet_ip_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:01 . Memory (MB): peak = 2027.766 ; gain = 0.000 ; free physical = 4314 ; free virtual = 46978
INFO: [Common 17-206] Exiting Vivado at Mon Apr  9 18:02:48 2018...
