-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                rbw14@EEWS104A-015                                  
-- Generated date:              Thu Apr 30 13:06:53 +0100 2015                      

Solution Settings: diff_detect.v3
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../../diff_detect1/diff_detect.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../../diff_detect1/diff_detect.h
      $PROJECT_HOME/../../diff_detect1/shift_class.h
    $PROJECT_HOME/../../diff_detect1/diff_detect.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /diff_detect/core                      15       1          1            0  1          
    Design Total:                          15       1          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(LUTs) Delay Post Alloc Post Assign 
    --------------------------------------- ---------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                    
    mgc_add(11,0,2,1,11)                        12.000     12.000 1.389          2           2 
    mgc_add(8,0,4,1,9)                           9.000      9.000 1.009          3           3 
    mgc_and(8,2)                                 5.839      5.839 0.263          2           2 
    mgc_mux(30,1,2)                             27.583     27.583 0.369          1           1 
    mgc_nand(1,3)                                1.054      1.054 0.425          0           1 
    mgc_not(10)                                  0.000      0.000 0.000          0           2 
    mgc_not(8)                                   0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,1,0,0,0,1,1)                  0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                          
    mgc_in_wire(1,30)                            0.000      0.000 0.000          1           1 
    mgc_out_stdreg(2,30)                         0.000      0.000 0.000          1           1 
                                                                                               
    TOTAL AREA (After Assignment):              91.314     91.000                              
    
  Area Scores
                      Post-Scheduling Post-DP & FSM Post-Assignment 
    ----------------- --------------- ------------- ---------------
    Total Area Score:     90.3          91.3            91.3        
    Total Reg:             0.0           0.0             0.0        
                                                                    
    DataPath:             90.3 (100%)   91.3 (100%)     91.3 (100%) 
      MUX:                27.6  (31%)   27.6  (30%)     27.6  (30%) 
      FUNC:               51.0  (57%)   51.0  (56%)     51.0  (56%) 
      LOGIC:              11.7  (13%)   12.7  (14%)     12.7  (14%) 
      BUFFER:              0.0           0.0             0.0        
      MEM:                 0.0           0.0             0.0        
      ROM:                 0.0           0.0             0.0        
      REG:                 0.0           0.0             0.0        
                                                                    
    
    FSM:                   0.0           0.0             0.0        
      FSM-REG:             0.0           0.0             0.0        
      FSM-COMB:            0.0           0.0             0.0        
                                                                    
    
  Register-to-Variable Mappings
    Register                  Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------- ---------- -------------- ----------- -----------------------------------------------------
    vout:rsc:mgc_out_stdreg.d         30         Y                  vout:rsc:mgc_out_stdreg.d                             
                                                                                                                          
    Total:                            30             30           0 (Total Gating Ratio: 1.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  3.4540240000000004
      Slack:      16.545976
      
      Path                                                Startpoint                             Endpoint                                        Delay  Slack   
      --------------------------------------------------- -------------------------------------- ----------------------------------------------- ------ -------
      1                                                   diff_detect:core/vin:rsc:mgc_in_wire.d diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 3.4540 16.5460 
                                                                                                                                                                
        Instance                                          Component                                                                              Delta  Delay   
        --------                                          ---------                                                                              -----  -----   
        diff_detect:core/vin:rsc:mgc_in_wire.d                                                                                                   0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3                                                                                            0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#3.itm                                                                                        0.0000 0.0000  
        diff_detect:core/abs#1:if:not#1                   mgc_not_10                                                                             0.0000 0.0000  
        diff_detect:core/abs#1:if:not#1.itm                                                                                                      0.0000 0.0000  
        diff_detect:core/conc                                                                                                                    0.0000 0.0000  
        diff_detect:core/conc.itm                                                                                                                0.0000 0.0000  
        diff_detect:core/abs#1:acc                        mgc_add_11_0_2_1_11                                                                    1.3887 1.3887  
        diff_detect:core/abs#1:acc.itm                                                                                                           0.0000 1.3887  
        diff_detect:core/abs#1:slc                                                                                                               0.0000 1.3887  
        diff_detect:core/abs#1:slc.itm                                                                                                           0.0000 1.3887  
        diff_detect:core/abs#1:exs                                                                                                               0.0000 1.3887  
        diff_detect:core/abs#1:exs.itm                                                                                                           0.0000 1.3887  
        diff_detect:core/abs#1:and                        mgc_and_8_2                                                                            0.2625 1.6512  
        diff_detect:core/abs#1:and.itm                                                                                                           0.0000 1.6512  
        diff_detect:core/ACC1:if:acc#1                    mgc_add_8_0_4_1_9                                                                      1.0093 2.6605  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                       0.0000 2.6605  
        diff_detect:core/ACC1:aif:slc                                                                                                            0.0000 2.6605  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                        0.0000 2.6605  
        diff_detect:core/nand                             mgc_nand_1_3                                                                           0.4246 3.0851  
        diff_detect:core/nand.itm                                                                                                                0.0000 3.0851  
        diff_detect:core/mux                              mgc_mux_30_1_2                                                                         0.3690 3.4540  
        diff_detect:core/mux.itm                                                                                                                 0.0000 3.4540  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_30_1_0_0_0_1_1                                                             0.0000 3.4540  
                                                                                                                                                                
      2                                                   diff_detect:core/vin:rsc:mgc_in_wire.d diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 3.4540 16.5460 
                                                                                                                                                                
        Instance                                          Component                                                                              Delta  Delay   
        --------                                          ---------                                                                              -----  -----   
        diff_detect:core/vin:rsc:mgc_in_wire.d                                                                                                   0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1                                                                                            0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#1.itm                                                                                        0.0000 0.0000  
        diff_detect:core/abs#2:if:not#1                   mgc_not_10                                                                             0.0000 0.0000  
        diff_detect:core/abs#2:if:not#1.itm                                                                                                      0.0000 0.0000  
        diff_detect:core/conc#5                                                                                                                  0.0000 0.0000  
        diff_detect:core/conc#5.itm                                                                                                              0.0000 0.0000  
        diff_detect:core/abs#2:acc                        mgc_add_11_0_2_1_11                                                                    1.3887 1.3887  
        diff_detect:core/abs#2:acc.itm                                                                                                           0.0000 1.3887  
        diff_detect:core/abs#2:slc                                                                                                               0.0000 1.3887  
        diff_detect:core/abs#2:slc.itm                                                                                                           0.0000 1.3887  
        diff_detect:core/abs#2:exs                                                                                                               0.0000 1.3887  
        diff_detect:core/abs#2:exs.itm                                                                                                           0.0000 1.3887  
        diff_detect:core/abs#2:and                        mgc_and_8_2                                                                            0.2625 1.6512  
        diff_detect:core/abs#2:and.itm                                                                                                           0.0000 1.6512  
        diff_detect:core/ACC1:if:acc#2                    mgc_add_8_0_4_1_9                                                                      1.0093 2.6605  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                       0.0000 2.6605  
        diff_detect:core/ACC1:aif#1:slc                                                                                                          0.0000 2.6605  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                      0.0000 2.6605  
        diff_detect:core/nand                             mgc_nand_1_3                                                                           0.4246 3.0851  
        diff_detect:core/nand.itm                                                                                                                0.0000 3.0851  
        diff_detect:core/mux                              mgc_mux_30_1_2                                                                         0.3690 3.4540  
        diff_detect:core/mux.itm                                                                                                                 0.0000 3.4540  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_30_1_0_0_0_1_1                                                             0.0000 3.4540  
                                                                                                                                                                
      3                                                   diff_detect:core/vin:rsc:mgc_in_wire.d diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 2.0653 17.9347 
                                                                                                                                                                
        Instance                                          Component                                                                              Delta  Delay   
        --------                                          ---------                                                                              -----  -----   
        diff_detect:core/vin:rsc:mgc_in_wire.d                                                                                                   0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2                                                                                            0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#2.itm                                                                                        0.0000 0.0000  
        diff_detect:core/abs#1:and                        mgc_and_8_2                                                                            0.2625 0.2625  
        diff_detect:core/abs#1:and.itm                                                                                                           0.0000 0.2625  
        diff_detect:core/ACC1:if:acc#1                    mgc_add_8_0_4_1_9                                                                      1.0093 1.2718  
        diff_detect:core/ACC1:if:acc#1.itm                                                                                                       0.0000 1.2718  
        diff_detect:core/ACC1:aif:slc                                                                                                            0.0000 1.2718  
        diff_detect:core/ACC1:aif:slc.itm                                                                                                        0.0000 1.2718  
        diff_detect:core/nand                             mgc_nand_1_3                                                                           0.4246 1.6964  
        diff_detect:core/nand.itm                                                                                                                0.0000 1.6964  
        diff_detect:core/mux                              mgc_mux_30_1_2                                                                         0.3690 2.0653  
        diff_detect:core/mux.itm                                                                                                                 0.0000 2.0653  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_30_1_0_0_0_1_1                                                             0.0000 2.0653  
                                                                                                                                                                
      4                                                   diff_detect:core/vin:rsc:mgc_in_wire.d diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 2.0653 17.9347 
                                                                                                                                                                
        Instance                                          Component                                                                              Delta  Delay   
        --------                                          ---------                                                                              -----  -----   
        diff_detect:core/vin:rsc:mgc_in_wire.d                                                                                                   0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)                                                                                              0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d).itm                                                                                          0.0000 0.0000  
        diff_detect:core/abs#2:and                        mgc_and_8_2                                                                            0.2625 0.2625  
        diff_detect:core/abs#2:and.itm                                                                                                           0.0000 0.2625  
        diff_detect:core/ACC1:if:acc#2                    mgc_add_8_0_4_1_9                                                                      1.0093 1.2718  
        diff_detect:core/ACC1:if:acc#2.itm                                                                                                       0.0000 1.2718  
        diff_detect:core/ACC1:aif#1:slc                                                                                                          0.0000 1.2718  
        diff_detect:core/ACC1:aif#1:slc.itm                                                                                                      0.0000 1.2718  
        diff_detect:core/nand                             mgc_nand_1_3                                                                           0.4246 1.6964  
        diff_detect:core/nand.itm                                                                                                                0.0000 1.6964  
        diff_detect:core/mux                              mgc_mux_30_1_2                                                                         0.3690 2.0653  
        diff_detect:core/mux.itm                                                                                                                 0.0000 2.0653  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_30_1_0_0_0_1_1                                                             0.0000 2.0653  
                                                                                                                                                                
      5                                                   diff_detect:core/vin:rsc:mgc_in_wire.d diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 1.8028 18.1972 
                                                                                                                                                                
        Instance                                          Component                                                                              Delta  Delay   
        --------                                          ---------                                                                              -----  -----   
        diff_detect:core/vin:rsc:mgc_in_wire.d                                                                                                   0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4                                                                                            0.0000 0.0000  
        diff_detect:core/slc(vin:rsc:mgc_in_wire.d)#4.itm                                                                                        0.0000 0.0000  
        diff_detect:core/abs:else:not                     mgc_not_8                                                                              0.0000 0.0000  
        diff_detect:core/abs:else:not.itm                                                                                                        0.0000 0.0000  
        diff_detect:core/ACC1:if:acc                      mgc_add_8_0_4_1_9                                                                      1.0093 1.0093  
        diff_detect:core/ACC1:if:acc.itm                                                                                                         0.0000 1.0093  
        diff_detect:core/ACC1:slc#1                                                                                                              0.0000 1.0093  
        diff_detect:core/ACC1:slc#1.itm                                                                                                          0.0000 1.0093  
        diff_detect:core/nand                             mgc_nand_1_3                                                                           0.4246 1.4339  
        diff_detect:core/nand.itm                                                                                                                0.0000 1.4339  
        diff_detect:core/mux                              mgc_mux_30_1_2                                                                         0.3690 1.8028  
        diff_detect:core/mux.itm                                                                                                                 0.0000 1.8028  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_30_1_0_0_0_1_1                                                             0.0000 1.8028  
                                                                                                                                                                
      6                                                   diff_detect:core/vin:rsc:mgc_in_wire.d diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) 0.3690 19.6310 
                                                                                                                                                                
        Instance                                          Component                                                                              Delta  Delay   
        --------                                          ---------                                                                              -----  -----   
        diff_detect:core/vin:rsc:mgc_in_wire.d                                                                                                   0.0000 0.0000  
        diff_detect:core/mux                              mgc_mux_30_1_2                                                                         0.3690 0.3690  
        diff_detect:core/mux.itm                                                                                                                 0.0000 0.3690  
        diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d)   mgc_reg_pos_30_1_0_0_0_1_1                                                             0.0000 0.3690  
                                                                                                                                                                
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                        Port         Slack (Delay) Messages 
      ----------------------------------------------- ---------- ------- ------- --------
      diff_detect:core/reg(vout:rsc:mgc_out_stdreg.d) mux.itm    16.5460  3.4540          
      diff_detect                                     vout:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   11     2 
    -                    9     3 
    and                          
    -                    2     2 
    mux                          
    -                    1     1 
    nand                         
    -                    3     1 
    not                          
    -                   10     2 
    -                    8     1 
    read_port                    
    -                   30     1 
    reg                          
    -                   30     1 
    write_port                   
    -                   30     1 
    
  End of Report
