<stg><name>funcA</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vecIn, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:3 %store_ln6 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln6 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_4 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln6 = icmp_eq  i4 %i_4, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln6 = add i4 %i_4, i4 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln6 = br i1 %icmp_ln6, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln6 = zext i4 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %vecIn_addr = getelementptr i32 %vecIn, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="vecIn_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:5 %vecIn_load = load i4 %vecIn_addr

]]></Node>
<StgValue><ssdm name="vecIn_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln6 = store i4 %add_ln6, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:5 %vecIn_load = load i4 %vecIn_addr

]]></Node>
<StgValue><ssdm name="vecIn_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:6 %shl_ln8 = shl i32 %vecIn_load, i32 2

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:7 %t = sub i32 %shl_ln8, i32 %vecIn_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln8 = trunc i32 %t

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %out2_addr = getelementptr i31 %out2, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="out2_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
for.inc.split:11 %store_ln10 = store i31 %trunc_ln8, i4 %out2_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.end:0 %ret_ln12 = ret

]]></Node>
<StgValue><ssdm name="ret_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln6"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %write_ln9 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c1, i32 %t

]]></Node>
<StgValue><ssdm name="write_ln9"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln6 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="vecIn" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecIn"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="43" name="c1" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="c1"/></StgValue>
</port>
<port id="44" name="out2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="c1" to="specinterface_ln0" fromId="43" toId="7">
</dataflow>
<dataflow id="51" from="empty_1" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="72" from="vecIn" to="specinterface_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="74" from="empty" to="specinterface_ln0" fromId="73" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="78" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="86" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="89" from="StgValue_68" to="specinterface_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="90" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln6" fromId="91" toId="9">
</dataflow>
<dataflow id="93" from="i" to="store_ln6" fromId="6" toId="9">
</dataflow>
<dataflow id="94" from="i" to="i_4" fromId="6" toId="11">
</dataflow>
<dataflow id="95" from="i_4" to="icmp_ln6" fromId="11" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln6" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="i_4" to="add_ln6" fromId="11" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_99" to="add_ln6" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="icmp_ln6" to="br_ln6" fromId="12" toId="14">
</dataflow>
<dataflow id="102" from="i_4" to="zext_ln6" fromId="11" toId="15">
</dataflow>
<dataflow id="103" from="vecIn" to="vecIn_addr" fromId="42" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="vecIn_addr" fromId="104" toId="16">
</dataflow>
<dataflow id="106" from="zext_ln6" to="vecIn_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="107" from="vecIn_addr" to="vecIn_load" fromId="16" toId="17">
</dataflow>
<dataflow id="108" from="add_ln6" to="store_ln6" fromId="13" toId="18">
</dataflow>
<dataflow id="109" from="i" to="store_ln6" fromId="6" toId="18">
</dataflow>
<dataflow id="110" from="vecIn_addr" to="vecIn_load" fromId="16" toId="19">
</dataflow>
<dataflow id="111" from="vecIn_load" to="shl_ln8" fromId="19" toId="20">
</dataflow>
<dataflow id="113" from="StgValue_112" to="shl_ln8" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="shl_ln8" to="t" fromId="20" toId="21">
</dataflow>
<dataflow id="115" from="vecIn_load" to="t" fromId="19" toId="21">
</dataflow>
<dataflow id="116" from="t" to="trunc_ln8" fromId="21" toId="22">
</dataflow>
<dataflow id="117" from="out2" to="out2_addr" fromId="44" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_104" to="out2_addr" fromId="104" toId="23">
</dataflow>
<dataflow id="119" from="zext_ln6" to="out2_addr" fromId="15" toId="23">
</dataflow>
<dataflow id="120" from="trunc_ln8" to="store_ln10" fromId="22" toId="24">
</dataflow>
<dataflow id="121" from="out2_addr" to="store_ln10" fromId="23" toId="24">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="122" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_68" to="specpipeline_ln6" fromId="68" toId="25">
</dataflow>
<dataflow id="125" from="StgValue_52" to="specpipeline_ln6" fromId="52" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_52" to="specpipeline_ln6" fromId="52" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_52" to="specpipeline_ln6" fromId="52" toId="25">
</dataflow>
<dataflow id="128" from="empty_0" to="specpipeline_ln6" fromId="55" toId="25">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln6" fromId="129" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln6" fromId="131" toId="26">
</dataflow>
<dataflow id="133" from="StgValue_131" to="speclooptripcount_ln6" fromId="131" toId="26">
</dataflow>
<dataflow id="134" from="StgValue_131" to="speclooptripcount_ln6" fromId="131" toId="26">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="135" toId="27">
</dataflow>
<dataflow id="138" from="empty_3" to="specloopname_ln6" fromId="137" toId="27">
</dataflow>
<dataflow id="140" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln9" fromId="139" toId="28">
</dataflow>
<dataflow id="141" from="c1" to="write_ln9" fromId="43" toId="28">
</dataflow>
<dataflow id="142" from="t" to="write_ln9" fromId="21" toId="28">
</dataflow>
<dataflow id="143" from="icmp_ln6" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="144" from="icmp_ln6" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
