<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>boards/spark-core/include/periph_conf.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6c8313236d9db5b969ca7d150fe527de.html">boards</a></li><li class="navelem"><a class="el" href="dir_93880996b04e76702ebff50673c546db.html">spark-core</a></li><li class="navelem"><a class="el" href="dir_8a58eca178d505e891a1d2809701be59.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">periph_conf.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="boards_2spark-core_2include_2periph__conf_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014 Freie Universit√§t Berlin</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This file is subject to the terms and conditions of the GNU Lesser General</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Public License v2.1. See the file LICENSE in the top level directory for more</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef PERIPH_CONF_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define PERIPH_CONF_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;periph_cpu.h&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a19d32ef5403d838f9398b9706618cb40">   32</a></span>&#160;<span class="preprocessor">#define CLOCK_HSE           (8000000U)             </span><span class="comment">/* frequency of external oscillator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#afc465f12242e68f6c3695caa3ba0a169">   33</a></span>&#160;<span class="preprocessor">#define CLOCK_CORECLOCK     (72000000U)             </span><span class="comment">/* targeted core clock frequency */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* configuration of PLL prescaler and multiply values */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* CORECLOCK := HSE / PLL_HSE_DIV * PLL_HSE_MUL */</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#ad7c20feb5ba29cd3c6479fa74db3bbb0">   36</a></span>&#160;<span class="preprocessor">#define CLOCK_PLL_DIV       (1)</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a902a38d6dfe9bc80271132ace0d1ca69">   37</a></span>&#160;<span class="preprocessor">#define CLOCK_PLL_MUL       (9)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* configuration of peripheral bus clock prescalers */</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a11f66224742678d401efba36fb4d9164">   39</a></span>&#160;<span class="preprocessor">#define CLOCK_AHB_DIV       RCC_CFGR_HPRE_DIV1      </span><span class="comment">/* AHB clock -&gt; 72MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a34259b3a8aae08bd77bab9cecdf1398e">   40</a></span>&#160;<span class="preprocessor">#define CLOCK_APB2_DIV      RCC_CFGR_PPRE2_DIV1     </span><span class="comment">/* APB2 clock -&gt; 72MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a2cad8e54e6cdecca5c8a58a411ef5a93">   41</a></span>&#160;<span class="preprocessor">#define CLOCK_APB1_DIV      RCC_CFGR_PPRE1_DIV2     </span><span class="comment">/* APB1 clock -&gt; 36MHz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/* resulting bus clocks */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a7c07f079a96c4bf2c1c0727cc73a8efd">   43</a></span>&#160;<span class="preprocessor">#define CLOCK_APB1          (CLOCK_CORECLOCK / 2)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#ab9db63572275f73c0933ab6733daf159">   44</a></span>&#160;<span class="preprocessor">#define CLOCK_APB2          (CLOCK_CORECLOCK)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a2d6ae6694d0a51952fb26d994de93d12">   51</a></span>&#160;<span class="preprocessor"> #define DAC_NUMOF           (0)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a2f0c741db24aa2ccded869ba53f6a302">   58</a></span>&#160;<span class="preprocessor">#define ADC_NUMOF           (0)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structtimer__conf__t.html">timer_conf_t</a> timer_config[] = {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        .<a class="code" href="structtimer__conf__t.html#a5f27b483e14f210889c9bec6b277e9ea">dev</a>      = <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        .max      = 0x0000ffff,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        .rcc_mask = <a class="code" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        .bus      = <a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        .irqn     = <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    },</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        .dev      = <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        .max      = 0x0000ffff,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        .rcc_mask = <a class="code" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        .bus      = <a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        .irqn     = <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;};</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a4c490d334538c05373718609ca5fe2d4">   82</a></span>&#160;<span class="preprocessor">#define TIMER_0_ISR         isr_tim2</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#ab1f8037bcb60d4669f508c471f92bc17">   83</a></span>&#160;<span class="preprocessor">#define TIMER_1_ISR         isr_tim3</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a6e2f66f5b6f5c835dd11f9766c4ed897">   85</a></span>&#160;<span class="preprocessor">#define TIMER_NUMOF         (sizeof(timer_config) / sizeof(timer_config[0]))</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structuart__conf__t.html">uart_conf_t</a> uart_config[] = {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        .<a class="code" href="structuart__conf__t.html#afab3d71b95d125cfa6ea15ba64fc4aa7">dev</a>      = <a class="code" href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a>,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        .rcc_mask = <a class="code" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        .rx_pin   = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 3),</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        .tx_pin   = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a>, 2),</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        .bus      = <a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        .irqn     = <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;};</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a713e03d19734d793baee3d1cc25c2dbb">  103</a></span>&#160;<span class="preprocessor">#define UART_0_ISR          (isr_usart2)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#a850405f2aaa352ad264346531f0e6230">  105</a></span>&#160;<span class="preprocessor">#define UART_NUMOF          (sizeof(uart_config) / sizeof(uart_config[0]))</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t spi_divtable[2][5] = {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    {       <span class="comment">/* for APB1 @ 36000000Hz */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        7,  <span class="comment">/* -&gt; 140625Hz */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        6,  <span class="comment">/* -&gt; 281250Hz */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        4,  <span class="comment">/* -&gt; 1125000Hz */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        2,  <span class="comment">/* -&gt; 4500000Hz */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        1   <span class="comment">/* -&gt; 9000000Hz */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    },</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    {       <span class="comment">/* for APB2 @ 72000000Hz */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        7,  <span class="comment">/* -&gt; 281250Hz */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        7,  <span class="comment">/* -&gt; 281250Hz */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        5,  <span class="comment">/* -&gt; 1125000Hz */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        3,  <span class="comment">/* -&gt; 4500000Hz */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        2   <span class="comment">/* -&gt; 9000000Hz */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;};</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="structspi__conf__t.html">spi_conf_t</a> spi_config[] = {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        .<a class="code" href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">dev</a>      = <a class="code" href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        .mosi_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 17),</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        .miso_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 16),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        .sclk_pin = <a class="code" href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(<a class="code" href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a>, 15),</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        .cs_pin   = <a class="code" href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        .rccmask  = <a class="code" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        .apbbus   = <a class="code" href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;};</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="boards_2spark-core_2include_2periph__conf_8h.html#ab35a2b79568128efef74adf1ba1910a8">  144</a></span>&#160;<span class="preprocessor">#define SPI_NUMOF           (sizeof(spi_config) / sizeof(spi_config[0]))</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;} <span class="comment">/* end extern &quot;C&quot; */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PERIPH_CONF_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="ttc" id="group___e_z_r32_w_g330_f256_r60___peripheral___declaration_html_gaf114a9eab03ca08a6fb720e511595930"><div class="ttname"><a href="group___e_z_r32_w_g330_f256_r60___peripheral___declaration.html#gaf114a9eab03ca08a6fb720e511595930">USART2</a></div><div class="ttdeci">#define USART2</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg330f256r60_8h_source.html#l00404">ezr32wg330f256r60.h:404</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00106">stm32f042x6.h:106</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga61ee4c391385607d7af432b63905fcc9"><div class="ttname"><a href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a></div><div class="ttdeci">#define TIM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00512">stm32f030x8.h:512</a></div></div>
<div class="ttc" id="atmega328p_2include_2periph__cpu_8h_html_ae29846b3ecd19a0b7c44ff80a37ae7c1"><div class="ttname"><a href="atmega328p_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a></div><div class="ttdeci">#define GPIO_PIN(x, y)</div><div class="ttdoc">Define a CPU specific GPIO pin generator macro. </div><div class="ttdef"><b>Definition:</b> <a href="atmega328p_2include_2periph__cpu_8h_source.html#l00033">periph_cpu.h:33</a></div></div>
<div class="ttc" id="group___s_p_i___peripheral___access___layer_html_gad483be344a28ac800be8f03654a9612f"><div class="ttname"><a href="group___s_p_i___peripheral___access___layer.html#gad483be344a28ac800be8f03654a9612f">SPI1</a></div><div class="ttdeci">#define SPI1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k60_d10_8h_source.html#l12502">MK60D10.h:12502</a></div></div>
<div class="ttc" id="stm32__common_2include_2periph__cpu__common_8h_html_afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"><div class="ttname"><a href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32__common_2include_2periph__cpu__common_8h_source.html#l00058">periph_cpu_common.h:58</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae08a3510371b9234eb96369c91d3552f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a></div><div class="ttdeci">#define RCC_APB2ENR_SPI1EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03094">stm32f030x8.h:3094</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9ea16ada472d473fbd0207b99e9e4d68f4a">PORT_B</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00037">periph_cpu.h:37</a></div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="sam3x8e_8h_source.html#l00093">sam3x8e.h:93</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga3cfac9f2e43673f790f8668d48b4b92b"><div class="ttname"><a href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a></div><div class="ttdeci">#define TIM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l00663">stm32f042x6.h:663</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga75bfa33eb00ee30c6e22f7ceea464ac7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a></div><div class="ttdeci">#define RCC_APB1ENR_TIM3EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03118">stm32f030x8.h:3118</a></div></div>
<div class="ttc" id="atmega1281_2include_2periph__cpu_8h_html_a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454"><div class="ttname"><a href="atmega1281_2include_2periph__cpu_8h.html#a61dadd085c1777f559549e05962b2c9eaeb6782d9dfedf3c6a78ffdb1624fa454">PORT_A</a></div><div class="ttdef"><b>Definition:</b> <a href="atmega1281_2include_2periph__cpu_8h_source.html#l00036">periph_cpu.h:36</a></div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l00109">stm32f030x8.h:109</a></div></div>
<div class="ttc" id="stm32__common_2include_2periph__cpu__common_8h_html_afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b"><div class="ttname"><a href="stm32__common_2include_2periph__cpu__common_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32__common_2include_2periph__cpu__common_8h_source.html#l00059">periph_cpu_common.h:59</a></div></div>
<div class="ttc" id="structuart__conf__t_html"><div class="ttname"><a href="structuart__conf__t.html">uart_conf_t</a></div><div class="ttdoc">UART device configuration. </div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00123">periph_cpu.h:123</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacd3966a4d6ae47f06b3c095eaf26a610"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a></div><div class="ttdeci">#define RCC_APB1ENR_TIM2EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f042x6_8h_source.html#l03425">stm32f042x6.h:3425</a></div></div>
<div class="ttc" id="structspi__conf__t_html_a77cbab30efba0c712888f7eaa9a8f29a"><div class="ttname"><a href="structspi__conf__t.html#a77cbab30efba0c712888f7eaa9a8f29a">spi_conf_t::dev</a></div><div class="ttdeci">cc2538_ssi_t * dev</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00129">periph_cpu.h:129</a></div></div>
<div class="ttc" id="cc2538_2include_2periph__cpu_8h_html_a3969ce1e494a72d3c2925b10ddeb4604"><div class="ttname"><a href="cc2538_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a></div><div class="ttdeci">#define GPIO_UNDEF</div><div class="ttdoc">Define a custom GPIO_UNDEF value. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00054">periph_cpu.h:54</a></div></div>
<div class="ttc" id="structspi__conf__t_html"><div class="ttname"><a href="structspi__conf__t.html">spi_conf_t</a></div><div class="ttdoc">SPI configuration data structure. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00128">periph_cpu.h:128</a></div></div>
<div class="ttc" id="structuart__conf__t_html_afab3d71b95d125cfa6ea15ba64fc4aa7"><div class="ttname"><a href="structuart__conf__t.html#afab3d71b95d125cfa6ea15ba64fc4aa7">uart_conf_t::dev</a></div><div class="ttdeci">USART_TypeDef * dev</div><div class="ttdef"><b>Definition:</b> <a href="ezr32wg_2include_2periph__cpu_8h_source.html#l00124">periph_cpu.h:124</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab840af4f735ec36419d61c7db3cfa00d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a></div><div class="ttdeci">#define RCC_APB1ENR_USART2EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f030x8_8h_source.html#l03133">stm32f030x8.h:3133</a></div></div>
<div class="ttc" id="structtimer__conf__t_html"><div class="ttname"><a href="structtimer__conf__t.html">timer_conf_t</a></div><div class="ttdoc">Timer configuration data. </div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00140">periph_cpu.h:140</a></div></div>
<div class="ttc" id="structtimer__conf__t_html_a5f27b483e14f210889c9bec6b277e9ea"><div class="ttname"><a href="structtimer__conf__t.html#a5f27b483e14f210889c9bec6b277e9ea">timer_conf_t::dev</a></div><div class="ttdeci">cc2538_gptimer_t * dev</div><div class="ttdef"><b>Definition:</b> <a href="cc2538_2include_2periph__cpu_8h_source.html#l00141">periph_cpu.h:141</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:56:58 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
