/// Auto-generated register definitions for SENS
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::espressif::esp32::sens {

// ============================================================================
// SENS - SENS Peripheral
// Base Address: 0x3FF48800
// ============================================================================

/// SENS Register Structure
struct SENS_Registers {
    /// SAR_READ_CTRL
    /// Offset: 0x0000
    /// Reset value: 0x00070902
    volatile uint32_t SAR_READ_CTRL;

    /// SAR_READ_STATUS1
    /// Offset: 0x0004
    volatile uint32_t SAR_READ_STATUS1;

    /// SAR_MEAS_WAIT1
    /// Offset: 0x0008
    /// Reset value: 0x000A000A
    volatile uint32_t SAR_MEAS_WAIT1;

    /// SAR_MEAS_WAIT2
    /// Offset: 0x000C
    /// Reset value: 0x0020000A
    volatile uint32_t SAR_MEAS_WAIT2;

    /// SAR_MEAS_CTRL
    /// Offset: 0x0010
    /// Reset value: 0x0707338F
    volatile uint32_t SAR_MEAS_CTRL;

    /// SAR_READ_STATUS2
    /// Offset: 0x0014
    volatile uint32_t SAR_READ_STATUS2;

    /// ULP_CP_SLEEP_CYC0
    /// Offset: 0x0018
    /// Reset value: 0x000000C8
    volatile uint32_t ULP_CP_SLEEP_CYC0;

    /// ULP_CP_SLEEP_CYC1
    /// Offset: 0x001C
    /// Reset value: 0x00000064
    volatile uint32_t ULP_CP_SLEEP_CYC1;

    /// ULP_CP_SLEEP_CYC2
    /// Offset: 0x0020
    /// Reset value: 0x00000032
    volatile uint32_t ULP_CP_SLEEP_CYC2;

    /// ULP_CP_SLEEP_CYC3
    /// Offset: 0x0024
    /// Reset value: 0x00000028
    volatile uint32_t ULP_CP_SLEEP_CYC3;

    /// ULP_CP_SLEEP_CYC4
    /// Offset: 0x0028
    /// Reset value: 0x00000014
    volatile uint32_t ULP_CP_SLEEP_CYC4;

    /// SAR_START_FORCE
    /// Offset: 0x002C
    /// Reset value: 0x0000000F
    volatile uint32_t SAR_START_FORCE;

    /// SAR_MEM_WR_CTRL
    /// Offset: 0x0030
    /// Reset value: 0x00100200
    volatile uint32_t SAR_MEM_WR_CTRL;

    /// SAR_ATTEN1
    /// Offset: 0x0034
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t SAR_ATTEN1;

    /// SAR_ATTEN2
    /// Offset: 0x0038
    /// Reset value: 0xFFFFFFFF
    volatile uint32_t SAR_ATTEN2;

    /// SAR_SLAVE_ADDR1
    /// Offset: 0x003C
    volatile uint32_t SAR_SLAVE_ADDR1;

    /// SAR_SLAVE_ADDR2
    /// Offset: 0x0040
    volatile uint32_t SAR_SLAVE_ADDR2;

    /// SAR_SLAVE_ADDR3
    /// Offset: 0x0044
    volatile uint32_t SAR_SLAVE_ADDR3;

    /// SAR_SLAVE_ADDR4
    /// Offset: 0x0048
    volatile uint32_t SAR_SLAVE_ADDR4;

    /// SAR_TSENS_CTRL
    /// Offset: 0x004C
    /// Reset value: 0x00066002
    volatile uint32_t SAR_TSENS_CTRL;

    /// SAR_I2C_CTRL
    /// Offset: 0x0050
    volatile uint32_t SAR_I2C_CTRL;

    /// SAR_MEAS_START1
    /// Offset: 0x0054
    volatile uint32_t SAR_MEAS_START1;

    /// SAR_TOUCH_CTRL1
    /// Offset: 0x0058
    /// Reset value: 0x02041000
    volatile uint32_t SAR_TOUCH_CTRL1;

    /// SAR_TOUCH_THRES1
    /// Offset: 0x005C
    volatile uint32_t SAR_TOUCH_THRES1;

    /// SAR_TOUCH_THRES2
    /// Offset: 0x0060
    volatile uint32_t SAR_TOUCH_THRES2;

    /// SAR_TOUCH_THRES3
    /// Offset: 0x0064
    volatile uint32_t SAR_TOUCH_THRES3;

    /// SAR_TOUCH_THRES4
    /// Offset: 0x0068
    volatile uint32_t SAR_TOUCH_THRES4;

    /// SAR_TOUCH_THRES5
    /// Offset: 0x006C
    volatile uint32_t SAR_TOUCH_THRES5;

    /// SAR_TOUCH_OUT1
    /// Offset: 0x0070
    volatile uint32_t SAR_TOUCH_OUT1;

    /// SAR_TOUCH_OUT2
    /// Offset: 0x0074
    volatile uint32_t SAR_TOUCH_OUT2;

    /// SAR_TOUCH_OUT3
    /// Offset: 0x0078
    volatile uint32_t SAR_TOUCH_OUT3;

    /// SAR_TOUCH_OUT4
    /// Offset: 0x007C
    volatile uint32_t SAR_TOUCH_OUT4;

    /// SAR_TOUCH_OUT5
    /// Offset: 0x0080
    volatile uint32_t SAR_TOUCH_OUT5;

    /// SAR_TOUCH_CTRL2
    /// Offset: 0x0084
    /// Reset value: 0x00400800
    volatile uint32_t SAR_TOUCH_CTRL2;
    uint8_t RESERVED_0088[4];  ///< Reserved

    /// SAR_TOUCH_ENABLE
    /// Offset: 0x008C
    /// Reset value: 0x3FFFFFFF
    volatile uint32_t SAR_TOUCH_ENABLE;

    /// SAR_READ_CTRL2
    /// Offset: 0x0090
    /// Reset value: 0x00070902
    volatile uint32_t SAR_READ_CTRL2;

    /// SAR_MEAS_START2
    /// Offset: 0x0094
    volatile uint32_t SAR_MEAS_START2;

    /// SAR_DAC_CTRL1
    /// Offset: 0x0098
    volatile uint32_t SAR_DAC_CTRL1;

    /// SAR_DAC_CTRL2
    /// Offset: 0x009C
    /// Reset value: 0x03000000
    volatile uint32_t SAR_DAC_CTRL2;

    /// SAR_MEAS_CTRL2
    /// Offset: 0x00A0
    /// Reset value: 0x00000003
    volatile uint32_t SAR_MEAS_CTRL2;
    uint8_t RESERVED_00A4[84];  ///< Reserved

    /// SAR_NOUSE
    /// Offset: 0x00F8
    volatile uint32_t SAR_NOUSE;

    /// SARDATE
    /// Offset: 0x00FC
    /// Reset value: 0x01605180
    volatile uint32_t SARDATE;
};

static_assert(sizeof(SENS_Registers) >= 256, "SENS_Registers size mismatch");

/// SENS peripheral instance
inline SENS_Registers* SENS() {
    return reinterpret_cast<SENS_Registers*>(0x3FF48800);
}

}  // namespace alloy::hal::espressif::esp32::sens
