

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s'
================================================================
* Date:           Fri Nov 17 13:25:05 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.221 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       78|       78| 0.780 us | 0.780 us |   78|   78|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                      |                                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                               Instance                               |                           Module                          |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2  |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2  |        1|        1| 10.000 ns | 10.000 ns |    2|    2| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SoftmaxArrayLoop  |       76|       76|        17|          4|          4|    16|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      2|       0|    869|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|      76|   1238|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    347|    -|
|Register         |        0|      -|     912|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     988|   2486|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E| FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2  |        0|      0|  38|  619|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2  |        0|      0|  38|  619|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+
    |Total                                                                 |                                                           |        0|      0|  76| 1238|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |invert_table6_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    |exp_table4_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_8u_softmax_config6_s_exp_table4    |        1|  0|   0|    0|  1024|   17|     1|        17408|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_491_p2                      |     *    |      1|  0|   7|          17|          18|
    |grp_fu_492_p2                      |     *    |      1|  0|   7|          17|          18|
    |i_fu_590_p2                        |     +    |      0|  0|  15|           5|           1|
    |p_Val2_12_fu_1519_p2               |     +    |      0|  0|  25|          18|          18|
    |ret_V_fu_1505_p2                   |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_775_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_830_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_885_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_940_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_995_p2             |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_1050_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_1105_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_720_p2               |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_803_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_858_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_913_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_968_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1023_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1078_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1133_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_748_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op293          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op50           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1537_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_634_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_662_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_640_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_646_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_686_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_700_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_628_p2              |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln196_fu_584_p2               |   icmp   |      0|  0|  11|           5|           6|
    |or_ln340_1_fu_821_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_876_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_931_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_986_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1041_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1096_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1151_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1555_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_766_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln340_10_fu_1347_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1381_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1415_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1571_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1206_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1245_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1279_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1313_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1167_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_1214_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1253_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1287_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1321_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1355_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1389_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1423_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1579_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1175_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_1_fu_657_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_668_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_676_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_681_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_692_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_652_p3              |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_706_p3                  |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_1222_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1261_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1295_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1329_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1363_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1397_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1431_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1587_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1183_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_809_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_864_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_919_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_974_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_1029_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1084_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1139_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1543_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_815_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_870_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_925_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_980_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1035_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1090_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1145_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1549_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_754_p2              |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_760_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_797_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_852_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_907_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_962_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_1017_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1072_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1127_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1531_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_742_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      2|  0| 869|         415|         781|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_484_p4  |   9|          2|    5|         10|
    |data_V_data_0_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n         |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n         |   9|          2|    1|          2|
    |exp_table4_address0           |  27|          5|   10|         50|
    |exp_table4_address1           |  27|          5|   10|         50|
    |grp_fu_491_p0                 |  27|          5|   17|         85|
    |grp_fu_491_p1                 |  15|          3|   18|         54|
    |grp_fu_492_p0                 |  27|          5|   17|         85|
    |grp_fu_492_p1                 |  15|          3|   18|         54|
    |i_0_reg_480                   |   9|          2|    5|         10|
    |res_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n          |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 347|         71|  118|        439|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_1702                                                            |  16|   0|   16|          0|
    |data_array_1_V_reg_1708                                                            |  16|   0|   16|          0|
    |data_array_2_V_reg_1714                                                            |  16|   0|   16|          0|
    |data_array_3_V_reg_1720                                                            |  16|   0|   16|          0|
    |data_array_4_V_reg_1726                                                            |  16|   0|   16|          0|
    |data_array_5_V_reg_1732                                                            |  16|   0|   16|          0|
    |data_array_6_V_reg_1738                                                            |  16|   0|   16|          0|
    |data_array_7_V_reg_1744                                                            |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_1815                                                             |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_1815_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_0_V_fu_342                                                                 |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_1821                                                             |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_1821_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_1_V_fu_338                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_1837                                                             |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_1837_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_2_V_fu_334                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_1843                                                             |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_1843_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_3_V_fu_330                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_1859                                                             |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_1859_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_4_V_fu_326                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_1864                                                             |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_1864_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_5_V_fu_322                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_1879                                                             |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_1879_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_6_V_fu_318                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_1884                                                             |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_1884_pp0_iter2_reg                                               |  17|   0|   17|          0|
    |exp_res_7_V_fu_314                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_536_ap_start_reg  |   1|   0|    1|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_2_fu_550_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_480                                                                        |   5|   0|    5|          0|
    |i_reg_1697                                                                         |   5|   0|    5|          0|
    |icmp_ln1496_1_reg_1755                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1760                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1765                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_1750                                                               |   1|   0|    1|          0|
    |icmp_ln196_reg_1693                                                                |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_1906                                                             |  18|   0|   18|          0|
    |p_Val2_1_reg_1895                                                                  |  18|   0|   18|          0|
    |p_Val2_9_reg_1889                                                                  |  18|   0|   18|          0|
    |sext_ln241_reg_1911                                                                |  26|   0|   26|          0|
    |tmp_data_0_V_reg_1917                                                              |  16|   0|   16|          0|
    |tmp_data_1_V_reg_1922                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_1927                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_1932                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_1937                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_1942                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_1947                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_1952                                                              |  16|   0|   16|          0|
    |x_max_V_reg_1770                                                                   |  16|   0|   16|          0|
    |y_V_2_reg_1785                                                                     |  10|   0|   10|          0|
    |y_V_3_reg_1790                                                                     |  10|   0|   10|          0|
    |y_V_4_reg_1795                                                                     |  10|   0|   10|          0|
    |y_V_5_reg_1800                                                                     |  10|   0|   10|          0|
    |y_V_6_reg_1805                                                                     |  10|   0|   10|          0|
    |y_V_7_reg_1810                                                                     |  10|   0|   10|          0|
    |icmp_ln196_reg_1693                                                                |  64|  32|    1|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              | 912|  32|  849|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,8u>,softmax_config6> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

