$date
	Sat Jun  5 13:24:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module instruction_RAM_mem_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " addr [31:0] $end
$scope module irm $end
$var wire 32 # addr [31:0] $end
$var wire 32 $ out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000010000000100010011 $
b1000 #
b1000 "
b1000000000000010000000100010011 !
$end
#2
b111101010000000000000001101111 !
b111101010000000000000001101111 $
b1100 "
b1100 #
#4
b11111110000000010000000100010011 !
b11111110000000010000000100010011 $
b10000 "
b10000 #
#6
b100010010111000100011 !
b100010010111000100011 $
b10100 "
b10100 #
#8
b1000000001100111 !
b1000000001100111 $
b1111011100 "
b1111011100 #
#10
b11111111000000010000000100010011 !
b11111111000000010000000100010011 $
b1111100000 "
b1111100000 #
#12
b100010010011000100011 !
b100010010011000100011 $
b1111100100 "
b1111100100 #
#14
b100000010010010000100011 !
b100000010010010000100011 $
b1111101000 "
b1111101000 #
#16
b1000000010000010000010011 !
b1000000010000010000010011 $
b1111101100 "
b1111101100 #
#18
b1011110110111 !
b1011110110111 $
b1111110000 "
b1111110000 #
#20
b100000001111010011110000011 !
b100000001111010011110000011 $
b1111110100 "
b1111110100 #
#22
