// Seed: 1176817328
module module_0;
  assign id_1 = -1'b0;
  wire id_2;
endmodule
module module_1 (
    output logic   id_0,
    input  supply0 id_1,
    input  supply1 id_2
);
  assign id_0 = 1;
  initial begin : LABEL_0
    id_0 <= -1'd0;
    id_0 -= 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2;
  always assume (id_1) $display(-1'h0, id_1, -1);
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 (
    input  tri1  id_0,
    output uwire id_1
);
  wire id_3;
  wire id_4, id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_6 = 1;
endmodule
