
@inproceedings{vantage,
	author       = {Daniel Sanchez and Christos Kozyrakis},
	title        = {{Vantage: Scalable and Efficient Fine-Grain Cache Partitioning}},
	booktitle    = {Proc. of ISCA},
	year         = {2011},
}

@misc{sandy_slides,
	author= {Lempel, Oded},
	year = {2011},
	title = {2nd Generation Intel Core Processor Family: Intel Core i7, i5 and i3},
	url={http://www.hotchips.org/wp-content/uploads/hc_archives/hc23/HC23.19.9-Desktop-CPUs/HC23.19.911-Sandy-Bridge-Lempel-Intel-Rev\%207.pdf},
}

@misc{bsc,
  author= {Bluespec Compiler},
  url={https://github.com/B-Lang-org/bsc},
}

@inproceedings{risc-v_original,
	author = {Waterman, Andrew and Lee, Yunsup and Patterson, David and Asanovic, Krste},
	year = {2011},
	month = {05},
	title = {The RISC-V Instruction Set Manual, Volume I: Base
	User-Level ISA},
	url = {https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf}
}

@misc{risc-v_free,
	author = {Patterson, David and Asanovic, Krste},
	year = {2014},
	month = {08},
	title = {Instruction Sets Should Be Free: The Case For RISC-V},
	url = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf}
}
