--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Ram1Data<0> |    0.600(F)|    0.766(F)|clk_IBUF          |   0.000|
Ram1Data<1> |    1.026(F)|    0.425(F)|clk_IBUF          |   0.000|
Ram1Data<2> |    3.294(F)|   -0.170(F)|clk_IBUF          |   0.000|
Ram1Data<3> |    3.294(F)|   -0.170(F)|clk_IBUF          |   0.000|
Ram1Data<4> |    3.292(F)|   -0.168(F)|clk_IBUF          |   0.000|
Ram1Data<5> |    3.292(F)|   -0.168(F)|clk_IBUF          |   0.000|
Ram1Data<6> |    3.296(F)|   -0.172(F)|clk_IBUF          |   0.000|
Ram1Data<7> |    3.296(F)|   -0.172(F)|clk_IBUF          |   0.000|
Ram1Data<8> |    3.293(F)|   -0.169(F)|clk_IBUF          |   0.000|
Ram1Data<9> |    3.293(F)|   -0.169(F)|clk_IBUF          |   0.000|
Ram1Data<10>|    3.306(F)|   -0.184(F)|clk_IBUF          |   0.000|
Ram1Data<11>|    3.306(F)|   -0.184(F)|clk_IBUF          |   0.000|
Ram1Data<12>|    3.300(F)|   -0.178(F)|clk_IBUF          |   0.000|
Ram1Data<13>|    3.300(F)|   -0.178(F)|clk_IBUF          |   0.000|
Ram1Data<14>|    3.294(F)|   -0.170(F)|clk_IBUF          |   0.000|
Ram1Data<15>|    3.294(F)|   -0.170(F)|clk_IBUF          |   0.000|
data_ready  |    2.077(F)|   -0.416(F)|clk_IBUF          |   0.000|
tsre        |    2.766(F)|   -0.966(F)|clk_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+-----------------------------------+--------+
            | clk (edge) |                                   | Clock  |
Destination |   to PAD   |Internal Clock(s)                  | Phase  |
------------+------------+-----------------------------------+--------+
L<0>        |   16.731(R)|clk_IBUF                           |   0.000|
            |   14.999(F)|clk_IBUF                           |   0.000|
L<1>        |   16.228(R)|clk_IBUF                           |   0.000|
            |   14.120(F)|clk_IBUF                           |   0.000|
L<2>        |   17.217(R)|clk_IBUF                           |   0.000|
            |   14.782(F)|clk_IBUF                           |   0.000|
L<3>        |   17.045(R)|clk_IBUF                           |   0.000|
            |   14.306(F)|clk_IBUF                           |   0.000|
L<4>        |   16.807(R)|clk_IBUF                           |   0.000|
            |   14.284(F)|clk_IBUF                           |   0.000|
L<5>        |   15.162(R)|clk_IBUF                           |   0.000|
            |   13.089(F)|clk_IBUF                           |   0.000|
L<6>        |   14.793(R)|clk_IBUF                           |   0.000|
            |   13.763(F)|clk_IBUF                           |   0.000|
L<7>        |   14.408(R)|clk_IBUF                           |   0.000|
            |   13.868(F)|clk_IBUF                           |   0.000|
L<8>        |   15.177(R)|clk_IBUF                           |   0.000|
            |   14.329(F)|clk_IBUF                           |   0.000|
L<9>        |   15.164(R)|clk_IBUF                           |   0.000|
            |   14.479(F)|clk_IBUF                           |   0.000|
L<10>       |   15.339(R)|clk_IBUF                           |   0.000|
            |   13.357(F)|clk_IBUF                           |   0.000|
L<11>       |   15.231(R)|clk_IBUF                           |   0.000|
            |   13.287(F)|clk_IBUF                           |   0.000|
L<12>       |   17.508(R)|clk_IBUF                           |   0.000|
            |   13.736(F)|clk_IBUF                           |   0.000|
L<13>       |   15.516(R)|clk_IBUF                           |   0.000|
            |   13.641(F)|clk_IBUF                           |   0.000|
L<14>       |   15.138(R)|clk_IBUF                           |   0.000|
            |   13.965(F)|clk_IBUF                           |   0.000|
L<15>       |   16.635(R)|clk_IBUF                           |   0.000|
            |   15.260(F)|clk_IBUF                           |   0.000|
Ram1Addr<0> |    6.368(F)|clk_IBUF                           |   0.000|
Ram1Addr<1> |    6.368(F)|clk_IBUF                           |   0.000|
Ram1Addr<2> |    6.363(F)|clk_IBUF                           |   0.000|
Ram1Addr<3> |    6.363(F)|clk_IBUF                           |   0.000|
Ram1Addr<4> |    6.358(F)|clk_IBUF                           |   0.000|
Ram1Addr<5> |    6.358(F)|clk_IBUF                           |   0.000|
Ram1Addr<6> |    6.371(F)|clk_IBUF                           |   0.000|
Ram1Addr<7> |    6.371(F)|clk_IBUF                           |   0.000|
Ram1Addr<8> |    6.297(F)|clk_IBUF                           |   0.000|
Ram1Addr<9> |    6.297(F)|clk_IBUF                           |   0.000|
Ram1Addr<10>|    6.300(F)|clk_IBUF                           |   0.000|
Ram1Addr<11>|    6.300(F)|clk_IBUF                           |   0.000|
Ram1Addr<12>|    6.292(F)|clk_IBUF                           |   0.000|
Ram1Addr<13>|    6.292(F)|clk_IBUF                           |   0.000|
Ram1Addr<14>|    6.285(F)|clk_IBUF                           |   0.000|
Ram1Addr<15>|    6.285(F)|clk_IBUF                           |   0.000|
Ram1Data<0> |    6.344(F)|clk_IBUF                           |   0.000|
Ram1Data<1> |    6.344(F)|clk_IBUF                           |   0.000|
Ram1Data<2> |    6.349(F)|clk_IBUF                           |   0.000|
Ram1Data<3> |    6.349(F)|clk_IBUF                           |   0.000|
Ram1Data<4> |    6.351(F)|clk_IBUF                           |   0.000|
Ram1Data<5> |    6.351(F)|clk_IBUF                           |   0.000|
Ram1Data<6> |    6.347(F)|clk_IBUF                           |   0.000|
Ram1Data<7> |    6.347(F)|clk_IBUF                           |   0.000|
Ram1Data<8> |    6.350(F)|clk_IBUF                           |   0.000|
Ram1Data<9> |    6.350(F)|clk_IBUF                           |   0.000|
Ram1Data<10>|    6.335(F)|clk_IBUF                           |   0.000|
Ram1Data<11>|    6.335(F)|clk_IBUF                           |   0.000|
Ram1Data<12>|    6.341(F)|clk_IBUF                           |   0.000|
Ram1Data<13>|    6.341(F)|clk_IBUF                           |   0.000|
Ram1Data<14>|    6.349(F)|clk_IBUF                           |   0.000|
Ram1Data<15>|    6.349(F)|clk_IBUF                           |   0.000|
Ram1EN      |   11.273(F)|IF_MEM_MEMMgr/DM_unit/RamWE_not0001|   0.000|
Ram1OE      |   11.273(F)|IF_MEM_MEMMgr/DM_unit/RamWE_not0001|   0.000|
Ram1WE      |   11.269(F)|IF_MEM_MEMMgr/DM_unit/RamWE_not0001|   0.000|
Ram2OE      |    9.083(R)|clk_IBUF                           |   0.000|
wrn         |   15.411(F)|IF_MEM_MEMMgr/DM_unit/RamWE_not0001|   0.000|
------------+------------+-----------------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.297|         |    1.490|    1.490|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   15.406|
SW<0>          |L<1>           |   14.836|
SW<0>          |L<2>           |   16.051|
SW<0>          |L<3>           |   15.788|
SW<0>          |L<4>           |   18.070|
SW<0>          |L<5>           |   15.573|
SW<0>          |L<6>           |   15.603|
SW<0>          |L<7>           |   16.271|
SW<0>          |L<8>           |   17.196|
SW<0>          |L<9>           |   17.527|
SW<0>          |L<10>          |   14.175|
SW<0>          |L<11>          |   14.867|
SW<0>          |L<12>          |   15.909|
SW<0>          |L<13>          |   15.373|
SW<0>          |L<14>          |   14.890|
SW<0>          |L<15>          |   15.808|
SW<1>          |L<0>           |   15.183|
SW<1>          |L<1>           |   14.953|
SW<1>          |L<2>           |   15.688|
SW<1>          |L<3>           |   15.589|
SW<1>          |L<4>           |   16.335|
SW<1>          |L<5>           |   14.218|
SW<1>          |L<6>           |   14.165|
SW<1>          |L<7>           |   14.216|
SW<1>          |L<8>           |   15.048|
SW<1>          |L<9>           |   15.006|
SW<1>          |L<10>          |   15.041|
SW<1>          |L<11>          |   15.149|
SW<1>          |L<12>          |   16.024|
SW<1>          |L<13>          |   15.600|
SW<1>          |L<14>          |   14.642|
SW<1>          |L<15>          |   16.424|
SW<2>          |L<0>           |   14.216|
SW<2>          |L<1>           |   13.719|
SW<2>          |L<2>           |   14.380|
SW<2>          |L<3>           |   14.274|
SW<2>          |L<4>           |   15.515|
SW<2>          |L<5>           |   12.896|
SW<2>          |L<6>           |   13.675|
SW<2>          |L<7>           |   13.986|
SW<2>          |L<8>           |   15.535|
SW<2>          |L<9>           |   16.079|
SW<2>          |L<10>          |   14.792|
SW<2>          |L<11>          |   15.393|
SW<2>          |L<12>          |   15.274|
SW<2>          |L<13>          |   14.786|
SW<2>          |L<14>          |   14.432|
SW<2>          |L<15>          |   15.170|
SW<12>         |L<0>           |   14.976|
SW<12>         |L<1>           |   16.259|
SW<12>         |L<2>           |   14.057|
SW<12>         |L<3>           |   12.740|
SW<12>         |L<4>           |   16.482|
SW<12>         |L<5>           |   12.433|
SW<12>         |L<6>           |   12.529|
SW<12>         |L<7>           |   12.188|
SW<12>         |L<8>           |   13.928|
SW<12>         |L<9>           |   14.338|
SW<12>         |L<10>          |   13.542|
SW<12>         |L<11>          |   13.207|
SW<12>         |L<12>          |   17.235|
SW<12>         |L<13>          |   16.398|
SW<12>         |L<14>          |   15.416|
SW<12>         |L<15>          |   15.534|
SW<13>         |L<0>           |   14.940|
SW<13>         |L<1>           |   15.276|
SW<13>         |L<2>           |   14.494|
SW<13>         |L<3>           |   13.089|
SW<13>         |L<4>           |   15.791|
SW<13>         |L<5>           |   11.742|
SW<13>         |L<6>           |   11.911|
SW<13>         |L<7>           |   12.458|
SW<13>         |L<8>           |   13.409|
SW<13>         |L<9>           |   14.497|
SW<13>         |L<10>          |   14.707|
SW<13>         |L<11>          |   14.785|
SW<13>         |L<12>          |   17.140|
SW<13>         |L<13>          |   14.990|
SW<13>         |L<14>          |   15.276|
SW<13>         |L<15>          |   16.415|
SW<14>         |L<0>           |   14.443|
SW<14>         |L<1>           |   15.060|
SW<14>         |L<2>           |   15.098|
SW<14>         |L<3>           |   13.395|
SW<14>         |L<4>           |   15.623|
SW<14>         |L<5>           |   12.166|
SW<14>         |L<6>           |   12.170|
SW<14>         |L<7>           |   12.600|
SW<14>         |L<8>           |   13.790|
SW<14>         |L<9>           |   13.787|
SW<14>         |L<10>          |   14.466|
SW<14>         |L<11>          |   15.072|
SW<14>         |L<12>          |   16.116|
SW<14>         |L<13>          |   15.027|
SW<14>         |L<14>          |   14.183|
SW<14>         |L<15>          |   15.615|
SW<15>         |L<0>           |   10.965|
SW<15>         |L<1>           |   10.079|
SW<15>         |L<2>           |   10.100|
SW<15>         |L<3>           |   12.875|
SW<15>         |L<4>           |   10.243|
SW<15>         |L<5>           |   10.913|
SW<15>         |L<6>           |   11.427|
SW<15>         |L<7>           |   11.922|
SW<15>         |L<8>           |   10.115|
SW<15>         |L<9>           |   10.324|
SW<15>         |L<10>          |   13.679|
SW<15>         |L<11>          |   13.497|
SW<15>         |L<12>          |   10.973|
SW<15>         |L<13>          |    9.630|
SW<15>         |L<14>          |   14.809|
SW<15>         |L<15>          |   16.233|
---------------+---------------+---------+


Analysis completed Sun Dec 07 12:01:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



