
---
**<p align="center"><i>Pipeline Mips32 CPU implementation in VHDL</i></p>**

---

# Description
An emulated pipeline Mip32 processor created in VHDL. Features hazard detection and handling.

Implements the majority of the simplified instruction set as well as a few SIMD instruction to allow for parallel computation. 
