{
  "id": "02-04-sentencias-concurrentes",
  "topic": "Sentencias Concurrentes",
  "type": "learning_module",
  "status": "published",
  "last_updated": "2026-01-03",
  "human_purpose": "Utilizar sentencias concurrentes en VHDL: asignaciones, with-select, when-else.",
  "resource_map": {
    "entry_point": "VHDL-04-Intro.md",
    "directives": "VHDL-04-directives.md",
    "main_theory": "theory/VHDL-04-Teoria-Concurrentes.md",
    "cheat_sheet": "VHDL-04-Resumen-Formulas.md",
    "methods": [
      "methods/VHDL-04-Metodos-Concurrentes.md"
    ],
    "problems": "problems/VHDL-04-Problemas.md",
    "answers": "solutions/VHDL-04-Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ],
    "applications": [
      "applications/APP-VHDL-04-alu-concurrente.md"
    ]
  },
  "ai_contract": {
    "strict_mode": true,
    "directives_file": "VHDL-04-directives.md"
  },
  "prerequisites": [
    "02-03-tipos-datos"
  ],
  "learning_objectives": [
    "Utilizar asignaciones concurrentes de señales",
    "Implementar lógica con when-else",
    "Usar with-select para multiplexores",
    "Aplicar sentencias generate",
    "Diseñar circuitos combinacionales en VHDL"
  ],
  "estimated_time": "5-6 horas",
  "difficulty": "intermedio",
  "subtopics": [
    "Asignación concurrente simple",
    "Asignación condicional (when-else)",
    "Asignación selectiva (with-select)",
    "Sentencia generate (for-generate)",
    "Sentencia generate condicional (if-generate)",
    "Operador de concatenación (&)",
    "Instanciación de componentes",
    "Circuitos combinacionales en VHDL"
  ],
  "tags": [
    "concurrente",
    "when",
    "select",
    "asignacion",
    "signal"
  ],
  "contains_code_examples": true,
  "title": "Sentencias Concurrentes",
  "slug": "sentencias-concurrentes",
  "area": "vhdl",
  "topics": [
    "concurrente",
    "when",
    "select",
    "asignacion",
    "signal"
  ],
  "required_files": [
    "manifest.json",
    "VHDL-04-Intro.md",
    "VHDL-04-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "VHDL-REF-01",
      "chapters": ["Cap. 7: Concurrent Statements"],
      "pages": "201-260"
    },
    {
      "id": "VHDL-REF-02",
      "chapters": ["Cap. 4: Concurrent Code"],
      "pages": "91-140"
    }
  ],
  "validation_status": {
    "status": "validated",
    "validated_by": "Claude AI",
    "validation_date": "2026-01-03",
    "notes": "Estructura completa, contenido verificado contra template"
  },
  "updated_at": "2026-01-03"
}
