#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('./simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('./simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('./simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('./simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('./simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('./simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('./simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('./simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('./simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('./simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('./simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('./simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('./simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('./simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('./simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('./simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('./simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('./simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('./simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('./simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('./simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('./simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('./simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('./simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('./simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('./simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('./simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('./simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('./simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: ./simv
 option[1]: /usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/bin/vcs1
 option[2]: -Mcc=gcc
 option[3]: -Mcplusplus=g++
 option[4]: -Masflags=
 option[5]: -Mcfl= -pipe -fPIC -O -I/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/include 
 option[6]: -Mxcflags= -pipe -fPIC -I/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/include
 option[7]: -Mldflags= -rdynamic 
 option[8]: -Mout=simv
 option[9]: -Mamsrun=
 option[10]: -Mvcsaceobjs=
 option[11]: -Mobjects= /usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/lib/libvirsim.so /usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/lib/liberrorinf.so /usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/lib/libsnpsmalloc.so /usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/lib/libvfs.so 
 option[12]: -Mexternalobj=
 option[13]: -Msaverestoreobj=/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/lib/vcs_save_restore_new.o
 option[14]: -Mcrt0=
 option[15]: -Mcrtn=
 option[16]: -Mcsrc=
 option[17]: -Msyslibs=/usr/synopsys/vc_static-O-2018.09-SP2-2/verdi/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[18]: -full64
 option[19]: -kdb
 option[20]: -Xufe=2steps
 option[21]: -debug_access+all+bc
 option[22]: +vpi
 option[23]: +vcsd
 option[24]: +memcbk
 option[25]: +itf+/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/linux64/lib/vcsdp.tab
 option[26]: -debug_region+cell
 option[27]: -debug_acc+pp+fsdb
 option[28]: +lint=all,noVCDE
 option[29]: +warn=all
 option[30]: -j12
 option[31]: -timescale=1ns/1ps
 option[32]: +v2k
 option[33]: -o
 option[34]: simv
 option[35]: -picarchive
 option[36]: -P
 option[37]: /usr/synopsys/vc_static-O-2018.09-SP2-2/verdi/share/PLI/VCS/LINUX64/verdi.tab
 option[38]: -fsdb
 option[39]: -sverilog
 option[40]: -gen_obj
 option[41]: barrett_reduction.sv
 option[42]: tb_barrett_reduction.sv
 option[43]: -load
 option[44]: /usr/synopsys/vc_static-O-2018.09-SP2-2/verdi/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[45]: timescale=1ns/1ps
Chronologic Simulation VCS Release O-2018.09-SP2-2_Full64
Linux 5.15.49-linuxkit-pr #1 SMP PREEMPT Thu May 25 07:27:39 UTC 2023 x86_64
CPU cores: 6
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1048576
memorylocked		82000 kbytes
maxproc		unlimited
======================================
(Special)Runtime environment variables:

Runtime environment variables:
DESKTOP_SESSION=LXDE
MODULEPATH=/etc/environment-modules/modules:/usr/share/modules/versions:/usr/share/modules/$MODULE_VERSION/modulefiles:/usr/share/modules/modulefiles
SHELL=/bin/bash
VTE_VERSION=5402
TZ=Asia/Ho_Chi_Minh
_=/usr/bin/make
XDG_CONFIG_DIRS=/etc/xdg
LOADEDMODULES_modshare=synopsys:1:oss-cad-suite:1
XDG_DATA_DIRS=/usr/local/share:/usr/share:/usr/share/gdm:/var/lib/menu-xdg:/usr/local/share/:/usr/share/:/usr/share/gdm/:/var/lib/menu-xdg/
_LMFILES__modshare=/usr/share/modules/modulefiles/synopsys:1:/usr/share/modules/modulefiles/oss-cad-suite:1
PATH=/tools/oss-cad-suite/bin:/usr/synopsys/vc_static-O-2018.09-SP2-2/bin:/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/bin:/usr/synopsys/vc_static-O-2018.09-SP2-2/verdi/bin:/usr/synopsys/dc-L-2016.03-SP1/amd64/syn/bin:/usr/synopsys/pt-M-2016.12-SP1/amd64/syn/bin:/usr/synopsys/fm-O-2018.06-SP1/linux64/fm/bin:/usr/synopsys/icc-L-2016.03-SP1/amd64/syn/bin:/usr/synopsys/lc-M-2016.12/linux64/syn/bin:/usr/synopsys/hspice-L-2016.06/hspice/bin/:/usr/synopsys/cx-K-2015.06/bin/:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
LM_LICENSE_FILE=27000@127.0.0.1
_LXSESSION_PID=38
GPG_AGENT_INFO=/root/.gnupg/S.gpg-agent:0:1
MODULES_CMD=/usr/lib/x86_64-linux-gnu/modulecmd.tcl
WINDOWID=8388611
BASH_ENV=/usr/share/modules/init/bash
XDG_MENU_PREFIX=lxde-
SSH_AUTH_SOCK=/tmp/ssh-GkP6cA9PQHVi/agent.38
DISPLAY=:10.0
VCS_HOME=/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/
PWD=/media/share/GitHub/ntt-for-hps-integration/rtl/bu/barret_reduction
SSH_AGENT_PID=87
VERDI_HOME=/usr/synopsys/vc_static-O-2018.09-SP2-2/verdi
HOME=/root
SYNOPSYS=/usr/synopsys/fm-O-2018.06-SP1/
LD_LIBRARY_PATH=/usr/lib
MODULEPATH_modshare=/etc/environment-modules/modules:1:/usr/share/modules/$MODULE_VERSION/modulefiles:1:/usr/share/modules/modulefiles:1:/usr/share/modules/versions:1
MODULESHOME=/usr/share/modules
LOGNAME=root
VCS_TARGET_ARCH=amd64
COLORTERM=truecolor
VCS_ARCH_OVERRIDE=linux
SHLVL=1
XRDP_PULSE_SINK_SOCKET=xrdp_chansrv_audio_out_socket_10
BASH_FUNC_switchml%%=() {  typeset swfound=1;
 if [ "${MODULES_USE_COMPAT_VERSION:-0}" = '1' ]; then
 typeset swname='main';
 if [ -e /usr/lib/x86_64-linux-gnu/modulecmd.tcl ]; then
 typeset swfound=0;
 unset MODULES_USE_COMPAT_VERSION;
 fi;
 else
 typeset swname='compatibility';
 if [ -e /usr/lib/x86_64-linux-gnu/modulecmd-compat ]; then
 typeset swfound=0;
 MODULES_USE_COMPAT_VERSION=1;
 export MODULES_USE_COMPAT_VERSION;
 fi;
 fi;
 if [ $swfound -eq 0 ]; then
 echo "Switching to Modules $swname version";
 source /usr/share/modules/init/bash;
 else
 echo "Cannot switch to Modules $swname version, command not found";
 return 1;
 fi
}
USER=root
XRDP_PULSE_SOURCE_SOCKET=xrdp_chansrv_audio_in_socket_10
XDG_CURRENT_DESKTOP=LXDE
SYNOPSYS_HOME=/usr/synopsys
SAL_USE_VCLPLUGIN=gtk
OLDPWD=/media/share/GitHub/ntt-for-hps-integration/rtl/bu
PATH_modshare=/usr/synopsys/hspice-L-2016.06/hspice/bin/:1:/usr/bin:1:/usr/synopsys/lc-M-2016.12/linux64/syn/bin:1:/usr/synopsys/cx-K-2015.06/bin/:1:/usr/synopsys/vc_static-O-2018.09-SP2-2/bin:1:/usr/synopsys/dc-L-2016.03-SP1/amd64/syn/bin:1:/usr/local/bin:1:/usr/synopsys/fm-O-2018.06-SP1/linux64/fm/bin:1:/tools/oss-cad-suite/bin:1:/bin:1:/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx/bin:1:/usr/synopsys/pt-M-2016.12-SP1/amd64/syn/bin:1:/usr/synopsys/icc-L-2016.03-SP1/amd64/syn/bin:1:/sbin:1:/usr/synopsys/vc_static-O-2018.09-SP2-2/verdi/bin:1:/usr/sbin:1:/usr/local/sbin:1
VC_STATIC_HOME=/usr/synopsys/vc_static-O-2018.09-SP2-2
BASH_FUNC_module%%=() {  _module_raw "$@" 2>&1
}
UID=0
MAKEFLAGS=
MFLAGS=
LOADEDMODULES=synopsys:oss-cad-suite
PULSE_SCRIPT=/etc/xrdp/pulse/default.pa
MAKE_TERMOUT=/dev/pts/1
QT_ACCESSIBILITY=1
XRDP_SESSION=1
XRDP_SOCKET_PATH=/var/run/xrdp/sockdir
_LMFILES_=/usr/share/modules/modulefiles/synopsys:/usr/share/modules/modulefiles/oss-cad-suite
XDG_CONFIG_HOME=/root/.config
XDG_DATA_HOME=/root/.local/share
MAKE_TERMERR=/dev/pts/1
ENV=/usr/share/modules/init/profile.sh
TERM=xterm
BASH_FUNC__module_raw%%=() {  unset _mlshdbg;
 if [ "${MODULES_SILENT_SHELL_DEBUG:-0}" = '1' ]; then
 case "$-" in 
 *v*x*)
 set +vx;
 _mlshdbg='vx'
 ;;
 *v*)
 set +v;
 _mlshdbg='v'
 ;;
 *x*)
 set +x;
 _mlshdbg='x'
 ;;
 *)
 _mlshdbg=''
 ;;
 esac;
 fi;
 unset _mlre _mlIFS;
 if [ -n "${IFS+x}" ]; then
 _mlIFS=$IFS;
 fi;
 IFS=' ';
 for _mlv in ${MODULES_RUN_QUARANTINE:-};
 do
 if [ "${_mlv}" = "${_mlv##*[!A-Za-z0-9_]}" -a "${_mlv}" = "${_mlv#[0-9]}" ]; then
 if [ -n "`eval 'echo ${'$_mlv'+x}'`" ]; then
 _mlre="${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' ";
 fi;
 _mlrv="MODULES_RUNENV_${_mlv}";
 _mlre="${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' ";
 fi;
 done;
 if [ -n "${_mlre:-}" ]; then
 eval `eval ${_mlre}/usr/bin/tclsh /usr/lib/x86_64-linux-gnu/modulecmd.tcl bash '"$@"'`;
 else
 eval `/usr/bin/tclsh /usr/lib/x86_64-linux-gnu/modulecmd.tcl bash "$@"`;
 fi;
 _mlstatus=$?;
 if [ -n "${_mlIFS+x}" ]; then
 IFS=$_mlIFS;
 else
 unset IFS;
 fi;
 unset _mlre _mlv _mlrv _mlIFS;
 if [ -n "${_mlshdbg:-}" ]; then
 set -$_mlshdbg;
 fi;
 unset _mlshdbg;
 return $_mlstatus
}
MAKELEVEL=1
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/usr/synopsys/vc_static-O-2018.09-SP2-2/vcs-mx//gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=./simv
240 profile - 100
          CPU/Mem usage: 0.090 sys,  0.420 user,  334.36M mem
241 Mon Oct  9 16:42:55 2023
242 pliAppInit
243 FSDB_GATE is set.
244 FSDB_RTL is set.
245 Enable Parallel Dumping.
246 pliAppMiscSet: New Sim Round
247 pliEntryInit
248 LIBSSCORE=found /usr/synopsys/vc_static-O-2018.09-SP2-2/verdi/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
249 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2-2, Linux x86_64/64bit, 05/07/2019
250 (C) 1996 - 2019 by Synopsys, Inc.
251 sps_call_fsdbDumpfile_main at 0 : tb_barrett_reduction.sv(58)
252 argv[0]: (tb_barrett_reduction.fsdb)
253 *Verdi* : Create FSDB file 'tb_barrett_reduction.fsdb'
254 compile option from '/media/share/GitHub/ntt-for-hps-integration/rtl/bu/barret_reduction/simv.daidir/vcs_rebuild'.
255   "vcs '-full64' '-sverilog' '-kdb' '-debug_all' '-debug_acc+pp+fsdb' '+lint=all,noVCDE' '+warn=all' '-j12' '-timescale=1ns/1ps' '+v2k' '-o' 'simv' 'barrett_reduction.sv' 'tb_barrett_reduction.sv' 2>&1"
256 FSDB_VCS_ENABLE_FAST_VC is enable
257 sps_call_fsdbDumpvars_vd_main at 0 : tb_barrett_reduction.sv(59)
258 argv[0]: (0)
259 argv[1]: (handle) tb_barrett_reduction
260 [spi_vcs_vd_ppi_create_root]: no upf option
261 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
262 *Verdi* : Begin traversing the scope (tb_barrett_reduction), layer (0).
263 *Verdi* : End of traversing.
264 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.100 sys,  0.460 user,  430.27M mem
                   incr: 0.000 sys,  0.020 user,  7.79M mem
                   accu: 0.000 sys,  0.020 user,  7.79M mem
              accu incr: 0.000 sys,  0.020 user,  7.79M mem

          Count usage: 11 var,  10 idcode,  4 callback
                 incr: 11 var,  10 idcode,  4 callback
                 accu: 11 var,  10 idcode,  4 callback
            accu incr: 11 var,  10 idcode,  4 callback
265 Mon Oct  9 16:42:55 2023
266 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.100 sys,  0.460 user,  431.33M mem
                   incr: 0.000 sys,  0.000 user,  1.06M mem
                   accu: 0.000 sys,  0.020 user,  8.85M mem
              accu incr: 0.000 sys,  0.000 user,  1.06M mem

          Count usage: 11 var,  10 idcode,  4 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 11 var,  10 idcode,  4 callback
            accu incr: 0 var,  0 idcode,  0 callback
267 Mon Oct  9 16:42:55 2023
268 End of simulation at 13000
269 Mon Oct  9 16:42:55 2023
270 Begin FSDB profile info:
271 FSDB Writer : bc1(0) bcn(2002) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.007661) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
272 End FSDB profile info
273 Parallel profile    -  Flush:3 Expand:0 ProduceWait:0 ConsumerWait:0 BlockUsed:0
274                        ProduceTime:0.597867564 ConsumerTime:0.000000000 Buffer:64MB
275 SimExit
276 Sim process exit
