EESchema-LIBRARY Version 2.3  Date: Mon 26 Dec 2011 12:01:44 GMT
#
# #GND_JM
#
DEF #GND_JM U 0 0 Y Y 1 F P
F0 "U" 100 -500 60 H V C CNN
F1 "#GND_JM" 310 30 60 H V C CNN
DRAW
P 3 0 1 0  -20 -120  20 -120  20 -120 N
P 3 0 1 0  -120 -40  120 -40  120 -40 N
P 3 0 1 0  -150 0  150 0  150 0 N
P 3 0 1 0  -80 -80  80 -80  80 -80 N
X GND_JM #1 0 300 300 D 50 50 1 1 w
ENDDRAW
ENDDEF
#
# GND_JM
#
DEF GND_JM U 0 0 Y Y 1 F P
F0 "U" 100 -500 60 H V C CNN
F1 "GND_JM" 310 30 60 H V C CNN
DRAW
P 3 0 1 0  -80 -80  80 -80  80 -80 N
P 3 0 1 0  -150 0  150 0  150 0 N
P 3 0 1 0  -120 -40  120 -40  120 -40 N
P 3 0 1 0  -20 -120  20 -120  20 -120 N
X GND_JM ~ 0 300 300 D 50 50 1 1 w
ENDDRAW
ENDDEF
#
# LPC1764FBD100
#
DEF LPC1764FBD100 U 0 40 Y Y 1 F N
F0 "U" -800 1250 60 H V C CNN
F1 "LPC1764FBD100" 3300 1250 60 H V C CNN
DRAW
S -1000 1400 4350 -2200 0 1 0 N
T 0 3500 1000 60 0 0 0 128K~Flash,~32K~RAM  Normal 0
T 0 3300 1100 60 0 0 0 ARM~CORTEX~M3  Normal 0
X RTCK 100 150 1700 300 D 50 50 1 1 O
X P0[3]/RXD0/AD0[6] 99 250 1700 300 D 50 50 1 1 B
X P0[2]/TXD0/AD0[7] 98 350 1700 300 D 50 50 1 1 B
X VSS 97 450 1700 300 D 50 50 1 1 I
X VDD(3V3) 96 550 1700 300 D 50 50 1 1 I
X P1[0]/ENET_TXD0 95 650 1700 300 D 50 50 1 1 B
X P1[1]/ENET_TXD1 94 750 1700 300 D 50 50 1 1 B
X P1[4]/ENET_TX_EN 93 850 1700 300 D 50 50 1 1 B
X P1[8]/ENET_CRS 92 950 1700 300 D 50 50 1 1 B
X P1[9]/ENET_RXD0 91 1050 1700 300 D 50 50 1 1 B
X P1[10]/ENET_RXD1 90 1150 1700 300 D 50 50 1 1 B
X P1[14]/ENET_RX_ER 89 1250 1700 300 D 50 50 1 1 B
X P1[15]/ENET_REF_CLK 88 1350 1700 300 D 50 50 1 1 B
X P1[16]/ENET_MDC 87 1450 1700 300 D 50 50 1 1 B
X P1[17]/ENET_MDIO 86 1550 1700 300 D 50 50 1 1 B
X P4[29]/MAT2[1]/RXD3 85 1650 1700 300 D 50 50 1 1 B
X VDD(REG)(3V3) 84 1750 1700 300 D 50 50 1 1 I
X VSS 83 1850 1700 300 D 50 50 1 1 I
X P4[28]/MAT2[0]/TXD3 82 1950 1700 300 D 50 50 1 1 B
X P0[4]/RD2/CAP2[0] 81 2050 1700 300 D 50 50 1 1 B
X P0[5]/TD2/CAP2[1] 80 2150 1700 300 D 50 50 1 1 B
X P0[6]/SSEL1/MAT2[0] 79 2250 1700 300 D 50 50 1 1 B
X P0[7]/SCK1/MAT2[1] 78 2350 1700 300 D 50 50 1 1 B
X P0[8]/MISO1/MAT2[2] 77 2450 1700 300 D 50 50 1 1 B
X P0[9]/MOSI1/MAT2[3] 76 2550 1700 300 D 50 50 1 1 B
X P2[12]/~EINT2~ 51 4650 -1600 300 L 50 50 1 1 B
X P2[11]/~EINT1~ 52 4650 -1500 300 L 50 50 1 1 B
X P2[10]/~EINT0~/NMI 53 4650 -1400 300 L 50 50 1 1 B
X VDD(3V3) 54 4650 -1300 300 L 50 50 1 1 I
X VSS 55 4650 -1200 300 L 50 50 1 1 I
X P0[22]/RTS1/TD1 56 4650 -1100 300 L 50 50 1 1 B
X P0[21]/RI1/RD1 57 4650 -1000 300 L 50 50 1 1 B
X P0[20]/DTR1/SCL1 58 4650 -900 300 L 50 50 1 1 B
X P0[19]/DSR1/SDA1 59 4650 -800 300 L 50 50 1 1 B
X P0[18]/DCD1/MOSI0/MOSI 60 4650 -700 300 L 50 50 1 1 B
X P0[17]/CTS1/MISO0/MISO 61 4650 -600 300 L 50 50 1 1 B
X P0[15]/TXD1/SCK0/SCK 62 4650 -500 300 L 50 50 1 1 B
X P0[16]/RXD1/SSEL0/SSEL 63 4650 -400 300 L 50 50 1 1 B
X P2[9]/USB_CONNECT/RXD2 64 4650 -300 300 L 50 50 1 1 B
X P2[8]/TD2/TXD2 65 4650 -200 300 L 50 50 1 1 B
X P2[7]/RD2/RTS1 66 4650 -100 300 L 50 50 1 1 B
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 4650 0 300 L 50 50 1 1 B
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 4650 100 300 L 50 50 1 1 B
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 4650 200 300 L 50 50 1 1 B
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 4650 300 300 L 50 50 1 1 B
X VDD(3V3) 71 4650 400 300 L 50 50 1 1 I
X VSS 72 4650 500 300 L 50 50 1 1 I
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 4650 600 300 L 50 50 1 1 B
X P2[1]/PWM1[2]/RXD1 74 4650 700 300 L 50 50 1 1 B
X P2[0]/PWM1[1]/TXD1 75 4650 800 300 L 50 50 1 1 B
X P0[27]/SDA0 25 -1300 -1600 300 R 50 50 1 1 B
X P0[28]/SCL0 24 -1300 -1500 300 R 50 50 1 1 B
X XTAL2 23 -1300 -1400 300 R 50 50 1 1 O
X XTAL1 22 -1300 -1300 300 R 50 50 1 1 I
X P1[30]/VBUS/AD0[4] 21 -1300 -1200 300 R 50 50 1 1 B
X P1[31]/SCK1/AD0[5] 20 -1300 -1100 300 R 50 50 1 1 B
X VBAT 19 -1300 -1000 300 R 50 50 1 1 I
X RTCX2 18 -1300 -900 300 R 50 50 1 1 O
X ~RESET 17 -1300 -800 300 R 50 50 1 1 I
X RTCX1 16 -1300 -700 300 R 50 50 1 1 I
X VREFN 15 -1300 -600 300 R 50 50 1 1 I
X ~RSTOUT 14 -1300 -500 300 R 50 50 1 1 O
X NC 13 -1300 -400 300 R 50 50 1 1 U
X VREFP 12 -1300 -300 300 R 50 50 1 1 I
X VSSA 11 -1300 -200 300 R 50 50 1 1 I
X VDDA 10 -1300 -100 300 R 50 50 1 1 I
X P0[23]/AD0[0]/CAP3[0] 9 -1300 0 300 R 50 50 1 1 B
X P0[24]/AD0[1]/CAP3[1] 8 -1300 100 300 R 50 50 1 1 B
X P0[25]/AD0[2]/TXD3 7 -1300 200 300 R 50 50 1 1 B
X P0[26]/AD0[3]/RXD3 6 -1300 300 300 R 50 50 1 1 B
X TCK/SWDCLK 5 -1300 400 300 R 50 50 1 1 I
X ~TRST 4 -1300 500 300 R 50 50 1 1 I
X TMS/SWDIO 3 -1300 600 300 R 50 50 1 1 I
X TDI 2 -1300 700 300 R 50 50 1 1 I
X TDO/SWO 1 -1300 800 300 R 50 50 1 1 O
X P3[26]/STCLK/MAT0[1]/PWM1[3] 26 150 -2500 300 U 50 50 1 1 B
X P3[25]/MAT0[0]/PWM1[2] 27 250 -2500 300 U 50 50 1 1 B
X VDD(3V3) 28 350 -2500 300 U 50 50 1 1 I
X P0[29]/USB_D+ 29 450 -2500 300 U 50 50 1 1 B
X P0[30]/USB_Dâˆ’ 30 550 -2500 300 U 50 50 1 1 B
X VSS 31 650 -2500 300 U 50 50 1 1 I
X P1[18]/USB_UP_LED/WM1[1]/CAP1[0] 32 750 -2500 300 U 50 50 1 1 B
X P1[19]/MCOA0/~USB_PPWR~/CAP1[1] 33 850 -2500 300 U 50 50 1 1 B
X P1[20]/MCI0/PWM1[2]/SCK0 34 950 -2500 300 U 50 50 1 1 B
X P1[21]/~MCABORT~/PWM1[3]/SSEL0 35 1050 -2500 300 U 50 50 1 1 B
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1150 -2500 300 U 50 50 1 1 B
X P1[23]/MCI1/PWM1[4]/MISO0 37 1250 -2500 300 U 50 50 1 1 B
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1350 -2500 300 U 50 50 1 1 B
X P1[25]/MCOA1/MAT1[1] 39 1450 -2500 300 U 50 50 1 1 B
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 1550 -2500 300 U 50 50 1 1 B
X VSS 41 1650 -2500 300 U 50 50 1 1 I
X VDD(REG)(3V3) 42 1750 -2500 300 U 50 50 1 1 I
X P1[27]/CLKOUT/CAP0[1] 43 1850 -2500 300 U 50 50 1 1 B
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 1950 -2500 300 U 50 50 1 1 B
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 2050 -2500 300 U 50 50 1 1 B
X P0[0]/RD1/TXD3/SDA1 46 2150 -2500 300 U 50 50 1 1 B
X P0[1]/TD1/RXD3/SCL1 47 2250 -2500 300 U 50 50 1 1 B
X P0[10]/TXD2/SDA2/MAT3[0] 48 2350 -2500 300 U 50 50 1 1 B
X P0[11]/RXD2/SCL2/MAT3[1] 49 2450 -2500 300 U 50 50 1 1 B
X P2[13]/~EINT3~ 50 2550 -2500 300 U 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
