
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.19+20 (git sha1 a82eff2e2, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1658304998991/work=/usr/local/src/conda/yosys-0.19_21_ga82eff2e2 -fdebug-prefix-map=/usr/local/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Parsing `/mnt/EITF35/Lab2/refactor/falling_edge_detector.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/falling_edge_detector.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/falling_edge_detector.v' to AST representation.
Storing AST representation for module `$abstract\falling_edge_detector'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/EITF35/Lab2/refactor/keyboard_controller.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/keyboard_controller.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/keyboard_controller.v' to AST representation.
Storing AST representation for module `$abstract\keyboard_controller'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/EITF35/Lab2/refactor/keyboard_top.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/keyboard_top.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/keyboard_top.v' to AST representation.
Storing AST representation for module `$abstract\keyboard_top'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/EITF35/Lab2/refactor/serial_to_scancode.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/serial_to_scancode.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/serial_to_scancode.v' to AST representation.
Storing AST representation for module `$abstract\serial_to_scancode'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/EITF35/Lab2/refactor/seven_segment_controller.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/seven_segment_controller.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/seven_segment_controller.v' to AST representation.
Storing AST representation for module `$abstract\seven_segment_controller'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/EITF35/Lab2/refactor/synchronizer.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/synchronizer.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/synchronizer.v' to AST representation.
Storing AST representation for module `$abstract\synchronizer'.
Successfully finished Verilog frontend.

-- Parsing `/mnt/EITF35/Lab2/refactor/testbench_top.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: /mnt/EITF35/Lab2/refactor/testbench_top.v
Parsing Verilog input from `/mnt/EITF35/Lab2/refactor/testbench_top.v' to AST representation.
Warning: Literal has a width of 1 bit, but value requires 2 bit. (/mnt/EITF35/Lab2/refactor/testbench_top.v:79)
Warning: Literal has a width of 1 bit, but value requires 2 bit. (/mnt/EITF35/Lab2/refactor/testbench_top.v:79)
Warning: Literal has a width of 1 bit, but value requires 2 bit. (/mnt/EITF35/Lab2/refactor/testbench_top.v:79)
Storing AST representation for module `$abstract\testbench_top'.
Successfully finished Verilog frontend.

-- Running command `; tcl /usr/local/envs/xc7/lib/python3.7/site-packages/f4pga/wrappers/tcl/xc7.f4pga.tcl' --
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_bank_tiles' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_iobanks' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `getparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `set_property' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

8. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\IBUFG'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT6_2'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Generating RTLIL representation for module `\MUXCY'.
Generating RTLIL representation for module `\MUXF5'.
Generating RTLIL representation for module `\MUXF6'.
Generating RTLIL representation for module `\MUXF7'.
Generating RTLIL representation for module `\MUXF8'.
Generating RTLIL representation for module `\MUXF9'.
Generating RTLIL representation for module `\XORCY'.
Generating RTLIL representation for module `\CARRY4'.
Generating RTLIL representation for module `\CARRY8'.
Generating RTLIL representation for module `\ORCY'.
Generating RTLIL representation for module `\MULT_AND'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDRSE'.
Generating RTLIL representation for module `\FDRSE_1'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\FDCPE'.
Generating RTLIL representation for module `\FDCPE_1'.
Generating RTLIL representation for module `\LDCE'.
Generating RTLIL representation for module `\LDPE'.
Generating RTLIL representation for module `\LDCPE'.
Generating RTLIL representation for module `\AND2B1L'.
Generating RTLIL representation for module `\OR2L'.
Generating RTLIL representation for module `\RAM16X1S'.
Generating RTLIL representation for module `\RAM16X1S_1'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X1S_1'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAM64X1S_1'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1S_1'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM512X1S'.
Generating RTLIL representation for module `\RAM16X2S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM64X2S'.
Generating RTLIL representation for module `\RAM16X4S'.
Generating RTLIL representation for module `\RAM32X4S'.
Generating RTLIL representation for module `\RAM16X8S'.
Generating RTLIL representation for module `\RAM32X8S'.
Generating RTLIL representation for module `\RAM16X1D'.
Generating RTLIL representation for module `\RAM16X1D_1'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1D_1'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1D_1'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1D'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM32M16'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64M8'.
Generating RTLIL representation for module `\RAM32X16DR8'.
Generating RTLIL representation for module `\RAM64X8SW'.
Generating RTLIL representation for module `\ROM16X1'.
Generating RTLIL representation for module `\ROM32X1'.
Generating RTLIL representation for module `\ROM64X1'.
Generating RTLIL representation for module `\ROM128X1'.
Generating RTLIL representation for module `\ROM256X1'.
Generating RTLIL representation for module `\SRL16'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\SRLC16'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\CFGLUT5'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT18X18S'.
Generating RTLIL representation for module `\MULT18X18SIO'.
Generating RTLIL representation for module `\DSP48A'.
Generating RTLIL representation for module `\DSP48A1'.
Generating RTLIL representation for module `\DSP48'.
Generating RTLIL representation for module `\DSP48E1'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Generating RTLIL representation for module `\RAMB4_S1'.
Generating RTLIL representation for module `\RAMB4_S2'.
Generating RTLIL representation for module `\RAMB4_S4'.
Generating RTLIL representation for module `\RAMB4_S8'.
Generating RTLIL representation for module `\RAMB4_S16'.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Generating RTLIL representation for module `\RAMB16_S1'.
Generating RTLIL representation for module `\RAMB16_S2'.
Generating RTLIL representation for module `\RAMB16_S4'.
Generating RTLIL representation for module `\RAMB16_S9'.
Generating RTLIL representation for module `\RAMB16_S18'.
Generating RTLIL representation for module `\RAMB16_S36'.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Generating RTLIL representation for module `\RAMB16BWER'.
Generating RTLIL representation for module `\RAMB8BWER'.
Generating RTLIL representation for module `\FIFO16'.
Generating RTLIL representation for module `\RAMB16'.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Generating RTLIL representation for module `\FIFO18'.
Generating RTLIL representation for module `\FIFO18_36'.
Generating RTLIL representation for module `\FIFO36'.
Generating RTLIL representation for module `\FIFO36_72'.
Generating RTLIL representation for module `\RAMB18'.
Generating RTLIL representation for module `\RAMB36'.
Generating RTLIL representation for module `\RAMB18SDP'.
Generating RTLIL representation for module `\RAMB36SDP'.
Generating RTLIL representation for module `\FIFO18E1'.
Generating RTLIL representation for module `\FIFO36E1'.
Generating RTLIL representation for module `\FIFO18E2'.
Generating RTLIL representation for module `\FIFO36E2'.
Generating RTLIL representation for module `\RAMB18E2'.
Generating RTLIL representation for module `\RAMB36E2'.
Generating RTLIL representation for module `\URAM288'.
Generating RTLIL representation for module `\URAM288_BASE'.
Generating RTLIL representation for module `\DSP48E'.
Generating RTLIL representation for module `\DSP48E2'.
Generating RTLIL representation for module `\FDDRCPE'.
Generating RTLIL representation for module `\FDDRRSE'.
Generating RTLIL representation for module `\IFDDRCPE'.
Generating RTLIL representation for module `\IFDDRRSE'.
Generating RTLIL representation for module `\OFDDRCPE'.
Generating RTLIL representation for module `\OFDDRRSE'.
Generating RTLIL representation for module `\OFDDRTCPE'.
Generating RTLIL representation for module `\OFDDRTRSE'.
Generating RTLIL representation for module `\IDDR2'.
Generating RTLIL representation for module `\ODDR2'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYCTRL'.
Generating RTLIL representation for module `\IDELAY'.
Generating RTLIL representation for module `\ISERDES'.
Generating RTLIL representation for module `\OSERDES'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Generating RTLIL representation for module `\IODELAYE1'.
Generating RTLIL representation for module `\ISERDESE1'.
Generating RTLIL representation for module `\OSERDESE1'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\ODELAYE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\PHASER_IN'.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Generating RTLIL representation for module `\PHASER_OUT'.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Generating RTLIL representation for module `\PHASER_REF'.
Generating RTLIL representation for module `\PHY_CONTROL'.
Generating RTLIL representation for module `\IDDRE1'.
Generating RTLIL representation for module `\ODDRE1'.
Generating RTLIL representation for module `\IDELAYE3'.
Generating RTLIL representation for module `\ODELAYE3'.
Generating RTLIL representation for module `\ISERDESE3'.
Generating RTLIL representation for module `\OSERDESE3'.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Generating RTLIL representation for module `\RIU_OR'.
Generating RTLIL representation for module `\RX_BITSLICE'.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE'.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Generating RTLIL representation for module `\IODELAY2'.
Generating RTLIL representation for module `\IODRP2'.
Generating RTLIL representation for module `\IODRP2_MCB'.
Generating RTLIL representation for module `\ISERDES2'.
Generating RTLIL representation for module `\OSERDES2'.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Generating RTLIL representation for module `\IBUFE3'.
Generating RTLIL representation for module `\IBUFDS'.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IBUFDSE3'.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Generating RTLIL representation for module `\IBUFGDS'.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFE3'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Generating RTLIL representation for module `\IOBUFDSE3'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\KEEPER'.
Generating RTLIL representation for module `\PULLDOWN'.
Generating RTLIL representation for module `\PULLUP'.
Generating RTLIL representation for module `\DCIRESET'.
Generating RTLIL representation for module `\HPIO_VREF'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGCE_1'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGMUX_1'.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Generating RTLIL representation for module `\BUFG_GT'.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Generating RTLIL representation for module `\BUFG_PS'.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFIO2'.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Generating RTLIL representation for module `\BUFIO2FB'.
Generating RTLIL representation for module `\BUFPLL'.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Generating RTLIL representation for module `\BUFIO'.
Generating RTLIL representation for module `\BUFIODQS'.
Generating RTLIL representation for module `\BUFR'.
Generating RTLIL representation for module `\BUFMR'.
Generating RTLIL representation for module `\BUFMRCE'.
Generating RTLIL representation for module `\DCM'.
Generating RTLIL representation for module `\DCM_SP'.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Generating RTLIL representation for module `\DCM_ADV'.
Generating RTLIL representation for module `\DCM_BASE'.
Generating RTLIL representation for module `\DCM_PS'.
Generating RTLIL representation for module `\PMCD'.
Generating RTLIL representation for module `\PLL_ADV'.
Generating RTLIL representation for module `\PLL_BASE'.
Generating RTLIL representation for module `\MMCM_ADV'.
Generating RTLIL representation for module `\MMCM_BASE'.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\MMCME2_BASE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
Generating RTLIL representation for module `\MMCME3_ADV'.
Generating RTLIL representation for module `\MMCME3_BASE'.
Generating RTLIL representation for module `\PLLE3_ADV'.
Generating RTLIL representation for module `\PLLE3_BASE'.
Generating RTLIL representation for module `\MMCME4_ADV'.
Generating RTLIL representation for module `\MMCME4_BASE'.
Generating RTLIL representation for module `\PLLE4_ADV'.
Generating RTLIL representation for module `\PLLE4_BASE'.
Generating RTLIL representation for module `\BUFT'.
Generating RTLIL representation for module `\IN_FIFO'.
Generating RTLIL representation for module `\OUT_FIFO'.
Generating RTLIL representation for module `\HARD_SYNC'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Generating RTLIL representation for module `\STARTUPE2'.
Generating RTLIL representation for module `\STARTUPE3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Generating RTLIL representation for module `\CAPTUREE2'.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Generating RTLIL representation for module `\ICAPE2'.
Generating RTLIL representation for module `\ICAPE3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Generating RTLIL representation for module `\BSCANE2'.
Generating RTLIL representation for module `\DNA_PORT'.
Generating RTLIL representation for module `\DNA_PORTE2'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Generating RTLIL representation for module `\KEY_CLEAR'.
Generating RTLIL representation for module `\MASTER_JTAG'.
Generating RTLIL representation for module `\SPI_ACCESS'.
Generating RTLIL representation for module `\EFUSE_USR'.
Generating RTLIL representation for module `\SYSMON'.
Generating RTLIL representation for module `\XADC'.
Generating RTLIL representation for module `\SYSMONE1'.
Generating RTLIL representation for module `\SYSMONE4'.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Generating RTLIL representation for module `\GT11_DUAL'.
Generating RTLIL representation for module `\GT11CLK'.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Generating RTLIL representation for module `\GTP_DUAL'.
Generating RTLIL representation for module `\GTX_DUAL'.
Generating RTLIL representation for module `\CRC32'.
Generating RTLIL representation for module `\CRC64'.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Generating RTLIL representation for module `\GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Generating RTLIL representation for module `\GTM_DUAL'.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Generating RTLIL representation for module `\HSDAC'.
Generating RTLIL representation for module `\HSADC'.
Generating RTLIL representation for module `\RFDAC'.
Generating RTLIL representation for module `\RFADC'.
Generating RTLIL representation for module `\PCIE_A1'.
Generating RTLIL representation for module `\PCIE_EP'.
Generating RTLIL representation for module `\PCIE_2_0'.
Generating RTLIL representation for module `\PCIE_2_1'.
Generating RTLIL representation for module `\PCIE_3_0'.
Generating RTLIL representation for module `\PCIE_3_1'.
Generating RTLIL representation for module `\PCIE40E4'.
Generating RTLIL representation for module `\PCIE4CE4'.
Generating RTLIL representation for module `\EMAC'.
Generating RTLIL representation for module `\TEMAC'.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Generating RTLIL representation for module `\CMAC'.
Generating RTLIL representation for module `\CMACE4'.
Generating RTLIL representation for module `\MCB'.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Generating RTLIL representation for module `\PPC405_ADV'.
Generating RTLIL representation for module `\PPC440'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\PS8'.
Generating RTLIL representation for module `\ILKN'.
Generating RTLIL representation for module `\ILKNE4'.
Generating RTLIL representation for module `\VCU'.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v' to AST representation.
Replacing existing blackbox module `\IBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:1.1-17.10.
Generating RTLIL representation for module `\IBUF'.
Replacing existing blackbox module `\OBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:19.1-35.10.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\SYN_OBUF'.
Generating RTLIL representation for module `\SYN_IBUF'.
Replacing existing blackbox module `\OBUFDS' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:51.1-68.10.
Generating RTLIL representation for module `\OBUFDS'.
Replacing existing blackbox module `\OBUFTDS' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:70.1-88.10.
Generating RTLIL representation for module `\OBUFTDS'.
Replacing existing blackbox module `\IOBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:90.1-112.10.
Generating RTLIL representation for module `\IOBUF'.
Replacing existing blackbox module `\OBUFT' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:114.1-129.10.
Generating RTLIL representation for module `\OBUFT'.
Replacing existing blackbox module `\IOBUFDS' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:131.1-145.10.
Generating RTLIL representation for module `\IOBUFDS'.
Replacing existing blackbox module `\IBUFDS_GTE2' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:147.1-157.10.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Replacing existing blackbox module `\GTPE2_CHANNEL' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:159.1-646.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/retarget.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/retarget.v' to AST representation.
Generating RTLIL representation for module `\FD'.
Successfully finished Verilog frontend.

12. Executing HIERARCHY pass (managing design hierarchy).

13. Executing AST frontend in derive mode using pre-parsed AST for module `\keyboard_top'.
Generating RTLIL representation for module `\keyboard_top'.

13.1. Analyzing design hierarchy..
Top module:  \keyboard_top

13.2. Executing AST frontend in derive mode using pre-parsed AST for module `\seven_segment_controller'.
Generating RTLIL representation for module `\seven_segment_controller'.

13.3. Executing AST frontend in derive mode using pre-parsed AST for module `\keyboard_controller'.
Generating RTLIL representation for module `\keyboard_controller'.

13.4. Executing AST frontend in derive mode using pre-parsed AST for module `\serial_to_scancode'.
Generating RTLIL representation for module `\serial_to_scancode'.

13.5. Executing AST frontend in derive mode using pre-parsed AST for module `\falling_edge_detector'.
Generating RTLIL representation for module `\falling_edge_detector'.

13.6. Executing AST frontend in derive mode using pre-parsed AST for module `\synchronizer'.
Generating RTLIL representation for module `\synchronizer'.

13.7. Analyzing design hierarchy..
Top module:  \keyboard_top

13.8. Analyzing design hierarchy..
Top module:  \keyboard_top
Removing unused module `$abstract\testbench_top'.
Removing unused module `$abstract\synchronizer'.
Removing unused module `$abstract\seven_segment_controller'.
Removing unused module `$abstract\serial_to_scancode'.
Removing unused module `$abstract\keyboard_top'.
Removing unused module `$abstract\keyboard_controller'.
Removing unused module `$abstract\falling_edge_detector'.
Removed 7 unused modules.

14. Executing SYNTH_XILINX pass.

14.1. Executing PROC pass (convert processes to netlists).

14.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

14.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809 in module RAM64X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544 in module FDRE.
Removed a total of 0 dead cases.

14.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 87 assignments to connections.

14.1.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$1304'.
  Set init value: \r = 0
Found init rule in `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$1297'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$1290'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$1287'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$1280'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$1205'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$1204'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$1203'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$1202'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$1053'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$1052'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$1051'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$1050'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$894'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$846'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$801'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$774'.
  Set init value: \mem = 0
Found init rule in `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$609'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$605'.
  Set init value: \Q = 1'1
Found init rule in `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$591'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$587'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$573'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$569'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$551'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$547'.
  Set init value: \Q = 1'0

14.1.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
Found async reset \CLR in `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.

14.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$1304'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
     1/1: $0\r[31:0]
Creating decoders for process `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$1297'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$1290'.
Creating decoders for process `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$1289'.
Creating decoders for process `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$1287'.
Creating decoders for process `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$1280'.
Creating decoders for process `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$1279'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$1205'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$1204'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$1203'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$1202'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
     1/16: $1$lookahead\mem_d$1098[63:0]$1131
     2/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1088[63:0]$1126
     3/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1087[63:0]$1125
     4/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1089[5:0]$1127
     5/16: $1$lookahead\mem_c$1097[63:0]$1130
     6/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1085[63:0]$1123
     7/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1084[63:0]$1122
     8/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1086[5:0]$1124
     9/16: $1$lookahead\mem_b$1096[63:0]$1129
    10/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1082[63:0]$1120
    11/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1081[63:0]$1119
    12/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1083[5:0]$1121
    13/16: $1$lookahead\mem_a$1095[63:0]$1128
    14/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1079[63:0]$1117
    15/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1078[63:0]$1116
    16/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1080[5:0]$1118
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$1053'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$1052'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$1051'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$1050'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
     1/16: $1$lookahead\mem_d$926[63:0]$959
     2/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$908[63:0]$954
     3/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$907[63:0]$953
     4/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$909[31:0]$955
     5/16: $1$lookahead\mem_c$925[63:0]$958
     6/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$905[63:0]$951
     7/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$904[63:0]$950
     8/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$906[31:0]$952
     9/16: $1$lookahead\mem_b$924[63:0]$957
    10/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$902[63:0]$948
    11/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$901[63:0]$947
    12/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$903[31:0]$949
    13/16: $1$lookahead\mem_a$923[63:0]$956
    14/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$899[63:0]$945
    15/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$898[63:0]$944
    16/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$900[31:0]$946
Creating decoders for process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$894'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
     1/4: $1$lookahead\mem$856[127:0]$865
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$851[127:0]$863
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$850[127:0]$862
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$852[6:0]$864
Creating decoders for process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$846'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
     1/4: $1$lookahead\mem$808[63:0]$817
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$803[63:0]$815
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$802[63:0]$814
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$804[5:0]$816
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$801'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
     1/4: $1$lookahead\mem$781[31:0]$790
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$776[31:0]$788
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$775[31:0]$787
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$777[4:0]$789
Creating decoders for process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$774'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
     1/4: $1$lookahead\mem$742[31:0]$751
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$737[31:0]$749
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$736[31:0]$748
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$738[4:0]$750
Creating decoders for process `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$609'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$605'.
Creating decoders for process `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$591'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$587'.
Creating decoders for process `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$573'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$569'.
Creating decoders for process `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$551'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$547'.
Creating decoders for process `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
     1/1: $0\Q[0:0]

14.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

14.1.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
  created $dff cell `$procdff$1535' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
  created $dff cell `$procdff$1536' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$1289'.
  created $dff cell `$procdff$1537' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
  created $dff cell `$procdff$1538' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$1279'.
  created $dff cell `$procdff$1539' with positive edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1540' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1541' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1542' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1543' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1078' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1544' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1079' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1545' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$1080' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1546' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1081' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1547' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1082' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1548' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$1083' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1549' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1084' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1550' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1085' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1551' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$1086' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1552' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1087' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1553' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1088' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1554' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$1089' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1555' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$1095' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1556' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$1096' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1557' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$1097' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1558' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$1098' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
  created $dff cell `$procdff$1559' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1560' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1561' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1562' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1563' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$898' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1564' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$899' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1565' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$900' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1566' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$901' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1567' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$902' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1568' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$903' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1569' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$904' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1570' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$905' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1571' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$906' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1572' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$907' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1573' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$908' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1574' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$909' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1575' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$923' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1576' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$924' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1577' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$925' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1578' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$926' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
  created $dff cell `$procdff$1579' with positive edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1580' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$850' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1581' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$851' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1582' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$852' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1583' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$856' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
  created $dff cell `$procdff$1584' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1585' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$802' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1586' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$803' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1587' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$804' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1588' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$808' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
  created $dff cell `$procdff$1589' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1590' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$775' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1591' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$776' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1592' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$777' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1593' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$781' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
  created $dff cell `$procdff$1594' with negative edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1595' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$736' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1596' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$737' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1597' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$738' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1598' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$742' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
  created $dff cell `$procdff$1599' with positive edge clock.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
  created $adff cell `$procdff$1600' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
  created $adff cell `$procdff$1601' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
  created $adff cell `$procdff$1602' with negative edge clock and positive level reset.
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
  created $adff cell `$procdff$1603' with positive edge clock and positive level reset.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
  created $dff cell `$procdff$1604' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
  created $dff cell `$procdff$1606' with negative edge clock.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
  created $dff cell `$procdff$1607' with positive edge clock.

14.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

14.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$1304'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
Removing empty process `SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$1303'.
Removing empty process `SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$1297'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
Removing empty process `SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$1296'.
Removing empty process `SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$1290'.
Removing empty process `SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$1289'.
Removing empty process `SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$1287'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
Removing empty process `SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$1286'.
Removing empty process `SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$1280'.
Removing empty process `SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$1279'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$1205'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$1204'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$1203'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$1202'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$1099'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$1053'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$1052'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$1051'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$1050'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$927'.
Removing empty process `RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$894'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
Removing empty process `RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$857'.
Removing empty process `RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$846'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
Removing empty process `RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$809'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$801'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$782'.
Removing empty process `RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$774'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
Removing empty process `RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$743'.
Removing empty process `FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$609'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
Removing empty process `FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$606'.
Removing empty process `FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$605'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
Removing empty process `FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$603'.
Removing empty process `FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$591'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
Removing empty process `FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$588'.
Removing empty process `FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$587'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
Removing empty process `FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$585'.
Removing empty process `FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$573'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
Removing empty process `FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$570'.
Removing empty process `FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$569'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
Removing empty process `FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$566'.
Removing empty process `FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$551'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
Removing empty process `FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$548'.
Removing empty process `FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$547'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
Removing empty process `FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$544'.
Cleaned up 21 empty switches.

14.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.2. Executing FLATTEN pass (flatten design).

14.3. Executing TRIBUF pass.

14.4. Executing DEMINOUT pass (demote inout ports to input or output).

14.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.7. Executing CHECK pass (checking for obvious problems).
Checking module keyboard_top...
Found and reported 0 problems.

14.8. Executing OPT pass (performing simple optimizations).

14.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keyboard_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keyboard_top.
Performed a total of 0 changes.

14.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.8.6. Executing OPT_DFF pass (perform DFF optimizations).

14.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.8.9. Finished OPT passes. (There is nothing left to do.)

14.9. Executing FSM pass (extract and optimize FSM).

14.9.1. Executing FSM_DETECT pass (finding FSMs in design).

14.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).

14.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).

14.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).

14.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

14.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

14.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

14.10. Executing OPT pass (performing simple optimizations).

14.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keyboard_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keyboard_top.
Performed a total of 0 changes.

14.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.10.6. Executing OPT_DFF pass (perform DFF optimizations).

14.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.10.9. Finished OPT passes. (There is nothing left to do.)

14.11. Executing WREDUCE pass (reducing word size of cells).

14.12. Executing PEEPOPT pass (run peephole optimizers).

14.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.14. Executing TECHMAP pass (map to technology primitives).

14.14.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

14.14.2. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/cmp2lcu.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/cmp2lcu.v' to AST representation.
Generating RTLIL representation for module `\_80_lcu_cmp_'.
Generating RTLIL representation for module `\$__CMP2LCU'.
Successfully finished Verilog frontend.

14.14.3. Continuing TECHMAP pass.
No more expansions possible.

14.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module keyboard_top:
  created 0 $alu and 0 $macc cells.

14.16. Executing SHARE pass (SAT-based resource sharing).

14.17. Executing OPT pass (performing simple optimizations).

14.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keyboard_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keyboard_top.
Performed a total of 0 changes.

14.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.17.6. Executing OPT_DFF pass (perform DFF optimizations).

14.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.17.9. Finished OPT passes. (There is nothing left to do.)

14.18. Executing MEMORY pass.

14.18.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

14.18.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

14.18.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

14.18.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

14.18.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

14.18.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.18.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

14.18.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

14.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.18.10. Executing MEMORY_COLLECT pass (generating $mem cells).

14.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.20. Executing MEMORY_LIBMAP pass (mapping memories to cells).

14.21. Executing TECHMAP pass (map to technology primitives).

14.21.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/lutrams_xc5v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_DP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_QP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_OP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_SDP_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_64X8SW_'.
Generating RTLIL representation for module `\$__XILINX_LUTRAM_32X16DR8_'.
Successfully finished Verilog frontend.

14.21.2. Continuing TECHMAP pass.
No more expansions possible.

14.22. Executing TECHMAP pass (map to technology primitives).

14.22.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/brams_xc6v_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/brams_xc6v_map.v' to AST representation.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_TDP_'.
Generating RTLIL representation for module `\$__XILINX_BLOCKRAM_SDP_'.
Successfully finished Verilog frontend.

14.22.2. Continuing TECHMAP pass.
No more expansions possible.

14.23. Executing OPT pass (performing simple optimizations).

14.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.23.3. Executing OPT_DFF pass (perform DFF optimizations).

14.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.23.5. Finished fast OPT passes.

14.24. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

14.25. Executing OPT pass (performing simple optimizations).

14.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \keyboard_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \keyboard_top.
Performed a total of 0 changes.

14.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.25.6. Executing OPT_SHARE pass.

14.25.7. Executing OPT_DFF pass (perform DFF optimizations).

14.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.25.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.25.10. Finished OPT passes. (There is nothing left to do.)

14.26. Executing TECHMAP pass (map to technology primitives).

14.26.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

14.26.2. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/arith_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_xilinx_lcu'.
Generating RTLIL representation for module `\_80_xilinx_alu'.
Successfully finished Verilog frontend.

14.26.3. Continuing TECHMAP pass.
No more expansions possible.

14.27. Executing OPT pass (performing simple optimizations).

14.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\keyboard_top'.
Removed a total of 0 cells.

14.27.3. Executing OPT_DFF pass (perform DFF optimizations).

14.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

14.27.5. Finished fast OPT passes.

14.28. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port keyboard_top.clk using IBUF.
Mapping port keyboard_top.keyboard_clk using IBUF.
Mapping port keyboard_top.keyboard_data using IBUF.
Mapping port keyboard_top.led_scancode_debug using OBUF.
Mapping port keyboard_top.reset_n using IBUF.
Mapping port keyboard_top.seven_segment_enable using OBUF.
Mapping port keyboard_top.seven_segment_number using OBUF.

14.29. Executing TECHMAP pass (map to technology primitives).

14.29.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

14.29.2. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

14.29.3. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 1 unused wires.

14.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

14.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

14.32. Executing ABC pass (technology mapping using ABC).

14.32.1. Extracting gate netlist of module `\keyboard_top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

14.33. Executing TECHMAP pass (map to technology primitives).

14.33.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

14.33.2. Continuing TECHMAP pass.
No more expansions possible.

14.34. Executing TECHMAP pass (map to technology primitives).

14.34.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

14.34.2. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

14.34.3. Continuing TECHMAP pass.
No more expansions possible.

14.35. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in keyboard_top.

14.36. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in keyboard_top.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \keyboard_top

15.2. Analyzing design hierarchy..
Top module:  \keyboard_top
Removed 0 unused modules.
## This file is a general .xdc for the Nexys4 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
##Bank = 35, Pin name = IO_L12P_T1_MRCC_35,					Sch name = CLK100MHZ
set_property PACKAGE_PIN E3 [get_ports clk]							
	set_property IOSTANDARD LVCMOS33 [get_ports clk]
	create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
 
## Switches
##Bank = 34, Pin name = IO_L21P_T3_DQS_34,					Sch name = SW0
#set_property PACKAGE_PIN U9 [get_ports {sw[0]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
##Bank = 34, Pin name = IO_25_34,							Sch name = SW1
#set_property PACKAGE_PIN U8 [get_ports {sw[1]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
##Bank = 34, Pin name = IO_L23P_T3_34,						Sch name = SW2
#set_property PACKAGE_PIN R7 [get_ports {sw[2]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
##Bank = 34, Pin name = IO_L19P_T3_34,						Sch name = SW3
#set_property PACKAGE_PIN R6 [get_ports {sw[3]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
##Bank = 34, Pin name = IO_L19N_T3_VREF_34,					Sch name = SW4
#set_property PACKAGE_PIN R5 [get_ports {sw[4]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
##Bank = 34, Pin name = IO_L20P_T3_34,						Sch name = SW5
#set_property PACKAGE_PIN V7 [get_ports {sw[5]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
##Bank = 34, Pin name = IO_L20N_T3_34,						Sch name = SW6
#set_property PACKAGE_PIN V6 [get_ports {sw[6]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
##Bank = 34, Pin name = IO_L10P_T1_34,						Sch name = SW7
#set_property PACKAGE_PIN V5 [get_ports {sw[7]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
##Bank = 34, Pin name = IO_L8P_T1-34,						Sch name = SW8
#set_property PACKAGE_PIN U4 [get_ports {sw[8]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
##Bank = 34, Pin name = IO_L9N_T1_DQS_34,					Sch name = SW9
#set_property PACKAGE_PIN V2 [get_ports {sw[9]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
##Bank = 34, Pin name = IO_L9P_T1_DQS_34,					Sch name = SW10
#set_property PACKAGE_PIN U2 [get_ports {sw[10]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
##Bank = 34, Pin name = IO_L11N_T1_MRCC_34,					Sch name = SW11
#set_property PACKAGE_PIN T3 [get_ports {sw[11]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
##Bank = 34, Pin name = IO_L17N_T2_34,						Sch name = SW12
#set_property PACKAGE_PIN T1 [get_ports {sw[12]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[12]}]
##Bank = 34, Pin name = IO_L11P_T1_SRCC_34,					Sch name = SW13
#set_property PACKAGE_PIN R3 [get_ports {sw[13]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
##Bank = 34, Pin name = IO_L14N_T2_SRCC_34,					Sch name = SW14
#set_property PACKAGE_PIN P3 [get_ports {sw[14]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
##Bank = 34, Pin name = IO_L14P_T2_SRCC_34,					Sch name = SW15
#set_property PACKAGE_PIN P4 [get_ports {sw[15]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
 


# LEDs
#Bank = 34, Pin name = IO_L24N_T3_34,						Sch name = LED0
set_property PACKAGE_PIN T8 [get_ports {led_scancode_debug[0]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[0]}]
#Bank = 34, Pin name = IO_L21N_T3_DQS_34,					Sch name = LED1
set_property PACKAGE_PIN V9 [get_ports {led_scancode_debug[1]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[1]}]
#Bank = 34, Pin name = IO_L24P_T3_34,						Sch name = LED2
set_property PACKAGE_PIN R8 [get_ports {led_scancode_debug[2]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[2]}]
#Bank = 34, Pin name = IO_L23N_T3_34,						Sch name = LED3
set_property PACKAGE_PIN T6 [get_ports {led_scancode_debug[3]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[3]}]
#Bank = 34, Pin name = IO_L12P_T1_MRCC_34,					Sch name = LED4
set_property PACKAGE_PIN T5 [get_ports {led_scancode_debug[4]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[4]}]
#Bank = 34, Pin name = IO_L12N_T1_MRCC_34,					Sch	name = LED5
set_property PACKAGE_PIN T4 [get_ports {led_scancode_debug[5]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[5]}]
#Bank = 34, Pin name = IO_L22P_T3_34,						Sch name = LED6
set_property PACKAGE_PIN U7 [get_ports {led_scancode_debug[6]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[6]}]
#Bank = 34, Pin name = IO_L22N_T3_34,						Sch name = LED7
set_property PACKAGE_PIN U6 [get_ports {led_scancode_debug[7]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {led_scancode_debug[7]}]
##Bank = 34, Pin name = IO_L10N_T1_34,						Sch name = LED8
#set_property PACKAGE_PIN V4 [get_ports {led[8]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[8]}]
##Bank = 34, Pin name = IO_L8N_T1_34,						Sch name = LED9
#set_property PACKAGE_PIN U3 [get_ports {led[9]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
##Bank = 34, Pin name = IO_L7N_T1_34,						Sch name = LED10
#set_property PACKAGE_PIN V1 [get_ports {led[10]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
##Bank = 34, Pin name = IO_L17P_T2_34,						Sch name = LED11
#set_property PACKAGE_PIN R1 [get_ports {led[11]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[11]}]
##Bank = 34, Pin name = IO_L13N_T2_MRCC_34,					Sch name = LED12
#set_property PACKAGE_PIN P5 [get_ports {led[12]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[12]}]
##Bank = 34, Pin name = IO_L7P_T1_34,						Sch name = LED13
#set_property PACKAGE_PIN U1 [get_ports {led[13]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[13]}]
##Bank = 34, Pin name = IO_L15N_T2_DQS_34,					Sch name = LED14
#set_property PACKAGE_PIN R2 [get_ports {led[14]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[14]}]
##Bank = 34, Pin name = IO_L15P_T2_DQS_34,					Sch name = LED15
#set_property PACKAGE_PIN P2 [get_ports {led[15]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]

##Bank = 34, Pin name = IO_L5P_T0_34,						Sch name = LED16_R
#set_property PACKAGE_PIN K5 [get_ports RGB1_Red]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RGB1_Red]
##Bank = 15, Pin name = IO_L5P_T0_AD9P_15,					Sch name = LED16_G
#set_property PACKAGE_PIN F13 [get_ports RGB1_Green]				
	#set_property IOSTANDARD LVCMOS33 [get_ports RGB1_Green]
##Bank = 35, Pin name = IO_L19N_T3_VREF_35,					Sch name = LED16_B
#set_property PACKAGE_PIN F6 [get_ports RGB1_Blue]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RGB1_Blue]
##Bank = 34, Pin name = IO_0_34,								Sch name = LED17_R
#set_property PACKAGE_PIN K6 [get_ports RGB2_Red]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RGB2_Red]
##Bank = 35, Pin name = IO_24P_T3_35,						Sch name =  LED17_G
#set_property PACKAGE_PIN H6 [get_ports RGB2_Green]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RGB2_Green]
##Bank = CONFIG, Pin name = IO_L3N_T0_DQS_EMCCLK_14,			Sch name = LED17_B
#set_property PACKAGE_PIN L16 [get_ports RGB2_Blue]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RGB2_Blue]



#7 segment display
#Bank = 34, Pin name = IO_L2N_T0_34,						Sch name = CA
set_property PACKAGE_PIN L3 [get_ports {seven_segment_number[0]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[0]}]
#Bank = 34, Pin name = IO_L3N_T0_DQS_34,					Sch name = CB
set_property PACKAGE_PIN N1 [get_ports {seven_segment_number[1]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[1]}]
#Bank = 34, Pin name = IO_L6N_T0_VREF_34,					Sch name = CC
set_property PACKAGE_PIN L5 [get_ports {seven_segment_number[2]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[2]}]
#Bank = 34, Pin name = IO_L5N_T0_34,						Sch name = CD
set_property PACKAGE_PIN L4 [get_ports {seven_segment_number[3]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[3]}]
#Bank = 34, Pin name = IO_L2P_T0_34,						Sch name = CE
set_property PACKAGE_PIN K3 [get_ports {seven_segment_number[4]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[4]}]
#Bank = 34, Pin name = IO_L4N_T0_34,						Sch name = CF
set_property PACKAGE_PIN M2 [get_ports {seven_segment_number[5]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[5]}]
#Bank = 34, Pin name = IO_L6P_T0_34,						Sch name = CG
set_property PACKAGE_PIN L6 [get_ports {seven_segment_number[6]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[6]}]

#Bank = 34, Pin name = IO_L16P_T2_34,						Sch name = DP
set_property PACKAGE_PIN M4 [get_ports {seven_segment_number[7]}]							
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_number[7]}]

#Bank = 34, Pin name = IO_L18N_T2_34,						Sch name = AN0
set_property PACKAGE_PIN N6 [get_ports {seven_segment_enable[0]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[0]}]
#Bank = 34, Pin name = IO_L18P_T2_34,						Sch name = AN1
set_property PACKAGE_PIN M6 [get_ports {seven_segment_enable[1]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[1]}]
#Bank = 34, Pin name = IO_L4P_T0_34,						Sch name = AN2
set_property PACKAGE_PIN M3 [get_ports {seven_segment_enable[2]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[2]}]
#Bank = 34, Pin name = IO_L13_T2_MRCC_34,					Sch name = AN3
set_property PACKAGE_PIN N5 [get_ports {seven_segment_enable[3]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[3]}]
#Bank = 34, Pin name = IO_L3P_T0_DQS_34,					Sch name = AN4
set_property PACKAGE_PIN N2 [get_ports {seven_segment_enable[4]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[4]}]
#Bank = 34, Pin name = IO_L16N_T2_34,						Sch name = AN5
set_property PACKAGE_PIN N4 [get_ports {seven_segment_enable[5]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[5]}]
#Bank = 34, Pin name = IO_L1P_T0_34,						Sch name = AN6
set_property PACKAGE_PIN L1 [get_ports {seven_segment_enable[6]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[6]}]
#Bank = 34, Pin name = IO_L1N_T034,							Sch name = AN7
set_property PACKAGE_PIN M1 [get_ports {seven_segment_enable[7]}]					
	set_property IOSTANDARD LVCMOS33 [get_ports {seven_segment_enable[7]}]



#Buttons
#Bank = 15, Pin name = IO_L3P_T0_DQS_AD1P_15,				Sch name = CPU_RESET
set_property PACKAGE_PIN C12 [get_ports reset_n]				
	set_property IOSTANDARD LVCMOS33 [get_ports reset_n]
##Bank = 15, Pin name = IO_L11N_T1_SRCC_15,					Sch name = BTNC
#set_property PACKAGE_PIN E16 [get_ports btnC]						
	#set_property IOSTANDARD LVCMOS33 [get_ports btnC]
##Bank = 15, Pin name = IO_L14P_T2_SRCC_15,					Sch name = BTNU
#set_property PACKAGE_PIN F15 [get_ports btnU]						
	#set_property IOSTANDARD LVCMOS33 [get_ports btnU]
##Bank = CONFIG, Pin name = IO_L15N_T2_DQS_DOUT_CSO_B_14,	Sch name = BTNL
#set_property PACKAGE_PIN T16 [get_ports btnL]						
	#set_property IOSTANDARD LVCMOS33 [get_ports btnL]
##Bank = 14, Pin name = IO_25_14,							Sch name = BTNR
#set_property PACKAGE_PIN R10 [get_ports btnR]						
	#set_property IOSTANDARD LVCMOS33 [get_ports btnR]
##Bank = 14, Pin name = IO_L21P_T3_DQS_14,					Sch name = BTND
#set_property PACKAGE_PIN V10 [get_ports btnD]						
	#set_property IOSTANDARD LVCMOS33 [get_ports btnD]
 


##Pmod Header JA
##Bank = 15, Pin name = IO_L1N_T0_AD0N_15,					Sch name = JA1
#set_property PACKAGE_PIN B13 [get_ports {JA[0]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[0]}]
##Bank = 15, Pin name = IO_L5N_T0_AD9N_15,					Sch name = JA2
#set_property PACKAGE_PIN F14 [get_ports {JA[1]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[1]}]
##Bank = 15, Pin name = IO_L16N_T2_A27_15,					Sch name = JA3
#set_property PACKAGE_PIN D17 [get_ports {JA[2]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[2]}]
##Bank = 15, Pin name = IO_L16P_T2_A28_15,					Sch name = JA4
#set_property PACKAGE_PIN E17 [get_ports {JA[3]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[3]}]
##Bank = 15, Pin name = IO_0_15,								Sch name = JA7
#set_property PACKAGE_PIN G13 [get_ports {JA[4]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[4]}]
##Bank = 15, Pin name = IO_L20N_T3_A19_15,					Sch name = JA8
#set_property PACKAGE_PIN C17 [get_ports {JA[5]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[5]}]
##Bank = 15, Pin name = IO_L21N_T3_A17_15,					Sch name = JA9
#set_property PACKAGE_PIN D18 [get_ports {JA[6]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[6]}]
##Bank = 15, Pin name = IO_L21P_T3_DQS_15,					Sch name = JA10
#set_property PACKAGE_PIN E18 [get_ports {JA[7]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JA[7]}]



##Pmod Header JB
##Bank = 15, Pin name = IO_L15N_T2_DQS_ADV_B_15,				Sch name = JB1
#set_property PACKAGE_PIN G14 [get_ports {JB[0]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[0]}]
##Bank = 14, Pin name = IO_L13P_T2_MRCC_14,					Sch name = JB2
#set_property PACKAGE_PIN P15 [get_ports {JB[1]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[1]}]
##Bank = 14, Pin name = IO_L21N_T3_DQS_A06_D22_14,			Sch name = JB3
#set_property PACKAGE_PIN V11 [get_ports {JB[2]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[2]}]
##Bank = CONFIG, Pin name = IO_L16P_T2_CSI_B_14,				Sch name = JB4
#set_property PACKAGE_PIN V15 [get_ports {JB[3]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[3]}]
##Bank = 15, Pin name = IO_25_15,							Sch name = JB7
#set_property PACKAGE_PIN K16 [get_ports {JB[4]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[4]}]
##Bank = CONFIG, Pin name = IO_L15P_T2_DQS_RWR_B_14,			Sch name = JB8
#set_property PACKAGE_PIN R16 [get_ports {JB[5]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[5]}]
##Bank = 14, Pin name = IO_L24P_T3_A01_D17_14,				Sch name = JB9
#set_property PACKAGE_PIN T9 [get_ports {JB[6]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[6]}]
##Bank = 14, Pin name = IO_L19N_T3_A09_D25_VREF_14,			Sch name = JB10 
#set_property PACKAGE_PIN U11 [get_ports {JB[7]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JB[7]}]
 


##Pmod Header JC
##Bank = 35, Pin name = IO_L23P_T3_35,						Sch name = JC1
#set_property PACKAGE_PIN K2 [get_ports {JC[0]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[0]}]
##Bank = 35, Pin name = IO_L6P_T0_35,						Sch name = JC2
#set_property PACKAGE_PIN E7 [get_ports {JC[1]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[1]}]
##Bank = 35, Pin name = IO_L22P_T3_35,						Sch name = JC3
#set_property PACKAGE_PIN J3 [get_ports {JC[2]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[2]}]
##Bank = 35, Pin name = IO_L21P_T3_DQS_35,					Sch name = JC4
#set_property PACKAGE_PIN J4 [get_ports {JC[3]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[3]}]
##Bank = 35, Pin name = IO_L23N_T3_35,						Sch name = JC7
#set_property PACKAGE_PIN K1 [get_ports {JC[4]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[4]}]
##Bank = 35, Pin name = IO_L5P_T0_AD13P_35,					Sch name = JC8
#set_property PACKAGE_PIN E6 [get_ports {JC[5]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[5]}]
##Bank = 35, Pin name = IO_L22N_T3_35,						Sch name = JC9
#set_property PACKAGE_PIN J2 [get_ports {JC[6]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[6]}]
##Bank = 35, Pin name = IO_L19P_T3_35,						Sch name = JC10
#set_property PACKAGE_PIN G6 [get_ports {JC[7]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JC[7]}]
 

 
##Pmod Header JD
##Bank = 35, Pin name = IO_L21N_T2_DQS_35,					Sch name = JD1
#set_property PACKAGE_PIN H4 [get_ports {JD[0]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[0]}]
##Bank = 35, Pin name = IO_L17P_T2_35,						Sch name = JD2
#set_property PACKAGE_PIN H1 [get_ports {JD[1]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[1]}]
##Bank = 35, Pin name = IO_L17N_T2_35,						Sch name = JD3
#set_property PACKAGE_PIN G1 [get_ports {JD[2]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[2]}]
##Bank = 35, Pin name = IO_L20N_T3_35,						Sch name = JD4
#set_property PACKAGE_PIN G3 [get_ports {JD[3]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[3]}]
##Bank = 35, Pin name = IO_L15P_T2_DQS_35,					Sch name = JD7
#set_property PACKAGE_PIN H2 [get_ports {JD[4]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[4]}]
##Bank = 35, Pin name = IO_L20P_T3_35,						Sch name = JD8
#set_property PACKAGE_PIN G4 [get_ports {JD[5]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[5]}]
##Bank = 35, Pin name = IO_L15N_T2_DQS_35,					Sch name = JD9
#set_property PACKAGE_PIN G2 [get_ports {JD[6]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[6]}]
##Bank = 35, Pin name = IO_L13N_T2_MRCC_35,					Sch name = JD10
#set_property PACKAGE_PIN F3 [get_ports {JD[7]}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {JD[7]}]
 


##Pmod Header JXADC
##Bank = 15, Pin name = IO_L9P_T1_DQS_AD3P_15,				Sch name = XADC1_P -> XA1_P
#set_property PACKAGE_PIN A13 [get_ports {JXADC[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[0]}]
##Bank = 15, Pin name = IO_L8P_T1_AD10P_15,					Sch name = XADC2_P -> XA2_P
#set_property PACKAGE_PIN A15 [get_ports {JXADC[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[1]}]
##Bank = 15, Pin name = IO_L7P_T1_AD2P_15,					Sch name = XADC3_P -> XA3_P
#set_property PACKAGE_PIN B16 [get_ports {JXADC[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[2]}]
##Bank = 15, Pin name = IO_L10P_T1_AD11P_15,					Sch name = XADC4_P -> XA4_P
#set_property PACKAGE_PIN B18 [get_ports {JXADC[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]}]
##Bank = 15, Pin name = IO_L9N_T1_DQS_AD3N_15,				Sch name = XADC1_N -> XA1_N
#set_property PACKAGE_PIN A14 [get_ports {JXADC[4]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[4]}]
##Bank = 15, Pin name = IO_L8N_T1_AD10N_15,					Sch name = XADC2_N -> XA2_N
#set_property PACKAGE_PIN A16 [get_ports {JXADC[5]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[5]}]
##Bank = 15, Pin name = IO_L7N_T1_AD2N_15,					Sch name = XADC3_N -> XA3_N 
#set_property PACKAGE_PIN B17 [get_ports {JXADC[6]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]
##Bank = 15, Pin name = IO_L10N_T1_AD11N_15,					Sch name = XADC4_N -> XA4_N
#set_property PACKAGE_PIN A18 [get_ports {JXADC[7]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[7]}]



##VGA Connector
##Bank = 35, Pin name = IO_L8N_T1_AD14N_35,					Sch name = VGA_R0
#set_property PACKAGE_PIN A3 [get_ports {vgaRed[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[0]}]
##Bank = 35, Pin name = IO_L7N_T1_AD6N_35,					Sch name = VGA_R1
#set_property PACKAGE_PIN B4 [get_ports {vgaRed[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[1]}]
##Bank = 35, Pin name = IO_L1N_T0_AD4N_35,					Sch name = VGA_R2
#set_property PACKAGE_PIN C5 [get_ports {vgaRed[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]
##Bank = 35, Pin name = IO_L8P_T1_AD14P_35,					Sch name = VGA_R3
#set_property PACKAGE_PIN A4 [get_ports {vgaRed[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
##Bank = 35, Pin name = IO_L2P_T0_AD12P_35,					Sch name = VGA_B0
#set_property PACKAGE_PIN B7 [get_ports {vgaBlue[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]
##Bank = 35, Pin name = IO_L4N_T0_35,						Sch name = VGA_B1
#set_property PACKAGE_PIN C7 [get_ports {vgaBlue[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[1]}]
##Bank = 35, Pin name = IO_L6N_T0_VREF_35,					Sch name = VGA_B2
#set_property PACKAGE_PIN D7 [get_ports {vgaBlue[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]}]
##Bank = 35, Pin name = IO_L4P_T0_35,						Sch name = VGA_B3
#set_property PACKAGE_PIN D8 [get_ports {vgaBlue[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]}]
##Bank = 35, Pin name = IO_L1P_T0_AD4P_35,					Sch name = VGA_G0
#set_property PACKAGE_PIN C6 [get_ports {vgaGreen[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
##Bank = 35, Pin name = IO_L3N_T0_DQS_AD5N_35,				Sch name = VGA_G1
#set_property PACKAGE_PIN A5 [get_ports {vgaGreen[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
##Bank = 35, Pin name = IO_L2N_T0_AD12N_35,					Sch name = VGA_G2
#set_property PACKAGE_PIN B6 [get_ports {vgaGreen[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
##Bank = 35, Pin name = IO_L3P_T0_DQS_AD5P_35,				Sch name = VGA_G3
#set_property PACKAGE_PIN A6 [get_ports {vgaGreen[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
##Bank = 15, Pin name = IO_L4P_T0_15,						Sch name = VGA_HS
#set_property PACKAGE_PIN B11 [get_ports Hsync]						
	#set_property IOSTANDARD LVCMOS33 [get_ports Hsync]
##Bank = 15, Pin name = IO_L3N_T0_DQS_AD1N_15,				Sch name = VGA_VS
#set_property PACKAGE_PIN B12 [get_ports Vsync]						
	#set_property IOSTANDARD LVCMOS33 [get_ports Vsync]



##Micro SD Connector
##Bank = 35, Pin name = IO_L14P_T2_SRCC_35,					Sch name = SD_RESET
#set_property PACKAGE_PIN E2 [get_ports sdReset]					
	#set_property IOSTANDARD LVCMOS33 [get_ports sdReset]
##Bank = 35, Pin name = IO_L9N_T1_DQS_AD7N_35,				Sch name = SD_CD
#set_property PACKAGE_PIN A1 [get_ports sdCD]						
	#set_property IOSTANDARD LVCMOS33 [get_ports sdCD]
##Bank = 35, Pin name = IO_L9P_T1_DQS_AD7P_35,				Sch name = SD_SCK
#set_property PACKAGE_PIN B1 [get_ports sdSCK]						
	#set_property IOSTANDARD LVCMOS33 [get_ports sdSCK]
##Bank = 35, Pin name = IO_L16N_T2_35,						Sch name = SD_CMD
#set_property PACKAGE_PIN C1 [get_ports sdCmd]						
	#set_property IOSTANDARD LVCMOS33 [get_ports sdCmd]
##Bank = 35, Pin name = IO_L16P_T2_35,						Sch name = SD_DAT0
#set_property PACKAGE_PIN C2 [get_ports {sdData[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {sdData[0]}]
##Bank = 35, Pin name = IO_L18N_T2_35,						Sch name = SD_DAT1
#set_property PACKAGE_PIN E1 [get_ports {sdData[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {sdData[1]}]
##Bank = 35, Pin name = IO_L18P_T2_35,						Sch name = SD_DAT2
#set_property PACKAGE_PIN F1 [get_ports {sdData[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {sdData[2]}]
##Bank = 35, Pin name = IO_L14N_T2_SRCC_35,					Sch name = SD_DAT3
#set_property PACKAGE_PIN D2 [get_ports {sdData[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {sdData[3]}]



##Accelerometer
##Bank = 15, Pin name = IO_L6N_T0_VREF_15,					Sch name = ACL_MISO
#set_property PACKAGE_PIN D13 [get_ports aclMISO]					
	#set_property IOSTANDARD LVCMOS33 [get_ports aclMISO]
##Bank = 15, Pin name = IO_L2N_T0_AD8N_15,					Sch name = ACL_MOSI
#set_property PACKAGE_PIN B14 [get_ports aclMOSI]					
	#set_property IOSTANDARD LVCMOS33 [get_ports aclMOSI]
##Bank = 15, Pin name = IO_L12P_T1_MRCC_15,					Sch name = ACL_SCLK
#set_property PACKAGE_PIN D15 [get_ports aclSCK]					
	#set_property IOSTANDARD LVCMOS33 [get_ports aclSCK]
##Bank = 15, Pin name = IO_L12N_T1_MRCC_15,					Sch name = ACL_CSN
#set_property PACKAGE_PIN C15 [get_ports aclSS]						
	#set_property IOSTANDARD LVCMOS33 [get_ports aclSS]
##Bank = 15, Pin name = IO_L20P_T3_A20_15,					Sch name = ACL_INT1
#set_property PACKAGE_PIN C16 [get_ports aclInt1]					
	#set_property IOSTANDARD LVCMOS33 [get_ports aclInt1]
##Bank = 15, Pin name = IO_L11P_T1_SRCC_15,					Sch name = ACL_INT2
#set_property PACKAGE_PIN E15 [get_ports aclInt2]					
	#set_property IOSTANDARD LVCMOS33 [get_ports aclInt2]



##Temperature Sensor
##Bank = 15, Pin name = IO_L14N_T2_SRCC_15,					Sch name = TMP_SCL
#set_property PACKAGE_PIN F16 [get_ports tmpSCL]					
	#set_property IOSTANDARD LVCMOS33 [get_ports tmpSCL]
##Bank = 15, Pin name = IO_L13N_T2_MRCC_15,					Sch name = TMP_SDA
#set_property PACKAGE_PIN G16 [get_ports tmpSDA]					
	#set_property IOSTANDARD LVCMOS33 [get_ports tmpSDA]
##Bank = 15, Pin name = IO_L1P_T0_AD0P_15,					Sch name = TMP_INT
#set_property PACKAGE_PIN D14 [get_ports tmpInt]					
	#set_property IOSTANDARD LVCMOS33 [get_ports tmpInt]
##Bank = 15, Pin name = IO_L1N_T0_AD0N_15,					Sch name = TMP_CT
#set_property PACKAGE_PIN C14 [get_ports tmpCT]						
	#set_property IOSTANDARD LVCMOS33 [get_ports tmpCT]



##Omnidirectional Microphone
##Bank = 35, Pin name = IO_25_35,							Sch name = M_CLK
#set_property PACKAGE_PIN J5 [get_ports micClk]						
	#set_property IOSTANDARD LVCMOS33 [get_ports micClk]
##Bank = 35, Pin name = IO_L24N_T3_35,						Sch name = M_DATA
#set_property PACKAGE_PIN H5 [get_ports micData]					
	#set_property IOSTANDARD LVCMOS33 [get_ports micData]
##Bank = 35, Pin name = IO_0_35,								Sch name = M_LRSEL
#set_property PACKAGE_PIN F5 [get_ports micLRSel]					
	#set_property IOSTANDARD LVCMOS33 [get_ports micLRSel]



##PWM Audio Amplifier
##Bank = 15, Pin name = IO_L4N_T0_15,						Sch name = AUD_PWM
#set_property PACKAGE_PIN A11 [get_ports ampPWM]					
	#set_property IOSTANDARD LVCMOS33 [get_ports ampPWM]
##Bank = 15, Pin name = IO_L6P_T0_15,						Sch name = AUD_SD
#set_property PACKAGE_PIN D12 [get_ports ampSD]						
	#set_property IOSTANDARD LVCMOS33 [get_ports ampSD]


##USB-RS232 Interface
##Bank = 35, Pin name = IO_L7P_T1_AD6P_35,					Sch name = UART_TXD_IN
#set_property PACKAGE_PIN C4 [get_ports RsRx]						
	#set_property IOSTANDARD LVCMOS33 [get_ports RsRx]
##Bank = 35, Pin name = IO_L11N_T1_SRCC_35,					Sch name = UART_RXD_OUT
#set_property PACKAGE_PIN D4 [get_ports RsTx]						
	#set_property IOSTANDARD LVCMOS33 [get_ports RsTx]
##Bank = 35, Pin name = IO_L12N_T1_MRCC_35,					Sch name = UART_CTS
#set_property PACKAGE_PIN D3 [get_ports RsCts]						
	#set_property IOSTANDARD LVCMOS33 [get_ports RsCts]
##Bank = 35, Pin name = IO_L5N_T0_AD13N_35,					Sch name = UART_RTS
#set_property PACKAGE_PIN E5 [get_ports RsRts]						
	#set_property IOSTANDARD LVCMOS33 [get_ports RsRts]



#USB HID (PS/2)
#Bank = 35, Pin name = IO_L13P_T2_MRCC_35,					Sch name = PS2_CLK
set_property PACKAGE_PIN F4 [get_ports keyboard_clk]						
	set_property IOSTANDARD LVCMOS33 [get_ports keyboard_clk]
	set_property PULLUP true [get_ports keyboard_clk]
#Bank = 35, Pin name = IO_L10N_T1_AD15N_35,					Sch name = PS2_DATA
set_property PACKAGE_PIN B2 [get_ports keyboard_data]					
	set_property IOSTANDARD LVCMOS33 [get_ports keyboard_data]	
	set_property PULLUP true [get_ports keyboard_data]



##SMSC Ethernet PHY
##Bank = 16, Pin name = IO_L11P_T1_SRCC_16,					Sch name = ETH_MDC
#set_property PACKAGE_PIN C9 [get_ports PhyMdc]						
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyMdc]
##Bank = 16, Pin name = IO_L14N_T2_SRCC_16,					Sch name = ETH_MDIO
#set_property PACKAGE_PIN A9 [get_ports PhyMdio]					
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyMdio]
##Bank = 35, Pin name = IO_L10P_T1_AD15P_35,					Sch name = ETH_RSTN
#set_property PACKAGE_PIN B3 [get_ports PhyRstn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyRstn]
##Bank = 16, Pin name = IO_L6N_T0_VREF_16,					Sch name = ETH_CRSDV
#set_property PACKAGE_PIN D9 [get_ports PhyCrs]						
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyCrs]
##Bank = 16, Pin name = IO_L13N_T2_MRCC_16,					Sch name = ETH_RXERR
#set_property PACKAGE_PIN C10 [get_ports PhyRxErr]					
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyRxErr]
##Bank = 16, Pin name = IO_L19N_T3_VREF_16,					Sch name = ETH_RXD0
#set_property PACKAGE_PIN D10 [get_ports {PhyRxd[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {PhyRxd[0]}]
##Bank = 16, Pin name = IO_L13P_T2_MRCC_16,					Sch name = ETH_RXD1
#set_property PACKAGE_PIN C11 [get_ports {PhyRxd[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {PhyRxd[1]}]
##Bank = 16, Pin name = IO_L11N_T1_SRCC_16,					Sch name = ETH_TXEN
#set_property PACKAGE_PIN B9 [get_ports PhyTxEn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyTxEn]
##Bank = 16, Pin name = IO_L14P_T2_SRCC_16,					Sch name = ETH_TXD0
#set_property PACKAGE_PIN A10 [get_ports {PhyTxd[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {PhyTxd[0]}]
##Bank = 16, Pin name = IO_L12N_T1_MRCC_16,					Sch name = ETH_TXD1
#set_property PACKAGE_PIN A8 [get_ports {PhyTxd[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {PhyTxd[1]}]
##Bank = 35, Pin name = IO_L11P_T1_SRCC_35,					Sch name = ETH_REFCLK
#set_property PACKAGE_PIN D5 [get_ports PhyClk50Mhz]				
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyClk50Mhz]
##Bank = 16, Pin name = IO_L12P_T1_MRCC_16,					Sch name = ETH_INTN
#set_property PACKAGE_PIN B8 [get_ports PhyIntn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports PhyIntn]



##Quad SPI Flash
##Bank = CONFIG, Pin name = CCLK_0,							Sch name = QSPI_SCK
#set_property PACKAGE_PIN E9 [get_ports {QspiSCK}]					
	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiSCK}]
##Bank = CONFIG, Pin name = IO_L1P_T0_D00_MOSI_14,			Sch name = QSPI_DQ0
#set_property PACKAGE_PIN K17 [get_ports {QspiDB[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[0]}]
##Bank = CONFIG, Pin name = IO_L1N_T0_D01_DIN_14,			Sch name = QSPI_DQ1
#set_property PACKAGE_PIN K18 [get_ports {QspiDB[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[1]}]
##Bank = CONFIG, Pin name = IO_L20_T0_D02_14,				Sch name = QSPI_DQ2
#set_property PACKAGE_PIN L14 [get_ports {QspiDB[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[2]}]
##Bank = CONFIG, Pin name = IO_L2P_T0_D03_14,				Sch name = QSPI_DQ3
#set_property PACKAGE_PIN M14 [get_ports {QspiDB[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[3]}]
##Bank = CONFIG, Pin name = IO_L15N_T2_DQS_DOUT_CSO_B_14,	Sch name = QSPI_CSN
#set_property PACKAGE_PIN L13 [get_ports QspiCSn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports QspiCSn]



##Cellular RAM
##Bank = 14, Pin name = IO_L14N_T2_SRCC_14,					Sch name = CRAM_CLK
#set_property PACKAGE_PIN T15 [get_ports RamCLK]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamCLK]
##Bank = 14, Pin name = IO_L23P_T3_A03_D19_14,				Sch name = CRAM_ADVN
#set_property PACKAGE_PIN T13 [get_ports RamADVn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamADVn]
##Bank = 14, Pin name = IO_L4P_T0_D04_14,					Sch name = CRAM_CEN
#set_property PACKAGE_PIN L18 [get_ports RamCEn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamCEn]
##Bank = 15, Pin name = IO_L19P_T3_A22_15,					Sch name = CRAM_CRE
#set_property PACKAGE_PIN J14 [get_ports RamCRE]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamCRE]
##Bank = 15, Pin name = IO_L15P_T2_DQS_15,					Sch name = CRAM_OEN
#set_property PACKAGE_PIN H14 [get_ports RamOEn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamOEn]
##Bank = 14, Pin name = IO_0_14,								Sch name = CRAM_WEN
#set_property PACKAGE_PIN R11 [get_ports RamWEn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamWEn]
##Bank = 15, Pin name = IO_L24N_T3_RS0_15,					Sch name = CRAM_LBN
#set_property PACKAGE_PIN J15 [get_ports RamLBn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamLBn]
##Bank = 15, Pin name = IO_L17N_T2_A25_15,					Sch name = CRAM_UBN
#set_property PACKAGE_PIN J13 [get_ports RamUBn]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamUBn]
##Bank = 14, Pin name = IO_L14P_T2_SRCC_14,					Sch name = CRAM_WAIT
#set_property PACKAGE_PIN T14 [get_ports RamWait]					
	#set_property IOSTANDARD LVCMOS33 [get_ports RamWait]

##Bank = 14, Pin name = IO_L5P_T0_DQ06_14,					Sch name = CRAM_DQ0
#set_property PACKAGE_PIN R12 [get_ports {MemDB[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[0]}]
##Bank = 14, Pin name = IO_L19P_T3_A10_D26_14,				Sch name = CRAM_DQ1
#set_property PACKAGE_PIN T11 [get_ports {MemDB[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[1]}]
##Bank = 14, Pin name = IO_L20P_T3_A08)D24_14,				Sch name = CRAM_DQ2
#set_property PACKAGE_PIN U12 [get_ports {MemDB[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[2]}]
##Bank = 14, Pin name = IO_L5N_T0_D07_14,					Sch name = CRAM_DQ3
#set_property PACKAGE_PIN R13 [get_ports {MemDB[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[3]}]
##Bank = 14, Pin name = IO_L17N_T2_A13_D29_14,				Sch name = CRAM_DQ4
#set_property PACKAGE_PIN U18 [get_ports {MemDB[4]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[4]}]
##Bank = 14, Pin name = IO_L12N_T1_MRCC_14,					Sch name = CRAM_DQ5
#set_property PACKAGE_PIN R17 [get_ports {MemDB[5]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[5]}]
##Bank = 14, Pin name = IO_L7N_T1_D10_14,					Sch name = CRAM_DQ6
#set_property PACKAGE_PIN T18 [get_ports {MemDB[6]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[6]}]
##Bank = 14, Pin name = IO_L7P_T1_D09_14,					Sch name = CRAM_DQ7
#set_property PACKAGE_PIN R18 [get_ports {MemDB[7]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[7]}]
##Bank = 15, Pin name = IO_L22N_T3_A16_15,					Sch name = CRAM_DQ8
#set_property PACKAGE_PIN F18 [get_ports {MemDB[8]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[8]}]
##Bank = 15, Pin name = IO_L22P_T3_A17_15,					Sch name = CRAM_DQ9
#set_property PACKAGE_PIN G18 [get_ports {MemDB[9]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[9]}]
##Bank = 15, Pin name = IO_IO_L18N_T2_A23_15,				Sch name = CRAM_DQ10
#set_property PACKAGE_PIN G17 [get_ports {MemDB[10]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[10]}]
##Bank = 14, Pin name = IO_L4N_T0_D05_14,					Sch name = CRAM_DQ11
#set_property PACKAGE_PIN M18 [get_ports {MemDB[11]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[11]}]
##Bank = 14, Pin name = IO_L10N_T1_D15_14,					Sch name = CRAM_DQ12
#set_property PACKAGE_PIN M17 [get_ports {MemDB[12]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[12]}]
##Bank = 14, Pin name = IO_L9N_T1_DQS_D13_14,				Sch name = CRAM_DQ13
#set_property PACKAGE_PIN P18 [get_ports {MemDB[13]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[13]}]
##Bank = 14, Pin name = IO_L9P_T1_DQS_14,					Sch name = CRAM_DQ14
#set_property PACKAGE_PIN N17 [get_ports {MemDB[14]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[14]}]
##Bank = 14, Pin name = IO_L12P_T1_MRCC_14,					Sch name = CRAM_DQ15
#set_property PACKAGE_PIN P17 [get_ports {MemDB[15]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemDB[15]}]

##Bank = 15, Pin name = IO_L23N_T3_FWE_B_15,					Sch name = CRAM_A0
#set_property PACKAGE_PIN J18 [get_ports {MemAdr[0]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[0]}]
##Bank = 15, Pin name = IO_L18P_T2_A24_15,					Sch name = CRAM_A1
#set_property PACKAGE_PIN H17 [get_ports {MemAdr[1]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[1]}]
##Bank = 15, Pin name = IO_L19N_T3_A21_VREF_15,				Sch name = CRAM_A2
#set_property PACKAGE_PIN H15 [get_ports {MemAdr[2]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[2]}]
##Bank = 15, Pin name = IO_L23P_T3_FOE_B_15,					Sch name = CRAM_A3
#set_property PACKAGE_PIN J17 [get_ports {MemAdr[3]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[3]}]
##Bank = 15, Pin name = IO_L13P_T2_MRCC_15,					Sch name = CRAM_A4
#set_property PACKAGE_PIN H16 [get_ports {MemAdr[4]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[4]}]
##Bank = 15, Pin name = IO_L24P_T3_RS1_15,					Sch name = CRAM_A5
#set_property PACKAGE_PIN K15 [get_ports {MemAdr[5]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[5]}]
##Bank = 15, Pin name = IO_L17P_T2_A26_15,					Sch name = CRAM_A6
#set_property PACKAGE_PIN K13 [get_ports {MemAdr[6]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[6]}]
##Bank = 14, Pin name = IO_L11P_T1_SRCC_14,					Sch name = CRAM_A7
#set_property PACKAGE_PIN N15 [get_ports {MemAdr[7]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[7]}]
##Bank = 14, Pin name = IO_L16N_T2_SRCC-14,					Sch name = CRAM_A8
#set_property PACKAGE_PIN V16 [get_ports {MemAdr[8]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[8]}]
##Bank = 14, Pin name = IO_L22P_T3_A05_D21_14,				Sch name = CRAM_A9
#set_property PACKAGE_PIN U14 [get_ports {MemAdr[9]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[9]}]
##Bank = 14, Pin name = IO_L22N_T3_A04_D20_14,				Sch name = CRAM_A10
#set_property PACKAGE_PIN V14 [get_ports {MemAdr[10]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[10]}]
##Bank = 14, Pin name = IO_L20N_T3_A07_D23_14,				Sch name = CRAM_A11
#set_property PACKAGE_PIN V12 [get_ports {MemAdr[11]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[11]}]
##Bank = 14, Pin name = IO_L8N_T1_D12_14,					Sch name = CRAM_A12
#set_property PACKAGE_PIN P14 [get_ports {MemAdr[12]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[12]}]
##Bank = 14, Pin name = IO_L18P_T2_A12_D28_14,				Sch name = CRAM_A13
#set_property PACKAGE_PIN U16 [get_ports {MemAdr[13]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[13]}]
##Bank = 14, Pin name = IO_L13N_T2_MRCC_14,					Sch name = CRAM_A14
#set_property PACKAGE_PIN R15 [get_ports {MemAdr[14]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[14]}]
##Bank = 14, Pin name = IO_L8P_T1_D11_14,					Sch name = CRAM_A15
#set_property PACKAGE_PIN N14 [get_ports {MemAdr[15]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[15]}]
##Bank = 14, Pin name = IO_L11N_T1_SRCC_14,					Sch name = CRAM_A16
#set_property PACKAGE_PIN N16 [get_ports {MemAdr[16]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[16]}]
##Bank = 14, Pin name = IO_L6N_T0_D08_VREF_14,				Sch name = CRAM_A17
#set_property PACKAGE_PIN M13 [get_ports {MemAdr[17]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[17]}]
##Bank = 14, Pin name = IO_L18N_T2_A11_D27_14,				Sch name = CRAM_A18
#set_property PACKAGE_PIN V17 [get_ports {MemAdr[18]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[18]}]
##Bank = 14, Pin name = IO_L17P_T2_A14_D30_14,				Sch name = CRAM_A19
#set_property PACKAGE_PIN U17 [get_ports {MemAdr[19]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[19]}]
##Bank = 14, Pin name = IO_L24N_T3_A00_D16_14,				Sch name = CRAM_A20
#set_property PACKAGE_PIN T10 [get_ports {MemAdr[20]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[20]}]
##Bank = 14, Pin name = IO_L10P_T1_D14_14,					Sch name = CRAM_A21
#set_property PACKAGE_PIN M16 [get_ports {MemAdr[21]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[21]}]	
##Bank = 14, Pin name = IO_L23N_T3_A02_D18_14,				Sch name = CRAM_A22
#set_property PACKAGE_PIN U13 [get_ports {MemAdr[22]}]				
	#set_property IOSTANDARD LVCMOS33 [get_ports {MemAdr[22]}]
	
Setting parameter \IO_LOC_PAIRS to value clk:E3 on cell $iopadmap$keyboard_top.clk 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.clk 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[0]:T8 on cell $iopadmap$keyboard_top.led_scancode_debug 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[1]:V9 on cell $iopadmap$keyboard_top.led_scancode_debug_1 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_1 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[2]:R8 on cell $iopadmap$keyboard_top.led_scancode_debug_2 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_2 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[3]:T6 on cell $iopadmap$keyboard_top.led_scancode_debug_3 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_3 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[4]:T5 on cell $iopadmap$keyboard_top.led_scancode_debug_4 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_4 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[5]:T4 on cell $iopadmap$keyboard_top.led_scancode_debug_5 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_5 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[6]:U7 on cell $iopadmap$keyboard_top.led_scancode_debug_6 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_6 

Setting parameter \IO_LOC_PAIRS to value led_scancode_debug[7]:U6 on cell $iopadmap$keyboard_top.led_scancode_debug_7 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.led_scancode_debug_7 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[0]:L3 on cell $iopadmap$keyboard_top.seven_segment_number 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[1]:N1 on cell $iopadmap$keyboard_top.seven_segment_number_1 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_1 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[2]:L5 on cell $iopadmap$keyboard_top.seven_segment_number_2 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_2 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[3]:L4 on cell $iopadmap$keyboard_top.seven_segment_number_3 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_3 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[4]:K3 on cell $iopadmap$keyboard_top.seven_segment_number_4 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_4 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[5]:M2 on cell $iopadmap$keyboard_top.seven_segment_number_5 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_5 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[6]:L6 on cell $iopadmap$keyboard_top.seven_segment_number_6 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_6 

Setting parameter \IO_LOC_PAIRS to value seven_segment_number[7]:M4 on cell $iopadmap$keyboard_top.seven_segment_number_7 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_number_7 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[0]:N6 on cell $iopadmap$keyboard_top.seven_segment_enable 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[1]:M6 on cell $iopadmap$keyboard_top.seven_segment_enable_1 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_1 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[2]:M3 on cell $iopadmap$keyboard_top.seven_segment_enable_2 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_2 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[3]:N5 on cell $iopadmap$keyboard_top.seven_segment_enable_3 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_3 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[4]:N2 on cell $iopadmap$keyboard_top.seven_segment_enable_4 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_4 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[5]:N4 on cell $iopadmap$keyboard_top.seven_segment_enable_5 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_5 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[6]:L1 on cell $iopadmap$keyboard_top.seven_segment_enable_6 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_6 

Setting parameter \IO_LOC_PAIRS to value seven_segment_enable[7]:M1 on cell $iopadmap$keyboard_top.seven_segment_enable_7 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.seven_segment_enable_7 

Setting parameter \IO_LOC_PAIRS to value reset_n:C12 on cell $iopadmap$keyboard_top.reset_n 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.reset_n 

Setting parameter \IO_LOC_PAIRS to value keyboard_clk:F4 on cell $iopadmap$keyboard_top.keyboard_clk 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.keyboard_clk 

Warning: set_property: PULLUP option is currently not supported
Setting parameter \IO_LOC_PAIRS to value keyboard_data:B2 on cell $iopadmap$keyboard_top.keyboard_data 

Setting parameter \IOSTANDARD to value LVCMOS33 on cell $iopadmap$keyboard_top.keyboard_data 

Warning: set_property: PULLUP option is currently not supported
Perform clock propagation
Warning: Selection is empty
Warning: Selection is empty

Writing out clock constraints file(SDC)

16. Executing Verilog backend.

16.1. Executing BMUXMAP pass.

16.2. Executing DEMUXMAP pass.
Dumping module `\keyboard_top'.

17. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\CE_VCC'.
Generating RTLIL representation for module `\SR_GND'.
Replacing existing blackbox module `\SYN_OBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:12.1-14.10.
Generating RTLIL representation for module `\SYN_OBUF'.
Replacing existing blackbox module `\SYN_IBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:16.1-18.10.
Generating RTLIL representation for module `\SYN_IBUF'.
Generating RTLIL representation for module `\FDRE_ZINI'.
Generating RTLIL representation for module `\FDSE_ZINI'.
Generating RTLIL representation for module `\FDCE_ZINI'.
Generating RTLIL representation for module `\FDPE_ZINI'.
Generating RTLIL representation for module `\CARRY_CO_DIRECT'.
Generating RTLIL representation for module `\CARRY_CO_LUT'.
Generating RTLIL representation for module `\CARRY_COUT_PLUG'.
Generating RTLIL representation for module `\CARRY4_VPR'.
Generating RTLIL representation for module `\DPRAM64_for_RAM128X1D'.
Generating RTLIL representation for module `\DPRAM64'.
Generating RTLIL representation for module `\DPRAM32'.
Generating RTLIL representation for module `\SPRAM32'.
Generating RTLIL representation for module `\DI64_STUB'.
Generating RTLIL representation for module `\DRAM_2_OUTPUT_STUB'.
Generating RTLIL representation for module `\DRAM_4_OUTPUT_STUB'.
Generating RTLIL representation for module `\DRAM_8_OUTPUT_STUB'.
Generating RTLIL representation for module `\RAMB18E1_VPR'.
Generating RTLIL representation for module `\RAMB36E1_PRIM'.
Generating RTLIL representation for module `\SRLC32E_VPR'.
Generating RTLIL representation for module `\SRLC16E_VPR'.
Generating RTLIL representation for module `\IBUF_VPR'.
Generating RTLIL representation for module `\OBUFT_VPR'.
Generating RTLIL representation for module `\IOBUF_VPR'.
Generating RTLIL representation for module `\OBUFTDS_M_VPR'.
Generating RTLIL representation for module `\OBUFTDS_S_VPR'.
Generating RTLIL representation for module `\IOBUFDS_M_VPR'.
Generating RTLIL representation for module `\IOBUFDS_S_VPR'.
Generating RTLIL representation for module `\T_INV'.
Generating RTLIL representation for module `\OSERDESE2_VPR'.
Generating RTLIL representation for module `\ISERDESE2_IDELAY_VPR'.
Generating RTLIL representation for module `\ISERDESE2_NO_IDELAY_VPR'.
Generating RTLIL representation for module `\IDDR_VPR'.
Generating RTLIL representation for module `\ODDR_VPR'.
Generating RTLIL representation for module `\IDELAYE2_VPR'.
Generating RTLIL representation for module `\BUFGCTRL_VPR'.
Generating RTLIL representation for module `\BUFHCE_VPR'.
Generating RTLIL representation for module `\PLLE2_ADV_VPR'.
Generating RTLIL representation for module `\MMCME2_ADV_VPR'.
Generating RTLIL representation for module `\PS7_VPR'.
Generating RTLIL representation for module `\BANK'.
Generating RTLIL representation for module `\IPAD_GTP_VPR'.
Generating RTLIL representation for module `\OPAD_GTP_VPR'.
Generating RTLIL representation for module `\IBUFDS_GTE2_VPR'.
Generating RTLIL representation for module `\GTPE2_COMMON_VPR'.
Generating RTLIL representation for module `\GTPE2_CHANNEL_VPR'.
Generating RTLIL representation for module `\PCIE_2_1_VPR'.
Successfully finished Verilog frontend.

18. Executing TECHMAP pass (map to technology primitives).

18.1. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/carry_map.v' to AST representation.
Generating RTLIL representation for module `\CARRY4'.
Successfully finished Verilog frontend.

18.2. Continuing TECHMAP pass.
No more expansions possible.

19. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

20. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

21. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

22. Executing PROC_INIT pass (extract init attributes).

23. Executing PROC_ARST pass (detect async resets in processes).

24. Executing PROC_MUX pass (convert decision trees to multiplexers).

25. Executing PROC_DLATCH pass (convert process syncs to latches).

26. Executing PROC_DFF pass (convert process syncs to FFs).

27. Executing PROC_MEMWR pass (convert process memory writes to cells).

28. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

29. Executing JSON backend.

30. Executing JSON frontend.
Importing module synchronizer from JSON tree.
Importing module seven_segment_controller from JSON tree.
Importing module serial_to_scancode from JSON tree.
Importing module keyboard_top from JSON tree.
Importing module keyboard_controller from JSON tree.
Importing module falling_edge_detector from JSON tree.
Importing module XORCY from JSON tree.
Importing module XADC from JSON tree.
Importing module VCU from JSON tree.
Importing module VCC from JSON tree.
Importing module USR_ACCESS_VIRTEX6 from JSON tree.
Importing module USR_ACCESS_VIRTEX5 from JSON tree.
Importing module USR_ACCESS_VIRTEX4 from JSON tree.
Importing module USR_ACCESSE2 from JSON tree.
Importing module URAM288_BASE from JSON tree.
Importing module URAM288 from JSON tree.
Importing module T_INV from JSON tree.
Importing module TX_BITSLICE_TRI from JSON tree.
Importing module TX_BITSLICE from JSON tree.
Importing module TEMAC_SINGLE from JSON tree.
Importing module TEMAC from JSON tree.
Importing module SYSMONE4 from JSON tree.
Importing module SYSMONE1 from JSON tree.
Importing module SYSMON from JSON tree.
Importing module SYN_OBUF from JSON tree.
Importing module SYN_IBUF from JSON tree.
Importing module SUSPEND_SYNC from JSON tree.
Importing module STARTUP_VIRTEX6 from JSON tree.
Importing module STARTUP_VIRTEX5 from JSON tree.
Importing module STARTUP_VIRTEX4 from JSON tree.
Importing module STARTUP_SPARTAN6 from JSON tree.
Importing module STARTUP_SPARTAN3E from JSON tree.
Importing module STARTUP_SPARTAN3A from JSON tree.
Importing module STARTUP_SPARTAN3 from JSON tree.
Importing module STARTUPE3 from JSON tree.
Importing module STARTUPE2 from JSON tree.
Importing module SR_GND from JSON tree.
Importing module SRLC32E_VPR from JSON tree.
Importing module SRLC32E from JSON tree.
Importing module SRLC16E_VPR from JSON tree.
Importing module SRLC16E from JSON tree.
Importing module SRLC16 from JSON tree.
Importing module SRL16E from JSON tree.
Importing module SRL16 from JSON tree.
Importing module SPRAM32 from JSON tree.
Importing module SPI_ACCESS from JSON tree.
Importing module RX_BITSLICE from JSON tree.
Importing module RXTX_BITSLICE from JSON tree.
Importing module ROM64X1 from JSON tree.
Importing module ROM32X1 from JSON tree.
Importing module ROM256X1 from JSON tree.
Importing module ROM16X1 from JSON tree.
Importing module ROM128X1 from JSON tree.
Importing module RIU_OR from JSON tree.
Importing module RFDAC from JSON tree.
Importing module RFADC from JSON tree.
Importing module RAMB8BWER from JSON tree.
Importing module RAMB4_S8_S8 from JSON tree.
Importing module RAMB4_S8_S16 from JSON tree.
Importing module RAMB4_S8 from JSON tree.
Importing module RAMB4_S4_S8 from JSON tree.
Importing module RAMB4_S4_S4 from JSON tree.
Importing module RAMB4_S4_S16 from JSON tree.
Importing module RAMB4_S4 from JSON tree.
Importing module RAMB4_S2_S8 from JSON tree.
Importing module RAMB4_S2_S4 from JSON tree.
Importing module RAMB4_S2_S2 from JSON tree.
Importing module RAMB4_S2_S16 from JSON tree.
Importing module RAMB4_S2 from JSON tree.
Importing module RAMB4_S1_S8 from JSON tree.
Importing module RAMB4_S1_S4 from JSON tree.
Importing module RAMB4_S1_S2 from JSON tree.
Importing module RAMB4_S1_S16 from JSON tree.
Importing module RAMB4_S1_S1 from JSON tree.
Importing module RAMB4_S16_S16 from JSON tree.
Importing module RAMB4_S16 from JSON tree.
Importing module RAMB4_S1 from JSON tree.
Importing module RAMB36SDP from JSON tree.
Importing module RAMB36E2 from JSON tree.
Importing module RAMB36E1_PRIM from JSON tree.
Importing module RAMB36E1 from JSON tree.
Importing module RAMB36 from JSON tree.
Importing module RAMB32_S64_ECC from JSON tree.
Importing module RAMB18SDP from JSON tree.
Importing module RAMB18E2 from JSON tree.
Importing module RAMB18E1_VPR from JSON tree.
Importing module RAMB18E1 from JSON tree.
Importing module RAMB18 from JSON tree.
Importing module RAMB16_S9_S9 from JSON tree.
Importing module RAMB16_S9_S36 from JSON tree.
Importing module RAMB16_S9_S18 from JSON tree.
Importing module RAMB16_S9 from JSON tree.
Importing module RAMB16_S4_S9 from JSON tree.
Importing module RAMB16_S4_S4 from JSON tree.
Importing module RAMB16_S4_S36 from JSON tree.
Importing module RAMB16_S4_S18 from JSON tree.
Importing module RAMB16_S4 from JSON tree.
Importing module RAMB16_S36_S36 from JSON tree.
Importing module RAMB16_S36 from JSON tree.
Importing module RAMB16_S2_S9 from JSON tree.
Importing module RAMB16_S2_S4 from JSON tree.
Importing module RAMB16_S2_S36 from JSON tree.
Importing module RAMB16_S2_S2 from JSON tree.
Importing module RAMB16_S2_S18 from JSON tree.
Importing module RAMB16_S2 from JSON tree.
Importing module RAMB16_S1_S9 from JSON tree.
Importing module RAMB16_S1_S4 from JSON tree.
Importing module RAMB16_S1_S36 from JSON tree.
Importing module RAMB16_S1_S2 from JSON tree.
Importing module RAMB16_S1_S18 from JSON tree.
Importing module RAMB16_S1_S1 from JSON tree.
Importing module RAMB16_S18_S36 from JSON tree.
Importing module RAMB16_S18_S18 from JSON tree.
Importing module RAMB16_S18 from JSON tree.
Importing module RAMB16_S1 from JSON tree.
Importing module RAMB16BWE_S36_S9 from JSON tree.
Importing module RAMB16BWE_S36_S36 from JSON tree.
Importing module RAMB16BWE_S36_S18 from JSON tree.
Importing module RAMB16BWE_S36 from JSON tree.
Importing module RAMB16BWE_S18_S9 from JSON tree.
Importing module RAMB16BWE_S18_S18 from JSON tree.
Importing module RAMB16BWE_S18 from JSON tree.
Importing module RAMB16BWER from JSON tree.
Importing module RAMB16 from JSON tree.
Importing module RAM64X8SW from JSON tree.
Importing module RAM64X2S from JSON tree.
Importing module RAM64X1S_1 from JSON tree.
Importing module RAM64X1S from JSON tree.
Importing module RAM64X1D_1 from JSON tree.
Importing module RAM64X1D from JSON tree.
Importing module RAM64M8 from JSON tree.
Importing module RAM64M from JSON tree.
Importing module RAM512X1S from JSON tree.
Importing module RAM32X8S from JSON tree.
Importing module RAM32X4S from JSON tree.
Importing module RAM32X2S from JSON tree.
Importing module RAM32X1S_1 from JSON tree.
Importing module RAM32X1S from JSON tree.
Importing module RAM32X1D_1 from JSON tree.
Importing module RAM32X1D from JSON tree.
Importing module RAM32X16DR8 from JSON tree.
Importing module RAM32M16 from JSON tree.
Importing module RAM32M from JSON tree.
Importing module RAM256X1S from JSON tree.
Importing module RAM256X1D from JSON tree.
Importing module RAM16X8S from JSON tree.
Importing module RAM16X4S from JSON tree.
Importing module RAM16X2S from JSON tree.
Importing module RAM16X1S_1 from JSON tree.
Importing module RAM16X1S from JSON tree.
Importing module RAM16X1D_1 from JSON tree.
Importing module RAM16X1D from JSON tree.
Importing module RAM128X1S_1 from JSON tree.
Importing module RAM128X1S from JSON tree.
Importing module RAM128X1D from JSON tree.
Importing module PULLUP from JSON tree.
Importing module PULLDOWN from JSON tree.
Importing module PS8 from JSON tree.
Importing module PS7_VPR from JSON tree.
Importing module PS7 from JSON tree.
Importing module PPC440 from JSON tree.
Importing module PPC405_ADV from JSON tree.
Importing module POST_CRC_INTERNAL from JSON tree.
Importing module PMCD from JSON tree.
Importing module PLL_BASE from JSON tree.
Importing module PLL_ADV from JSON tree.
Importing module PLLE4_BASE from JSON tree.
Importing module PLLE4_ADV from JSON tree.
Importing module PLLE3_BASE from JSON tree.
Importing module PLLE3_ADV from JSON tree.
Importing module PLLE2_BASE from JSON tree.
Importing module PLLE2_ADV_VPR from JSON tree.
Importing module PLLE2_ADV from JSON tree.
Importing module PHY_CONTROL from JSON tree.
Importing module PHASER_REF from JSON tree.
Importing module PHASER_OUT_PHY from JSON tree.
Importing module PHASER_OUT from JSON tree.
Importing module PHASER_IN_PHY from JSON tree.
Importing module PHASER_IN from JSON tree.
Importing module PCIE_EP from JSON tree.
Importing module PCIE_A1 from JSON tree.
Importing module PCIE_3_1 from JSON tree.
Importing module PCIE_3_0 from JSON tree.
Importing module PCIE_2_1_VPR from JSON tree.
Importing module PCIE_2_1 from JSON tree.
Importing module PCIE_2_0 from JSON tree.
Importing module PCIE4CE4 from JSON tree.
Importing module PCIE40E4 from JSON tree.
Importing module OUT_FIFO from JSON tree.
Importing module OSERDESE3 from JSON tree.
Importing module OSERDESE2_VPR from JSON tree.
Importing module OSERDESE2 from JSON tree.
Importing module OSERDESE1 from JSON tree.
Importing module OSERDES2 from JSON tree.
Importing module OSERDES from JSON tree.
Importing module ORCY from JSON tree.
Importing module OR2L from JSON tree.
Importing module OPAD_GTP_VPR from JSON tree.
Importing module OFDDRTRSE from JSON tree.
Importing module OFDDRTCPE from JSON tree.
Importing module OFDDRRSE from JSON tree.
Importing module OFDDRCPE from JSON tree.
Importing module ODELAYE3 from JSON tree.
Importing module ODELAYE2 from JSON tree.
Importing module ODDR_VPR from JSON tree.
Importing module ODDRE1 from JSON tree.
Importing module ODDR2 from JSON tree.
Importing module ODDR from JSON tree.
Importing module OBUFT_VPR from JSON tree.
Importing module OBUFTDS_S_VPR from JSON tree.
Importing module OBUFTDS_M_VPR from JSON tree.
Importing module OBUFTDS from JSON tree.
Importing module OBUFT from JSON tree.
Importing module OBUFDS_GTM_ADV from JSON tree.
Importing module OBUFDS_GTM from JSON tree.
Importing module OBUFDS_GTE4_ADV from JSON tree.
Importing module OBUFDS_GTE4 from JSON tree.
Importing module OBUFDS_GTE3_ADV from JSON tree.
Importing module OBUFDS_GTE3 from JSON tree.
Importing module OBUFDS_DPHY from JSON tree.
Importing module OBUFDS from JSON tree.
Importing module OBUF from JSON tree.
Importing module MUXF9 from JSON tree.
Importing module MUXF8 from JSON tree.
Importing module MUXF7 from JSON tree.
Importing module MUXF6 from JSON tree.
Importing module MUXF5 from JSON tree.
Importing module MUXCY from JSON tree.
Importing module MULT_AND from JSON tree.
Importing module MULT18X18SIO from JSON tree.
Importing module MULT18X18S from JSON tree.
Importing module MULT18X18 from JSON tree.
Importing module MMCM_BASE from JSON tree.
Importing module MMCM_ADV from JSON tree.
Importing module MMCME4_BASE from JSON tree.
Importing module MMCME4_ADV from JSON tree.
Importing module MMCME3_BASE from JSON tree.
Importing module MMCME3_ADV from JSON tree.
Importing module MMCME2_BASE from JSON tree.
Importing module MMCME2_ADV_VPR from JSON tree.
Importing module MMCME2_ADV from JSON tree.
Importing module MCB from JSON tree.
Importing module MASTER_JTAG from JSON tree.
Importing module LUT6_2 from JSON tree.
Importing module LUT6 from JSON tree.
Importing module LUT5 from JSON tree.
Importing module LUT4 from JSON tree.
Importing module LUT3 from JSON tree.
Importing module LUT2 from JSON tree.
Importing module LUT1 from JSON tree.
Importing module LDPE from JSON tree.
Importing module LDCPE from JSON tree.
Importing module LDCE from JSON tree.
Importing module KEY_CLEAR from JSON tree.
Importing module KEEPER from JSON tree.
Importing module ISERDES_NODELAY from JSON tree.
Importing module ISERDESE3 from JSON tree.
Importing module ISERDESE2_NO_IDELAY_VPR from JSON tree.
Importing module ISERDESE2_IDELAY_VPR from JSON tree.
Importing module ISERDESE2 from JSON tree.
Importing module ISERDESE1 from JSON tree.
Importing module ISERDES2 from JSON tree.
Importing module ISERDES from JSON tree.
Importing module IPAD_GTP_VPR from JSON tree.
Importing module IODRP2_MCB from JSON tree.
Importing module IODRP2 from JSON tree.
Importing module IODELAYE1 from JSON tree.
Importing module IODELAY2 from JSON tree.
Importing module IODELAY from JSON tree.
Importing module IOBUF_VPR from JSON tree.
Importing module IOBUF_INTERMDISABLE from JSON tree.
Importing module IOBUF_DCIEN from JSON tree.
Importing module IOBUFE3 from JSON tree.
Importing module IOBUFDS_S_VPR from JSON tree.
Importing module IOBUFDS_M_VPR from JSON tree.
Importing module IOBUFDS_INTERMDISABLE from JSON tree.
Importing module IOBUFDS_DIFF_OUT_INTERMDISABLE from JSON tree.
Importing module IOBUFDS_DIFF_OUT_DCIEN from JSON tree.
Importing module IOBUFDS_DIFF_OUT from JSON tree.
Importing module IOBUFDS_DCIEN from JSON tree.
Importing module IOBUFDSE3 from JSON tree.
Importing module IOBUFDS from JSON tree.
Importing module IOBUF from JSON tree.
Importing module IN_FIFO from JSON tree.
Importing module INV from JSON tree.
Importing module ILKNE4 from JSON tree.
Importing module ILKN from JSON tree.
Importing module IFDDRRSE from JSON tree.
Importing module IFDDRCPE from JSON tree.
Importing module IDELAYE3 from JSON tree.
Importing module IDELAYE2_VPR from JSON tree.
Importing module IDELAYE2 from JSON tree.
Importing module IDELAYCTRL from JSON tree.
Importing module IDELAY from JSON tree.
Importing module IDDR_VPR from JSON tree.
Importing module IDDR_2CLK from JSON tree.
Importing module IDDRE1 from JSON tree.
Importing module IDDR2 from JSON tree.
Importing module IDDR from JSON tree.
Importing module ICAP_VIRTEX6 from JSON tree.
Importing module ICAP_VIRTEX5 from JSON tree.
Importing module ICAP_VIRTEX4 from JSON tree.
Importing module ICAP_SPARTAN6 from JSON tree.
Importing module ICAP_SPARTAN3A from JSON tree.
Importing module ICAPE3 from JSON tree.
Importing module ICAPE2 from JSON tree.
Importing module IBUF_VPR from JSON tree.
Importing module IBUF_INTERMDISABLE from JSON tree.
Importing module IBUF_IBUFDISABLE from JSON tree.
Importing module IBUF_DLY_ADJ from JSON tree.
Importing module IBUF_ANALOG from JSON tree.
Importing module IBUFGDS_DIFF_OUT from JSON tree.
Importing module IBUFGDS from JSON tree.
Importing module IBUFG from JSON tree.
Importing module IBUFE3 from JSON tree.
Importing module IBUFDS_INTERMDISABLE from JSON tree.
Importing module IBUFDS_IBUFDISABLE from JSON tree.
Importing module IBUFDS_GTXE1 from JSON tree.
Importing module IBUFDS_GTM from JSON tree.
Importing module IBUFDS_GTHE1 from JSON tree.
Importing module IBUFDS_GTE4 from JSON tree.
Importing module IBUFDS_GTE3 from JSON tree.
Importing module IBUFDS_GTE2_VPR from JSON tree.
Importing module IBUFDS_GTE2 from JSON tree.
Importing module IBUFDS_DPHY from JSON tree.
Importing module IBUFDS_DLY_ADJ from JSON tree.
Importing module IBUFDS_DIFF_OUT_INTERMDISABLE from JSON tree.
Importing module IBUFDS_DIFF_OUT_IBUFDISABLE from JSON tree.
Importing module IBUFDS_DIFF_OUT from JSON tree.
Importing module IBUFDSE3 from JSON tree.
Importing module IBUFDS from JSON tree.
Importing module IBUF from JSON tree.
Importing module HSDAC from JSON tree.
Importing module HSADC from JSON tree.
Importing module HPIO_VREF from JSON tree.
Importing module HBM_TWO_STACK_INTF from JSON tree.
Importing module HBM_SNGLBLI_INTF_AXI from JSON tree.
Importing module HBM_SNGLBLI_INTF_APB from JSON tree.
Importing module HBM_REF_CLK from JSON tree.
Importing module HBM_ONE_STACK_INTF from JSON tree.
Importing module HARD_SYNC from JSON tree.
Importing module GTYE4_COMMON from JSON tree.
Importing module GTYE4_CHANNEL from JSON tree.
Importing module GTYE3_COMMON from JSON tree.
Importing module GTYE3_CHANNEL from JSON tree.
Importing module GTX_DUAL from JSON tree.
Importing module GTXE2_COMMON from JSON tree.
Importing module GTXE2_CHANNEL from JSON tree.
Importing module GTXE1 from JSON tree.
Importing module GTP_DUAL from JSON tree.
Importing module GTPE2_COMMON_VPR from JSON tree.
Importing module GTPE2_COMMON from JSON tree.
Importing module GTPE2_CHANNEL_VPR from JSON tree.
Importing module GTPE2_CHANNEL from JSON tree.
Importing module GTPA1_DUAL from JSON tree.
Importing module GTM_DUAL from JSON tree.
Importing module GTHE4_COMMON from JSON tree.
Importing module GTHE4_CHANNEL from JSON tree.
Importing module GTHE3_COMMON from JSON tree.
Importing module GTHE3_CHANNEL from JSON tree.
Importing module GTHE2_COMMON from JSON tree.
Importing module GTHE2_CHANNEL from JSON tree.
Importing module GTHE1_QUAD from JSON tree.
Importing module GT11_DUAL from JSON tree.
Importing module GT11_CUSTOM from JSON tree.
Importing module GT11CLK_MGT from JSON tree.
Importing module GT11CLK from JSON tree.
Importing module GND from JSON tree.
Importing module FRAME_ECC_VIRTEX6 from JSON tree.
Importing module FRAME_ECC_VIRTEX5 from JSON tree.
Importing module FRAME_ECC_VIRTEX4 from JSON tree.
Importing module FRAME_ECCE4 from JSON tree.
Importing module FRAME_ECCE3 from JSON tree.
Importing module FRAME_ECCE2 from JSON tree.
Importing module FIFO36_72 from JSON tree.
Importing module FIFO36E2 from JSON tree.
Importing module FIFO36E1 from JSON tree.
Importing module FIFO36 from JSON tree.
Importing module FIFO18_36 from JSON tree.
Importing module FIFO18E2 from JSON tree.
Importing module FIFO18E1 from JSON tree.
Importing module FIFO18 from JSON tree.
Importing module FIFO16 from JSON tree.
Importing module FE from JSON tree.
Importing module FDSE_ZINI from JSON tree.
Importing module FDSE_1 from JSON tree.
Importing module FDSE from JSON tree.
Importing module FDRSE_1 from JSON tree.
Importing module FDRSE from JSON tree.
Importing module FDRE_ZINI from JSON tree.
Importing module FDRE_1 from JSON tree.
Importing module FDRE from JSON tree.
Importing module FDPE_ZINI from JSON tree.
Importing module FDPE_1 from JSON tree.
Importing module FDPE from JSON tree.
Importing module FDDRRSE from JSON tree.
Importing module FDDRCPE from JSON tree.
Importing module FDCPE_1 from JSON tree.
Importing module FDCPE from JSON tree.
Importing module FDCE_ZINI from JSON tree.
Importing module FDCE_1 from JSON tree.
Importing module FDCE from JSON tree.
Importing module FD from JSON tree.
Importing module EMAC from JSON tree.
Importing module EFUSE_USR from JSON tree.
Importing module DSP48E2 from JSON tree.
Importing module DSP48E1 from JSON tree.
Importing module DSP48E from JSON tree.
Importing module DSP48A1 from JSON tree.
Importing module DSP48A from JSON tree.
Importing module DSP48 from JSON tree.
Importing module DRAM_8_OUTPUT_STUB from JSON tree.
Importing module DRAM_4_OUTPUT_STUB from JSON tree.
Importing module DRAM_2_OUTPUT_STUB from JSON tree.
Importing module DPRAM64_for_RAM128X1D from JSON tree.
Importing module DPRAM64 from JSON tree.
Importing module DPRAM32 from JSON tree.
Importing module DNA_PORTE2 from JSON tree.
Importing module DNA_PORT from JSON tree.
Importing module DI64_STUB from JSON tree.
Importing module DCM_SP from JSON tree.
Importing module DCM_PS from JSON tree.
Importing module DCM_CLKGEN from JSON tree.
Importing module DCM_BASE from JSON tree.
Importing module DCM_ADV from JSON tree.
Importing module DCM from JSON tree.
Importing module DCIRESET from JSON tree.
Importing module CRC64 from JSON tree.
Importing module CRC32 from JSON tree.
Importing module CMACE4 from JSON tree.
Importing module CMAC from JSON tree.
Importing module CFGLUT5 from JSON tree.
Importing module CE_VCC from JSON tree.
Importing module CARRY_CO_LUT from JSON tree.
Importing module CARRY_CO_DIRECT from JSON tree.
Importing module CARRY_COUT_PLUG from JSON tree.
Importing module CARRY8 from JSON tree.
Importing module CARRY4_VPR from JSON tree.
Importing module CARRY4 from JSON tree.
Importing module CAPTURE_VIRTEX6 from JSON tree.
Importing module CAPTURE_VIRTEX5 from JSON tree.
Importing module CAPTURE_VIRTEX4 from JSON tree.
Importing module CAPTURE_SPARTAN3A from JSON tree.
Importing module CAPTURE_SPARTAN3 from JSON tree.
Importing module CAPTUREE2 from JSON tree.
Importing module BUFT from JSON tree.
Importing module BUFR from JSON tree.
Importing module BUFPLL_MCB from JSON tree.
Importing module BUFPLL from JSON tree.
Importing module BUFMRCE from JSON tree.
Importing module BUFMR from JSON tree.
Importing module BUFIODQS from JSON tree.
Importing module BUFIO2_2CLK from JSON tree.
Importing module BUFIO2FB from JSON tree.
Importing module BUFIO2 from JSON tree.
Importing module BUFIO from JSON tree.
Importing module BUFHCE_VPR from JSON tree.
Importing module BUFHCE from JSON tree.
Importing module BUFH from JSON tree.
Importing module BUFG_PS from JSON tree.
Importing module BUFG_GT_SYNC from JSON tree.
Importing module BUFG_GT from JSON tree.
Importing module BUFGMUX_VIRTEX4 from JSON tree.
Importing module BUFGMUX_CTRL from JSON tree.
Importing module BUFGMUX_1 from JSON tree.
Importing module BUFGMUX from JSON tree.
Importing module BUFGCTRL_VPR from JSON tree.
Importing module BUFGCTRL from JSON tree.
Importing module BUFGCE_DIV from JSON tree.
Importing module BUFGCE_1 from JSON tree.
Importing module BUFGCE from JSON tree.
Importing module BUFG from JSON tree.
Importing module BSCAN_VIRTEX6 from JSON tree.
Importing module BSCAN_VIRTEX5 from JSON tree.
Importing module BSCAN_VIRTEX4 from JSON tree.
Importing module BSCAN_SPARTAN6 from JSON tree.
Importing module BSCAN_SPARTAN3A from JSON tree.
Importing module BSCAN_SPARTAN3 from JSON tree.
Importing module BSCANE2 from JSON tree.
Importing module BITSLICE_CONTROL from JSON tree.
Importing module BANK from JSON tree.
Importing module AND2B1L from JSON tree.
Importing module \$__ABC9_LUT8 from JSON tree.
Importing module \$__ABC9_LUT7 from JSON tree.

31. Executing TECHMAP pass (map to technology primitives).

31.1. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/clean_carry_map.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/clean_carry_map.v' to AST representation.
Generating RTLIL representation for module `\CARRY_CO_DIRECT'.
Generating RTLIL representation for module `\CARRY_CO_LUT'.
Generating RTLIL representation for module `\CARRY_CO_TOP_POP'.
Successfully finished Verilog frontend.

31.2. Continuing TECHMAP pass.
No more expansions possible.

32. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v' to AST representation.
Replacing existing blackbox module `\VCC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:24.1-26.10.
Generating RTLIL representation for module `\VCC'.
Replacing existing blackbox module `\GND' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:28.1-30.10.
Generating RTLIL representation for module `\GND'.
Replacing existing blackbox module `\IBUF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:32.1-42.10.
Generating RTLIL representation for module `\IBUF'.
Replacing existing blackbox module `\IBUFG' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:44.1-53.10.
Generating RTLIL representation for module `\IBUFG'.
Replacing existing blackbox module `\OBUF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:55.1-66.10.
Generating RTLIL representation for module `\OBUF'.
Replacing existing blackbox module `\IOBUF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:68.1-85.10.
Generating RTLIL representation for module `\IOBUF'.
Replacing existing blackbox module `\OBUFT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:87.1-101.10.
Generating RTLIL representation for module `\OBUFT'.
Replacing existing blackbox module `\BUFG' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:103.1-112.10.
Generating RTLIL representation for module `\BUFG'.
Replacing existing blackbox module `\BUFGCTRL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:114.1-148.10.
Generating RTLIL representation for module `\BUFGCTRL'.
Replacing existing blackbox module `\BUFHCE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:150.1-163.10.
Generating RTLIL representation for module `\BUFHCE'.
Replacing existing blackbox module `\INV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:173.1-182.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\LUT1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:185.1-191.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:194.1-202.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:205.1-215.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:218.1-230.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:233.1-247.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:253.1-269.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\LUT6_2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:271.1-285.10.
Generating RTLIL representation for module `\LUT6_2'.
Replacing existing blackbox module `\$__ABC9_LUT7' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:290.1-303.10.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Replacing existing blackbox module `\$__ABC9_LUT8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:308.1-322.10.
Generating RTLIL representation for module `\$__ABC9_LUT8'.
Replacing existing blackbox module `\MUXCY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:324.1-326.10.
Generating RTLIL representation for module `\MUXCY'.
Replacing existing blackbox module `\MUXF5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:328.1-330.10.
Generating RTLIL representation for module `\MUXF5'.
Replacing existing blackbox module `\MUXF6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:332.1-334.10.
Generating RTLIL representation for module `\MUXF6'.
Replacing existing module `\MUXF7' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:337.1-345.10.
Generating RTLIL representation for module `\MUXF7'.
Replacing existing module `\MUXF8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:348.1-356.10.
Generating RTLIL representation for module `\MUXF8'.
Replacing existing blackbox module `\MUXF9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:358.1-360.10.
Generating RTLIL representation for module `\MUXF9'.
Replacing existing blackbox module `\XORCY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:362.1-364.10.
Generating RTLIL representation for module `\XORCY'.
Replacing existing module `\CARRY4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:367.1-436.10.
Generating RTLIL representation for module `\CARRY4'.
Replacing existing blackbox module `\CARRY8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:438.1-456.10.
Generating RTLIL representation for module `\CARRY8'.
Replacing existing blackbox module `\ORCY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:458.1-460.10.
Generating RTLIL representation for module `\ORCY'.
Replacing existing blackbox module `\MULT_AND' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:462.1-464.10.
Generating RTLIL representation for module `\MULT_AND'.
Replacing existing module `\FDRE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:471.1-509.10.
Generating RTLIL representation for module `\FDRE'.
Replacing existing module `\FDRE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:512.1-533.10.
Generating RTLIL representation for module `\FDRE_1'.
Replacing existing module `\FDSE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:536.1-574.10.
Generating RTLIL representation for module `\FDSE'.
Replacing existing module `\FDSE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:577.1-599.10.
Generating RTLIL representation for module `\FDSE_1'.
Replacing existing blackbox module `\FDRSE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:601.1-634.10.
Generating RTLIL representation for module `\FDRSE'.
Replacing existing blackbox module `\FDRSE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:636.1-669.10.
Generating RTLIL representation for module `\FDRSE_1'.
Replacing existing module `\FDCE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:672.1-718.10.
Generating RTLIL representation for module `\FDCE'.
Replacing existing module `\FDCE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:721.1-749.10.
Generating RTLIL representation for module `\FDCE_1'.
Replacing existing module `\FDPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:752.1-797.10.
Generating RTLIL representation for module `\FDPE'.
Replacing existing module `\FDPE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:800.1-828.10.
Generating RTLIL representation for module `\FDPE_1'.
Replacing existing blackbox module `\FDCPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:830.1-873.10.
Generating RTLIL representation for module `\FDCPE'.
Replacing existing blackbox module `\FDCPE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:875.1-918.10.
Generating RTLIL representation for module `\FDCPE_1'.
Replacing existing blackbox module `\LDCE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:920.1-940.10.
Generating RTLIL representation for module `\LDCE'.
Replacing existing blackbox module `\LDPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:942.1-962.10.
Generating RTLIL representation for module `\LDPE'.
Replacing existing blackbox module `\LDCPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:964.1-993.10.
Generating RTLIL representation for module `\LDCPE'.
Replacing existing blackbox module `\AND2B1L' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:995.1-1003.10.
Generating RTLIL representation for module `\AND2B1L'.
Replacing existing blackbox module `\OR2L' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1005.1-1013.10.
Generating RTLIL representation for module `\OR2L'.
Replacing existing blackbox module `\RAM16X1S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1019.1-1035.10.
Generating RTLIL representation for module `\RAM16X1S'.
Replacing existing blackbox module `\RAM16X1S_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1037.1-1053.10.
Generating RTLIL representation for module `\RAM16X1S_1'.
Replacing existing blackbox module `\RAM32X1S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1055.1-1071.10.
Generating RTLIL representation for module `\RAM32X1S'.
Replacing existing blackbox module `\RAM32X1S_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1073.1-1089.10.
Generating RTLIL representation for module `\RAM32X1S_1'.
Replacing existing blackbox module `\RAM64X1S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1091.1-1107.10.
Generating RTLIL representation for module `\RAM64X1S'.
Replacing existing blackbox module `\RAM64X1S_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1109.1-1125.10.
Generating RTLIL representation for module `\RAM64X1S_1'.
Replacing existing blackbox module `\RAM128X1S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1127.1-1143.10.
Generating RTLIL representation for module `\RAM128X1S'.
Replacing existing blackbox module `\RAM128X1S_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1145.1-1161.10.
Generating RTLIL representation for module `\RAM128X1S_1'.
Replacing existing blackbox module `\RAM256X1S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1163.1-1178.10.
Generating RTLIL representation for module `\RAM256X1S'.
Replacing existing blackbox module `\RAM512X1S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1180.1-1195.10.
Generating RTLIL representation for module `\RAM512X1S'.
Replacing existing blackbox module `\RAM16X2S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1199.1-1222.10.
Generating RTLIL representation for module `\RAM16X2S'.
Replacing existing blackbox module `\RAM32X2S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1224.1-1247.10.
Generating RTLIL representation for module `\RAM32X2S'.
Replacing existing blackbox module `\RAM64X2S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1249.1-1272.10.
Generating RTLIL representation for module `\RAM64X2S'.
Replacing existing blackbox module `\RAM16X4S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1274.1-1305.10.
Generating RTLIL representation for module `\RAM16X4S'.
Replacing existing blackbox module `\RAM32X4S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1307.1-1338.10.
Generating RTLIL representation for module `\RAM32X4S'.
Replacing existing blackbox module `\RAM16X8S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1340.1-1387.10.
Generating RTLIL representation for module `\RAM16X8S'.
Replacing existing blackbox module `\RAM32X8S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1389.1-1436.10.
Generating RTLIL representation for module `\RAM32X8S'.
Replacing existing blackbox module `\RAM16X1D' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1440.1-1459.10.
Generating RTLIL representation for module `\RAM16X1D'.
Replacing existing blackbox module `\RAM16X1D_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1461.1-1480.10.
Generating RTLIL representation for module `\RAM16X1D_1'.
Replacing existing module `\RAM32X1D' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1483.1-1535.10.
Generating RTLIL representation for module `\RAM32X1D'.
Replacing existing module `\RAM32X1D_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1538.1-1585.10.
Generating RTLIL representation for module `\RAM32X1D_1'.
Replacing existing module `\RAM64X1D' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1588.1-1644.10.
Generating RTLIL representation for module `\RAM64X1D'.
Replacing existing blackbox module `\RAM64X1D_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1646.1-1692.10.
Generating RTLIL representation for module `\RAM64X1D_1'.
Replacing existing module `\RAM128X1D' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1695.1-1754.10.
Generating RTLIL representation for module `\RAM128X1D'.
Replacing existing blackbox module `\RAM256X1D' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1756.1-1772.10.
Generating RTLIL representation for module `\RAM256X1D'.
Replacing existing module `\RAM32M' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1777.1-1879.10.
Generating RTLIL representation for module `\RAM32M'.
Replacing existing blackbox module `\RAM32M16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1881.1-1948.10.
Generating RTLIL representation for module `\RAM32M16'.
Replacing existing module `\RAM64M' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1951.1-2035.10.
Generating RTLIL representation for module `\RAM64M'.
Replacing existing blackbox module `\RAM64M8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2037.1-2104.10.
Generating RTLIL representation for module `\RAM64M8'.
Replacing existing blackbox module `\RAM32X16DR8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2106.1-2152.10.
Generating RTLIL representation for module `\RAM32X16DR8'.
Replacing existing blackbox module `\RAM64X8SW' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2154.1-2203.10.
Generating RTLIL representation for module `\RAM64X8SW'.
Replacing existing blackbox module `\ROM16X1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2207.1-2213.10.
Generating RTLIL representation for module `\ROM16X1'.
Replacing existing blackbox module `\ROM32X1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2215.1-2221.10.
Generating RTLIL representation for module `\ROM32X1'.
Replacing existing blackbox module `\ROM64X1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2223.1-2229.10.
Generating RTLIL representation for module `\ROM64X1'.
Replacing existing blackbox module `\ROM128X1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2231.1-2237.10.
Generating RTLIL representation for module `\ROM128X1'.
Replacing existing blackbox module `\ROM256X1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2239.1-2245.10.
Generating RTLIL representation for module `\ROM256X1'.
Replacing existing module `\SRL16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2250.1-2273.10.
Generating RTLIL representation for module `\SRL16'.
Replacing existing module `\SRL16E' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2276.1-2311.10.
Generating RTLIL representation for module `\SRL16E'.
Replacing existing module `\SRLC16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2314.1-2341.10.
Generating RTLIL representation for module `\SRLC16'.
Replacing existing module `\SRLC16E' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2344.1-2384.10.
Generating RTLIL representation for module `\SRLC16E'.
Replacing existing module `\SRLC32E' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2387.1-2429.10.
Generating RTLIL representation for module `\SRLC32E'.
Replacing existing blackbox module `\CFGLUT5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2431.1-2454.10.
Generating RTLIL representation for module `\CFGLUT5'.
Replacing existing blackbox module `\MULT18X18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2462.1-2470.10.
Generating RTLIL representation for module `\MULT18X18'.
Replacing existing blackbox module `\MULT18X18S' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2474.1-2490.10.
Generating RTLIL representation for module `\MULT18X18S'.
Replacing existing blackbox module `\MULT18X18SIO' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2494.1-2561.10.
Generating RTLIL representation for module `\MULT18X18SIO'.
Replacing existing blackbox module `\DSP48A' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2565.1-2661.10.
Generating RTLIL representation for module `\DSP48A'.
Replacing existing blackbox module `\DSP48A1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2665.1-2959.10.
Generating RTLIL representation for module `\DSP48A1'.
Replacing existing blackbox module `\DSP48' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2961.1-3189.10.
Generating RTLIL representation for module `\DSP48'.
Replacing existing blackbox module `\DSP48E1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:3203.1-3946.10.
Generating RTLIL representation for module `\DSP48E1'.
Replacing existing blackbox module `\RAMB18E1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:3952.1-4128.10.
Generating RTLIL representation for module `\RAMB18E1'.
Replacing existing blackbox module `\RAMB36E1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:4130.1-4392.10.
Generating RTLIL representation for module `\RAMB36E1'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v' to AST representation.
Replacing existing blackbox module `\RAMB4_S1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3.1-28.10.
Generating RTLIL representation for module `\RAMB4_S1'.
Replacing existing blackbox module `\RAMB4_S2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:30.1-55.10.
Generating RTLIL representation for module `\RAMB4_S2'.
Replacing existing blackbox module `\RAMB4_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:57.1-82.10.
Generating RTLIL representation for module `\RAMB4_S4'.
Replacing existing blackbox module `\RAMB4_S8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:84.1-109.10.
Generating RTLIL representation for module `\RAMB4_S8'.
Replacing existing blackbox module `\RAMB4_S16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:111.1-136.10.
Generating RTLIL representation for module `\RAMB4_S16'.
Replacing existing blackbox module `\RAMB4_S1_S1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:138.1-172.10.
Generating RTLIL representation for module `\RAMB4_S1_S1'.
Replacing existing blackbox module `\RAMB4_S1_S2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:174.1-208.10.
Generating RTLIL representation for module `\RAMB4_S1_S2'.
Replacing existing blackbox module `\RAMB4_S1_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:210.1-244.10.
Generating RTLIL representation for module `\RAMB4_S1_S4'.
Replacing existing blackbox module `\RAMB4_S1_S8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:246.1-280.10.
Generating RTLIL representation for module `\RAMB4_S1_S8'.
Replacing existing blackbox module `\RAMB4_S1_S16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:282.1-316.10.
Generating RTLIL representation for module `\RAMB4_S1_S16'.
Replacing existing blackbox module `\RAMB4_S2_S2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:318.1-352.10.
Generating RTLIL representation for module `\RAMB4_S2_S2'.
Replacing existing blackbox module `\RAMB4_S2_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:354.1-388.10.
Generating RTLIL representation for module `\RAMB4_S2_S4'.
Replacing existing blackbox module `\RAMB4_S2_S8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:390.1-424.10.
Generating RTLIL representation for module `\RAMB4_S2_S8'.
Replacing existing blackbox module `\RAMB4_S2_S16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:426.1-460.10.
Generating RTLIL representation for module `\RAMB4_S2_S16'.
Replacing existing blackbox module `\RAMB4_S4_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:462.1-496.10.
Generating RTLIL representation for module `\RAMB4_S4_S4'.
Replacing existing blackbox module `\RAMB4_S4_S8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:498.1-532.10.
Generating RTLIL representation for module `\RAMB4_S4_S8'.
Replacing existing blackbox module `\RAMB4_S4_S16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:534.1-568.10.
Generating RTLIL representation for module `\RAMB4_S4_S16'.
Replacing existing blackbox module `\RAMB4_S8_S8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:570.1-604.10.
Generating RTLIL representation for module `\RAMB4_S8_S8'.
Replacing existing blackbox module `\RAMB4_S8_S16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:606.1-640.10.
Generating RTLIL representation for module `\RAMB4_S8_S16'.
Replacing existing blackbox module `\RAMB4_S16_S16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:642.1-676.10.
Generating RTLIL representation for module `\RAMB4_S16_S16'.
Replacing existing blackbox module `\RAMB16_S1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:678.1-754.10.
Generating RTLIL representation for module `\RAMB16_S1'.
Replacing existing blackbox module `\RAMB16_S2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:756.1-832.10.
Generating RTLIL representation for module `\RAMB16_S2'.
Replacing existing blackbox module `\RAMB16_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:834.1-910.10.
Generating RTLIL representation for module `\RAMB16_S4'.
Replacing existing blackbox module `\RAMB16_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:912.1-998.10.
Generating RTLIL representation for module `\RAMB16_S9'.
Replacing existing blackbox module `\RAMB16_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1000.1-1086.10.
Generating RTLIL representation for module `\RAMB16_S18'.
Replacing existing blackbox module `\RAMB16_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1088.1-1174.10.
Generating RTLIL representation for module `\RAMB16_S36'.
Replacing existing blackbox module `\RAMB16_S1_S1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1176.1-1264.10.
Generating RTLIL representation for module `\RAMB16_S1_S1'.
Replacing existing blackbox module `\RAMB16_S1_S2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1266.1-1354.10.
Generating RTLIL representation for module `\RAMB16_S1_S2'.
Replacing existing blackbox module `\RAMB16_S1_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1356.1-1444.10.
Generating RTLIL representation for module `\RAMB16_S1_S4'.
Replacing existing blackbox module `\RAMB16_S1_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1446.1-1544.10.
Generating RTLIL representation for module `\RAMB16_S1_S9'.
Replacing existing blackbox module `\RAMB16_S1_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1546.1-1644.10.
Generating RTLIL representation for module `\RAMB16_S1_S18'.
Replacing existing blackbox module `\RAMB16_S1_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1646.1-1744.10.
Generating RTLIL representation for module `\RAMB16_S1_S36'.
Replacing existing blackbox module `\RAMB16_S2_S2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1746.1-1834.10.
Generating RTLIL representation for module `\RAMB16_S2_S2'.
Replacing existing blackbox module `\RAMB16_S2_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1836.1-1924.10.
Generating RTLIL representation for module `\RAMB16_S2_S4'.
Replacing existing blackbox module `\RAMB16_S2_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:1926.1-2024.10.
Generating RTLIL representation for module `\RAMB16_S2_S9'.
Replacing existing blackbox module `\RAMB16_S2_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2026.1-2124.10.
Generating RTLIL representation for module `\RAMB16_S2_S18'.
Replacing existing blackbox module `\RAMB16_S2_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2126.1-2224.10.
Generating RTLIL representation for module `\RAMB16_S2_S36'.
Replacing existing blackbox module `\RAMB16_S4_S4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2226.1-2314.10.
Generating RTLIL representation for module `\RAMB16_S4_S4'.
Replacing existing blackbox module `\RAMB16_S4_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2316.1-2414.10.
Generating RTLIL representation for module `\RAMB16_S4_S9'.
Replacing existing blackbox module `\RAMB16_S4_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2416.1-2514.10.
Generating RTLIL representation for module `\RAMB16_S4_S18'.
Replacing existing blackbox module `\RAMB16_S4_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2516.1-2614.10.
Generating RTLIL representation for module `\RAMB16_S4_S36'.
Replacing existing blackbox module `\RAMB16_S9_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2616.1-2716.10.
Generating RTLIL representation for module `\RAMB16_S9_S9'.
Replacing existing blackbox module `\RAMB16_S9_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2718.1-2818.10.
Generating RTLIL representation for module `\RAMB16_S9_S18'.
Replacing existing blackbox module `\RAMB16_S9_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2820.1-2920.10.
Generating RTLIL representation for module `\RAMB16_S9_S36'.
Replacing existing blackbox module `\RAMB16_S18_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:2922.1-3022.10.
Generating RTLIL representation for module `\RAMB16_S18_S18'.
Replacing existing blackbox module `\RAMB16_S18_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3024.1-3124.10.
Generating RTLIL representation for module `\RAMB16_S18_S36'.
Replacing existing blackbox module `\RAMB16_S36_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3126.1-3226.10.
Generating RTLIL representation for module `\RAMB16_S36_S36'.
Replacing existing blackbox module `\RAMB16BWE_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3228.1-3314.10.
Generating RTLIL representation for module `\RAMB16BWE_S18'.
Replacing existing blackbox module `\RAMB16BWE_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3316.1-3402.10.
Generating RTLIL representation for module `\RAMB16BWE_S36'.
Replacing existing blackbox module `\RAMB16BWE_S18_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3404.1-3504.10.
Generating RTLIL representation for module `\RAMB16BWE_S18_S9'.
Replacing existing blackbox module `\RAMB16BWE_S18_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3506.1-3606.10.
Generating RTLIL representation for module `\RAMB16BWE_S18_S18'.
Replacing existing blackbox module `\RAMB16BWE_S36_S9' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3608.1-3708.10.
Generating RTLIL representation for module `\RAMB16BWE_S36_S9'.
Replacing existing blackbox module `\RAMB16BWE_S36_S18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3710.1-3810.10.
Generating RTLIL representation for module `\RAMB16BWE_S36_S18'.
Replacing existing blackbox module `\RAMB16BWE_S36_S36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3812.1-3912.10.
Generating RTLIL representation for module `\RAMB16BWE_S36_S36'.
Replacing existing blackbox module `\RAMB16BWER' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:3914.1-4029.10.
Generating RTLIL representation for module `\RAMB16BWER'.
Replacing existing blackbox module `\RAMB8BWER' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4031.1-4110.10.
Generating RTLIL representation for module `\RAMB8BWER'.
Replacing existing blackbox module `\FIFO16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4112.1-4136.10.
Generating RTLIL representation for module `\FIFO16'.
Replacing existing blackbox module `\RAMB16' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4138.1-4255.10.
Generating RTLIL representation for module `\RAMB16'.
Replacing existing blackbox module `\RAMB32_S64_ECC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4257.1-4272.10.
Generating RTLIL representation for module `\RAMB32_S64_ECC'.
Replacing existing blackbox module `\FIFO18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4274.1-4301.10.
Generating RTLIL representation for module `\FIFO18'.
Replacing existing blackbox module `\FIFO18_36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4303.1-4329.10.
Generating RTLIL representation for module `\FIFO18_36'.
Replacing existing blackbox module `\FIFO36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4331.1-4358.10.
Generating RTLIL representation for module `\FIFO36'.
Replacing existing blackbox module `\FIFO36_72' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4360.1-4391.10.
Generating RTLIL representation for module `\FIFO36_72'.
Replacing existing blackbox module `\RAMB18' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4393.1-4503.10.
Generating RTLIL representation for module `\RAMB18'.
Replacing existing blackbox module `\RAMB36' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4505.1-4697.10.
Generating RTLIL representation for module `\RAMB36'.
Replacing existing blackbox module `\RAMB18SDP' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4699.1-4793.10.
Generating RTLIL representation for module `\RAMB18SDP'.
Replacing existing blackbox module `\RAMB36SDP' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4795.1-4967.10.
Generating RTLIL representation for module `\RAMB36SDP'.
Replacing existing blackbox module `\FIFO18E1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:4969.1-5013.10.
Generating RTLIL representation for module `\FIFO18E1'.
Replacing existing blackbox module `\FIFO36E1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5015.1-5066.10.
Generating RTLIL representation for module `\FIFO36E1'.
Replacing existing blackbox module `\FIFO18E2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5068.1-5131.10.
Generating RTLIL representation for module `\FIFO18E2'.
Replacing existing blackbox module `\FIFO36E2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5133.1-5204.10.
Generating RTLIL representation for module `\FIFO36E2'.
Replacing existing blackbox module `\RAMB18E2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5206.1-5364.10.
Generating RTLIL representation for module `\RAMB18E2'.
Replacing existing blackbox module `\RAMB36E2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5366.1-5610.10.
Generating RTLIL representation for module `\RAMB36E2'.
Replacing existing blackbox module `\URAM288' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5612.1-5725.10.
Generating RTLIL representation for module `\URAM288'.
Replacing existing blackbox module `\URAM288_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5727.1-5790.10.
Generating RTLIL representation for module `\URAM288_BASE'.
Replacing existing blackbox module `\DSP48E' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5792.1-5862.10.
Generating RTLIL representation for module `\DSP48E'.
Replacing existing blackbox module `\DSP48E2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5864.1-5977.10.
Generating RTLIL representation for module `\DSP48E2'.
Replacing existing blackbox module `\FDDRCPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5979.1-5991.10.
Generating RTLIL representation for module `\FDDRCPE'.
Replacing existing blackbox module `\FDDRRSE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:5993.1-6005.10.
Generating RTLIL representation for module `\FDDRRSE'.
Replacing existing blackbox module `\IFDDRCPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6007.1-6019.10.
Generating RTLIL representation for module `\IFDDRCPE'.
Replacing existing blackbox module `\IFDDRRSE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6021.1-6033.10.
Generating RTLIL representation for module `\IFDDRRSE'.
Replacing existing blackbox module `\OFDDRCPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6035.1-6047.10.
Generating RTLIL representation for module `\OFDDRCPE'.
Replacing existing blackbox module `\OFDDRRSE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6049.1-6061.10.
Generating RTLIL representation for module `\OFDDRRSE'.
Replacing existing blackbox module `\OFDDRTCPE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6063.1-6076.10.
Generating RTLIL representation for module `\OFDDRTCPE'.
Replacing existing blackbox module `\OFDDRTRSE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6078.1-6091.10.
Generating RTLIL representation for module `\OFDDRTRSE'.
Replacing existing blackbox module `\IDDR2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6093.1-6108.10.
Generating RTLIL representation for module `\IDDR2'.
Replacing existing blackbox module `\ODDR2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6110.1-6124.10.
Generating RTLIL representation for module `\ODDR2'.
Replacing existing blackbox module `\IDDR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6126.1-6145.10.
Generating RTLIL representation for module `\IDDR'.
Replacing existing blackbox module `\IDDR_2CLK' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6147.1-6168.10.
Generating RTLIL representation for module `\IDDR_2CLK'.
Replacing existing blackbox module `\ODDR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6170.1-6190.10.
Generating RTLIL representation for module `\ODDR'.
Replacing existing blackbox module `\IDELAYCTRL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6193.1-6199.10.
Generating RTLIL representation for module `\IDELAYCTRL'.
Replacing existing blackbox module `\IDELAY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6201.1-6211.10.
Generating RTLIL representation for module `\IDELAY'.
Replacing existing blackbox module `\ISERDES' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6213.1-6260.10.
Generating RTLIL representation for module `\ISERDES'.
Replacing existing blackbox module `\OSERDES' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6262.1-6296.10.
Generating RTLIL representation for module `\OSERDES'.
Replacing existing blackbox module `\IODELAY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6298.1-6316.10.
Generating RTLIL representation for module `\IODELAY'.
Replacing existing blackbox module `\ISERDES_NODELAY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6318.1-6352.10.
Generating RTLIL representation for module `\ISERDES_NODELAY'.
Replacing existing blackbox module `\IODELAYE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6354.1-6378.10.
Generating RTLIL representation for module `\IODELAYE1'.
Replacing existing blackbox module `\ISERDESE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6380.1-6426.10.
Generating RTLIL representation for module `\ISERDESE1'.
Replacing existing blackbox module `\OSERDESE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6428.1-6471.10.
Generating RTLIL representation for module `\OSERDESE1'.
Replacing existing blackbox module `\IDELAYE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6473.1-6502.10.
Generating RTLIL representation for module `\IDELAYE2'.
Replacing existing blackbox module `\ODELAYE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6504.1-6531.10.
Generating RTLIL representation for module `\ODELAYE2'.
Replacing existing blackbox module `\ISERDESE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6533.1-6599.10.
Generating RTLIL representation for module `\ISERDESE2'.
Replacing existing blackbox module `\OSERDESE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6601.1-6670.10.
Generating RTLIL representation for module `\OSERDESE2'.
Replacing existing blackbox module `\PHASER_IN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6673.1-6707.10.
Generating RTLIL representation for module `\PHASER_IN'.
Replacing existing blackbox module `\PHASER_IN_PHY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6710.1-6752.10.
Generating RTLIL representation for module `\PHASER_IN_PHY'.
Replacing existing blackbox module `\PHASER_OUT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6755.1-6794.10.
Generating RTLIL representation for module `\PHASER_OUT'.
Replacing existing blackbox module `\PHASER_OUT_PHY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6797.1-6841.10.
Generating RTLIL representation for module `\PHASER_OUT_PHY'.
Replacing existing blackbox module `\PHASER_REF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6844.1-6853.10.
Generating RTLIL representation for module `\PHASER_REF'.
Replacing existing blackbox module `\PHY_CONTROL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6856.1-6914.10.
Generating RTLIL representation for module `\PHY_CONTROL'.
Replacing existing blackbox module `\IDDRE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6916.1-6930.10.
Generating RTLIL representation for module `\IDDRE1'.
Replacing existing blackbox module `\ODDRE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6932.1-6947.10.
Generating RTLIL representation for module `\ODDRE1'.
Replacing existing blackbox module `\IDELAYE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6949.1-6979.10.
Generating RTLIL representation for module `\IDELAYE3'.
Replacing existing blackbox module `\ODELAYE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:6981.1-7008.10.
Generating RTLIL representation for module `\ODELAYE3'.
Replacing existing blackbox module `\ISERDESE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7010.1-7038.10.
Generating RTLIL representation for module `\ISERDESE3'.
Replacing existing blackbox module `\OSERDESE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7040.1-7063.10.
Generating RTLIL representation for module `\OSERDESE3'.
Replacing existing blackbox module `\BITSLICE_CONTROL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7066.1-7148.10.
Generating RTLIL representation for module `\BITSLICE_CONTROL'.
Replacing existing blackbox module `\RIU_OR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7151.1-7160.10.
Generating RTLIL representation for module `\RIU_OR'.
Replacing existing blackbox module `\RX_BITSLICE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7162.1-7213.10.
Generating RTLIL representation for module `\RX_BITSLICE'.
Replacing existing blackbox module `\RXTX_BITSLICE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7215.1-7283.10.
Generating RTLIL representation for module `\RXTX_BITSLICE'.
Replacing existing blackbox module `\TX_BITSLICE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7285.1-7323.10.
Generating RTLIL representation for module `\TX_BITSLICE'.
Replacing existing blackbox module `\TX_BITSLICE_TRI' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7325.1-7355.10.
Generating RTLIL representation for module `\TX_BITSLICE_TRI'.
Replacing existing blackbox module `\IODELAY2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7357.1-7386.10.
Generating RTLIL representation for module `\IODELAY2'.
Replacing existing blackbox module `\IODRP2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7388.1-7409.10.
Generating RTLIL representation for module `\IODRP2'.
Replacing existing blackbox module `\IODRP2_MCB' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7411.1-7442.10.
Generating RTLIL representation for module `\IODRP2_MCB'.
Replacing existing blackbox module `\ISERDES2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7444.1-7473.10.
Generating RTLIL representation for module `\ISERDES2'.
Replacing existing blackbox module `\OSERDES2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7475.1-7512.10.
Generating RTLIL representation for module `\OSERDES2'.
Replacing existing blackbox module `\IBUF_DLY_ADJ' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7514.1-7521.10.
Generating RTLIL representation for module `\IBUF_DLY_ADJ'.
Replacing existing blackbox module `\IBUF_IBUFDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7523.1-7532.10.
Generating RTLIL representation for module `\IBUF_IBUFDISABLE'.
Replacing existing blackbox module `\IBUF_INTERMDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7534.1-7544.10.
Generating RTLIL representation for module `\IBUF_INTERMDISABLE'.
Replacing existing blackbox module `\IBUF_ANALOG' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7546.1-7550.10.
Generating RTLIL representation for module `\IBUF_ANALOG'.
Replacing existing blackbox module `\IBUFE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7552.1-7564.10.
Generating RTLIL representation for module `\IBUFE3'.
Replacing existing blackbox module `\IBUFDS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7566.1-7579.10.
Generating RTLIL representation for module `\IBUFDS'.
Replacing existing blackbox module `\IBUFDS_DLY_ADJ' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7581.1-7591.10.
Generating RTLIL representation for module `\IBUFDS_DLY_ADJ'.
Replacing existing blackbox module `\IBUFDS_IBUFDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7593.1-7606.10.
Generating RTLIL representation for module `\IBUFDS_IBUFDISABLE'.
Replacing existing blackbox module `\IBUFDS_INTERMDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7608.1-7622.10.
Generating RTLIL representation for module `\IBUFDS_INTERMDISABLE'.
Replacing existing blackbox module `\IBUFDS_DIFF_OUT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7624.1-7635.10.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT'.
Replacing existing blackbox module `\IBUFDS_DIFF_OUT_IBUFDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7637.1-7651.10.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_IBUFDISABLE'.
Replacing existing blackbox module `\IBUFDS_DIFF_OUT_INTERMDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7653.1-7668.10.
Generating RTLIL representation for module `\IBUFDS_DIFF_OUT_INTERMDISABLE'.
Replacing existing blackbox module `\IBUFDSE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7670.1-7685.10.
Generating RTLIL representation for module `\IBUFDSE3'.
Replacing existing blackbox module `\IBUFDS_DPHY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7687.1-7699.10.
Generating RTLIL representation for module `\IBUFDS_DPHY'.
Replacing existing blackbox module `\IBUFGDS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7701.1-7712.10.
Generating RTLIL representation for module `\IBUFGDS'.
Replacing existing blackbox module `\IBUFGDS_DIFF_OUT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7714.1-7725.10.
Generating RTLIL representation for module `\IBUFGDS_DIFF_OUT'.
Replacing existing blackbox module `\IOBUF_DCIEN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7727.1-7741.10.
Generating RTLIL representation for module `\IOBUF_DCIEN'.
Replacing existing blackbox module `\IOBUF_INTERMDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7743.1-7757.10.
Generating RTLIL representation for module `\IOBUF_INTERMDISABLE'.
Replacing existing blackbox module `\IOBUFE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7759.1-7775.10.
Generating RTLIL representation for module `\IOBUFE3'.
Replacing existing blackbox module `\IOBUFDS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7777.1-7790.10.
Generating RTLIL representation for module `\IOBUFDS'.
Replacing existing blackbox module `\IOBUFDS_DCIEN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7792.1-7809.10.
Generating RTLIL representation for module `\IOBUFDS_DCIEN'.
Replacing existing blackbox module `\IOBUFDS_INTERMDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7811.1-7828.10.
Generating RTLIL representation for module `\IOBUFDS_INTERMDISABLE'.
Replacing existing blackbox module `\IOBUFDS_DIFF_OUT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7830.1-7844.10.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT'.
Replacing existing blackbox module `\IOBUFDS_DIFF_OUT_DCIEN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7846.1-7864.10.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_DCIEN'.
Replacing existing blackbox module `\IOBUFDS_DIFF_OUT_INTERMDISABLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7866.1-7884.10.
Generating RTLIL representation for module `\IOBUFDS_DIFF_OUT_INTERMDISABLE'.
Replacing existing blackbox module `\IOBUFDSE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7886.1-7904.10.
Generating RTLIL representation for module `\IOBUFDSE3'.
Replacing existing blackbox module `\OBUFDS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7906.1-7915.10.
Generating RTLIL representation for module `\OBUFDS'.
Replacing existing blackbox module `\OBUFDS_DPHY' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7917.1-7928.10.
Generating RTLIL representation for module `\OBUFDS_DPHY'.
Replacing existing blackbox module `\OBUFTDS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7930.1-7940.10.
Generating RTLIL representation for module `\OBUFTDS'.
Replacing existing blackbox module `\KEEPER' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7942.1-7944.10.
Generating RTLIL representation for module `\KEEPER'.
Replacing existing blackbox module `\PULLDOWN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7946.1-7948.10.
Generating RTLIL representation for module `\PULLDOWN'.
Replacing existing blackbox module `\PULLUP' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7950.1-7952.10.
Generating RTLIL representation for module `\PULLUP'.
Replacing existing blackbox module `\DCIRESET' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7955.1-7958.10.
Generating RTLIL representation for module `\DCIRESET'.
Replacing existing blackbox module `\HPIO_VREF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7961.1-7965.10.
Generating RTLIL representation for module `\HPIO_VREF'.
Replacing existing blackbox module `\BUFGCE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7967.1-7979.10.
Generating RTLIL representation for module `\BUFGCE'.
Replacing existing blackbox module `\BUFGCE_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7981.1-7986.10.
Generating RTLIL representation for module `\BUFGCE_1'.
Replacing existing blackbox module `\BUFGMUX' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7988.1-7995.10.
Generating RTLIL representation for module `\BUFGMUX'.
Replacing existing blackbox module `\BUFGMUX_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:7997.1-8004.10.
Generating RTLIL representation for module `\BUFGMUX_1'.
Replacing existing blackbox module `\BUFGMUX_CTRL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8006.1-8012.10.
Generating RTLIL representation for module `\BUFGMUX_CTRL'.
Replacing existing blackbox module `\BUFGMUX_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8014.1-8020.10.
Generating RTLIL representation for module `\BUFGMUX_VIRTEX4'.
Replacing existing blackbox module `\BUFG_GT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8022.1-8033.10.
Generating RTLIL representation for module `\BUFG_GT'.
Replacing existing blackbox module `\BUFG_GT_SYNC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8035.1-8041.10.
Generating RTLIL representation for module `\BUFG_GT_SYNC'.
Replacing existing blackbox module `\BUFG_PS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8043.1-8049.10.
Generating RTLIL representation for module `\BUFG_PS'.
Replacing existing blackbox module `\BUFGCE_DIV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8051.1-8068.10.
Generating RTLIL representation for module `\BUFGCE_DIV'.
Replacing existing blackbox module `\BUFH' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8070.1-8074.10.
Generating RTLIL representation for module `\BUFH'.
Replacing existing blackbox module `\BUFIO2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8076.1-8087.10.
Generating RTLIL representation for module `\BUFIO2'.
Replacing existing blackbox module `\BUFIO2_2CLK' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8089.1-8098.10.
Generating RTLIL representation for module `\BUFIO2_2CLK'.
Replacing existing blackbox module `\BUFIO2FB' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8100.1-8105.10.
Generating RTLIL representation for module `\BUFIO2FB'.
Replacing existing blackbox module `\BUFPLL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8107.1-8117.10.
Generating RTLIL representation for module `\BUFPLL'.
Replacing existing blackbox module `\BUFPLL_MCB' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8119.1-8133.10.
Generating RTLIL representation for module `\BUFPLL_MCB'.
Replacing existing blackbox module `\BUFIO' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8135.1-8139.10.
Generating RTLIL representation for module `\BUFIO'.
Replacing existing blackbox module `\BUFIODQS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8141.1-8147.10.
Generating RTLIL representation for module `\BUFIODQS'.
Replacing existing blackbox module `\BUFR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8149.1-8157.10.
Generating RTLIL representation for module `\BUFR'.
Replacing existing blackbox module `\BUFMR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8159.1-8163.10.
Generating RTLIL representation for module `\BUFMR'.
Replacing existing blackbox module `\BUFMRCE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8165.1-8174.10.
Generating RTLIL representation for module `\BUFMRCE'.
Replacing existing blackbox module `\DCM' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8176.1-8212.10.
Generating RTLIL representation for module `\DCM'.
Replacing existing blackbox module `\DCM_SP' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8214.1-8249.10.
Generating RTLIL representation for module `\DCM_SP'.
Replacing existing blackbox module `\DCM_CLKGEN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8251.1-8271.10.
Generating RTLIL representation for module `\DCM_CLKGEN'.
Replacing existing blackbox module `\DCM_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8273.1-8315.10.
Generating RTLIL representation for module `\DCM_ADV'.
Replacing existing blackbox module `\DCM_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8317.1-8347.10.
Generating RTLIL representation for module `\DCM_BASE'.
Replacing existing blackbox module `\DCM_PS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8349.1-8384.10.
Generating RTLIL representation for module `\DCM_PS'.
Replacing existing blackbox module `\PMCD' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8386.1-8402.10.
Generating RTLIL representation for module `\PMCD'.
Replacing existing blackbox module `\PLL_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8404.1-8478.10.
Generating RTLIL representation for module `\PLL_ADV'.
Replacing existing blackbox module `\PLL_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8480.1-8519.10.
Generating RTLIL representation for module `\PLL_BASE'.
Replacing existing blackbox module `\MMCM_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8521.1-8602.10.
Generating RTLIL representation for module `\MMCM_ADV'.
Replacing existing blackbox module `\MMCM_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8604.1-8653.10.
Generating RTLIL representation for module `\MMCM_BASE'.
Replacing existing blackbox module `\MMCME2_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8655.1-8748.10.
Generating RTLIL representation for module `\MMCME2_ADV'.
Replacing existing blackbox module `\MMCME2_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8750.1-8798.10.
Generating RTLIL representation for module `\MMCME2_BASE'.
Replacing existing blackbox module `\PLLE2_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8800.1-8862.10.
Generating RTLIL representation for module `\PLLE2_ADV'.
Replacing existing blackbox module `\PLLE2_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8864.1-8902.10.
Generating RTLIL representation for module `\PLLE2_BASE'.
Replacing existing blackbox module `\MMCME3_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:8904.1-9005.10.
Generating RTLIL representation for module `\MMCME3_ADV'.
Replacing existing blackbox module `\MMCME3_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9007.1-9063.10.
Generating RTLIL representation for module `\MMCME3_BASE'.
Replacing existing blackbox module `\PLLE3_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9065.1-9113.10.
Generating RTLIL representation for module `\PLLE3_ADV'.
Replacing existing blackbox module `\PLLE3_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9115.1-9149.10.
Generating RTLIL representation for module `\PLLE3_BASE'.
Replacing existing blackbox module `\MMCME4_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9151.1-9252.10.
Generating RTLIL representation for module `\MMCME4_ADV'.
Replacing existing blackbox module `\MMCME4_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9254.1-9310.10.
Generating RTLIL representation for module `\MMCME4_BASE'.
Replacing existing blackbox module `\PLLE4_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9312.1-9360.10.
Generating RTLIL representation for module `\PLLE4_ADV'.
Replacing existing blackbox module `\PLLE4_BASE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9362.1-9396.10.
Generating RTLIL representation for module `\PLLE4_BASE'.
Replacing existing blackbox module `\BUFT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9398.1-9402.10.
Generating RTLIL representation for module `\BUFT'.
Replacing existing blackbox module `\IN_FIFO' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9404.1-9440.10.
Generating RTLIL representation for module `\IN_FIFO'.
Replacing existing blackbox module `\OUT_FIFO' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9442.1-9479.10.
Generating RTLIL representation for module `\OUT_FIFO'.
Replacing existing blackbox module `\HARD_SYNC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9481.1-9490.10.
Generating RTLIL representation for module `\HARD_SYNC'.
Replacing existing blackbox module `\STARTUP_SPARTAN3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9493.1-9497.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN3'.
Replacing existing blackbox module `\STARTUP_SPARTAN3E' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9500.1-9505.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN3E'.
Replacing existing blackbox module `\STARTUP_SPARTAN3A' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9508.1-9512.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN3A'.
Replacing existing blackbox module `\STARTUP_SPARTAN6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9515.1-9523.10.
Generating RTLIL representation for module `\STARTUP_SPARTAN6'.
Replacing existing blackbox module `\STARTUP_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9526.1-9535.10.
Generating RTLIL representation for module `\STARTUP_VIRTEX4'.
Replacing existing blackbox module `\STARTUP_VIRTEX5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9538.1-9551.10.
Generating RTLIL representation for module `\STARTUP_VIRTEX5'.
Replacing existing blackbox module `\STARTUP_VIRTEX6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9554.1-9571.10.
Generating RTLIL representation for module `\STARTUP_VIRTEX6'.
Replacing existing blackbox module `\STARTUPE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9574.1-9590.10.
Generating RTLIL representation for module `\STARTUPE2'.
Replacing existing blackbox module `\STARTUPE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9593.1-9613.10.
Generating RTLIL representation for module `\STARTUPE3'.
Replacing existing blackbox module `\CAPTURE_SPARTAN3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9616.1-9620.10.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3'.
Replacing existing blackbox module `\CAPTURE_SPARTAN3A' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9623.1-9627.10.
Generating RTLIL representation for module `\CAPTURE_SPARTAN3A'.
Replacing existing blackbox module `\CAPTURE_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9630.1-9634.10.
Generating RTLIL representation for module `\CAPTURE_VIRTEX4'.
Replacing existing blackbox module `\CAPTURE_VIRTEX5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9637.1-9641.10.
Generating RTLIL representation for module `\CAPTURE_VIRTEX5'.
Replacing existing blackbox module `\CAPTURE_VIRTEX6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9644.1-9648.10.
Generating RTLIL representation for module `\CAPTURE_VIRTEX6'.
Replacing existing blackbox module `\CAPTUREE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9651.1-9655.10.
Generating RTLIL representation for module `\CAPTUREE2'.
Replacing existing blackbox module `\ICAP_SPARTAN3A' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9658.1-9665.10.
Generating RTLIL representation for module `\ICAP_SPARTAN3A'.
Replacing existing blackbox module `\ICAP_SPARTAN6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9668.1-9677.10.
Generating RTLIL representation for module `\ICAP_SPARTAN6'.
Replacing existing blackbox module `\ICAP_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9680.1-9688.10.
Generating RTLIL representation for module `\ICAP_VIRTEX4'.
Replacing existing blackbox module `\ICAP_VIRTEX5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9691.1-9699.10.
Generating RTLIL representation for module `\ICAP_VIRTEX5'.
Replacing existing blackbox module `\ICAP_VIRTEX6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9702.1-9712.10.
Generating RTLIL representation for module `\ICAP_VIRTEX6'.
Replacing existing blackbox module `\ICAPE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9715.1-9724.10.
Generating RTLIL representation for module `\ICAPE2'.
Replacing existing blackbox module `\ICAPE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9727.1-9739.10.
Generating RTLIL representation for module `\ICAPE3'.
Replacing existing blackbox module `\BSCAN_SPARTAN3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9742.1-9754.10.
Generating RTLIL representation for module `\BSCAN_SPARTAN3'.
Replacing existing blackbox module `\BSCAN_SPARTAN3A' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9757.1-9771.10.
Generating RTLIL representation for module `\BSCAN_SPARTAN3A'.
Replacing existing blackbox module `\BSCAN_SPARTAN6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9774.1-9787.10.
Generating RTLIL representation for module `\BSCAN_SPARTAN6'.
Replacing existing blackbox module `\BSCAN_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9790.1-9800.10.
Generating RTLIL representation for module `\BSCAN_VIRTEX4'.
Replacing existing blackbox module `\BSCAN_VIRTEX5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9803.1-9813.10.
Generating RTLIL representation for module `\BSCAN_VIRTEX5'.
Replacing existing blackbox module `\BSCAN_VIRTEX6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9816.1-9830.10.
Generating RTLIL representation for module `\BSCAN_VIRTEX6'.
Replacing existing blackbox module `\BSCANE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9833.1-9847.10.
Generating RTLIL representation for module `\BSCANE2'.
Replacing existing blackbox module `\DNA_PORT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9849.1-9856.10.
Generating RTLIL representation for module `\DNA_PORT'.
Replacing existing blackbox module `\DNA_PORTE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9858.1-9865.10.
Generating RTLIL representation for module `\DNA_PORTE2'.
Replacing existing blackbox module `\FRAME_ECC_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9867.1-9871.10.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX4'.
Replacing existing blackbox module `\FRAME_ECC_VIRTEX5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9873.1-9878.10.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX5'.
Replacing existing blackbox module `\FRAME_ECC_VIRTEX6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9880.1-9891.10.
Generating RTLIL representation for module `\FRAME_ECC_VIRTEX6'.
Replacing existing blackbox module `\FRAME_ECCE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9893.1-9904.10.
Generating RTLIL representation for module `\FRAME_ECCE2'.
Replacing existing blackbox module `\FRAME_ECCE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9906.1-9916.10.
Generating RTLIL representation for module `\FRAME_ECCE3'.
Replacing existing blackbox module `\FRAME_ECCE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9918.1-9928.10.
Generating RTLIL representation for module `\FRAME_ECCE4'.
Replacing existing blackbox module `\USR_ACCESS_VIRTEX4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9930.1-9933.10.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX4'.
Replacing existing blackbox module `\USR_ACCESS_VIRTEX5' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9935.1-9939.10.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX5'.
Replacing existing blackbox module `\USR_ACCESS_VIRTEX6' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9941.1-9945.10.
Generating RTLIL representation for module `\USR_ACCESS_VIRTEX6'.
Replacing existing blackbox module `\USR_ACCESSE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9947.1-9951.10.
Generating RTLIL representation for module `\USR_ACCESSE2'.
Replacing existing blackbox module `\POST_CRC_INTERNAL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9953.1-9955.10.
Generating RTLIL representation for module `\POST_CRC_INTERNAL'.
Replacing existing blackbox module `\SUSPEND_SYNC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9958.1-9962.10.
Generating RTLIL representation for module `\SUSPEND_SYNC'.
Replacing existing blackbox module `\KEY_CLEAR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9965.1-9967.10.
Generating RTLIL representation for module `\KEY_CLEAR'.
Replacing existing blackbox module `\MASTER_JTAG' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9970.1-9975.10.
Generating RTLIL representation for module `\MASTER_JTAG'.
Replacing existing blackbox module `\SPI_ACCESS' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9978.1-9988.10.
Generating RTLIL representation for module `\SPI_ACCESS'.
Replacing existing blackbox module `\EFUSE_USR' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9990.1-9993.10.
Generating RTLIL representation for module `\EFUSE_USR'.
Replacing existing blackbox module `\SYSMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:9996.1-10046.10.
Generating RTLIL representation for module `\SYSMON'.
Replacing existing blackbox module `\XADC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10049.1-10112.10.
Generating RTLIL representation for module `\XADC'.
Replacing existing blackbox module `\SYSMONE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10115.1-10221.10.
Generating RTLIL representation for module `\SYSMONE1'.
Replacing existing blackbox module `\SYSMONE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10224.1-10334.10.
Generating RTLIL representation for module `\SYSMONE4'.
Replacing existing blackbox module `\GTPA1_DUAL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10336.1-10786.10.
Generating RTLIL representation for module `\GTPA1_DUAL'.
Replacing existing blackbox module `\GT11_CUSTOM' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:10788.1-11058.10.
Generating RTLIL representation for module `\GT11_CUSTOM'.
Replacing existing blackbox module `\GT11_DUAL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11060.1-11599.10.
Generating RTLIL representation for module `\GT11_DUAL'.
Replacing existing blackbox module `\GT11CLK' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11601.1-11613.10.
Generating RTLIL representation for module `\GT11CLK'.
Replacing existing blackbox module `\GT11CLK_MGT' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11615.1-11622.10.
Generating RTLIL representation for module `\GT11CLK_MGT'.
Replacing existing blackbox module `\GTP_DUAL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11624.1-11979.10.
Generating RTLIL representation for module `\GTP_DUAL'.
Replacing existing blackbox module `\GTX_DUAL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:11981.1-12415.10.
Generating RTLIL representation for module `\GTX_DUAL'.
Replacing existing blackbox module `\CRC32' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12417.1-12426.10.
Generating RTLIL representation for module `\CRC32'.
Replacing existing blackbox module `\CRC64' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12428.1-12437.10.
Generating RTLIL representation for module `\CRC64'.
Replacing existing blackbox module `\GTHE1_QUAD' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12439.1-12905.10.
Generating RTLIL representation for module `\GTHE1_QUAD'.
Replacing existing blackbox module `\GTXE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:12907.1-13257.10.
Generating RTLIL representation for module `\GTXE1'.
Replacing existing blackbox module `\IBUFDS_GTXE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13259.1-13270.10.
Generating RTLIL representation for module `\IBUFDS_GTXE1'.
Replacing existing blackbox module `\IBUFDS_GTHE1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13272.1-13278.10.
Generating RTLIL representation for module `\IBUFDS_GTHE1'.
Replacing existing blackbox module `\GTHE2_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13280.1-13841.10.
Generating RTLIL representation for module `\GTHE2_CHANNEL'.
Replacing existing blackbox module `\GTHE2_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13843.1-13911.10.
Generating RTLIL representation for module `\GTHE2_COMMON'.
Replacing existing blackbox module `\GTPE2_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:13913.1-14393.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Replacing existing blackbox module `\GTPE2_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14395.1-14477.10.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Replacing existing blackbox module `\GTXE2_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14479.1-14925.10.
Generating RTLIL representation for module `\GTXE2_CHANNEL'.
Replacing existing blackbox module `\GTXE2_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14927.1-14988.10.
Generating RTLIL representation for module `\GTXE2_COMMON'.
Replacing existing blackbox module `\IBUFDS_GTE2' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:14990.1-15001.10.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Replacing existing blackbox module `\GTHE3_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:15003.1-15721.10.
Generating RTLIL representation for module `\GTHE3_CHANNEL'.
Replacing existing blackbox module `\GTHE3_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:15723.1-15863.10.
Generating RTLIL representation for module `\GTHE3_COMMON'.
Replacing existing blackbox module `\GTYE3_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:15865.1-16664.10.
Generating RTLIL representation for module `\GTYE3_CHANNEL'.
Replacing existing blackbox module `\GTYE3_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16666.1-16812.10.
Generating RTLIL representation for module `\GTYE3_COMMON'.
Replacing existing blackbox module `\IBUFDS_GTE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16814.1-16825.10.
Generating RTLIL representation for module `\IBUFDS_GTE3'.
Replacing existing blackbox module `\OBUFDS_GTE3' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16827.1-16836.10.
Generating RTLIL representation for module `\OBUFDS_GTE3'.
Replacing existing blackbox module `\OBUFDS_GTE3_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16838.1-16848.10.
Generating RTLIL representation for module `\OBUFDS_GTE3_ADV'.
Replacing existing blackbox module `\GTHE4_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:16850.1-17696.10.
Generating RTLIL representation for module `\GTHE4_CHANNEL'.
Replacing existing blackbox module `\GTHE4_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:17698.1-17868.10.
Generating RTLIL representation for module `\GTHE4_COMMON'.
Replacing existing blackbox module `\GTYE4_CHANNEL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:17870.1-18694.10.
Generating RTLIL representation for module `\GTYE4_CHANNEL'.
Replacing existing blackbox module `\GTYE4_COMMON' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18696.1-18890.10.
Generating RTLIL representation for module `\GTYE4_COMMON'.
Replacing existing blackbox module `\IBUFDS_GTE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18892.1-18903.10.
Generating RTLIL representation for module `\IBUFDS_GTE4'.
Replacing existing blackbox module `\OBUFDS_GTE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18905.1-18914.10.
Generating RTLIL representation for module `\OBUFDS_GTE4'.
Replacing existing blackbox module `\OBUFDS_GTE4_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18916.1-18926.10.
Generating RTLIL representation for module `\OBUFDS_GTE4_ADV'.
Replacing existing blackbox module `\GTM_DUAL' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:18928.1-19573.10.
Generating RTLIL representation for module `\GTM_DUAL'.
Replacing existing blackbox module `\IBUFDS_GTM' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19575.1-19586.10.
Generating RTLIL representation for module `\IBUFDS_GTM'.
Replacing existing blackbox module `\OBUFDS_GTM' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19588.1-19597.10.
Generating RTLIL representation for module `\OBUFDS_GTM'.
Replacing existing blackbox module `\OBUFDS_GTM_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19599.1-19609.10.
Generating RTLIL representation for module `\OBUFDS_GTM_ADV'.
Replacing existing blackbox module `\HSDAC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19611.1-19663.10.
Generating RTLIL representation for module `\HSDAC'.
Replacing existing blackbox module `\HSADC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19665.1-19721.10.
Generating RTLIL representation for module `\HSADC'.
Replacing existing blackbox module `\RFDAC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19723.1-19784.10.
Generating RTLIL representation for module `\RFDAC'.
Replacing existing blackbox module `\RFADC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19786.1-19852.10.
Generating RTLIL representation for module `\RFADC'.
Replacing existing blackbox module `\PCIE_A1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:19854.1-20095.10.
Generating RTLIL representation for module `\PCIE_A1'.
Replacing existing blackbox module `\PCIE_EP' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:20097.1-20536.10.
Generating RTLIL representation for module `\PCIE_EP'.
Replacing existing blackbox module `\PCIE_2_0' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:20538.1-21131.10.
Generating RTLIL representation for module `\PCIE_2_0'.
Replacing existing blackbox module `\PCIE_2_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:21133.1-21826.10.
Generating RTLIL representation for module `\PCIE_2_1'.
Replacing existing blackbox module `\PCIE_3_0' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:21828.1-22732.10.
Generating RTLIL representation for module `\PCIE_3_0'.
Replacing existing blackbox module `\PCIE_3_1' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:22734.1-24000.10.
Generating RTLIL representation for module `\PCIE_3_1'.
Replacing existing blackbox module `\PCIE40E4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:24002.1-25229.10.
Generating RTLIL representation for module `\PCIE40E4'.
Replacing existing blackbox module `\PCIE4CE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:25231.1-26535.10.
Generating RTLIL representation for module `\PCIE4CE4'.
Replacing existing blackbox module `\EMAC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:26537.1-26707.10.
Generating RTLIL representation for module `\EMAC'.
Replacing existing blackbox module `\TEMAC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:26709.1-26953.10.
Generating RTLIL representation for module `\TEMAC'.
Replacing existing blackbox module `\TEMAC_SINGLE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:26955.1-27084.10.
Generating RTLIL representation for module `\TEMAC_SINGLE'.
Replacing existing blackbox module `\CMAC' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:27086.1-27529.10.
Generating RTLIL representation for module `\CMAC'.
Replacing existing blackbox module `\CMACE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:27531.1-28029.10.
Generating RTLIL representation for module `\CMACE4'.
Replacing existing blackbox module `\MCB' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28031.1-28292.10.
Generating RTLIL representation for module `\MCB'.
Replacing existing blackbox module `\HBM_REF_CLK' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28295.1-28297.10.
Generating RTLIL representation for module `\HBM_REF_CLK'.
Replacing existing blackbox module `\HBM_SNGLBLI_INTF_APB' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28300.1-28322.10.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_APB'.
Replacing existing blackbox module `\HBM_SNGLBLI_INTF_AXI' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28325.1-28390.10.
Generating RTLIL representation for module `\HBM_SNGLBLI_INTF_AXI'.
Replacing existing blackbox module `\HBM_ONE_STACK_INTF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:28393.1-29293.10.
Generating RTLIL representation for module `\HBM_ONE_STACK_INTF'.
Replacing existing blackbox module `\HBM_TWO_STACK_INTF' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:29296.1-31092.10.
Generating RTLIL representation for module `\HBM_TWO_STACK_INTF'.
Replacing existing blackbox module `\PPC405_ADV' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:31094.1-31298.10.
Generating RTLIL representation for module `\PPC405_ADV'.
Replacing existing blackbox module `\PPC440' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:31300.1-31687.10.
Generating RTLIL representation for module `\PPC440'.
Replacing existing blackbox module `\PS7' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:31690.1-32311.10.
Generating RTLIL representation for module `\PS7'.
Replacing existing blackbox module `\PS8' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:32314.1-33330.10.
Generating RTLIL representation for module `\PS8'.
Replacing existing blackbox module `\ILKN' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:33332.1-33575.10.
Generating RTLIL representation for module `\ILKN'.
Replacing existing blackbox module `\ILKNE4' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:33577.1-33820.10.
Generating RTLIL representation for module `\ILKNE4'.
Replacing existing blackbox module `\VCU' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:33823.1-34053.10.
Generating RTLIL representation for module `\VCU'.
Replacing existing blackbox module `\FE' at /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_xtra.v:34055.1-34114.10.
Generating RTLIL representation for module `\FE'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v' to AST representation.
Replacing existing blackbox module `\CE_VCC' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:4.1-6.10.
Generating RTLIL representation for module `\CE_VCC'.
Replacing existing blackbox module `\SR_GND' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:8.1-10.10.
Generating RTLIL representation for module `\SR_GND'.
Replacing existing blackbox module `\SYN_OBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:12.1-14.10.
Generating RTLIL representation for module `\SYN_OBUF'.
Replacing existing blackbox module `\SYN_IBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:16.1-18.10.
Generating RTLIL representation for module `\SYN_IBUF'.
Replacing existing blackbox module `\FDRE_ZINI' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:20.1-28.10.
Generating RTLIL representation for module `\FDRE_ZINI'.
Replacing existing blackbox module `\FDSE_ZINI' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:30.1-38.10.
Generating RTLIL representation for module `\FDSE_ZINI'.
Replacing existing blackbox module `\FDCE_ZINI' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:40.1-48.10.
Generating RTLIL representation for module `\FDCE_ZINI'.
Replacing existing blackbox module `\FDPE_ZINI' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:50.1-58.10.
Generating RTLIL representation for module `\FDPE_ZINI'.
Replacing existing blackbox module `\CARRY_CO_DIRECT' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:64.1-68.10.
Generating RTLIL representation for module `\CARRY_CO_DIRECT'.
Replacing existing blackbox module `\CARRY_CO_LUT' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:71.1-75.10.
Generating RTLIL representation for module `\CARRY_CO_LUT'.
Replacing existing blackbox module `\CARRY_COUT_PLUG' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:78.1-86.10.
Generating RTLIL representation for module `\CARRY_COUT_PLUG'.
Replacing existing blackbox module `\CARRY4_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:88.1-247.10.
Generating RTLIL representation for module `\CARRY4_VPR'.
Replacing existing blackbox module `\DPRAM64_for_RAM128X1D' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:252.1-267.10.
Generating RTLIL representation for module `\DPRAM64_for_RAM128X1D'.
Replacing existing blackbox module `\DPRAM64' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:269.1-291.10.
Generating RTLIL representation for module `\DPRAM64'.
Replacing existing blackbox module `\DPRAM32' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:293.1-309.10.
Generating RTLIL representation for module `\DPRAM32'.
Replacing existing blackbox module `\SPRAM32' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:311.1-328.10.
Generating RTLIL representation for module `\SPRAM32'.
Replacing existing blackbox module `\DI64_STUB' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:330.1-334.10.
Generating RTLIL representation for module `\DI64_STUB'.
Replacing existing blackbox module `\DRAM_2_OUTPUT_STUB' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:338.1-346.10.
Generating RTLIL representation for module `\DRAM_2_OUTPUT_STUB'.
Replacing existing blackbox module `\DRAM_4_OUTPUT_STUB' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:348.1-356.10.
Generating RTLIL representation for module `\DRAM_4_OUTPUT_STUB'.
Replacing existing blackbox module `\DRAM_8_OUTPUT_STUB' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:358.1-370.10.
Generating RTLIL representation for module `\DRAM_8_OUTPUT_STUB'.
Replacing existing blackbox module `\RAMB18E1_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:375.1-531.10.
Generating RTLIL representation for module `\RAMB18E1_VPR'.
Replacing existing blackbox module `\RAMB36E1_PRIM' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:533.1-649.10.
Generating RTLIL representation for module `\RAMB36E1_PRIM'.
Replacing existing blackbox module `\SRLC32E_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:655.1-681.10.
Generating RTLIL representation for module `\SRLC32E_VPR'.
Replacing existing blackbox module `\SRLC16E_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:684.1-706.10.
Generating RTLIL representation for module `\SRLC16E_VPR'.
Replacing existing blackbox module `\IBUF_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:711.1-740.10.
Generating RTLIL representation for module `\IBUF_VPR'.
Replacing existing blackbox module `\OBUFT_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:742.1-784.10.
Generating RTLIL representation for module `\OBUFT_VPR'.
Replacing existing blackbox module `\IOBUF_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:787.1-841.10.
Generating RTLIL representation for module `\IOBUF_VPR'.
Replacing existing blackbox module `\OBUFTDS_M_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:844.1-878.10.
Generating RTLIL representation for module `\OBUFTDS_M_VPR'.
Replacing existing blackbox module `\OBUFTDS_S_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:880.1-907.10.
Generating RTLIL representation for module `\OBUFTDS_S_VPR'.
Replacing existing blackbox module `\IOBUFDS_M_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:910.1-958.10.
Generating RTLIL representation for module `\IOBUFDS_M_VPR'.
Replacing existing blackbox module `\IOBUFDS_S_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:960.1-991.10.
Generating RTLIL representation for module `\IOBUFDS_S_VPR'.
Replacing existing module `\T_INV' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:994.1-1001.10.
Generating RTLIL representation for module `\T_INV'.
Replacing existing blackbox module `\OSERDESE2_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1006.1-1072.10.
Generating RTLIL representation for module `\OSERDESE2_VPR'.
Replacing existing blackbox module `\ISERDESE2_IDELAY_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1074.1-1132.10.
Generating RTLIL representation for module `\ISERDESE2_IDELAY_VPR'.
Replacing existing blackbox module `\ISERDESE2_NO_IDELAY_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1134.1-1192.10.
Generating RTLIL representation for module `\ISERDESE2_NO_IDELAY_VPR'.
Replacing existing blackbox module `\IDDR_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1198.1-1223.10.
Generating RTLIL representation for module `\IDDR_VPR'.
Replacing existing blackbox module `\ODDR_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1226.1-1248.10.
Generating RTLIL representation for module `\ODDR_VPR'.
Replacing existing blackbox module `\IDELAYE2_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1253.1-1295.10.
Generating RTLIL representation for module `\IDELAYE2_VPR'.
Replacing existing blackbox module `\BUFGCTRL_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1301.1-1327.10.
Generating RTLIL representation for module `\BUFGCTRL_VPR'.
Replacing existing blackbox module `\BUFHCE_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1330.1-1345.10.
Generating RTLIL representation for module `\BUFHCE_VPR'.
Replacing existing blackbox module `\PLLE2_ADV_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1352.1-1491.10.
Generating RTLIL representation for module `\PLLE2_ADV_VPR'.
Replacing existing blackbox module `\MMCME2_ADV_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1495.1-1687.10.
Generating RTLIL representation for module `\MMCME2_ADV_VPR'.
Replacing existing blackbox module `\PS7_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:1693.1-2295.10.
Generating RTLIL representation for module `\PS7_VPR'.
Replacing existing blackbox module `\BANK' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2297.1-2305.10.
Generating RTLIL representation for module `\BANK'.
Replacing existing blackbox module `\IPAD_GTP_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2307.1-2313.10.
Generating RTLIL representation for module `\IPAD_GTP_VPR'.
Replacing existing blackbox module `\OPAD_GTP_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2315.1-2321.10.
Generating RTLIL representation for module `\OPAD_GTP_VPR'.
Replacing existing blackbox module `\IBUFDS_GTE2_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2323.1-2333.10.
Generating RTLIL representation for module `\IBUFDS_GTE2_VPR'.
Replacing existing blackbox module `\GTPE2_COMMON_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2335.1-2409.10.
Generating RTLIL representation for module `\GTPE2_COMMON_VPR'.
Replacing existing blackbox module `\GTPE2_CHANNEL_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2411.1-2882.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL_VPR'.
Replacing existing blackbox module `\PCIE_2_1_VPR' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_sim.v:2884.1-3577.10.
Generating RTLIL representation for module `\PCIE_2_1_VPR'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v' to AST representation.
Replacing existing blackbox module `\IBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:1.1-17.10.
Generating RTLIL representation for module `\IBUF'.
Replacing existing blackbox module `\OBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:19.1-35.10.
Generating RTLIL representation for module `\OBUF'.
Replacing existing blackbox module `\SYN_OBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:37.1-42.10.
Generating RTLIL representation for module `\SYN_OBUF'.
Replacing existing blackbox module `\SYN_IBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:44.1-49.10.
Generating RTLIL representation for module `\SYN_IBUF'.
Replacing existing blackbox module `\OBUFDS' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:51.1-68.10.
Generating RTLIL representation for module `\OBUFDS'.
Replacing existing blackbox module `\OBUFTDS' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:70.1-88.10.
Generating RTLIL representation for module `\OBUFTDS'.
Replacing existing blackbox module `\IOBUF' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:90.1-112.10.
Generating RTLIL representation for module `\IOBUF'.
Replacing existing blackbox module `\OBUFT' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:114.1-129.10.
Generating RTLIL representation for module `\OBUFT'.
Replacing existing blackbox module `\IOBUFDS' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:131.1-145.10.
Generating RTLIL representation for module `\IOBUFDS'.
Replacing existing blackbox module `\IBUFDS_GTE2' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:147.1-157.10.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Replacing existing blackbox module `\GTPE2_CHANNEL' at /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/iobs.v:159.1-646.10.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Successfully finished Verilog frontend.

36. Executing HIERARCHY pass (managing design hierarchy).

36.1. Analyzing design hierarchy..
Top module:  \keyboard_top

36.2. Analyzing design hierarchy..
Top module:  \keyboard_top
Removed 0 unused modules.

37. Executing RTLIL backend.
Output filename: keyboard_top.json.pre_abc9.ilang

38. Executing SYNTH_XILINX pass.

38.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

38.2. Executing TECHMAP pass (map to technology primitives).

38.2.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/ff_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NPP_'.
Generating RTLIL representation for module `\$_DLATCH_PPP_'.
Successfully finished Verilog frontend.

38.2.2. Continuing TECHMAP pass.
No more expansions possible.

38.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

38.4. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/abc9_model.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

38.5. Executing ABC9 pass.

38.5.1. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.2. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module keyboard_top.
Found 0 SCCs.

38.5.4. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.5. Executing PROC pass (convert processes to netlists).

38.5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

38.5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

38.5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

38.5.5.4. Executing PROC_INIT pass (extract init attributes).

38.5.5.5. Executing PROC_ARST pass (detect async resets in processes).

38.5.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

38.5.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

38.5.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

38.5.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

38.5.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

38.5.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

38.5.5.12. Executing OPT_EXPR pass (perform const folding).

38.5.6. Executing TECHMAP pass (map to technology primitives).

38.5.6.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

38.5.6.2. Continuing TECHMAP pass.
No more expansions possible.

38.5.7. Executing OPT pass (performing simple optimizations).

38.5.7.1. Executing OPT_EXPR pass (perform const folding).

38.5.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

38.5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

38.5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

38.5.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

38.5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

38.5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

38.5.7.8. Executing OPT_EXPR pass (perform const folding).

38.5.7.9. Finished OPT passes. (There is nothing left to do.)

38.5.8. Executing TECHMAP pass (map to technology primitives).

38.5.8.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

38.5.8.2. Continuing TECHMAP pass.
No more expansions possible.

38.5.9. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

38.5.10. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.11. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.12. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.13. Executing AIGMAP pass (map logic to AIG).
Module keyboard_top: replaced 0 cells with 0 new cells, skipped 34 cells.
  not replaced 7 cell types:
       4 IBUF
      24 OBUF
       2 synchronizer
       1 falling_edge_detector
       1 serial_to_scancode
       1 keyboard_controller
       1 seven_segment_controller

38.5.13.1. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.13.2. Executing ABC9_OPS pass (helper functions for ABC9).

38.5.13.3. Executing XAIGER backend.
Extracted 0 AND gates and 94 wires from module `keyboard_top' to a netlist network with 92 inputs and 88 outputs.

38.5.13.4. Executing ABC9_EXE pass (technology mapping using ABC9).

38.5.13.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     92/     88  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =     92/     88  and =       0  lev =    0 (0.00)  mem = 0.00 MB  ch =    0  box = 0  bb = 0
ABC: + &if -W 300 -D 5000 -v 
ABC: K = 6. Memory (bytes): Truth =    0. Cut =   56. Obj =  136. Set =  600. CutMin = no
ABC: Node =       0.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: F:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del = 5000.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: Timing manager is given but there is no GIA of boxes.
ABC: Error: Abc_FrameUpdateGia(): Tranformation has failed.
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =     92/     88  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 0  bb = 0
ABC: Mapping (K=0)  :  lut =      0  edge =       0  lev =    0 (0.00)  mem = 0.00 MB
ABC: LUT = 0 : Ave = 0.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.03 seconds, total: 0.03 seconds

38.5.13.6. Executing AIGER frontend.
Removed 0 unused cells and 196 unused wires.

38.5.13.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:       15
Removing temp directory.

38.5.14. Executing TECHMAP pass (map to technology primitives).

38.5.14.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

38.5.14.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 0 unused cells and 83 unused wires.

38.6. Executing TECHMAP pass (map to technology primitives).

38.6.1. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/lut_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

38.6.2. Executing Verilog-2005 frontend: /usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_map.v
Parsing Verilog input from `/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$__SHREG_'.
Generating RTLIL representation for module `\$__XILINX_SHREG_'.
Generating RTLIL representation for module `\$__XILINX_MUXF78'.
Successfully finished Verilog frontend.

38.6.3. Continuing TECHMAP pass.
No more expansions possible.

38.7. Executing XILINX_DFFOPT pass (optimize FF control signal usage).
Optimizing FFs in keyboard_top.

38.8. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in keyboard_top.

39. Executing RTLIL backend.
Output filename: keyboard_top.json.post_abc9.ilang

40. Executing TECHMAP pass (map to technology primitives).

40.1. Executing Verilog-2005 frontend: /usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v
Parsing Verilog input from `/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v' to AST representation.
Generating RTLIL representation for module `\CESR_MUX'.
Generating RTLIL representation for module `\FD'.
Generating RTLIL representation for module `\FDRE'.
Generating RTLIL representation for module `\FDSE'.
Generating RTLIL representation for module `\FDCE'.
Generating RTLIL representation for module `\FDPE'.
Generating RTLIL representation for module `\FDRE_1'.
Generating RTLIL representation for module `\FDSE_1'.
Generating RTLIL representation for module `\FDCE_1'.
Generating RTLIL representation for module `\FDPE_1'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\RAM128X1S'.
Generating RTLIL representation for module `\RAM128X1D'.
Generating RTLIL representation for module `\RAM256X1S'.
Generating RTLIL representation for module `\RAM32X1D'.
Generating RTLIL representation for module `\RAM32X1S'.
Generating RTLIL representation for module `\RAM32X2S'.
Generating RTLIL representation for module `\RAM32M'.
Generating RTLIL representation for module `\RAM64M'.
Generating RTLIL representation for module `\RAM64X1D'.
Generating RTLIL representation for module `\RAM64X1S'.
Generating RTLIL representation for module `\RAMB18E1'.
Generating RTLIL representation for module `\RAMB36E1'.
Generating RTLIL representation for module `\SRLC32E'.
Generating RTLIL representation for module `\SRLC16E'.
Generating RTLIL representation for module `\SRL16E'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\OBUFT'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\OBUFTDS'.
Generating RTLIL representation for module `\OBUFDS'.
Generating RTLIL representation for module `\IOBUFDS'.
Generating RTLIL representation for module `\OSERDESE2'.
Generating RTLIL representation for module `\ISERDESE2'.
Generating RTLIL representation for module `\IDDR_2CLK'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\IDELAYE2'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFGCE'.
Generating RTLIL representation for module `\BUFGMUX'.
Generating RTLIL representation for module `\BUFGCTRL'.
Generating RTLIL representation for module `\BUFH'.
Generating RTLIL representation for module `\BUFHCE'.
Generating RTLIL representation for module `\PLLE2_ADV'.
Generating RTLIL representation for module `\PLLE2_BASE'.
/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:4284: Warning: Replacing floating point parameter _TECHMAP_REPLACE_.CLKIN1_PERIOD = 0.000000 with string.
/usr/local/share/f4pga/techmaps/xc7_vpr/techmap/cells_map.v:4284: Warning: Replacing floating point parameter _TECHMAP_REPLACE_.REF_JITTER1 = 0.100000 with string.
Generating RTLIL representation for module `\MMCME2_ADV'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\PS7'.
Generating RTLIL representation for module `\CARRY4_FIX'.
Generating RTLIL representation for module `\IBUFDS_GTE2'.
Generating RTLIL representation for module `\GTPE2_COMMON'.
Generating RTLIL representation for module `\GTPE2_CHANNEL'.
Generating RTLIL representation for module `\PCIE_2_1'.
Successfully finished Verilog frontend.

40.2. Continuing TECHMAP pass.
Using template $paramod$8b379a69e60dc7314ceb7d0ca166cef3d440616c\OBUF for cells of type OBUF.
Using template $paramod$1a63e985853199ed04c81f6aa7bf271f06ea8d72\OBUF for cells of type OBUF.
Using template $paramod$ccd22cfa74f25e570930f8542a895c27e29ccad4\OBUF for cells of type OBUF.
Using template $paramod$5f1d40653e8fa76baf5f6c716eda25f3cfcf31e5\OBUF for cells of type OBUF.
Using template $paramod$2eaebc6a0fdb071c4b202f82b47df372210eb169\OBUF for cells of type OBUF.
Using template $paramod$43433a8f59b14632414158d63aa26eec4a79dc69\OBUF for cells of type OBUF.
Using template $paramod$f95022161729edf338bd31794a2e12e695b81eac\OBUF for cells of type OBUF.
Using template $paramod$d7226a4e1f38eabe64c610e210fd774f416cc81b\IBUF for cells of type IBUF.
Using template $paramod$b61f0f018f61e94f5eaf4cc30b27243dbc0bb673\IBUF for cells of type IBUF.
Using template $paramod$7b8e2b56e6d28c6c1dbe73e5e2c7d8fed6158013\IBUF for cells of type IBUF.
Using template $paramod$71ce47382f118a55a30fffb751d874ff6f121f11\OBUF for cells of type OBUF.
Using template $paramod$ec5c63cb59a0f3cc73204a98865272fb66330a15\OBUF for cells of type OBUF.
Using template $paramod$1ced78d2dfa08ccd814081f92086c725dae30479\OBUF for cells of type OBUF.
Using template $paramod$38fdd6deb0e662ad47b0029480a4c531f2f611c8\OBUF for cells of type OBUF.
Using template $paramod$7682073dca0cba3fe4c3866f89ef81661b11314b\OBUF for cells of type OBUF.
Using template $paramod$6ad6042d4ed1b26d30a91be041799f9efe1aa38f\OBUF for cells of type OBUF.
Using template $paramod$f12e4b1987723b48c0ae29bc68363db17dc244e1\OBUF for cells of type OBUF.
Using template $paramod$a5262ecefe4c30bb0aea5d177fc5c4202192b1c7\OBUF for cells of type OBUF.
Using template $paramod$98b016154be4cf53dffe71f9a86b4fde987bb84c\OBUF for cells of type OBUF.
Using template $paramod$e2bb68dfcdfd386adc2183015874a66c5c214342\OBUF for cells of type OBUF.
Using template $paramod$0101e171f0219e7a0bee800b6c4e4264796ebe4b\OBUF for cells of type OBUF.
Using template $paramod$05a9d6269a7a49cafbca2f8f3e665a1a39e1079d\OBUF for cells of type OBUF.
Using template $paramod$23b11be0f1f0082ebf311ebe5c5e59de332ba512\OBUF for cells of type OBUF.
Using template $paramod$748d82f31ed38b404e6a75d66814d435cd18d97f\OBUF for cells of type OBUF.
Using template $paramod$80c9a1cbcd0ce768f9d3089addf845bca7248f59\OBUF for cells of type OBUF.
Using template $paramod$4f1a057d1a2403bd31427292296f089ab0cc213b\OBUF for cells of type OBUF.
Using template $paramod$7e0ce50915f8eeb6a9afd42ba7b1e73d7aa90293\OBUF for cells of type OBUF.
Using template $paramod$e9c1c1ca91dc75015b2f34f6b6b0958c89e1c29d\IBUF for cells of type IBUF.
Using template $paramod$3be970eee4221de159f62d55e558b57803f4e5df\OBUFT for cells of type OBUFT.
Using template $paramod$98376b6c2f6eae6b7ec4fef74870207496c2c214\OBUFT for cells of type OBUFT.
Using template $paramod$3ee1614209fd6566317360faae9833e99971f2af\OBUFT for cells of type OBUFT.
Using template $paramod$3268864abebacbf40e06e5d05c546d315edb0324\OBUFT for cells of type OBUFT.
Using template $paramod$d4fe0b6857bb00cff4b5e87e2cfdb7a97f2acff1\OBUFT for cells of type OBUFT.
Using template $paramod$4c4181e407ac17b596f2d9e72a75f1a223a550e8\OBUFT for cells of type OBUFT.
Using template $paramod$95a186cdeb7487b7a684dce72c3c31de92394501\OBUFT for cells of type OBUFT.
Using template $paramod$c3df07137308dec60ac59b24afed154bbcd52250\OBUFT for cells of type OBUFT.
Using template $paramod$1e0bc9eac7612e501a811d015280134b22cecfdc\OBUFT for cells of type OBUFT.
Using template $paramod$5ac1fb81c81465ca24b9f9dd1267e938c7cbf030\OBUFT for cells of type OBUFT.
Using template $paramod$d7b13523112acce8131c8dc5653e69642b04d1de\OBUFT for cells of type OBUFT.
Using template $paramod$f361ab5c7dfab299177895353bb0bc0b649b7713\OBUFT for cells of type OBUFT.
Using template $paramod$1c7d0ca8890bb527f873ece7fb0c5264c9a4ef7a\OBUFT for cells of type OBUFT.
Using template $paramod$6659a13ac937ac58934328708ac833fb7fa0ba61\OBUFT for cells of type OBUFT.
Using template $paramod$e7a8a22a4418f85f5ca0fa8a4af0b4ac1c0e4d05\OBUFT for cells of type OBUFT.
Using template $paramod$b6b6b9e23dff007eb6cec348c143cabd9e091cc3\OBUFT for cells of type OBUFT.
Using template $paramod$be562b3192ca09a69aaad7703738ad31f486fa8e\OBUFT for cells of type OBUFT.
Using template $paramod$eb7054d12c83b8214826d310644e47a3de333a7c\OBUFT for cells of type OBUFT.
Using template $paramod$bc495e5097ce2f278523f19215e9f93733bcddb8\OBUFT for cells of type OBUFT.
Using template $paramod$c5989f74b5bb5aa93de07e33f3b7c16e27db9ed6\OBUFT for cells of type OBUFT.
Using template $paramod$4aae85f4df5e843e181175592f04fb2b84875920\OBUFT for cells of type OBUFT.
Using template $paramod$c85d57795e98e484bb730aa165fe8bc8fa1a9768\OBUFT for cells of type OBUFT.
Using template $paramod$d3511035bb2940676cab616f25131c8a0e66796e\OBUFT for cells of type OBUFT.
Using template $paramod$c1e3e24db9ecd5a500687975e85e5797810df8f5\OBUFT for cells of type OBUFT.
No more expansions possible.

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module keyboard_top.

42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..
Removed 0 unused cells and 128 unused wires.

43. Executing SETUNDEF pass (replace undef values with defined constants).

44. Printing statistics.

=== keyboard_top ===

   Number of wires:                 43
   Number of wire bits:            116
   Number of public wires:          13
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     IBUF_VPR                        4
     OBUFT_VPR                      24
     T_INV                          24
     falling_edge_detector           1
     keyboard_controller             1
     serial_to_scancode              1
     seven_segment_controller        1
     synchronizer                    2

45. Executing ATTRMAP pass (move or copy attributes).

46. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

47. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$2762 in module FDCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$2765 in module FDCE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$2780 in module FDPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$2783 in module FDPE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$2721 in module FDRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$2725 in module FDRE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$2743 in module FDSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$2747 in module FDSE_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034 in module RAM128X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104 in module RAM32M.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920 in module RAM32X1D.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959 in module RAM32X1D_1.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276 in module RAM64M.
Marked 1 switch rules as full_case in process $proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986 in module RAM64X1D.
Removed a total of 0 dead cases.

48. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 87 assignments to connections.

49. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2764'.
  Set init value: \Q = 1'0
Found init rule in `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2768'.
  Set init value: \Q = 1'0
Found init rule in `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2782'.
  Set init value: \Q = 1'1
Found init rule in `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2786'.
  Set init value: \Q = 1'1
Found init rule in `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2724'.
  Set init value: \Q = 1'0
Found init rule in `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2728'.
  Set init value: \Q = 1'0
Found init rule in `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2746'.
  Set init value: \Q = 1'1
Found init rule in `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2750'.
  Set init value: \Q = 1'1
Found init rule in `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$3071'.
  Set init value: \mem = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$3227'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$3228'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$3229'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$3230'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$2951'.
  Set init value: \mem = 0
Found init rule in `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$2978'.
  Set init value: \mem = 0
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$3379'.
  Set init value: \mem_a = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$3380'.
  Set init value: \mem_b = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$3381'.
  Set init value: \mem_c = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$3382'.
  Set init value: \mem_d = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$3023'.
  Set init value: \mem = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$3457'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$3464'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$3467'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$3474'.
  Set init value: \r = 16'0000000000000000
Found init rule in `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$3481'.
  Set init value: \r = 0

50. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLR in `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$2762'.
Found async reset \CLR in `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$2765'.
Found async reset \PRE in `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$2780'.
Found async reset \PRE in `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$2783'.

51. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2764'.
Creating decoders for process `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$2762'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2768'.
Creating decoders for process `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$2765'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2782'.
Creating decoders for process `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$2780'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2786'.
Creating decoders for process `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$2783'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2724'.
Creating decoders for process `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$2721'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2728'.
Creating decoders for process `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$2725'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2746'.
Creating decoders for process `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$2743'.
     1/1: $0\Q[0:0]
Creating decoders for process `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2750'.
Creating decoders for process `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$2747'.
     1/1: $0\Q[0:0]
Creating decoders for process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$3071'.
Creating decoders for process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
     1/4: $1$lookahead\mem$3033[127:0]$3042
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3028[127:0]$3040
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3027[127:0]$3039
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3029[6:0]$3041
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$3227'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$3228'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$3229'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$3230'.
Creating decoders for process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
     1/16: $1$lookahead\mem_d$3103[63:0]$3136
     2/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$3085[63:0]$3131
     3/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$3084[63:0]$3130
     4/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$3086[31:0]$3132
     5/16: $1$lookahead\mem_c$3102[63:0]$3135
     6/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$3082[63:0]$3128
     7/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$3081[63:0]$3127
     8/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$3083[31:0]$3129
     9/16: $1$lookahead\mem_b$3101[63:0]$3134
    10/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$3079[63:0]$3125
    11/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$3078[63:0]$3124
    12/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$3080[31:0]$3126
    13/16: $1$lookahead\mem_a$3100[63:0]$3133
    14/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$3076[63:0]$3122
    15/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$3075[63:0]$3121
    16/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$3077[31:0]$3123
Creating decoders for process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$2951'.
Creating decoders for process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
     1/4: $1$lookahead\mem$2919[31:0]$2928
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2914[31:0]$2926
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2913[31:0]$2925
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2915[4:0]$2927
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$2978'.
Creating decoders for process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
     1/4: $1$lookahead\mem$2958[31:0]$2967
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2953[31:0]$2965
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2952[31:0]$2964
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2954[4:0]$2966
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$3379'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$3380'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$3381'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$3382'.
Creating decoders for process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
     1/16: $1$lookahead\mem_d$3275[63:0]$3308
     2/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$3265[63:0]$3303
     3/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$3264[63:0]$3302
     4/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$3266[5:0]$3304
     5/16: $1$lookahead\mem_c$3274[63:0]$3307
     6/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$3262[63:0]$3300
     7/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$3261[63:0]$3299
     8/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$3263[5:0]$3301
     9/16: $1$lookahead\mem_b$3273[63:0]$3306
    10/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$3259[63:0]$3297
    11/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$3258[63:0]$3296
    12/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$3260[5:0]$3298
    13/16: $1$lookahead\mem_a$3272[63:0]$3305
    14/16: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$3256[63:0]$3294
    15/16: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$3255[63:0]$3293
    16/16: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$3257[5:0]$3295
Creating decoders for process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$3023'.
Creating decoders for process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
     1/4: $1$lookahead\mem$2985[63:0]$2994
     2/4: $1$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2980[63:0]$2992
     3/4: $1$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2979[63:0]$2991
     4/4: $1$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2981[5:0]$2993
Creating decoders for process `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$3457'.
Creating decoders for process `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$3456'.
Creating decoders for process `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$3464'.
Creating decoders for process `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$3463'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$3467'.
Creating decoders for process `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$3466'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$3474'.
Creating decoders for process `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$3473'.
     1/1: $0\r[15:0]
Creating decoders for process `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$3481'.
Creating decoders for process `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$3480'.
     1/1: $0\r[31:0]

52. Executing PROC_DLATCH pass (convert process syncs to latches).

53. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FDCE.\Q' using process `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$2762'.
  created $adff cell `$procdff$4162' with positive edge clock and positive level reset.
Creating register for signal `\FDCE_1.\Q' using process `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$2765'.
  created $adff cell `$procdff$4163' with negative edge clock and positive level reset.
Creating register for signal `\FDPE.\Q' using process `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$2780'.
  created $adff cell `$procdff$4164' with positive edge clock and positive level reset.
Creating register for signal `\FDPE_1.\Q' using process `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$2783'.
  created $adff cell `$procdff$4165' with negative edge clock and positive level reset.
Creating register for signal `\FDRE.\Q' using process `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$2721'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\FDRE_1.\Q' using process `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$2725'.
  created $dff cell `$procdff$4167' with negative edge clock.
Creating register for signal `\FDSE.\Q' using process `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$2743'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\FDSE_1.\Q' using process `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$2747'.
  created $dff cell `$procdff$4169' with negative edge clock.
Creating register for signal `\RAM128X1D.\mem' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3027' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3028' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\RAM128X1D.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3029' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\RAM128X1D.$lookahead\mem$3033' using process `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\RAM32M.\mem_a' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\RAM32M.\mem_b' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\RAM32M.\mem_c' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\RAM32M.\mem_d' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$3075' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$3076' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1809$3077' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$3078' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$3079' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1810$3080' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$3081' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$3082' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1811$3083' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$3084' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$3085' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `\RAM32M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1812$3086' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_a$3100' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_b$3101' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_c$3102' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `\RAM32M.$lookahead\mem_d$3103' using process `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `\RAM32X1D.\mem' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2913' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2914' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `\RAM32X1D.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2915' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `\RAM32X1D.$lookahead\mem$2919' using process `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `\RAM32X1D_1.\mem' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
  created $dff cell `$procdff$4200' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2952' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
  created $dff cell `$procdff$4201' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2953' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
  created $dff cell `$procdff$4202' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2954' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
  created $dff cell `$procdff$4203' with negative edge clock.
Creating register for signal `\RAM32X1D_1.$lookahead\mem$2958' using process `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
  created $dff cell `$procdff$4204' with negative edge clock.
Creating register for signal `\RAM64M.\mem_a' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `\RAM64M.\mem_b' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `\RAM64M.\mem_c' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `\RAM64M.\mem_d' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$3255' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$3256' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1983$3257' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$3258' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$3259' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1984$3260' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$3261' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$3262' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1985$3263' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$3264' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$3265' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `\RAM64M.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1986$3266' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_a$3272' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_b$3273' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_c$3274' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `\RAM64M.$lookahead\mem_d$3275' using process `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `\RAM64X1D.\mem' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$mask$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2979' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$data$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2980' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `\RAM64X1D.$bitselwrite$sel$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2981' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `\RAM64X1D.$lookahead\mem$2985' using process `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `\SRL16.\r' using process `\SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$3456'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `\SRL16E.\r' using process `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$3463'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `\SRLC16.\r' using process `\SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$3466'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `\SRLC16E.\r' using process `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$3473'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\SRLC32E.\r' using process `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$3480'.
  created $dff cell `$procdff$4234' with positive edge clock.

54. Executing PROC_MEMWR pass (convert process memory writes to cells).

55. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2764'.
Found and cleaned up 1 empty switch in `\FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$2762'.
Removing empty process `FDCE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:690$2762'.
Removing empty process `FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2768'.
Found and cleaned up 1 empty switch in `\FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$2765'.
Removing empty process `FDCE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:731$2765'.
Removing empty process `FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2782'.
Found and cleaned up 1 empty switch in `\FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$2780'.
Removing empty process `FDPE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:769$2780'.
Removing empty process `FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2786'.
Found and cleaned up 1 empty switch in `\FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$2783'.
Removing empty process `FDPE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:810$2783'.
Removing empty process `FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2724'.
Found and cleaned up 2 empty switches in `\FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$2721'.
Removing empty process `FDRE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:489$2721'.
Removing empty process `FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2728'.
Found and cleaned up 2 empty switches in `\FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$2725'.
Removing empty process `FDRE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:522$2725'.
Removing empty process `FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2746'.
Found and cleaned up 2 empty switches in `\FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$2743'.
Removing empty process `FDSE.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:554$2743'.
Removing empty process `FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:0$2750'.
Found and cleaned up 2 empty switches in `\FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$2747'.
Removing empty process `FDSE_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:587$2747'.
Removing empty process `RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1707$3071'.
Found and cleaned up 1 empty switch in `\RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
Removing empty process `RAM128X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1711$3034'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1798$3227'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1799$3228'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1800$3229'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1801$3230'.
Found and cleaned up 1 empty switch in `\RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
Removing empty process `RAM32M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1807$3104'.
Removing empty process `RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1497$2951'.
Found and cleaned up 1 empty switch in `\RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
Removing empty process `RAM32X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1501$2920'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1556$2978'.
Found and cleaned up 1 empty switch in `\RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
Removing empty process `RAM32X1D_1.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1560$2959'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1972$3379'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1973$3380'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1974$3381'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1975$3382'.
Found and cleaned up 1 empty switch in `\RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
Removing empty process `RAM64M.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1981$3276'.
Removing empty process `RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1602$3023'.
Found and cleaned up 1 empty switch in `\RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
Removing empty process `RAM64X1D.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:1606$2986'.
Removing empty process `SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2259$3457'.
Removing empty process `SRL16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2261$3456'.
Removing empty process `SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2287$3464'.
Found and cleaned up 1 empty switch in `\SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$3463'.
Removing empty process `SRL16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2294$3463'.
Removing empty process `SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2324$3467'.
Removing empty process `SRLC16.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2327$3466'.
Removing empty process `SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2356$3474'.
Found and cleaned up 1 empty switch in `\SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$3473'.
Removing empty process `SRLC16E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2364$3473'.
Removing empty process `SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2400$3481'.
Found and cleaned up 1 empty switch in `\SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$3480'.
Removing empty process `SRLC32E.$proc$/usr/local/envs/xc7/bin/../share/yosys/xilinx/cells_sim.v:2408$3480'.
Cleaned up 21 empty switches.

56. Executing JSON backend.

57. Executing Verilog backend.

57.1. Executing BMUXMAP pass.

57.2. Executing DEMUXMAP pass.
Dumping module `\keyboard_top'.

58. Executing JSON frontend.
Importing module synchronizer from JSON tree.
Importing module seven_segment_controller from JSON tree.
Importing module serial_to_scancode from JSON tree.
Importing module keyboard_top from JSON tree.
Importing module keyboard_controller from JSON tree.
Importing module falling_edge_detector from JSON tree.
Importing module \$__ABC9_LUT8 from JSON tree.
Importing module \$__ABC9_LUT7 from JSON tree.
Importing module XORCY from JSON tree.
Importing module XADC from JSON tree.
Importing module VCU from JSON tree.
Importing module VCC from JSON tree.
Importing module USR_ACCESS_VIRTEX6 from JSON tree.
Importing module USR_ACCESS_VIRTEX5 from JSON tree.
Importing module USR_ACCESS_VIRTEX4 from JSON tree.
Importing module USR_ACCESSE2 from JSON tree.
Importing module URAM288_BASE from JSON tree.
Importing module URAM288 from JSON tree.
Importing module T_INV from JSON tree.
Importing module TX_BITSLICE_TRI from JSON tree.
Importing module TX_BITSLICE from JSON tree.
Importing module TEMAC_SINGLE from JSON tree.
Importing module TEMAC from JSON tree.
Importing module SYSMONE4 from JSON tree.
Importing module SYSMONE1 from JSON tree.
Importing module SYSMON from JSON tree.
Importing module SYN_OBUF from JSON tree.
Importing module SYN_IBUF from JSON tree.
Importing module SUSPEND_SYNC from JSON tree.
Importing module STARTUP_VIRTEX6 from JSON tree.
Importing module STARTUP_VIRTEX5 from JSON tree.
Importing module STARTUP_VIRTEX4 from JSON tree.
Importing module STARTUP_SPARTAN6 from JSON tree.
Importing module STARTUP_SPARTAN3E from JSON tree.
Importing module STARTUP_SPARTAN3A from JSON tree.
Importing module STARTUP_SPARTAN3 from JSON tree.
Importing module STARTUPE3 from JSON tree.
Importing module STARTUPE2 from JSON tree.
Importing module SR_GND from JSON tree.
Importing module SRLC32E_VPR from JSON tree.
Importing module SRLC32E from JSON tree.
Importing module SRLC16E_VPR from JSON tree.
Importing module SRLC16E from JSON tree.
Importing module SRLC16 from JSON tree.
Importing module SRL16E from JSON tree.
Importing module SRL16 from JSON tree.
Importing module SPRAM32 from JSON tree.
Importing module SPI_ACCESS from JSON tree.
Importing module RX_BITSLICE from JSON tree.
Importing module RXTX_BITSLICE from JSON tree.
Importing module ROM64X1 from JSON tree.
Importing module ROM32X1 from JSON tree.
Importing module ROM256X1 from JSON tree.
Importing module ROM16X1 from JSON tree.
Importing module ROM128X1 from JSON tree.
Importing module RIU_OR from JSON tree.
Importing module RFDAC from JSON tree.
Importing module RFADC from JSON tree.
Importing module RAMB8BWER from JSON tree.
Importing module RAMB4_S8_S8 from JSON tree.
Importing module RAMB4_S8_S16 from JSON tree.
Importing module RAMB4_S8 from JSON tree.
Importing module RAMB4_S4_S8 from JSON tree.
Importing module RAMB4_S4_S4 from JSON tree.
Importing module RAMB4_S4_S16 from JSON tree.
Importing module RAMB4_S4 from JSON tree.
Importing module RAMB4_S2_S8 from JSON tree.
Importing module RAMB4_S2_S4 from JSON tree.
Importing module RAMB4_S2_S2 from JSON tree.
Importing module RAMB4_S2_S16 from JSON tree.
Importing module RAMB4_S2 from JSON tree.
Importing module RAMB4_S1_S8 from JSON tree.
Importing module RAMB4_S1_S4 from JSON tree.
Importing module RAMB4_S1_S2 from JSON tree.
Importing module RAMB4_S1_S16 from JSON tree.
Importing module RAMB4_S1_S1 from JSON tree.
Importing module RAMB4_S16_S16 from JSON tree.
Importing module RAMB4_S16 from JSON tree.
Importing module RAMB4_S1 from JSON tree.
Importing module RAMB36SDP from JSON tree.
Importing module RAMB36E2 from JSON tree.
Importing module RAMB36E1_PRIM from JSON tree.
Importing module RAMB36E1 from JSON tree.
Importing module RAMB36 from JSON tree.
Importing module RAMB32_S64_ECC from JSON tree.
Importing module RAMB18SDP from JSON tree.
Importing module RAMB18E2 from JSON tree.
Importing module RAMB18E1_VPR from JSON tree.
Importing module RAMB18E1 from JSON tree.
Importing module RAMB18 from JSON tree.
Importing module RAMB16_S9_S9 from JSON tree.
Importing module RAMB16_S9_S36 from JSON tree.
Importing module RAMB16_S9_S18 from JSON tree.
Importing module RAMB16_S9 from JSON tree.
Importing module RAMB16_S4_S9 from JSON tree.
Importing module RAMB16_S4_S4 from JSON tree.
Importing module RAMB16_S4_S36 from JSON tree.
Importing module RAMB16_S4_S18 from JSON tree.
Importing module RAMB16_S4 from JSON tree.
Importing module RAMB16_S36_S36 from JSON tree.
Importing module RAMB16_S36 from JSON tree.
Importing module RAMB16_S2_S9 from JSON tree.
Importing module RAMB16_S2_S4 from JSON tree.
Importing module RAMB16_S2_S36 from JSON tree.
Importing module RAMB16_S2_S2 from JSON tree.
Importing module RAMB16_S2_S18 from JSON tree.
Importing module RAMB16_S2 from JSON tree.
Importing module RAMB16_S1_S9 from JSON tree.
Importing module RAMB16_S1_S4 from JSON tree.
Importing module RAMB16_S1_S36 from JSON tree.
Importing module RAMB16_S1_S2 from JSON tree.
Importing module RAMB16_S1_S18 from JSON tree.
Importing module RAMB16_S1_S1 from JSON tree.
Importing module RAMB16_S18_S36 from JSON tree.
Importing module RAMB16_S18_S18 from JSON tree.
Importing module RAMB16_S18 from JSON tree.
Importing module RAMB16_S1 from JSON tree.
Importing module RAMB16BWE_S36_S9 from JSON tree.
Importing module RAMB16BWE_S36_S36 from JSON tree.
Importing module RAMB16BWE_S36_S18 from JSON tree.
Importing module RAMB16BWE_S36 from JSON tree.
Importing module RAMB16BWE_S18_S9 from JSON tree.
Importing module RAMB16BWE_S18_S18 from JSON tree.
Importing module RAMB16BWE_S18 from JSON tree.
Importing module RAMB16BWER from JSON tree.
Importing module RAMB16 from JSON tree.
Importing module RAM64X8SW from JSON tree.
Importing module RAM64X2S from JSON tree.
Importing module RAM64X1S_1 from JSON tree.
Importing module RAM64X1S from JSON tree.
Importing module RAM64X1D_1 from JSON tree.
Importing module RAM64X1D from JSON tree.
Importing module RAM64M8 from JSON tree.
Importing module RAM64M from JSON tree.
Importing module RAM512X1S from JSON tree.
Importing module RAM32X8S from JSON tree.
Importing module RAM32X4S from JSON tree.
Importing module RAM32X2S from JSON tree.
Importing module RAM32X1S_1 from JSON tree.
Importing module RAM32X1S from JSON tree.
Importing module RAM32X1D_1 from JSON tree.
Importing module RAM32X1D from JSON tree.
Importing module RAM32X16DR8 from JSON tree.
Importing module RAM32M16 from JSON tree.
Importing module RAM32M from JSON tree.
Importing module RAM256X1S from JSON tree.
Importing module RAM256X1D from JSON tree.
Importing module RAM16X8S from JSON tree.
Importing module RAM16X4S from JSON tree.
Importing module RAM16X2S from JSON tree.
Importing module RAM16X1S_1 from JSON tree.
Importing module RAM16X1S from JSON tree.
Importing module RAM16X1D_1 from JSON tree.
Importing module RAM16X1D from JSON tree.
Importing module RAM128X1S_1 from JSON tree.
Importing module RAM128X1S from JSON tree.
Importing module RAM128X1D from JSON tree.
Importing module PULLUP from JSON tree.
Importing module PULLDOWN from JSON tree.
Importing module PS8 from JSON tree.
Importing module PS7_VPR from JSON tree.
Importing module PS7 from JSON tree.
Importing module PPC440 from JSON tree.
Importing module PPC405_ADV from JSON tree.
Importing module POST_CRC_INTERNAL from JSON tree.
Importing module PMCD from JSON tree.
Importing module PLL_BASE from JSON tree.
Importing module PLL_ADV from JSON tree.
Importing module PLLE4_BASE from JSON tree.
Importing module PLLE4_ADV from JSON tree.
Importing module PLLE3_BASE from JSON tree.
Importing module PLLE3_ADV from JSON tree.
Importing module PLLE2_BASE from JSON tree.
Importing module PLLE2_ADV_VPR from JSON tree.
Importing module PLLE2_ADV from JSON tree.
Importing module PHY_CONTROL from JSON tree.
Importing module PHASER_REF from JSON tree.
Importing module PHASER_OUT_PHY from JSON tree.
Importing module PHASER_OUT from JSON tree.
Importing module PHASER_IN_PHY from JSON tree.
Importing module PHASER_IN from JSON tree.
Importing module PCIE_EP from JSON tree.
Importing module PCIE_A1 from JSON tree.
Importing module PCIE_3_1 from JSON tree.
Importing module PCIE_3_0 from JSON tree.
Importing module PCIE_2_1_VPR from JSON tree.
Importing module PCIE_2_1 from JSON tree.
Importing module PCIE_2_0 from JSON tree.
Importing module PCIE4CE4 from JSON tree.
Importing module PCIE40E4 from JSON tree.
Importing module OUT_FIFO from JSON tree.
Importing module OSERDESE3 from JSON tree.
Importing module OSERDESE2_VPR from JSON tree.
Importing module OSERDESE2 from JSON tree.
Importing module OSERDESE1 from JSON tree.
Importing module OSERDES2 from JSON tree.
Importing module OSERDES from JSON tree.
Importing module ORCY from JSON tree.
Importing module OR2L from JSON tree.
Importing module OPAD_GTP_VPR from JSON tree.
Importing module OFDDRTRSE from JSON tree.
Importing module OFDDRTCPE from JSON tree.
Importing module OFDDRRSE from JSON tree.
Importing module OFDDRCPE from JSON tree.
Importing module ODELAYE3 from JSON tree.
Importing module ODELAYE2 from JSON tree.
Importing module ODDR_VPR from JSON tree.
Importing module ODDRE1 from JSON tree.
Importing module ODDR2 from JSON tree.
Importing module ODDR from JSON tree.
Importing module OBUFT_VPR from JSON tree.
Importing module OBUFTDS_S_VPR from JSON tree.
Importing module OBUFTDS_M_VPR from JSON tree.
Importing module OBUFTDS from JSON tree.
Importing module OBUFT from JSON tree.
Importing module OBUFDS_GTM_ADV from JSON tree.
Importing module OBUFDS_GTM from JSON tree.
Importing module OBUFDS_GTE4_ADV from JSON tree.
Importing module OBUFDS_GTE4 from JSON tree.
Importing module OBUFDS_GTE3_ADV from JSON tree.
Importing module OBUFDS_GTE3 from JSON tree.
Importing module OBUFDS_DPHY from JSON tree.
Importing module OBUFDS from JSON tree.
Importing module OBUF from JSON tree.
Importing module MUXF9 from JSON tree.
Importing module MUXF8 from JSON tree.
Importing module MUXF7 from JSON tree.
Importing module MUXF6 from JSON tree.
Importing module MUXF5 from JSON tree.
Importing module MUXCY from JSON tree.
Importing module MULT_AND from JSON tree.
Importing module MULT18X18SIO from JSON tree.
Importing module MULT18X18S from JSON tree.
Importing module MULT18X18 from JSON tree.
Importing module MMCM_BASE from JSON tree.
Importing module MMCM_ADV from JSON tree.
Importing module MMCME4_BASE from JSON tree.
Importing module MMCME4_ADV from JSON tree.
Importing module MMCME3_BASE from JSON tree.
Importing module MMCME3_ADV from JSON tree.
Importing module MMCME2_BASE from JSON tree.
Importing module MMCME2_ADV_VPR from JSON tree.
Importing module MMCME2_ADV from JSON tree.
Importing module MCB from JSON tree.
Importing module MASTER_JTAG from JSON tree.
Importing module LUT6_2 from JSON tree.
Importing module LUT6 from JSON tree.
Importing module LUT5 from JSON tree.
Importing module LUT4 from JSON tree.
Importing module LUT3 from JSON tree.
Importing module LUT2 from JSON tree.
Importing module LUT1 from JSON tree.
Importing module LDPE from JSON tree.
Importing module LDCPE from JSON tree.
Importing module LDCE from JSON tree.
Importing module KEY_CLEAR from JSON tree.
Importing module KEEPER from JSON tree.
Importing module ISERDES_NODELAY from JSON tree.
Importing module ISERDESE3 from JSON tree.
Importing module ISERDESE2_NO_IDELAY_VPR from JSON tree.
Importing module ISERDESE2_IDELAY_VPR from JSON tree.
Importing module ISERDESE2 from JSON tree.
Importing module ISERDESE1 from JSON tree.
Importing module ISERDES2 from JSON tree.
Importing module ISERDES from JSON tree.
Importing module IPAD_GTP_VPR from JSON tree.
Importing module IODRP2_MCB from JSON tree.
Importing module IODRP2 from JSON tree.
Importing module IODELAYE1 from JSON tree.
Importing module IODELAY2 from JSON tree.
Importing module IODELAY from JSON tree.
Importing module IOBUF_VPR from JSON tree.
Importing module IOBUF_INTERMDISABLE from JSON tree.
Importing module IOBUF_DCIEN from JSON tree.
Importing module IOBUFE3 from JSON tree.
Importing module IOBUFDS_S_VPR from JSON tree.
Importing module IOBUFDS_M_VPR from JSON tree.
Importing module IOBUFDS_INTERMDISABLE from JSON tree.
Importing module IOBUFDS_DIFF_OUT_INTERMDISABLE from JSON tree.
Importing module IOBUFDS_DIFF_OUT_DCIEN from JSON tree.
Importing module IOBUFDS_DIFF_OUT from JSON tree.
Importing module IOBUFDS_DCIEN from JSON tree.
Importing module IOBUFDSE3 from JSON tree.
Importing module IOBUFDS from JSON tree.
Importing module IOBUF from JSON tree.
Importing module IN_FIFO from JSON tree.
Importing module INV from JSON tree.
Importing module ILKNE4 from JSON tree.
Importing module ILKN from JSON tree.
Importing module IFDDRRSE from JSON tree.
Importing module IFDDRCPE from JSON tree.
Importing module IDELAYE3 from JSON tree.
Importing module IDELAYE2_VPR from JSON tree.
Importing module IDELAYE2 from JSON tree.
Importing module IDELAYCTRL from JSON tree.
Importing module IDELAY from JSON tree.
Importing module IDDR_VPR from JSON tree.
Importing module IDDR_2CLK from JSON tree.
Importing module IDDRE1 from JSON tree.
Importing module IDDR2 from JSON tree.
Importing module IDDR from JSON tree.
Importing module ICAP_VIRTEX6 from JSON tree.
Importing module ICAP_VIRTEX5 from JSON tree.
Importing module ICAP_VIRTEX4 from JSON tree.
Importing module ICAP_SPARTAN6 from JSON tree.
Importing module ICAP_SPARTAN3A from JSON tree.
Importing module ICAPE3 from JSON tree.
Importing module ICAPE2 from JSON tree.
Importing module IBUF_VPR from JSON tree.
Importing module IBUF_INTERMDISABLE from JSON tree.
Importing module IBUF_IBUFDISABLE from JSON tree.
Importing module IBUF_DLY_ADJ from JSON tree.
Importing module IBUF_ANALOG from JSON tree.
Importing module IBUFGDS_DIFF_OUT from JSON tree.
Importing module IBUFGDS from JSON tree.
Importing module IBUFG from JSON tree.
Importing module IBUFE3 from JSON tree.
Importing module IBUFDS_INTERMDISABLE from JSON tree.
Importing module IBUFDS_IBUFDISABLE from JSON tree.
Importing module IBUFDS_GTXE1 from JSON tree.
Importing module IBUFDS_GTM from JSON tree.
Importing module IBUFDS_GTHE1 from JSON tree.
Importing module IBUFDS_GTE4 from JSON tree.
Importing module IBUFDS_GTE3 from JSON tree.
Importing module IBUFDS_GTE2_VPR from JSON tree.
Importing module IBUFDS_GTE2 from JSON tree.
Importing module IBUFDS_DPHY from JSON tree.
Importing module IBUFDS_DLY_ADJ from JSON tree.
Importing module IBUFDS_DIFF_OUT_INTERMDISABLE from JSON tree.
Importing module IBUFDS_DIFF_OUT_IBUFDISABLE from JSON tree.
Importing module IBUFDS_DIFF_OUT from JSON tree.
Importing module IBUFDSE3 from JSON tree.
Importing module IBUFDS from JSON tree.
Importing module IBUF from JSON tree.
Importing module HSDAC from JSON tree.
Importing module HSADC from JSON tree.
Importing module HPIO_VREF from JSON tree.
Importing module HBM_TWO_STACK_INTF from JSON tree.
Importing module HBM_SNGLBLI_INTF_AXI from JSON tree.
Importing module HBM_SNGLBLI_INTF_APB from JSON tree.
Importing module HBM_REF_CLK from JSON tree.
Importing module HBM_ONE_STACK_INTF from JSON tree.
Importing module HARD_SYNC from JSON tree.
Importing module GTYE4_COMMON from JSON tree.
Importing module GTYE4_CHANNEL from JSON tree.
Importing module GTYE3_COMMON from JSON tree.
Importing module GTYE3_CHANNEL from JSON tree.
Importing module GTX_DUAL from JSON tree.
Importing module GTXE2_COMMON from JSON tree.
Importing module GTXE2_CHANNEL from JSON tree.
Importing module GTXE1 from JSON tree.
Importing module GTP_DUAL from JSON tree.
Importing module GTPE2_COMMON_VPR from JSON tree.
Importing module GTPE2_COMMON from JSON tree.
Importing module GTPE2_CHANNEL_VPR from JSON tree.
Importing module GTPE2_CHANNEL from JSON tree.
Importing module GTPA1_DUAL from JSON tree.
Importing module GTM_DUAL from JSON tree.
Importing module GTHE4_COMMON from JSON tree.
Importing module GTHE4_CHANNEL from JSON tree.
Importing module GTHE3_COMMON from JSON tree.
Importing module GTHE3_CHANNEL from JSON tree.
Importing module GTHE2_COMMON from JSON tree.
Importing module GTHE2_CHANNEL from JSON tree.
Importing module GTHE1_QUAD from JSON tree.
Importing module GT11_DUAL from JSON tree.
Importing module GT11_CUSTOM from JSON tree.
Importing module GT11CLK_MGT from JSON tree.
Importing module GT11CLK from JSON tree.
Importing module GND from JSON tree.
Importing module FRAME_ECC_VIRTEX6 from JSON tree.
Importing module FRAME_ECC_VIRTEX5 from JSON tree.
Importing module FRAME_ECC_VIRTEX4 from JSON tree.
Importing module FRAME_ECCE4 from JSON tree.
Importing module FRAME_ECCE3 from JSON tree.
Importing module FRAME_ECCE2 from JSON tree.
Importing module FIFO36_72 from JSON tree.
Importing module FIFO36E2 from JSON tree.
Importing module FIFO36E1 from JSON tree.
Importing module FIFO36 from JSON tree.
Importing module FIFO18_36 from JSON tree.
Importing module FIFO18E2 from JSON tree.
Importing module FIFO18E1 from JSON tree.
Importing module FIFO18 from JSON tree.
Importing module FIFO16 from JSON tree.
Importing module FE from JSON tree.
Importing module FDSE_ZINI from JSON tree.
Importing module FDSE_1 from JSON tree.
Importing module FDSE from JSON tree.
Importing module FDRSE_1 from JSON tree.
Importing module FDRSE from JSON tree.
Importing module FDRE_ZINI from JSON tree.
Importing module FDRE_1 from JSON tree.
Importing module FDRE from JSON tree.
Importing module FDPE_ZINI from JSON tree.
Importing module FDPE_1 from JSON tree.
Importing module FDPE from JSON tree.
Importing module FDDRRSE from JSON tree.
Importing module FDDRCPE from JSON tree.
Importing module FDCPE_1 from JSON tree.
Importing module FDCPE from JSON tree.
Importing module FDCE_ZINI from JSON tree.
Importing module FDCE_1 from JSON tree.
Importing module FDCE from JSON tree.
Importing module FD from JSON tree.
Importing module EMAC from JSON tree.
Importing module EFUSE_USR from JSON tree.
Importing module DSP48E2 from JSON tree.
Importing module DSP48E1 from JSON tree.
Importing module DSP48E from JSON tree.
Importing module DSP48A1 from JSON tree.
Importing module DSP48A from JSON tree.
Importing module DSP48 from JSON tree.
Importing module DRAM_8_OUTPUT_STUB from JSON tree.
Importing module DRAM_4_OUTPUT_STUB from JSON tree.
Importing module DRAM_2_OUTPUT_STUB from JSON tree.
Importing module DPRAM64_for_RAM128X1D from JSON tree.
Importing module DPRAM64 from JSON tree.
Importing module DPRAM32 from JSON tree.
Importing module DNA_PORTE2 from JSON tree.
Importing module DNA_PORT from JSON tree.
Importing module DI64_STUB from JSON tree.
Importing module DCM_SP from JSON tree.
Importing module DCM_PS from JSON tree.
Importing module DCM_CLKGEN from JSON tree.
Importing module DCM_BASE from JSON tree.
Importing module DCM_ADV from JSON tree.
Importing module DCM from JSON tree.
Importing module DCIRESET from JSON tree.
Importing module CRC64 from JSON tree.
Importing module CRC32 from JSON tree.
Importing module CMACE4 from JSON tree.
Importing module CMAC from JSON tree.
Importing module CFGLUT5 from JSON tree.
Importing module CE_VCC from JSON tree.
Importing module CARRY_CO_LUT from JSON tree.
Importing module CARRY_CO_DIRECT from JSON tree.
Importing module CARRY_COUT_PLUG from JSON tree.
Importing module CARRY8 from JSON tree.
Importing module CARRY4_VPR from JSON tree.
Importing module CARRY4 from JSON tree.
Importing module CAPTURE_VIRTEX6 from JSON tree.
Importing module CAPTURE_VIRTEX5 from JSON tree.
Importing module CAPTURE_VIRTEX4 from JSON tree.
Importing module CAPTURE_SPARTAN3A from JSON tree.
Importing module CAPTURE_SPARTAN3 from JSON tree.
Importing module CAPTUREE2 from JSON tree.
Importing module BUFT from JSON tree.
Importing module BUFR from JSON tree.
Importing module BUFPLL_MCB from JSON tree.
Importing module BUFPLL from JSON tree.
Importing module BUFMRCE from JSON tree.
Importing module BUFMR from JSON tree.
Importing module BUFIODQS from JSON tree.
Importing module BUFIO2_2CLK from JSON tree.
Importing module BUFIO2FB from JSON tree.
Importing module BUFIO2 from JSON tree.
Importing module BUFIO from JSON tree.
Importing module BUFHCE_VPR from JSON tree.
Importing module BUFHCE from JSON tree.
Importing module BUFH from JSON tree.
Importing module BUFG_PS from JSON tree.
Importing module BUFG_GT_SYNC from JSON tree.
Importing module BUFG_GT from JSON tree.
Importing module BUFGMUX_VIRTEX4 from JSON tree.
Importing module BUFGMUX_CTRL from JSON tree.
Importing module BUFGMUX_1 from JSON tree.
Importing module BUFGMUX from JSON tree.
Importing module BUFGCTRL_VPR from JSON tree.
Importing module BUFGCTRL from JSON tree.
Importing module BUFGCE_DIV from JSON tree.
Importing module BUFGCE_1 from JSON tree.
Importing module BUFGCE from JSON tree.
Importing module BUFG from JSON tree.
Importing module BSCAN_VIRTEX6 from JSON tree.
Importing module BSCAN_VIRTEX5 from JSON tree.
Importing module BSCAN_VIRTEX4 from JSON tree.
Importing module BSCAN_SPARTAN6 from JSON tree.
Importing module BSCAN_SPARTAN3A from JSON tree.
Importing module BSCAN_SPARTAN3 from JSON tree.
Importing module BSCANE2 from JSON tree.
Importing module BITSLICE_CONTROL from JSON tree.
Importing module BANK from JSON tree.
Importing module AND2B1L from JSON tree.
Importing module $__XILINX_MUXF78 from JSON tree.
Importing module $__DFF_P__$abc9_flop from JSON tree.
Importing module $__DFF_N__$abc9_flop from JSON tree.
Importing module $__ABC9_SCC_BREAKER from JSON tree.
Importing module $__ABC9_DELAY from JSON tree.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `create_clock' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_bank_tiles' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_cells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_clocks' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_count' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_iobanks' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_nets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_pins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `get_ports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `getparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `propagate_clocks' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_sdc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_xdc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `selection_to_tcl_list' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `set_clock_groups' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `set_false_path' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `set_max_delay' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `set_property' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_fasm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_sdc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \keyboard_top..

60. Executing BLIF backend.

Warnings: 5 unique messages, 9 total
End of script. Logfile hash: e0004d314b, CPU: user 7.22s system 0.40s, MEM: 304.86 MB peak
Yosys 0.19+20 (git sha1 a82eff2e2, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1658304998991/work=/usr/local/src/conda/yosys-0.19_21_ga82eff2e2 -fdebug-prefix-map=/usr/local/envs/xc7=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 41% 56x read_verilog (4 sec), 24% 1x tcl (2 sec), ...
