#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  5 15:28:00 2025
# Process ID: 4168
# Current directory: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17264 D:\FPGA_Learning_Journey\Pro\ETH_udp_send_rgmii___\project without ipchecksum\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.xpr}
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Learning_Journey/Pro/ETH_udp/project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 949.336 ; gain = 236.402
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test.v
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/crc32_d8.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/crc32_d8.v
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send.v
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/gmii_to_rgmii.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/gmii_to_rgmii.v
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/checksum.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/eth_send.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/crc32_d8.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/eth_send_test.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/gmii_to_rgmii.v D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc_with_ipchecksum/eth_send_test_rgmii.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test_rgmii.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/src/arp_send_rgmii_crc/eth_send_test_rgmii.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Mar  5 15:43:23 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.runs/synth_1/runme.log
[Wed Mar  5 15:43:23 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.242 ; gain = 4.973
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_send_rgmii___/project without ipchecksum/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
close_project
create_project project D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project -part xc7a35tfgg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name eth_dcfifo -dir d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {eth_dcfifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {4096} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {4096} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Data_Count_Width {12} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {12} CONFIG.Read_Data_Count {true} CONFIG.Read_Data_Count_Width {12} CONFIG.Full_Threshold_Assert_Value {4095} CONFIG.Full_Threshold_Negate_Value {4094} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5} CONFIG.Enable_Safety_Circuit {true}] [get_ips eth_dcfifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'eth_dcfifo' to 'eth_dcfifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eth_dcfifo'...
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eth_dcfifo'...
catch { config_ip_cache -export [get_ips -all eth_dcfifo] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
launch_runs -jobs 12 eth_dcfifo_synth_1
[Wed Mar  5 20:31:33 2025] Launched eth_dcfifo_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/eth_dcfifo_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll -dir d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {238.699} CONFIG.CLKOUT1_PHASE_ERROR {254.101}] [get_ips pll]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pll' to 'pll' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
launch_runs -jobs 12 pll_synth_1
[Wed Mar  5 21:37:07 2025] Launched pll_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_tx_rgmii_test.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/gmii_to_rgmii.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/ip_checksum.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/crc32_d8.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_tx_gmii.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
[Wed Mar  5 21:43:03 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
file mkdir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1
file mkdir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new
close [ open D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc w ]
add_files -fileset constrs_1 D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Mar  5 21:45:11 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Mar  5 21:46:34 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Wed Mar  5 21:48:37 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Mar  5 21:49:15 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2753.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3414.848 ; gain = 573.840
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_rst_n'. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'phy_rst_n'. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3433.086 ; gain = 829.707
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  5 21:56:09 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
[Wed Mar  5 21:56:09 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/runme.log
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3476.605 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_tx_rgmii_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_tx_rgmii_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
set_property -dict [list CONFIG.Enable_Reset_Synchronization {true} CONFIG.Enable_Safety_Circuit {false}] [get_ips eth_dcfifo]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eth_dcfifo'...
catch { config_ip_cache -export [get_ips -all eth_dcfifo] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -no_script -sync -force -quiet
reset_run eth_dcfifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/eth_dcfifo_synth_1

launch_runs -jobs 12 eth_dcfifo_synth_1
[Wed Mar  5 22:09:02 2025] Launched eth_dcfifo_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/eth_dcfifo_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Use_Extra_Logic {true} CONFIG.Write_Data_Count_Width {13} CONFIG.Read_Data_Count_Width {13}] [get_ips eth_dcfifo]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'eth_dcfifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'eth_dcfifo'...
catch { config_ip_cache -export [get_ips -all eth_dcfifo] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -no_script -sync -force -quiet
reset_run eth_dcfifo_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/eth_dcfifo_synth_1

launch_runs -jobs 12 eth_dcfifo_synth_1
[Wed Mar  5 22:14:19 2025] Launched eth_dcfifo_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/eth_dcfifo_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "50 *1.0 / _@_"
missing operand at _@_
in expression "50 *1.0 / _@_"
missing operand at _@_
in expression "50 *1.0 / _@_"
missing operand at _@_
in expression "50 *1.0 / _@_"
missing operand at _@_
in expression "50 *1.0 / _@_"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
missing operand at _@_
in expression "125 / (_@_*1.0)"
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.MMCM_CLKOUT1_DIVIDE {8} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {192.113} CONFIG.CLKOUT1_PHASE_ERROR {164.985} CONFIG.CLKOUT2_JITTER {154.207} CONFIG.CLKOUT2_PHASE_ERROR {164.985}] [get_ips pll]
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
reset_run pll_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/pll_synth_1

launch_runs -jobs 12 pll_synth_1
[Wed Mar  5 22:59:49 2025] Launched pll_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send_test.v D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send.v}
update_compile_order -fileset sources_1
set_property top eth_udp_send [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send.v [current_fileset]
update_compile_order -fileset sources_1
set_property top_file D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send_test.v [current_fileset]
update_compile_order -fileset sources_1
set_property top eth_udp_send_test [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Mar  5 23:12:52 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Mar  5 23:15:18 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3564.684 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.dcp' for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3577.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc:57]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3664.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3664.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 3664.043 ; gain = 0.000
[Wed Mar  5 23:16:25 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_send_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Mar  5 23:19:00 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/runme.log
[Wed Mar  5 23:19:00 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3664.043 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_send_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/impl_1/eth_udp_send_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 23:52:56 2025...
