// Seed: 171116925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_5;
endmodule
module module_1 #(
    parameter id_22 = 32'd98
) (
    input wire id_0,
    input supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    inout supply0 id_4,
    output wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wire id_11,
    input wand id_12,
    output supply1 id_13,
    input wand id_14,
    input tri id_15,
    input wand id_16,
    input wor id_17,
    input tri0 id_18,
    input uwire id_19,
    input wor id_20,
    output uwire id_21,
    input wor _id_22,
    output supply1 id_23
);
  assign id_10 = -1;
  wire id_25;
  logic [7:0] id_26;
  wire id_27;
  assign id_4 = -1;
  assign id_26[id_22] = id_4;
  module_0 modCall_1 (
      id_27,
      id_25,
      id_27,
      id_25
  );
endmodule
