# NOTE: Do not edit this file.
# Auto generated by VHDL Functional Simulation Models
#
design create work .
design open work
adel -all
source {C:/ispLEVER_Classic1_6/ispcpld/bin/chipsim_cmd.tcl}
set sty_file versuch2.sty 
if {![info exists HasProc(LS_Vcom)]} { source {chipsim_cmd.tcl} }
set vcom_opt ""
set src_files {./Versuch2-master/zaehler.vhd} 
LS_Vcom sty_file src_files vcom_opt
vcom  ./Versuch2-master/zaehler_tb.vhd
vsim +access +r testbench
do -tcl zaehler_tb_vhdaf.udo 
# End
