

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Mon Dec 14 11:51:30 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Convolucion
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.920|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  14747856|  14747856|  14747856|  14747856|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |      1278|      1278|       639|          -|          -|     2|    no    |
        | + Loop 1.1          |       637|       637|         1|          -|          -|   637|    no    |
        |- Loop 2             |        15|        15|         5|          -|          -|     3|    no    |
        | + Loop 2.1          |         3|         3|         1|          -|          -|     3|    no    |
        |- Loop 3             |  14746560|  14746560|     30722|          -|          -|   480|    no    |
        | + Loop 3.1          |     30720|     30720|        48|          -|          -|   640|    no    |
        |  ++ Loop 3.1.1      |        21|        21|         7|          -|          -|     3|    no    |
        |   +++ Loop 3.1.1.1  |         4|         4|         2|          -|          -|     2|    no    |
        |  ++ Loop 3.1.2      |        24|        24|         8|          -|          -|     3|    no    |
        |   +++ Loop 3.1.2.1  |         6|         6|         2|          -|          -|     3|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    486|    -|
|FIFO             |        2|      -|      72|    102|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      19|      3|    -|
|Multiplexer      |        -|      -|       -|    403|    -|
|Register         |        -|      -|     196|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      2|     287|    994|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+----------------+
    |         Instance        |        Module        |   Expression   |
    +-------------------------+----------------------+----------------+
    |img_filter_am_addcud_U1  |img_filter_am_addcud  | i0 * (i1 + i2) |
    |img_filter_mac_mudEe_U2  |img_filter_mac_mudEe  |  i0 + i1 * i2  |
    +-------------------------+----------------------+----------------+

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_window_V_U  |img_filter_conv_wbkb  |        0|  16|   2|     9|    8|     1|           72|
    |kernel_U         |img_filter_kernel     |        0|   3|   1|     9|    3|     1|           27|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  19|   3|    18|   11|     2|           99|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------+---------+----+----+------+-----+---------+
    |           Name           | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +--------------------------+---------+----+----+------+-----+---------+
    |line_buffer_0_V_V_fifo_U  |        1|  36|  51|   480|    8|     3840|
    |line_buffer_1_V_V_fifo_U  |        1|  36|  51|   480|    8|     3840|
    +--------------------------+---------+----+----+------+-----+---------+
    |Total                     |        2|  72| 102|   960|   16|     7680|
    +--------------------------+---------+----+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |col_1_fu_566_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_1_fu_457_p2                     |     +    |      0|  0|   9|           2|           1|
    |i_2_fu_485_p2                     |     +    |      0|  0|   9|           2|           1|
    |i_3_fu_760_p2                     |     +    |      0|  0|   9|           2|           1|
    |i_4_fu_637_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_473_p2                     |     +    |      0|  0|  17|          10|           1|
    |j_2_fu_519_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_3_fu_682_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_4_fu_866_p2                     |     +    |      0|  0|   9|           2|           1|
    |ret_V_fu_604_p2                   |     +    |      0|  0|  16|           9|           9|
    |row_1_fu_545_p2                   |     +    |      0|  0|  16|           9|           1|
    |tmp_16_fu_692_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_18_fu_701_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_21_fu_872_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_529_p2                   |     +    |      0|  0|  15|           5|           5|
    |tmp_9_fu_665_p2                   |     +    |      0|  0|  15|           5|           2|
    |tmp_15_fu_778_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_1_fu_507_p2                   |     -    |      0|  0|  15|           5|           5|
    |tmp_23_fu_735_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_8_fu_659_p2                   |     -    |      0|  0|  15|           5|           5|
    |ap_block_state12                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_282                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_read_state9    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op160_read_state9    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op178_write_state11  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op180_write_state11  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op69_write_state3    |    and   |      0|  0|   2|           1|           1|
    |in_V_id_V0_status                 |    and   |      0|  0|   2|           1|           1|
    |out_V_id_V1_status                |    and   |      0|  0|   2|           1|           1|
    |out_V_last_V_din                  |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_451_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_479_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_467_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond4_fu_539_p2               |   icmp   |      0|  0|  13|           9|           7|
    |exitcond5_fu_513_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond6_fu_560_p2               |   icmp   |      0|  0|  13|          10|          10|
    |exitcond7_fu_631_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond8_fu_754_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond9_fu_676_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_860_p2                |   icmp   |      0|  0|   8|           2|           2|
    |icmp_fu_794_p2                    |   icmp   |      0|  0|  20|          24|           1|
    |tmp_10_fu_711_p2                  |   icmp   |      0|  0|   9|           2|           3|
    |tmp_5_fu_551_p2                   |   icmp   |      0|  0|  13|           9|           7|
    |tmp_6_fu_839_p2                   |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state11                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                   |    or    |      0|  0|   2|           1|           1|
    |p_0340_2_41_fu_800_p3             |  select  |      0|  0|  32|           1|           8|
    |tmp_4_fu_820_p3                   |  select  |      0|  0|   8|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 486|         202|         149|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  62|         15|    1|         15|
    |col_reg_362             |   9|          2|   10|         20|
    |conv_window_V_address0  |  41|          8|    4|         32|
    |conv_window_V_d0        |  27|          5|    8|         40|
    |i5_reg_329              |   9|          2|    2|          4|
    |i7_reg_374              |   9|          2|    2|          4|
    |i9_reg_417              |   9|          2|    2|          4|
    |i_reg_307               |   9|          2|    2|          4|
    |in_V_data_V_blk_n       |   9|          2|    1|          2|
    |in_V_dest_V_blk_n       |   9|          2|    1|          2|
    |in_V_id_V_blk_n         |   9|          2|    1|          2|
    |in_V_keep_V_blk_n       |   9|          2|    1|          2|
    |in_V_last_V_blk_n       |   9|          2|    1|          2|
    |in_V_strb_V_blk_n       |   9|          2|    1|          2|
    |in_V_user_V_blk_n       |   9|          2|    1|          2|
    |j4_reg_440              |   9|          2|    2|          4|
    |j6_reg_340              |   9|          2|    2|          4|
    |j8_reg_386              |   9|          2|    2|          4|
    |j_reg_318               |   9|          2|   10|         20|
    |line_buffer_0_V_V_din   |  15|          3|    8|         24|
    |line_buffer_1_V_V_din   |  15|          3|    8|         24|
    |out_V_data_V_blk_n      |   9|          2|    1|          2|
    |out_V_dest_V_blk_n      |   9|          2|    1|          2|
    |out_V_id_V_blk_n        |   9|          2|    1|          2|
    |out_V_keep_V_blk_n      |   9|          2|    1|          2|
    |out_V_last_V_blk_n      |   9|          2|    1|          2|
    |out_V_strb_V_blk_n      |   9|          2|    1|          2|
    |out_V_user_V_blk_n      |   9|          2|    1|          2|
    |p_0340_2_reg_407        |   9|          2|   32|         64|
    |p_0340_3_reg_428        |   9|          2|   32|         64|
    |row_reg_351             |   9|          2|    9|         18|
    |tmp_V_11_reg_397        |   9|          2|    8|         16|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 403|         88|  158|        393|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |col_1_reg_1001                 |  10|   0|   10|          0|
    |col_reg_362                    |  10|   0|   10|          0|
    |conv_window_V_addr_2_reg_1027  |   4|   0|    4|          0|
    |i5_reg_329                     |   2|   0|    2|          0|
    |i7_reg_374                     |   2|   0|    2|          0|
    |i9_reg_417                     |   2|   0|    2|          0|
    |i_1_reg_936                    |   2|   0|    2|          0|
    |i_2_reg_956                    |   2|   0|    2|          0|
    |i_3_reg_1076                   |   2|   0|    2|          0|
    |i_4_reg_1014                   |   2|   0|    2|          0|
    |i_reg_307                      |   2|   0|    2|          0|
    |j4_reg_440                     |   2|   0|    2|          0|
    |j6_reg_340                     |   2|   0|    2|          0|
    |j8_reg_386                     |   2|   0|    2|          0|
    |j_3_reg_1035                   |   2|   0|    2|          0|
    |j_4_reg_1089                   |   2|   0|    2|          0|
    |j_reg_318                      |  10|   0|   10|          0|
    |p_0340_2_reg_407               |  32|   0|   32|          0|
    |p_0340_3_reg_428               |  32|   0|   32|          0|
    |pixel_gray_V_reg_1006          |   8|   0|    8|          0|
    |row_1_reg_983                  |   9|   0|    9|          0|
    |row_reg_351                    |   9|   0|    9|          0|
    |tmp_10_reg_1050                |   1|   0|    1|          0|
    |tmp_15_reg_1081                |   5|   0|    5|          0|
    |tmp_16_reg_1040                |   5|   0|    5|          0|
    |tmp_1_reg_961                  |   5|   0|    5|          0|
    |tmp_20_reg_1054                |   1|   0|    1|          0|
    |tmp_5_reg_988                  |   1|   0|    1|          0|
    |tmp_8_reg_1021                 |   5|   0|    5|          0|
    |tmp_V_11_reg_397               |   8|   0|    8|          0|
    |tmp_reg_941                    |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 196|   0|  196|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_done              | out |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |  img_filter  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |  img_filter  | return value |
|in_V_data_V_dout     |  in |   24|   ap_fifo  |  in_V_data_V |    pointer   |
|in_V_data_V_empty_n  |  in |    1|   ap_fifo  |  in_V_data_V |    pointer   |
|in_V_data_V_read     | out |    1|   ap_fifo  |  in_V_data_V |    pointer   |
|in_V_keep_V_dout     |  in |    3|   ap_fifo  |  in_V_keep_V |    pointer   |
|in_V_keep_V_empty_n  |  in |    1|   ap_fifo  |  in_V_keep_V |    pointer   |
|in_V_keep_V_read     | out |    1|   ap_fifo  |  in_V_keep_V |    pointer   |
|in_V_strb_V_dout     |  in |    3|   ap_fifo  |  in_V_strb_V |    pointer   |
|in_V_strb_V_empty_n  |  in |    1|   ap_fifo  |  in_V_strb_V |    pointer   |
|in_V_strb_V_read     | out |    1|   ap_fifo  |  in_V_strb_V |    pointer   |
|in_V_user_V_dout     |  in |    1|   ap_fifo  |  in_V_user_V |    pointer   |
|in_V_user_V_empty_n  |  in |    1|   ap_fifo  |  in_V_user_V |    pointer   |
|in_V_user_V_read     | out |    1|   ap_fifo  |  in_V_user_V |    pointer   |
|in_V_last_V_dout     |  in |    1|   ap_fifo  |  in_V_last_V |    pointer   |
|in_V_last_V_empty_n  |  in |    1|   ap_fifo  |  in_V_last_V |    pointer   |
|in_V_last_V_read     | out |    1|   ap_fifo  |  in_V_last_V |    pointer   |
|in_V_id_V_dout       |  in |    1|   ap_fifo  |   in_V_id_V  |    pointer   |
|in_V_id_V_empty_n    |  in |    1|   ap_fifo  |   in_V_id_V  |    pointer   |
|in_V_id_V_read       | out |    1|   ap_fifo  |   in_V_id_V  |    pointer   |
|in_V_dest_V_dout     |  in |    1|   ap_fifo  |  in_V_dest_V |    pointer   |
|in_V_dest_V_empty_n  |  in |    1|   ap_fifo  |  in_V_dest_V |    pointer   |
|in_V_dest_V_read     | out |    1|   ap_fifo  |  in_V_dest_V |    pointer   |
|out_V_data_V_din     | out |   24|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_data_V_full_n  |  in |    1|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_data_V_write   | out |    1|   ap_fifo  | out_V_data_V |    pointer   |
|out_V_keep_V_din     | out |    3|   ap_fifo  | out_V_keep_V |    pointer   |
|out_V_keep_V_full_n  |  in |    1|   ap_fifo  | out_V_keep_V |    pointer   |
|out_V_keep_V_write   | out |    1|   ap_fifo  | out_V_keep_V |    pointer   |
|out_V_strb_V_din     | out |    3|   ap_fifo  | out_V_strb_V |    pointer   |
|out_V_strb_V_full_n  |  in |    1|   ap_fifo  | out_V_strb_V |    pointer   |
|out_V_strb_V_write   | out |    1|   ap_fifo  | out_V_strb_V |    pointer   |
|out_V_user_V_din     | out |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_user_V_full_n  |  in |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_user_V_write   | out |    1|   ap_fifo  | out_V_user_V |    pointer   |
|out_V_last_V_din     | out |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_last_V_full_n  |  in |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_last_V_write   | out |    1|   ap_fifo  | out_V_last_V |    pointer   |
|out_V_id_V_din       | out |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_id_V_full_n    |  in |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_id_V_write     | out |    1|   ap_fifo  |  out_V_id_V  |    pointer   |
|out_V_dest_V_din     | out |    1|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_dest_V_full_n  |  in |    1|   ap_fifo  | out_V_dest_V |    pointer   |
|out_V_dest_V_write   | out |    1|   ap_fifo  | out_V_dest_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	3  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	6  / (exitcond2)
5 --> 
	5  / (!exitcond5)
	4  / (exitcond5)
6 --> 
	7  / (!exitcond4)
7 --> 
	8  / (!exitcond6)
	6  / (exitcond6)
8 --> 
	9  / (!exitcond7)
	12  / (exitcond7)
9 --> 
	10  / (!exitcond9)
	11  / (exitcond9)
10 --> 
	9  / true
11 --> 
	8  / true
12 --> 
	13  / (!exitcond8)
	7  / (exitcond8)
13 --> 
	14  / (!exitcond)
	12  / (exitcond)
14 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i3* %out_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i3* %out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i24* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i3* %in_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i3* %in_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i24* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_data_V), !map !127"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_keep_V), !map !131"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_strb_V), !map !135"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !139"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !143"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !147"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !151"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_V_data_V), !map !155"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_keep_V), !map !159"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_strb_V), !map !163"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !167"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !171"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !175"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !179"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @img_filter_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%line_buffer_0_V_V = alloca i8, align 1" [Convolucion/Resources/top.cpp:5]   --->   Operation 44 'alloca' 'line_buffer_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 480, i32 480, i8* %line_buffer_0_V_V, i8* %line_buffer_0_V_V)"   --->   Operation 45 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %line_buffer_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%line_buffer_1_V_V = alloca i8, align 1" [Convolucion/Resources/top.cpp:5]   --->   Operation 47 'alloca' 'line_buffer_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @line_buffer_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 480, i32 480, i8* %line_buffer_1_V_V, i8* %line_buffer_1_V_V)"   --->   Operation 48 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %line_buffer_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%conv_window_V = alloca [9 x i8], align 1" [Convolucion/Resources/top.cpp:6]   --->   Operation 50 'alloca' 'conv_window_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_window_V_addr = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 8" [Convolucion/Resources/top.cpp:54]   --->   Operation 51 'getelementptr' 'conv_window_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.75ns)   --->   "br label %.loopexit19" [Convolucion/Resources/top.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %.loopexit19.loopexit ]"   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.51ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [Convolucion/Resources/top.cpp:14]   --->   Operation 54 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 55 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.62ns)   --->   "%i_1 = add i2 %i, 1" [Convolucion/Resources/top.cpp:14]   --->   Operation 56 'add' 'i_1' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader555.preheader, label %.preheader556.preheader" [Convolucion/Resources/top.cpp:14]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %i to i1" [Convolucion/Resources/top.cpp:16]   --->   Operation 58 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.75ns)   --->   "br label %.preheader556" [Convolucion/Resources/top.cpp:15]   --->   Operation 59 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "br label %.preheader555" [Convolucion/Resources/top.cpp:21]   --->   Operation 60 'br' <Predicate = (exitcond1)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %2 ], [ 0, %.preheader556.preheader ]"   --->   Operation 61 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.85ns)   --->   "%exitcond3 = icmp eq i10 %j, -387" [Convolucion/Resources/top.cpp:15]   --->   Operation 62 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 637, i64 637, i64 637)"   --->   Operation 63 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.93ns)   --->   "%j_1 = add i10 %j, 1" [Convolucion/Resources/top.cpp:15]   --->   Operation 64 'add' 'j_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit19.loopexit, label %1" [Convolucion/Resources/top.cpp:15]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch5, label %branch4" [Convolucion/Resources/top.cpp:16]   --->   Operation 66 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.89ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_0_V_V, i8 0)" [Convolucion/Resources/top.cpp:16]   --->   Operation 67 'write' <Predicate = (!exitcond3 & !tmp)> <Delay = 1.89> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [Convolucion/Resources/top.cpp:16]   --->   Operation 68 'br' <Predicate = (!exitcond3 & !tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.89ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_1_V_V, i8 0)" [Convolucion/Resources/top.cpp:16]   --->   Operation 69 'write' <Predicate = (!exitcond3 & tmp)> <Delay = 1.89> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [Convolucion/Resources/top.cpp:16]   --->   Operation 70 'br' <Predicate = (!exitcond3 & tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader556" [Convolucion/Resources/top.cpp:15]   --->   Operation 71 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit19"   --->   Operation 72 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.86>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%i5 = phi i2 [ %i_2, %.preheader555.loopexit ], [ 0, %.preheader555.preheader ]"   --->   Operation 73 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.51ns)   --->   "%exitcond2 = icmp eq i2 %i5, -1" [Convolucion/Resources/top.cpp:21]   --->   Operation 74 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 75 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.62ns)   --->   "%i_2 = add i2 %i5, 1" [Convolucion/Resources/top.cpp:21]   --->   Operation 76 'add' 'i_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader553.preheader, label %.preheader554.preheader" [Convolucion/Resources/top.cpp:21]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i5 to i5" [Convolucion/Resources/top.cpp:21]   --->   Operation 78 'zext' 'tmp_1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i5, i2 0)" [Convolucion/Resources/top.cpp:21]   --->   Operation 79 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_s to i5" [Convolucion/Resources/top.cpp:23]   --->   Operation 80 'zext' 'p_shl1_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.86ns)   --->   "%tmp_1 = sub i5 %p_shl1_cast, %tmp_1_cast" [Convolucion/Resources/top.cpp:23]   --->   Operation 81 'sub' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.75ns)   --->   "br label %.preheader554" [Convolucion/Resources/top.cpp:22]   --->   Operation 82 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_s = alloca i32"   --->   Operation 83 'alloca' 'p_s' <Predicate = (exitcond2)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.75ns)   --->   "br label %.preheader553" [Convolucion/Resources/top.cpp:30]   --->   Operation 84 'br' <Predicate = (exitcond2)> <Delay = 0.75>

State 5 <SV = 3> <Delay = 1.66>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%j6 = phi i2 [ %j_2, %3 ], [ 0, %.preheader554.preheader ]"   --->   Operation 85 'phi' 'j6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.51ns)   --->   "%exitcond5 = icmp eq i2 %j6, -1" [Convolucion/Resources/top.cpp:22]   --->   Operation 86 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 87 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.62ns)   --->   "%j_2 = add i2 %j6, 1" [Convolucion/Resources/top.cpp:22]   --->   Operation 88 'add' 'j_2' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader555.loopexit, label %3" [Convolucion/Resources/top.cpp:22]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i2 %j6 to i5" [Convolucion/Resources/top.cpp:23]   --->   Operation 90 'zext' 'tmp_7_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.87ns)   --->   "%tmp_2 = add i5 %tmp_1, %tmp_7_cast" [Convolucion/Resources/top.cpp:23]   --->   Operation 91 'add' 'tmp_2' <Predicate = (!exitcond5)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i5 %tmp_2 to i64" [Convolucion/Resources/top.cpp:23]   --->   Operation 92 'sext' 'tmp_22_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%conv_window_V_addr_1 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_22_cast" [Convolucion/Resources/top.cpp:23]   --->   Operation 93 'getelementptr' 'conv_window_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.79ns)   --->   "store i8 0, i8* %conv_window_V_addr_1, align 1" [Convolucion/Resources/top.cpp:23]   --->   Operation 94 'store' <Predicate = (!exitcond5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader554" [Convolucion/Resources/top.cpp:22]   --->   Operation 95 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "br label %.preheader555"   --->   Operation 96 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.92>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%row = phi i9 [ 0, %.preheader553.preheader ], [ %row_1, %.preheader553.loopexit ]"   --->   Operation 97 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.85ns)   --->   "%exitcond4 = icmp eq i9 %row, -32" [Convolucion/Resources/top.cpp:30]   --->   Operation 98 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 99 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.92ns)   --->   "%row_1 = add i9 %row, 1" [Convolucion/Resources/top.cpp:30]   --->   Operation 100 'add' 'row_1' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %13, label %.preheader552.preheader" [Convolucion/Resources/top.cpp:30]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.85ns)   --->   "%tmp_5 = icmp eq i9 %row, -33" [Convolucion/Resources/top.cpp:67]   --->   Operation 102 'icmp' 'tmp_5' <Predicate = (!exitcond4)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.75ns)   --->   "br label %.preheader552" [Convolucion/Resources/top.cpp:31]   --->   Operation 103 'br' <Predicate = (!exitcond4)> <Delay = 0.75>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "ret void" [Convolucion/Resources/top.cpp:85]   --->   Operation 104 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 5.92>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%col = phi i10 [ %col_1, %_ZNK12ap_range_refILi32ELb1EE6lengthEv.exit.i.i.i.i ], [ 0, %.preheader552.preheader ]"   --->   Operation 105 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%p_load = load i32* %p_s"   --->   Operation 106 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.85ns)   --->   "%exitcond6 = icmp eq i10 %col, -384" [Convolucion/Resources/top.cpp:31]   --->   Operation 107 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 108 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.93ns)   --->   "%col_1 = add i10 %col, 1" [Convolucion/Resources/top.cpp:31]   --->   Operation 109 'add' 'col_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader553.loopexit, label %4" [Convolucion/Resources/top.cpp:31]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (2.16ns)   --->   "%empty_36 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)" [Convolucion/Resources/top.cpp:37]   --->   Operation 111 'read' 'empty_36' <Predicate = (!exitcond6)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_36, 0" [Convolucion/Resources/top.cpp:37]   --->   Operation 112 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 16, i32 23)" [Convolucion/Resources/top.cpp:41]   --->   Operation 113 'partselect' 'p_Result_s' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)" [Convolucion/Resources/top.cpp:41]   --->   Operation 114 'partselect' 'p_Result_1' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %p_Result_s to i9" [Convolucion/Resources/top.cpp:41]   --->   Operation 115 'zext' 'lhs_V_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %p_Result_1 to i9" [Convolucion/Resources/top.cpp:41]   --->   Operation 116 'zext' 'rhs_V_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.90ns)   --->   "%ret_V = add i9 %lhs_V_cast, %rhs_V_cast" [Convolucion/Resources/top.cpp:41]   --->   Operation 117 'add' 'ret_V' <Predicate = (!exitcond6)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i24 %tmp_data_V_1 to i8" [Convolucion/Resources/top.cpp:41]   --->   Operation 118 'trunc' 'tmp_3' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i9 %ret_V to i10" [Convolucion/Resources/top.cpp:41]   --->   Operation 119 'zext' 'lhs_V_1_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i8 %tmp_3 to i10" [Convolucion/Resources/top.cpp:41]   --->   Operation 120 'zext' 'rhs_V_1_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%ret_V_1 = add i10 %rhs_V_1_cast, %lhs_V_1_cast" [Convolucion/Resources/top.cpp:41]   --->   Operation 121 'add' 'ret_V_1' <Predicate = (!exitcond6)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 122 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%zext_cast = zext i10 %ret_V_1 to i22" [Convolucion/Resources/top.cpp:41]   --->   Operation 122 'zext' 'zext_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul = mul i22 1366, %zext_cast" [Convolucion/Resources/top.cpp:41]   --->   Operation 123 'mul' 'mul' <Predicate = (!exitcond6)> <Delay = 2.84> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%pixel_gray_V = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [Convolucion/Resources/top.cpp:41]   --->   Operation 124 'partselect' 'pixel_gray_V' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.75ns)   --->   "br label %5" [Convolucion/Resources/top.cpp:43]   --->   Operation 125 'br' <Predicate = (!exitcond6)> <Delay = 0.75>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader553"   --->   Operation 126 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.74>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%i7 = phi i2 [ 0, %4 ], [ %i_4, %._crit_edge ]"   --->   Operation 127 'phi' 'i7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.51ns)   --->   "%exitcond7 = icmp eq i2 %i7, -1" [Convolucion/Resources/top.cpp:43]   --->   Operation 128 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 129 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.62ns)   --->   "%i_4 = add i2 %i7, 1" [Convolucion/Resources/top.cpp:43]   --->   Operation 130 'add' 'i_4' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %11, label %.preheader551.preheader" [Convolucion/Resources/top.cpp:43]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i7 to i5" [Convolucion/Resources/top.cpp:43]   --->   Operation 132 'zext' 'tmp_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i7, i2 0)" [Convolucion/Resources/top.cpp:43]   --->   Operation 133 'bitconcatenate' 'tmp_7' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_7 to i5" [Convolucion/Resources/top.cpp:45]   --->   Operation 134 'zext' 'p_shl2_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.86ns)   --->   "%tmp_8 = sub i5 %p_shl2_cast, %tmp_cast" [Convolucion/Resources/top.cpp:45]   --->   Operation 135 'sub' 'tmp_8' <Predicate = (!exitcond7)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.87ns)   --->   "%tmp_9 = add i5 %tmp_8, 2" [Convolucion/Resources/top.cpp:48]   --->   Operation 136 'add' 'tmp_9' <Predicate = (!exitcond7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i5 %tmp_9 to i64" [Convolucion/Resources/top.cpp:48]   --->   Operation 137 'sext' 'tmp_25_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%conv_window_V_addr_2 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_25_cast" [Convolucion/Resources/top.cpp:48]   --->   Operation 138 'getelementptr' 'conv_window_V_addr_2' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.75ns)   --->   "br label %.preheader551" [Convolucion/Resources/top.cpp:44]   --->   Operation 139 'br' <Predicate = (!exitcond7)> <Delay = 0.75>
ST_8 : Operation 140 [1/1] (0.79ns)   --->   "store i8 %pixel_gray_V, i8* %conv_window_V_addr, align 1" [Convolucion/Resources/top.cpp:54]   --->   Operation 140 'store' <Predicate = (exitcond7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 141 [1/1] (0.75ns)   --->   "br label %.loopexit" [Convolucion/Resources/top.cpp:57]   --->   Operation 141 'br' <Predicate = (exitcond7)> <Delay = 0.75>

State 9 <SV = 6> <Delay = 2.29>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%j8 = phi i2 [ %j_3, %6 ], [ 0, %.preheader551.preheader ]"   --->   Operation 142 'phi' 'j8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.51ns)   --->   "%exitcond9 = icmp eq i2 %j8, -2" [Convolucion/Resources/top.cpp:44]   --->   Operation 143 'icmp' 'exitcond9' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 144 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.62ns)   --->   "%j_3 = add i2 %j8, 1" [Convolucion/Resources/top.cpp:45]   --->   Operation 145 'add' 'j_3' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %7, label %6" [Convolucion/Resources/top.cpp:44]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %j8 to i5" [Convolucion/Resources/top.cpp:45]   --->   Operation 147 'zext' 'tmp_11_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.87ns)   --->   "%tmp_16 = add i5 %tmp_8, %tmp_11_cast" [Convolucion/Resources/top.cpp:45]   --->   Operation 148 'add' 'tmp_16' <Predicate = (!exitcond9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i2 %j_3 to i5" [Convolucion/Resources/top.cpp:45]   --->   Operation 149 'zext' 'tmp_12_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.87ns)   --->   "%tmp_18 = add i5 %tmp_8, %tmp_12_cast" [Convolucion/Resources/top.cpp:45]   --->   Operation 150 'add' 'tmp_18' <Predicate = (!exitcond9)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i5 %tmp_18 to i64" [Convolucion/Resources/top.cpp:45]   --->   Operation 151 'sext' 'tmp_29_cast' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%conv_window_V_addr_4 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_29_cast" [Convolucion/Resources/top.cpp:45]   --->   Operation 152 'getelementptr' 'conv_window_V_addr_4' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (0.79ns)   --->   "%conv_window_V_load = load i8* %conv_window_V_addr_4, align 1" [Convolucion/Resources/top.cpp:45]   --->   Operation 153 'load' 'conv_window_V_load' <Predicate = (!exitcond9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 154 [1/1] (0.51ns)   --->   "%tmp_10 = icmp eq i2 %i7, -2" [Convolucion/Resources/top.cpp:47]   --->   Operation 154 'icmp' 'tmp_10' <Predicate = (exitcond9)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_10, label %._crit_edge, label %8" [Convolucion/Resources/top.cpp:47]   --->   Operation 155 'br' <Predicate = (exitcond9)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i2 %i7 to i1" [Convolucion/Resources/top.cpp:48]   --->   Operation 156 'trunc' 'tmp_20' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %branch3, label %branch2" [Convolucion/Resources/top.cpp:48]   --->   Operation 157 'br' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (1.89ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %line_buffer_0_V_V)" [Convolucion/Resources/top.cpp:48]   --->   Operation 158 'read' 'tmp_V_1' <Predicate = (exitcond9 & !tmp_10 & !tmp_20)> <Delay = 1.89> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_9 : Operation 159 [1/1] (0.75ns)   --->   "br label %9" [Convolucion/Resources/top.cpp:48]   --->   Operation 159 'br' <Predicate = (exitcond9 & !tmp_10 & !tmp_20)> <Delay = 0.75>
ST_9 : Operation 160 [1/1] (1.89ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %line_buffer_1_V_V)" [Convolucion/Resources/top.cpp:48]   --->   Operation 160 'read' 'tmp_V' <Predicate = (exitcond9 & !tmp_10 & tmp_20)> <Delay = 1.89> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_9 : Operation 161 [1/1] (0.75ns)   --->   "br label %9" [Convolucion/Resources/top.cpp:48]   --->   Operation 161 'br' <Predicate = (exitcond9 & !tmp_10 & tmp_20)> <Delay = 0.75>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i2 %i_4 to i5" [Convolucion/Resources/top.cpp:43]   --->   Operation 162 'zext' 'tmp_14_cast' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_22 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_4, i2 0)" [Convolucion/Resources/top.cpp:43]   --->   Operation 163 'bitconcatenate' 'tmp_22' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_22 to i5" [Convolucion/Resources/top.cpp:49]   --->   Operation 164 'zext' 'p_shl3_cast' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.86ns)   --->   "%tmp_23 = sub i5 %p_shl3_cast, %tmp_14_cast" [Convolucion/Resources/top.cpp:49]   --->   Operation 165 'sub' 'tmp_23' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i5 %tmp_23 to i64" [Convolucion/Resources/top.cpp:49]   --->   Operation 166 'sext' 'tmp_32_cast' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%conv_window_V_addr_6 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_32_cast" [Convolucion/Resources/top.cpp:49]   --->   Operation 167 'getelementptr' 'conv_window_V_addr_6' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (0.79ns)   --->   "%tmp_V_2 = load i8* %conv_window_V_addr_6, align 1" [Convolucion/Resources/top.cpp:49]   --->   Operation 168 'load' 'tmp_V_2' <Predicate = (exitcond9 & !tmp_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 10 <SV = 7> <Delay = 1.58>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i5 %tmp_16 to i64" [Convolucion/Resources/top.cpp:45]   --->   Operation 169 'sext' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%conv_window_V_addr_3 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_28_cast" [Convolucion/Resources/top.cpp:45]   --->   Operation 170 'getelementptr' 'conv_window_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/2] (0.79ns)   --->   "%conv_window_V_load = load i8* %conv_window_V_addr_4, align 1" [Convolucion/Resources/top.cpp:45]   --->   Operation 171 'load' 'conv_window_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 172 [1/1] (0.79ns)   --->   "store i8 %conv_window_V_load, i8* %conv_window_V_addr_3, align 1" [Convolucion/Resources/top.cpp:45]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader551" [Convolucion/Resources/top.cpp:44]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 7> <Delay = 2.68>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_V_11 = phi i8 [ %tmp_V, %branch3 ], [ %tmp_V_1, %branch2 ]"   --->   Operation 174 'phi' 'tmp_V_11' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.79ns)   --->   "store i8 %tmp_V_11, i8* %conv_window_V_addr_2, align 1" [Convolucion/Resources/top.cpp:48]   --->   Operation 175 'store' <Predicate = (!tmp_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 176 [1/2] (0.79ns)   --->   "%tmp_V_2 = load i8* %conv_window_V_addr_6, align 1" [Convolucion/Resources/top.cpp:49]   --->   Operation 176 'load' 'tmp_V_2' <Predicate = (!tmp_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %tmp_20, label %branch1, label %branch0" [Convolucion/Resources/top.cpp:49]   --->   Operation 177 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (1.89ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_0_V_V, i8 %tmp_V_2)" [Convolucion/Resources/top.cpp:49]   --->   Operation 178 'write' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 1.89> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br label %10" [Convolucion/Resources/top.cpp:49]   --->   Operation 179 'br' <Predicate = (!tmp_10 & !tmp_20)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (1.89ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %line_buffer_1_V_V, i8 %tmp_V_2)" [Convolucion/Resources/top.cpp:49]   --->   Operation 180 'write' <Predicate = (!tmp_10 & tmp_20)> <Delay = 1.89> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.89> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 480> <FIFO>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "br label %10" [Convolucion/Resources/top.cpp:49]   --->   Operation 181 'br' <Predicate = (!tmp_10 & tmp_20)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Convolucion/Resources/top.cpp:50]   --->   Operation 182 'br' <Predicate = (!tmp_10)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "br label %5" [Convolucion/Resources/top.cpp:43]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 4.12>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%p_0340_2 = phi i32 [ %p_load, %11 ], [ %p_0340_3, %.loopexit.loopexit ]" [Convolucion/Resources/top.cpp:59]   --->   Operation 184 'phi' 'p_0340_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%i9 = phi i2 [ 0, %11 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 185 'phi' 'i9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%i9_cast5 = zext i2 %i9 to i5" [Convolucion/Resources/top.cpp:57]   --->   Operation 186 'zext' 'i9_cast5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.51ns)   --->   "%exitcond8 = icmp eq i2 %i9, -1" [Convolucion/Resources/top.cpp:57]   --->   Operation 187 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 188 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.62ns)   --->   "%i_3 = add i2 %i9, 1" [Convolucion/Resources/top.cpp:57]   --->   Operation 189 'add' 'i_3' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %_ZNK12ap_range_refILi32ELb1EE6lengthEv.exit.i.i.i.i, label %.preheader.preheader" [Convolucion/Resources/top.cpp:57]   --->   Operation 190 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i9, i2 0)" [Convolucion/Resources/top.cpp:57]   --->   Operation 191 'bitconcatenate' 'tmp_14' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %tmp_14 to i5" [Convolucion/Resources/top.cpp:59]   --->   Operation 192 'zext' 'p_shl4_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.86ns)   --->   "%tmp_15 = sub i5 %p_shl4_cast, %i9_cast5" [Convolucion/Resources/top.cpp:59]   --->   Operation 193 'sub' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.75ns)   --->   "br label %.preheader" [Convolucion/Resources/top.cpp:58]   --->   Operation 194 'br' <Predicate = (!exitcond8)> <Delay = 0.75>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_11 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_0340_2, i32 8, i32 31)" [Convolucion/Resources/top.cpp:62]   --->   Operation 195 'partselect' 'tmp_11' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.98ns)   --->   "%icmp = icmp sgt i24 %tmp_11, 0" [Convolucion/Resources/top.cpp:62]   --->   Operation 196 'icmp' 'icmp' <Predicate = (exitcond8)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.52ns)   --->   "%p_0340_2_41 = select i1 %icmp, i32 255, i32 %p_0340_2" [Convolucion/Resources/top.cpp:62]   --->   Operation 197 'select' 'p_0340_2_41' <Predicate = (exitcond8)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_0340_2_41, i32 31)" [Convolucion/Resources/top.cpp:63]   --->   Operation 198 'bitselect' 'tmp_12' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %p_0340_2_41 to i8" [Convolucion/Resources/top.cpp:66]   --->   Operation 199 'trunc' 'tmp_13' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.44ns)   --->   "%tmp_4 = select i1 %tmp_12, i8 0, i8 %tmp_13" [Convolucion/Resources/top.cpp:63]   --->   Operation 200 'select' 'tmp_4' <Predicate = (exitcond8)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_4, i8 %tmp_4, i8 %tmp_4)" [Convolucion/Resources/top.cpp:66]   --->   Operation 201 'bitconcatenate' 'tmp_data_V' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.85ns)   --->   "%tmp_6 = icmp eq i10 %col, -385" [Convolucion/Resources/top.cpp:67]   --->   Operation 202 'icmp' 'tmp_6' <Predicate = (exitcond8)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_5, %tmp_6" [Convolucion/Resources/top.cpp:67]   --->   Operation 203 'and' 'tmp_last_V' <Predicate = (exitcond8)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %tmp_data_V, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 204 'write' <Predicate = (exitcond8)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 0> <FIFO>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_s"   --->   Operation 205 'store' <Predicate = (exitcond8)> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "br label %.preheader552" [Convolucion/Resources/top.cpp:31]   --->   Operation 206 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.22>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%p_0340_3 = phi i32 [ %conv_result_V, %12 ], [ %p_0340_2, %.preheader.preheader ]"   --->   Operation 207 'phi' 'p_0340_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%j4 = phi i2 [ %j_4, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 208 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%j4_cast2 = zext i2 %j4 to i5" [Convolucion/Resources/top.cpp:58]   --->   Operation 209 'zext' 'j4_cast2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.51ns)   --->   "%exitcond = icmp eq i2 %j4, -1" [Convolucion/Resources/top.cpp:58]   --->   Operation 210 'icmp' 'exitcond' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 211 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.62ns)   --->   "%j_4 = add i2 %j4, 1" [Convolucion/Resources/top.cpp:58]   --->   Operation 212 'add' 'j_4' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %12" [Convolucion/Resources/top.cpp:58]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.87ns)   --->   "%tmp_21 = add i5 %tmp_15, %j4_cast2" [Convolucion/Resources/top.cpp:59]   --->   Operation 214 'add' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i5 %tmp_21 to i64" [Convolucion/Resources/top.cpp:59]   --->   Operation 215 'sext' 'tmp_30_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%conv_window_V_addr_5 = getelementptr [9 x i8]* %conv_window_V, i64 0, i64 %tmp_30_cast" [Convolucion/Resources/top.cpp:59]   --->   Operation 216 'getelementptr' 'conv_window_V_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_21 to i32" [Convolucion/Resources/top.cpp:59]   --->   Operation 217 'sext' 'tmp_16_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_17 = zext i32 %tmp_16_cast to i64" [Convolucion/Resources/top.cpp:59]   --->   Operation 218 'zext' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 219 [2/2] (0.79ns)   --->   "%conv_window_V_load_1 = load i8* %conv_window_V_addr_5, align 1" [Convolucion/Resources/top.cpp:59]   --->   Operation 219 'load' 'conv_window_V_load_1' <Predicate = (!exitcond)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i3]* @kernel, i64 0, i64 %tmp_17" [Convolucion/Resources/top.cpp:59]   --->   Operation 220 'getelementptr' 'kernel_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 221 [2/2] (1.35ns)   --->   "%kernel_load = load i3* %kernel_addr, align 1" [Convolucion/Resources/top.cpp:59]   --->   Operation 221 'load' 'kernel_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 222 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 14 <SV = 8> <Delay = 4.19>
ST_14 : Operation 223 [1/2] (0.79ns)   --->   "%conv_window_V_load_1 = load i8* %conv_window_V_addr_5, align 1" [Convolucion/Resources/top.cpp:59]   --->   Operation 223 'load' 'conv_window_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%extLd16_cast = zext i8 %conv_window_V_load_1 to i11" [Convolucion/Resources/top.cpp:59]   --->   Operation 224 'zext' 'extLd16_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/2] (1.35ns)   --->   "%kernel_load = load i3* %kernel_addr, align 1" [Convolucion/Resources/top.cpp:59]   --->   Operation 225 'load' 'kernel_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i3 %kernel_load to i11" [Convolucion/Resources/top.cpp:59]   --->   Operation 226 'sext' 'tmp_18_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.63ns) (grouped into DSP with root node conv_result_V)   --->   "%tmp_19 = mul i11 %tmp_18_cast, %extLd16_cast" [Convolucion/Resources/top.cpp:59]   --->   Operation 227 'mul' 'tmp_19' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 228 [1/1] (0.00ns) (grouped into DSP with root node conv_result_V)   --->   "%tmp_19_cast = sext i11 %tmp_19 to i32" [Convolucion/Resources/top.cpp:59]   --->   Operation 228 'sext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (2.20ns) (root node of the DSP)   --->   "%conv_result_V = add i32 %p_0340_3, %tmp_19_cast" [Convolucion/Resources/top.cpp:59]   --->   Operation 229 'add' 'conv_result_V' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "br label %.preheader" [Convolucion/Resources/top.cpp:58]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specinterface    ) [ 000000000000000]
empty_13             (specinterface    ) [ 000000000000000]
empty_14             (specinterface    ) [ 000000000000000]
empty_15             (specinterface    ) [ 000000000000000]
empty_16             (specinterface    ) [ 000000000000000]
empty_17             (specinterface    ) [ 000000000000000]
empty_18             (specinterface    ) [ 000000000000000]
empty_19             (specinterface    ) [ 000000000000000]
empty_20             (specinterface    ) [ 000000000000000]
empty_21             (specinterface    ) [ 000000000000000]
empty_22             (specinterface    ) [ 000000000000000]
empty_23             (specinterface    ) [ 000000000000000]
empty_24             (specinterface    ) [ 000000000000000]
empty_25             (specinterface    ) [ 000000000000000]
StgValue_29          (specbitsmap      ) [ 000000000000000]
StgValue_30          (specbitsmap      ) [ 000000000000000]
StgValue_31          (specbitsmap      ) [ 000000000000000]
StgValue_32          (specbitsmap      ) [ 000000000000000]
StgValue_33          (specbitsmap      ) [ 000000000000000]
StgValue_34          (specbitsmap      ) [ 000000000000000]
StgValue_35          (specbitsmap      ) [ 000000000000000]
StgValue_36          (specbitsmap      ) [ 000000000000000]
StgValue_37          (specbitsmap      ) [ 000000000000000]
StgValue_38          (specbitsmap      ) [ 000000000000000]
StgValue_39          (specbitsmap      ) [ 000000000000000]
StgValue_40          (specbitsmap      ) [ 000000000000000]
StgValue_41          (specbitsmap      ) [ 000000000000000]
StgValue_42          (specbitsmap      ) [ 000000000000000]
StgValue_43          (spectopmodule    ) [ 000000000000000]
line_buffer_0_V_V    (alloca           ) [ 011111111111111]
empty_26             (specchannel      ) [ 000000000000000]
empty_27             (specinterface    ) [ 000000000000000]
line_buffer_1_V_V    (alloca           ) [ 011111111111111]
empty_28             (specchannel      ) [ 000000000000000]
empty_29             (specinterface    ) [ 000000000000000]
conv_window_V        (alloca           ) [ 001111111111111]
conv_window_V_addr   (getelementptr    ) [ 001111111111111]
StgValue_52          (br               ) [ 011100000000000]
i                    (phi              ) [ 001000000000000]
exitcond1            (icmp             ) [ 001100000000000]
empty_30             (speclooptripcount) [ 000000000000000]
i_1                  (add              ) [ 011100000000000]
StgValue_57          (br               ) [ 000000000000000]
tmp                  (trunc            ) [ 000100000000000]
StgValue_59          (br               ) [ 001100000000000]
StgValue_60          (br               ) [ 001111000000000]
j                    (phi              ) [ 000100000000000]
exitcond3            (icmp             ) [ 001100000000000]
empty_31             (speclooptripcount) [ 000000000000000]
j_1                  (add              ) [ 001100000000000]
StgValue_65          (br               ) [ 000000000000000]
StgValue_66          (br               ) [ 000000000000000]
StgValue_67          (write            ) [ 000000000000000]
StgValue_68          (br               ) [ 000000000000000]
StgValue_69          (write            ) [ 000000000000000]
StgValue_70          (br               ) [ 000000000000000]
StgValue_71          (br               ) [ 001100000000000]
StgValue_72          (br               ) [ 011100000000000]
i5                   (phi              ) [ 000010000000000]
exitcond2            (icmp             ) [ 000011000000000]
empty_32             (speclooptripcount) [ 000000000000000]
i_2                  (add              ) [ 001011000000000]
StgValue_77          (br               ) [ 000000000000000]
tmp_1_cast           (zext             ) [ 000000000000000]
tmp_s                (bitconcatenate   ) [ 000000000000000]
p_shl1_cast          (zext             ) [ 000000000000000]
tmp_1                (sub              ) [ 000001000000000]
StgValue_82          (br               ) [ 000011000000000]
p_s                  (alloca           ) [ 000000111111111]
StgValue_84          (br               ) [ 000011111111111]
j6                   (phi              ) [ 000001000000000]
exitcond5            (icmp             ) [ 000011000000000]
empty_33             (speclooptripcount) [ 000000000000000]
j_2                  (add              ) [ 000011000000000]
StgValue_89          (br               ) [ 000000000000000]
tmp_7_cast           (zext             ) [ 000000000000000]
tmp_2                (add              ) [ 000000000000000]
tmp_22_cast          (sext             ) [ 000000000000000]
conv_window_V_addr_1 (getelementptr    ) [ 000000000000000]
StgValue_94          (store            ) [ 000000000000000]
StgValue_95          (br               ) [ 000011000000000]
StgValue_96          (br               ) [ 001011000000000]
row                  (phi              ) [ 000000100000000]
exitcond4            (icmp             ) [ 000000111111111]
empty_34             (speclooptripcount) [ 000000000000000]
row_1                (add              ) [ 000010111111111]
StgValue_101         (br               ) [ 000000000000000]
tmp_5                (icmp             ) [ 000000011111111]
StgValue_103         (br               ) [ 000000111111111]
StgValue_104         (ret              ) [ 000000000000000]
col                  (phi              ) [ 000000011111111]
p_load               (load             ) [ 000000001111111]
exitcond6            (icmp             ) [ 000000111111111]
empty_35             (speclooptripcount) [ 000000000000000]
col_1                (add              ) [ 000000111111111]
StgValue_110         (br               ) [ 000000000000000]
empty_36             (read             ) [ 000000000000000]
tmp_data_V_1         (extractvalue     ) [ 000000000000000]
p_Result_s           (partselect       ) [ 000000000000000]
p_Result_1           (partselect       ) [ 000000000000000]
lhs_V_cast           (zext             ) [ 000000000000000]
rhs_V_cast           (zext             ) [ 000000000000000]
ret_V                (add              ) [ 000000000000000]
tmp_3                (trunc            ) [ 000000000000000]
lhs_V_1_cast         (zext             ) [ 000000000000000]
rhs_V_1_cast         (zext             ) [ 000000000000000]
ret_V_1              (add              ) [ 000000000000000]
zext_cast            (zext             ) [ 000000000000000]
mul                  (mul              ) [ 000000000000000]
pixel_gray_V         (partselect       ) [ 000000001111000]
StgValue_125         (br               ) [ 000000111111111]
StgValue_126         (br               ) [ 000010111111111]
i7                   (phi              ) [ 000000001110000]
exitcond7            (icmp             ) [ 000000111111111]
empty_37             (speclooptripcount) [ 000000000000000]
i_4                  (add              ) [ 000000111111111]
StgValue_131         (br               ) [ 000000000000000]
tmp_cast             (zext             ) [ 000000000000000]
tmp_7                (bitconcatenate   ) [ 000000000000000]
p_shl2_cast          (zext             ) [ 000000000000000]
tmp_8                (sub              ) [ 000000000110000]
tmp_9                (add              ) [ 000000000000000]
tmp_25_cast          (sext             ) [ 000000000000000]
conv_window_V_addr_2 (getelementptr    ) [ 000000000111000]
StgValue_139         (br               ) [ 000000111111111]
StgValue_140         (store            ) [ 000000000000000]
StgValue_141         (br               ) [ 000000111111111]
j8                   (phi              ) [ 000000000100000]
exitcond9            (icmp             ) [ 000000111111111]
empty_38             (speclooptripcount) [ 000000000000000]
j_3                  (add              ) [ 000000111111111]
StgValue_146         (br               ) [ 000000000000000]
tmp_11_cast          (zext             ) [ 000000000000000]
tmp_16               (add              ) [ 000000000010000]
tmp_12_cast          (zext             ) [ 000000000000000]
tmp_18               (add              ) [ 000000000000000]
tmp_29_cast          (sext             ) [ 000000000000000]
conv_window_V_addr_4 (getelementptr    ) [ 000000000010000]
tmp_10               (icmp             ) [ 000000111111111]
StgValue_155         (br               ) [ 000000000000000]
tmp_20               (trunc            ) [ 000000111111111]
StgValue_157         (br               ) [ 000000000000000]
tmp_V_1              (read             ) [ 000000111111111]
StgValue_159         (br               ) [ 000000111111111]
tmp_V                (read             ) [ 000000111111111]
StgValue_161         (br               ) [ 000000111111111]
tmp_14_cast          (zext             ) [ 000000000000000]
tmp_22               (bitconcatenate   ) [ 000000000000000]
p_shl3_cast          (zext             ) [ 000000000000000]
tmp_23               (sub              ) [ 000000000000000]
tmp_32_cast          (sext             ) [ 000000000000000]
conv_window_V_addr_6 (getelementptr    ) [ 000000000001000]
tmp_28_cast          (sext             ) [ 000000000000000]
conv_window_V_addr_3 (getelementptr    ) [ 000000000000000]
conv_window_V_load   (load             ) [ 000000000000000]
StgValue_172         (store            ) [ 000000000000000]
StgValue_173         (br               ) [ 000000111111111]
tmp_V_11             (phi              ) [ 000000000001000]
StgValue_175         (store            ) [ 000000000000000]
tmp_V_2              (load             ) [ 000000000000000]
StgValue_177         (br               ) [ 000000000000000]
StgValue_178         (write            ) [ 000000000000000]
StgValue_179         (br               ) [ 000000000000000]
StgValue_180         (write            ) [ 000000000000000]
StgValue_181         (br               ) [ 000000000000000]
StgValue_182         (br               ) [ 000000000000000]
StgValue_183         (br               ) [ 000000111111111]
p_0340_2             (phi              ) [ 000000000000111]
i9                   (phi              ) [ 000000000000100]
i9_cast5             (zext             ) [ 000000000000000]
exitcond8            (icmp             ) [ 000000111111111]
empty_39             (speclooptripcount) [ 000000000000000]
i_3                  (add              ) [ 000000111111111]
StgValue_190         (br               ) [ 000000000000000]
tmp_14               (bitconcatenate   ) [ 000000000000000]
p_shl4_cast          (zext             ) [ 000000000000000]
tmp_15               (sub              ) [ 000000000000011]
StgValue_194         (br               ) [ 000000111111111]
tmp_11               (partselect       ) [ 000000000000000]
icmp                 (icmp             ) [ 000000000000000]
p_0340_2_41          (select           ) [ 000000000000000]
tmp_12               (bitselect        ) [ 000000000000000]
tmp_13               (trunc            ) [ 000000000000000]
tmp_4                (select           ) [ 000000000000000]
tmp_data_V           (bitconcatenate   ) [ 000000000000000]
tmp_6                (icmp             ) [ 000000000000000]
tmp_last_V           (and              ) [ 000000000000000]
StgValue_204         (write            ) [ 000000000000000]
StgValue_205         (store            ) [ 000000000000000]
StgValue_206         (br               ) [ 000000111111111]
p_0340_3             (phi              ) [ 000000111111111]
j4                   (phi              ) [ 000000000000010]
j4_cast2             (zext             ) [ 000000000000000]
exitcond             (icmp             ) [ 000000111111111]
empty_40             (speclooptripcount) [ 000000000000000]
j_4                  (add              ) [ 000000111111111]
StgValue_213         (br               ) [ 000000000000000]
tmp_21               (add              ) [ 000000000000000]
tmp_30_cast          (sext             ) [ 000000000000000]
conv_window_V_addr_5 (getelementptr    ) [ 000000000000001]
tmp_16_cast          (sext             ) [ 000000000000000]
tmp_17               (zext             ) [ 000000000000000]
kernel_addr          (getelementptr    ) [ 000000000000001]
StgValue_222         (br               ) [ 000000111111111]
conv_window_V_load_1 (load             ) [ 000000000000000]
extLd16_cast         (zext             ) [ 000000000000000]
kernel_load          (load             ) [ 000000000000000]
tmp_18_cast          (sext             ) [ 000000000000000]
tmp_19               (mul              ) [ 000000000000000]
tmp_19_cast          (sext             ) [ 000000000000000]
conv_result_V        (add              ) [ 000000111111111]
StgValue_230         (br               ) [ 000000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_filter_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_LF_1_NF_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="line_buffer_0_V_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_0_V_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="line_buffer_1_V_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buffer_1_V_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_window_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_window_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="2"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/3 StgValue_178/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_69/3 StgValue_180/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_36_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="34" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="3" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="1" slack="0"/>
<pin id="186" dir="0" index="7" bw="1" slack="0"/>
<pin id="187" dir="1" index="8" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_36/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_V_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="6"/>
<pin id="199" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_V_read_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="6"/>
<pin id="204" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="StgValue_204_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="0" index="3" bw="3" slack="0"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="1" slack="0"/>
<pin id="213" dir="0" index="6" bw="1" slack="0"/>
<pin id="214" dir="0" index="7" bw="1" slack="0"/>
<pin id="215" dir="0" index="8" bw="24" slack="0"/>
<pin id="216" dir="0" index="9" bw="1" slack="0"/>
<pin id="217" dir="0" index="10" bw="1" slack="0"/>
<pin id="218" dir="0" index="11" bw="1" slack="0"/>
<pin id="219" dir="0" index="12" bw="1" slack="0"/>
<pin id="220" dir="0" index="13" bw="1" slack="0"/>
<pin id="221" dir="0" index="14" bw="1" slack="0"/>
<pin id="222" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_204/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv_window_V_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv_window_V_addr_1_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_1/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_94/5 StgValue_140/8 conv_window_V_load/9 tmp_V_2/9 StgValue_172/10 StgValue_175/11 conv_window_V_load_1/13 "/>
</bind>
</comp>

<comp id="257" class="1004" name="conv_window_V_addr_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="5" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_2/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="conv_window_V_addr_4_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_4/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_window_V_addr_6_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_6/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="conv_window_V_addr_3_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_3/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="conv_window_V_addr_5_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_window_V_addr_5/13 "/>
</bind>
</comp>

<comp id="294" class="1004" name="kernel_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/13 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="1"/>
<pin id="309" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="2" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="j_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="1"/>
<pin id="320" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="329" class="1005" name="i5_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="1"/>
<pin id="331" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="i5_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="j6_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="j6_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="row_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="1"/>
<pin id="353" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="row_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="9" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/6 "/>
</bind>
</comp>

<comp id="362" class="1005" name="col_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="1"/>
<pin id="364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="col_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/7 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i7_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="1"/>
<pin id="376" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="i7_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="2" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/8 "/>
</bind>
</comp>

<comp id="386" class="1005" name="j8_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="1"/>
<pin id="388" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j8 (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="j8_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j8/9 "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_V_11_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="399" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V_11 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_V_11_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="8" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_11/11 "/>
</bind>
</comp>

<comp id="407" class="1005" name="p_0340_2_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0340_2 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_0340_2_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="32" slack="1"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0340_2/12 "/>
</bind>
</comp>

<comp id="417" class="1005" name="i9_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i9 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="i9_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="2" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i9/12 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_0340_3_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0340_3 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_0340_3_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="32" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0340_3/13 "/>
</bind>
</comp>

<comp id="440" class="1005" name="j4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="444" class="1004" name="j4_phi_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="1" slack="1"/>
<pin id="448" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="449" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="exitcond1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="i_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="2" slack="0"/>
<pin id="465" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="exitcond3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="j_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="exitcond2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="2" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="i_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_1_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_shl1_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="exitcond5_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="0" index="1" bw="2" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="j_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_7_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="1"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_22_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="exitcond4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="0" index="1" bw="9" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="row_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="9" slack="0"/>
<pin id="553" dir="0" index="1" bw="9" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="2"/>
<pin id="559" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="exitcond6_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="10" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="col_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_data_V_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="34" slack="0"/>
<pin id="574" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Result_s_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="24" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="0"/>
<pin id="580" dir="0" index="3" bw="6" slack="0"/>
<pin id="581" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="p_Result_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="24" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="5" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="596" class="1004" name="lhs_V_cast_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="rhs_V_cast_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_cast/7 "/>
</bind>
</comp>

<comp id="604" class="1004" name="ret_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="24" slack="0"/>
<pin id="612" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lhs_V_1_cast_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1_cast/7 "/>
</bind>
</comp>

<comp id="618" class="1004" name="rhs_V_1_cast_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1_cast/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="pixel_gray_V_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="22" slack="0"/>
<pin id="625" dir="0" index="2" bw="5" slack="0"/>
<pin id="626" dir="0" index="3" bw="6" slack="0"/>
<pin id="627" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_gray_V/7 "/>
</bind>
</comp>

<comp id="631" class="1004" name="exitcond7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="2" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="637" class="1004" name="i_4_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/8 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_7_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_shl2_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_8_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="0"/>
<pin id="661" dir="0" index="1" bw="2" slack="0"/>
<pin id="662" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_9_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="0"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_25_cast_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="exitcond9_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="2" slack="0"/>
<pin id="678" dir="0" index="1" bw="2" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="j_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/9 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_11_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_16_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="1"/>
<pin id="694" dir="0" index="1" bw="2" slack="0"/>
<pin id="695" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_12_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="0"/>
<pin id="699" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_18_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_29_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_cast/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_10_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_20_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_14_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="1"/>
<pin id="723" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/9 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_22_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="0" index="1" bw="2" slack="1"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="731" class="1004" name="p_shl3_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="0"/>
<pin id="733" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/9 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_23_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="0" index="1" bw="2" slack="0"/>
<pin id="738" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_32_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_28_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="1"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_cast/10 "/>
</bind>
</comp>

<comp id="750" class="1004" name="i9_cast5_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="0"/>
<pin id="752" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i9_cast5/12 "/>
</bind>
</comp>

<comp id="754" class="1004" name="exitcond8_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="2" slack="0"/>
<pin id="756" dir="0" index="1" bw="2" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="i_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_14_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="0"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="774" class="1004" name="p_shl4_cast_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="0"/>
<pin id="776" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/12 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_15_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="4" slack="0"/>
<pin id="780" dir="0" index="1" bw="2" slack="0"/>
<pin id="781" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_11_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="24" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="5" slack="0"/>
<pin id="788" dir="0" index="3" bw="6" slack="0"/>
<pin id="789" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="794" class="1004" name="icmp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="24" slack="0"/>
<pin id="796" dir="0" index="1" bw="24" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/12 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_0340_2_41_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="0" index="2" bw="32" slack="0"/>
<pin id="804" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0340_2_41/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_12_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_13_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/12 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="0" index="2" bw="8" slack="0"/>
<pin id="824" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_data_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="24" slack="0"/>
<pin id="830" dir="0" index="1" bw="8" slack="0"/>
<pin id="831" dir="0" index="2" bw="8" slack="0"/>
<pin id="832" dir="0" index="3" bw="8" slack="0"/>
<pin id="833" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/12 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_6_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="10" slack="2"/>
<pin id="841" dir="0" index="1" bw="10" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_last_V_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="3"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/12 "/>
</bind>
</comp>

<comp id="851" class="1004" name="StgValue_205_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="4"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="j4_cast2_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="0"/>
<pin id="858" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j4_cast2/13 "/>
</bind>
</comp>

<comp id="860" class="1004" name="exitcond_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="0"/>
<pin id="862" dir="0" index="1" bw="2" slack="0"/>
<pin id="863" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="866" class="1004" name="j_4_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_21_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="5" slack="1"/>
<pin id="874" dir="0" index="1" bw="2" slack="0"/>
<pin id="875" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_30_cast_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="0"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/13 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_16_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_17_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="5" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="891" class="1004" name="extLd16_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd16_cast/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_18_cast_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="3" slack="0"/>
<pin id="897" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/14 "/>
</bind>
</comp>

<comp id="899" class="1007" name="grp_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="9" slack="0"/>
<pin id="902" dir="0" index="2" bw="22" slack="0"/>
<pin id="903" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_1/7 zext_cast/7 mul/7 "/>
</bind>
</comp>

<comp id="908" class="1007" name="grp_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="0" index="2" bw="32" slack="1"/>
<pin id="912" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_19/14 tmp_19_cast/14 conv_result_V/14 "/>
</bind>
</comp>

<comp id="916" class="1005" name="line_buffer_0_V_V_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="0"/>
<pin id="918" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_0_V_V "/>
</bind>
</comp>

<comp id="922" class="1005" name="line_buffer_1_V_V_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="line_buffer_1_V_V "/>
</bind>
</comp>

<comp id="928" class="1005" name="conv_window_V_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="4" slack="5"/>
<pin id="930" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="conv_window_V_addr "/>
</bind>
</comp>

<comp id="936" class="1005" name="i_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="2" slack="0"/>
<pin id="938" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="948" class="1005" name="j_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="10" slack="0"/>
<pin id="950" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="i_2_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="5" slack="1"/>
<pin id="963" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="p_s_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="2"/>
<pin id="968" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="975" class="1005" name="j_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="2" slack="0"/>
<pin id="977" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="983" class="1005" name="row_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="0"/>
<pin id="985" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="988" class="1005" name="tmp_5_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="3"/>
<pin id="990" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="993" class="1005" name="p_load_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="2"/>
<pin id="995" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="1001" class="1005" name="col_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="10" slack="0"/>
<pin id="1003" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="pixel_gray_V_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="1"/>
<pin id="1008" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_gray_V "/>
</bind>
</comp>

<comp id="1014" class="1005" name="i_4_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="2" slack="0"/>
<pin id="1016" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_8_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="1"/>
<pin id="1023" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="conv_window_V_addr_2_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="4" slack="2"/>
<pin id="1029" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_2 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="j_3_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="2" slack="0"/>
<pin id="1037" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="tmp_16_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="conv_window_V_addr_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="4" slack="1"/>
<pin id="1047" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_10_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_20_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_V_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="1"/>
<pin id="1060" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="tmp_V_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="1"/>
<pin id="1065" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1068" class="1005" name="conv_window_V_addr_6_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="4" slack="1"/>
<pin id="1070" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_6 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="i_3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="2" slack="0"/>
<pin id="1078" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_15_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="5" slack="1"/>
<pin id="1083" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="j_4_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="2" slack="0"/>
<pin id="1091" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="conv_window_V_addr_5_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="4" slack="1"/>
<pin id="1096" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_window_V_addr_5 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="kernel_addr_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="1"/>
<pin id="1101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1104" class="1005" name="conv_result_V_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="1"/>
<pin id="1106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="84" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="82" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="84" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="188"><net_src comp="106" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="200"><net_src comp="126" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="126" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="223"><net_src comp="142" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="231"><net_src comp="144" pin="0"/><net_sink comp="206" pin=9"/></net>

<net id="232"><net_src comp="144" pin="0"/><net_sink comp="206" pin=10"/></net>

<net id="233"><net_src comp="146" pin="0"/><net_sink comp="206" pin=11"/></net>

<net id="234"><net_src comp="146" pin="0"/><net_sink comp="206" pin=13"/></net>

<net id="235"><net_src comp="146" pin="0"/><net_sink comp="206" pin=14"/></net>

<net id="241"><net_src comp="156" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="60" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="62" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="275"><net_src comp="60" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="250" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="277"><net_src comp="250" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="250" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="287" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="64" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="92" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="74" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="373"><net_src comp="366" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="378" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="389"><net_src comp="64" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="406"><net_src comp="400" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="416"><net_src comp="410" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="428" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="438"><net_src comp="407" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="311" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="311" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="311" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="322" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="322" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="80" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="333" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="86" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="333" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="72" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="333" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="90" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="333" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="491" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="344" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="86" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="344" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="72" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="344" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="529" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="543"><net_src comp="355" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="94" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="355" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="98" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="355" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="100" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="564"><net_src comp="366" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="102" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="366" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="80" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="178" pin="8"/><net_sink comp="572" pin=0"/></net>

<net id="582"><net_src comp="108" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="572" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="40" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="110" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="592"><net_src comp="108" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="572" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="112" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="114" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="599"><net_src comp="576" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="586" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="596" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="572" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="604" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="118" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="120" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="630"><net_src comp="122" pin="0"/><net_sink comp="622" pin=3"/></net>

<net id="635"><net_src comp="378" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="86" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="378" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="72" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="378" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="90" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="378" pin="4"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="64" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="643" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="124" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="680"><net_src comp="390" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="66" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="390" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="72" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="691"><net_src comp="390" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="682" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="715"><net_src comp="374" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="66" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="374" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="729"><net_src comp="90" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="64" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="734"><net_src comp="724" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="721" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="753"><net_src comp="421" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="421" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="86" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="421" pin="4"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="72" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="90" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="421" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="64" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="766" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="750" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="128" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="410" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="112" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="793"><net_src comp="130" pin="0"/><net_sink comp="784" pin=3"/></net>

<net id="798"><net_src comp="784" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="132" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="134" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="410" pin="4"/><net_sink comp="800" pin=2"/></net>

<net id="813"><net_src comp="136" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="800" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="130" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="800" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="825"><net_src comp="808" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="84" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="816" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="834"><net_src comp="138" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="820" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="820" pin="3"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="820" pin="3"/><net_sink comp="828" pin=3"/></net>

<net id="838"><net_src comp="828" pin="4"/><net_sink comp="206" pin=8"/></net>

<net id="843"><net_src comp="362" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="140" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="850"><net_src comp="845" pin="2"/><net_sink comp="206" pin=12"/></net>

<net id="855"><net_src comp="34" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="444" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="444" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="86" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="444" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="72" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="856" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="872" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="885"><net_src comp="872" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="894"><net_src comp="250" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="301" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="618" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="614" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="116" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="907"><net_src comp="899" pin="3"/><net_sink comp="622" pin=1"/></net>

<net id="913"><net_src comp="895" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="891" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="915"><net_src comp="428" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="919"><net_src comp="148" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="925"><net_src comp="152" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="931"><net_src comp="236" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="939"><net_src comp="457" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="944"><net_src comp="463" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="951"><net_src comp="473" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="959"><net_src comp="485" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="964"><net_src comp="507" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="969"><net_src comp="160" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="978"><net_src comp="519" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="986"><net_src comp="545" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="991"><net_src comp="551" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="996"><net_src comp="557" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1004"><net_src comp="566" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1009"><net_src comp="622" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1017"><net_src comp="637" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1019"><net_src comp="1014" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1020"><net_src comp="1014" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1024"><net_src comp="659" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1030"><net_src comp="257" pin="3"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1038"><net_src comp="682" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1043"><net_src comp="692" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1048"><net_src comp="263" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1053"><net_src comp="711" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="717" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1061"><net_src comp="196" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1066"><net_src comp="201" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1071"><net_src comp="270" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1079"><net_src comp="760" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1084"><net_src comp="778" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1092"><net_src comp="866" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1097"><net_src comp="287" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1102"><net_src comp="294" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1107"><net_src comp="908" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="432" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {12 }
	Port: out_V_keep_V | {12 }
	Port: out_V_strb_V | {12 }
	Port: out_V_user_V | {12 }
	Port: out_V_last_V | {12 }
	Port: out_V_id_V | {12 }
	Port: out_V_dest_V | {12 }
 - Input state : 
	Port: img_filter : in_V_data_V | {7 }
	Port: img_filter : in_V_keep_V | {7 }
	Port: img_filter : in_V_strb_V | {7 }
	Port: img_filter : in_V_user_V | {7 }
	Port: img_filter : in_V_last_V | {7 }
	Port: img_filter : in_V_id_V | {7 }
	Port: img_filter : in_V_dest_V | {7 }
	Port: img_filter : kernel | {13 14 }
  - Chain level:
	State 1
		empty_26 : 1
		empty_27 : 1
		empty_28 : 1
		empty_29 : 1
		conv_window_V_addr : 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_57 : 2
		tmp : 1
	State 3
		exitcond3 : 1
		j_1 : 1
		StgValue_65 : 2
	State 4
		exitcond2 : 1
		i_2 : 1
		StgValue_77 : 2
		tmp_1_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_1 : 3
	State 5
		exitcond5 : 1
		j_2 : 1
		StgValue_89 : 2
		tmp_7_cast : 1
		tmp_2 : 2
		tmp_22_cast : 3
		conv_window_V_addr_1 : 4
		StgValue_94 : 5
	State 6
		exitcond4 : 1
		row_1 : 1
		StgValue_101 : 2
		tmp_5 : 1
	State 7
		exitcond6 : 1
		col_1 : 1
		StgValue_110 : 2
		p_Result_s : 1
		p_Result_1 : 1
		lhs_V_cast : 2
		rhs_V_cast : 2
		ret_V : 3
		tmp_3 : 1
		lhs_V_1_cast : 4
		rhs_V_1_cast : 2
		ret_V_1 : 5
		zext_cast : 6
		mul : 7
		pixel_gray_V : 8
	State 8
		exitcond7 : 1
		i_4 : 1
		StgValue_131 : 2
		tmp_cast : 1
		tmp_7 : 1
		p_shl2_cast : 2
		tmp_8 : 3
		tmp_9 : 4
		tmp_25_cast : 5
		conv_window_V_addr_2 : 6
	State 9
		exitcond9 : 1
		j_3 : 1
		StgValue_146 : 2
		tmp_11_cast : 1
		tmp_16 : 2
		tmp_12_cast : 2
		tmp_18 : 3
		tmp_29_cast : 4
		conv_window_V_addr_4 : 5
		conv_window_V_load : 6
		StgValue_155 : 1
		StgValue_157 : 1
		p_shl3_cast : 1
		tmp_23 : 2
		tmp_32_cast : 3
		conv_window_V_addr_6 : 4
		tmp_V_2 : 5
	State 10
		conv_window_V_addr_3 : 1
		StgValue_172 : 2
	State 11
		StgValue_175 : 1
		StgValue_178 : 1
		StgValue_180 : 1
	State 12
		i9_cast5 : 1
		exitcond8 : 1
		i_3 : 1
		StgValue_190 : 2
		tmp_14 : 1
		p_shl4_cast : 2
		tmp_15 : 3
		tmp_11 : 1
		icmp : 2
		p_0340_2_41 : 3
		tmp_12 : 4
		tmp_13 : 4
		tmp_4 : 5
		tmp_data_V : 6
		tmp_last_V : 1
		StgValue_204 : 7
	State 13
		j4_cast2 : 1
		exitcond : 1
		j_4 : 1
		StgValue_213 : 2
		tmp_21 : 2
		tmp_30_cast : 3
		conv_window_V_addr_5 : 4
		tmp_16_cast : 3
		tmp_17 : 4
		conv_window_V_load_1 : 5
		kernel_addr : 5
		kernel_load : 6
	State 14
		extLd16_cast : 1
		tmp_18_cast : 1
		tmp_19 : 2
		tmp_19_cast : 3
		conv_result_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |         i_1_fu_457        |    0    |    0    |    9    |
|          |         j_1_fu_473        |    0    |    0    |    17   |
|          |         i_2_fu_485        |    0    |    0    |    9    |
|          |         j_2_fu_519        |    0    |    0    |    9    |
|          |        tmp_2_fu_529       |    0    |    0    |    15   |
|          |        row_1_fu_545       |    0    |    0    |    16   |
|          |        col_1_fu_566       |    0    |    0    |    17   |
|    add   |        ret_V_fu_604       |    0    |    0    |    15   |
|          |         i_4_fu_637        |    0    |    0    |    9    |
|          |        tmp_9_fu_665       |    0    |    0    |    15   |
|          |         j_3_fu_682        |    0    |    0    |    9    |
|          |       tmp_16_fu_692       |    0    |    0    |    15   |
|          |       tmp_18_fu_701       |    0    |    0    |    15   |
|          |         i_3_fu_760        |    0    |    0    |    9    |
|          |         j_4_fu_866        |    0    |    0    |    9    |
|          |       tmp_21_fu_872       |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_451     |    0    |    0    |    8    |
|          |      exitcond3_fu_467     |    0    |    0    |    13   |
|          |      exitcond2_fu_479     |    0    |    0    |    8    |
|          |      exitcond5_fu_513     |    0    |    0    |    8    |
|          |      exitcond4_fu_539     |    0    |    0    |    13   |
|          |        tmp_5_fu_551       |    0    |    0    |    13   |
|   icmp   |      exitcond6_fu_560     |    0    |    0    |    13   |
|          |      exitcond7_fu_631     |    0    |    0    |    8    |
|          |      exitcond9_fu_676     |    0    |    0    |    8    |
|          |       tmp_10_fu_711       |    0    |    0    |    8    |
|          |      exitcond8_fu_754     |    0    |    0    |    8    |
|          |        icmp_fu_794        |    0    |    0    |    20   |
|          |        tmp_6_fu_839       |    0    |    0    |    13   |
|          |      exitcond_fu_860      |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_507       |    0    |    0    |    12   |
|    sub   |        tmp_8_fu_659       |    0    |    0    |    12   |
|          |       tmp_23_fu_735       |    0    |    0    |    12   |
|          |       tmp_15_fu_778       |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|  select  |     p_0340_2_41_fu_800    |    0    |    0    |    32   |
|          |        tmp_4_fu_820       |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    and   |     tmp_last_V_fu_845     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  addmul  |         grp_fu_899        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_908        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      grp_write_fu_164     |    0    |    0    |    0    |
|   write  |      grp_write_fu_171     |    0    |    0    |    0    |
|          | StgValue_204_write_fu_206 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    empty_36_read_fu_178   |    0    |    0    |    0    |
|   read   |    tmp_V_1_read_fu_196    |    0    |    0    |    0    |
|          |     tmp_V_read_fu_201     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_463        |    0    |    0    |    0    |
|   trunc  |        tmp_3_fu_610       |    0    |    0    |    0    |
|          |       tmp_20_fu_717       |    0    |    0    |    0    |
|          |       tmp_13_fu_816       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_1_cast_fu_491     |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_503    |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_525     |    0    |    0    |    0    |
|          |     lhs_V_cast_fu_596     |    0    |    0    |    0    |
|          |     rhs_V_cast_fu_600     |    0    |    0    |    0    |
|          |    lhs_V_1_cast_fu_614    |    0    |    0    |    0    |
|          |    rhs_V_1_cast_fu_618    |    0    |    0    |    0    |
|          |      tmp_cast_fu_643      |    0    |    0    |    0    |
|   zext   |     p_shl2_cast_fu_655    |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_688    |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_697    |    0    |    0    |    0    |
|          |     tmp_14_cast_fu_721    |    0    |    0    |    0    |
|          |     p_shl3_cast_fu_731    |    0    |    0    |    0    |
|          |      i9_cast5_fu_750      |    0    |    0    |    0    |
|          |     p_shl4_cast_fu_774    |    0    |    0    |    0    |
|          |      j4_cast2_fu_856      |    0    |    0    |    0    |
|          |       tmp_17_fu_886       |    0    |    0    |    0    |
|          |    extLd16_cast_fu_891    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_s_fu_495       |    0    |    0    |    0    |
|          |        tmp_7_fu_647       |    0    |    0    |    0    |
|bitconcatenate|       tmp_22_fu_724       |    0    |    0    |    0    |
|          |       tmp_14_fu_766       |    0    |    0    |    0    |
|          |     tmp_data_V_fu_828     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_22_cast_fu_534    |    0    |    0    |    0    |
|          |     tmp_25_cast_fu_671    |    0    |    0    |    0    |
|          |     tmp_29_cast_fu_706    |    0    |    0    |    0    |
|   sext   |     tmp_32_cast_fu_741    |    0    |    0    |    0    |
|          |     tmp_28_cast_fu_746    |    0    |    0    |    0    |
|          |     tmp_30_cast_fu_877    |    0    |    0    |    0    |
|          |     tmp_16_cast_fu_882    |    0    |    0    |    0    |
|          |     tmp_18_cast_fu_895    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|extractvalue|    tmp_data_V_1_fu_572    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_s_fu_576     |    0    |    0    |    0    |
|partselect|     p_Result_1_fu_586     |    0    |    0    |    0    |
|          |    pixel_gray_V_fu_622    |    0    |    0    |    0    |
|          |       tmp_11_fu_784       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|       tmp_12_fu_808       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   442   |
|----------|---------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|conv_window_V|    0   |   16   |    2   |
|    kernel   |    0   |    3   |    1   |
+-------------+--------+--------+--------+
|    Total    |    0   |   19   |    3   |
+-------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        col_1_reg_1001       |   10   |
|         col_reg_362         |   10   |
|    conv_result_V_reg_1104   |   32   |
|conv_window_V_addr_2_reg_1027|    4   |
|conv_window_V_addr_4_reg_1045|    4   |
|conv_window_V_addr_5_reg_1094|    4   |
|conv_window_V_addr_6_reg_1068|    4   |
|  conv_window_V_addr_reg_928 |    4   |
|          i5_reg_329         |    2   |
|          i7_reg_374         |    2   |
|          i9_reg_417         |    2   |
|         i_1_reg_936         |    2   |
|         i_2_reg_956         |    2   |
|         i_3_reg_1076        |    2   |
|         i_4_reg_1014        |    2   |
|          i_reg_307          |    2   |
|          j4_reg_440         |    2   |
|          j6_reg_340         |    2   |
|          j8_reg_386         |    2   |
|         j_1_reg_948         |   10   |
|         j_2_reg_975         |    2   |
|         j_3_reg_1035        |    2   |
|         j_4_reg_1089        |    2   |
|          j_reg_318          |   10   |
|     kernel_addr_reg_1099    |    4   |
|  line_buffer_0_V_V_reg_916  |    8   |
|  line_buffer_1_V_V_reg_922  |    8   |
|       p_0340_2_reg_407      |   32   |
|       p_0340_3_reg_428      |   32   |
|        p_load_reg_993       |   32   |
|         p_s_reg_966         |   32   |
|    pixel_gray_V_reg_1006    |    8   |
|        row_1_reg_983        |    9   |
|         row_reg_351         |    9   |
|       tmp_10_reg_1050       |    1   |
|       tmp_15_reg_1081       |    5   |
|       tmp_16_reg_1040       |    5   |
|        tmp_1_reg_961        |    5   |
|       tmp_20_reg_1054       |    1   |
|        tmp_5_reg_988        |    1   |
|        tmp_8_reg_1021       |    5   |
|       tmp_V_11_reg_397      |    8   |
|       tmp_V_1_reg_1058      |    8   |
|        tmp_V_reg_1063       |    8   |
|         tmp_reg_941         |    1   |
+-----------------------------+--------+
|            Total            |   342  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_164 |  p2  |   2  |   8  |   16   ||    9    |
|  grp_write_fu_171 |  p2  |   2  |   8  |   16   ||    9    |
| grp_access_fu_250 |  p0  |  10  |   4  |   40   ||    47   |
| grp_access_fu_250 |  p1  |   4  |   8  |   32   ||    21   |
| grp_access_fu_301 |  p0  |   2  |   4  |    8   ||    9    |
|    col_reg_362    |  p0  |   2  |  10  |   20   ||    9    |
|     i7_reg_374    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   136  ||  7.3695 ||   113   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   442  |
|   Memory  |    0   |    -   |    -   |   19   |    3   |
|Multiplexer|    -   |    -   |    7   |    -   |   113  |
|  Register |    -   |    -   |    -   |   342  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    7   |   361  |   558  |
+-----------+--------+--------+--------+--------+--------+
