<profile>

<section name = "Vivado HLS Report for 'CvtColor_1'" level="0">
<item name = "Date">Wed Dec 19 22:30:16 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">SobelNewVivado</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 11.000, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2080081, 2080081, 2080081, 2080081, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">2080080, 2080080, 1926, -, -, 1080, no</column>
<column name=" + loop_width">1923, 1923, 5, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 3, -, -</column>
<column name="Expression">-, -, 0, 99</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 117</column>
<column name="Register">0, -, 215, 32</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="SobelFilter_mac_mcud_U16">SobelFilter_mac_mcud, i0 + i1 * i2</column>
<column name="SobelFilter_mac_mdEe_U17">SobelFilter_mac_mdEe, i0 * i1 + i2</column>
<column name="SobelFilter_mul_mbkb_U15">SobelFilter_mul_mbkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_227_p2">+, 0, 0, 18, 11, 1</column>
<column name="j_1_fu_239_p2">+, 0, 0, 18, 11, 1</column>
<column name="p_Val2_39_fu_283_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_72_fu_233_p2">icmp, 0, 0, 13, 11, 9</column>
<column name="tmp_s_fu_221_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="not_carry_fu_302_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Val2_s_fu_308_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="p_Result_1_i_i_i_n_fu_296_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="i_reg_199">9, 2, 11, 22</column>
<column name="j_reg_210">9, 2, 11, 22</column>
<column name="p_dst_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_2_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="i_1_reg_347">11, 0, 11, 0</column>
<column name="i_reg_199">11, 0, 11, 0</column>
<column name="j_reg_210">11, 0, 11, 0</column>
<column name="p_Val2_38_reg_386">8, 0, 8, 0</column>
<column name="r_V_1_reg_381">30, 0, 30, 0</column>
<column name="r_V_4_i_reg_376">29, 0, 29, 0</column>
<column name="tmp_182_reg_391">1, 0, 1, 0</column>
<column name="tmp_186_reg_361">8, 0, 8, 0</column>
<column name="tmp_186_reg_361_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="tmp_187_reg_366">8, 0, 8, 0</column>
<column name="tmp_187_reg_366_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="tmp_188_reg_371">8, 0, 8, 0</column>
<column name="tmp_72_reg_352">1, 0, 1, 0</column>
<column name="tmp_72_reg_352">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CvtColor.1, return value</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
