<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86ISelLowering.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">X86ISelLowering.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="X86ISelLowering_8h_source.html">X86ISelLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86ShuffleDecode_8h_source.html">MCTargetDesc/X86ShuffleDecode.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86_8h_source.html">X86.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86CallingConv_8h_source.html">X86CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86FrameLowering_8h_source.html">X86FrameLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86InstrBuilder_8h_source.html">X86InstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86IntrinsicsInfo_8h_source.html">X86IntrinsicsInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86MachineFunctionInfo_8h_source.html">X86MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetMachine_8h_source.html">X86TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86TargetObjectFile_8h_source.html">X86TargetObjectFile.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallBitVector_8h_source.html">llvm/ADT/SmallBitVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallSet_8h_source.html">llvm/ADT/SmallSet.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Statistic_8h_source.html">llvm/ADT/Statistic.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringExtras_8h_source.html">llvm/ADT/StringExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BlockFrequencyInfo_8h_source.html">llvm/Analysis/BlockFrequencyInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ObjCARCUtil_8h_source.html">llvm/Analysis/ObjCARCUtil.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ProfileSummaryInfo_8h_source.html">llvm/Analysis/ProfileSummaryInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="VectorUtils_8h_source.html">llvm/Analysis/VectorUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IntrinsicLowering_8h_source.html">llvm/CodeGen/IntrinsicLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetLowering_8h_source.html">llvm/CodeGen/TargetLowering.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="WinEHFuncInfo_8h_source.html">llvm/CodeGen/WinEHFuncInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CallingConv_8h_source.html">llvm/IR/CallingConv.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DerivedTypes_8h_source.html">llvm/IR/DerivedTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="EHPersonalities_8h_source.html">llvm/IR/EHPersonalities.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalAlias_8h_source.html">llvm/IR/GlobalAlias.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalVariable_8h_source.html">llvm/IR/GlobalVariable.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="IRBuilder_8h_source.html">llvm/IR/IRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Instructions_8h_source.html">llvm/IR/Instructions.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Intrinsics_8h_source.html">llvm/IR/Intrinsics.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="PatternMatch_8h_source.html">llvm/IR/PatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSymbol_8h_source.html">llvm/MC/MCSymbol.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="KnownBits_8h_source.html">llvm/Support/KnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;algorithm&gt;</code><br />
<code>#include &lt;bitset&gt;</code><br />
<code>#include &lt;cctype&gt;</code><br />
<code>#include &lt;numeric&gt;</code><br />
</div>
<p><a href="X86ISelLowering_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1X86"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html">llvm::X86</a></td></tr>
<tr class="memdesc:namespacellvm_1_1X86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define some predicates that are used for node matching. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;x86-isel&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a290aaab2d34a6ea303fab92c815e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a290aaab2d34a6ea303fab92c815e14">NODE_NAME_CASE</a>(<a class="el" href="ItaniumDemangle_8h.html#ad845c77e0ea7840ac74d2fa3868ba88d">NODE</a>)&#160;&#160;&#160;case X86ISD::NODE: return &quot;X86ISD::&quot; #<a class="el" href="ItaniumDemangle_8h.html#ad845c77e0ea7840ac74d2fa3868ba88d">NODE</a>;</td></tr>
<tr class="separator:a0a290aaab2d34a6ea303fab92c815e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23ffb844d0a50f112dc26ac2d0e41910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a23ffb844d0a50f112dc26ac2d0e41910">GET_EGPR_IF_ENABLED</a>(OPC)&#160;&#160;&#160;(Subtarget.hasEGPR() ? OPC##_EVEX : OPC)</td></tr>
<tr class="separator:a23ffb844d0a50f112dc26ac2d0e41910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a0f9858d25f3972978a0c1fc3aaecd9b9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> : unsigned { <br />
&#160;&#160;<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9ae5161004051c90bb6f598930852987cb">UndefBit</a>
, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9a4cc26eca46c3ce40194e36e7a7a71e6a">ConstantBit</a>
, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9a642dc7c1945b51b8be5c93c192941871">NotConstantBit</a>
, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9ad36cdbc0b5f807270425b921f62d8df7">ShiftBit</a>
, <br />
&#160;&#160;<a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9a9984891960bfc49a531eff7822550f9e">NotShiftBit</a>
<br />
 }</td></tr>
<tr class="separator:a0f9858d25f3972978a0c1fc3aaecd9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364b1a94a7da340eef246af1d9c14ab4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1X86.html#a364b1a94a7da340eef246af1d9c14ab4af20ba120fee712e351cd784e6142a6e6">llvm::X86::MaxShuffleCombineDepth</a> = 8
 }</td></tr>
<tr class="separator:a364b1a94a7da340eef246af1d9c14ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06788932cd1a15c825f8a90f2285034"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> { <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835">MULS8</a>
, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d">MULU8</a>
, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea">MULS16</a>
, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0">MULU16</a>
 }</td></tr>
<tr class="memdesc:ac06788932cd1a15c825f8a90f2285034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Different mul shrinking modes.  <a href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">More...</a><br /></td></tr>
<tr class="separator:ac06788932cd1a15c825f8a90f2285034"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91e9ffc69ac314ed0568b4dff93aa60f">isTargetShuffle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a91e9ffc69ac314ed0568b4dff93aa60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c9be43724d8bd97c0292a22a9628"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aabb1c9be43724d8bd97c0292a22a9628">isTargetShuffleVariableMask</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aabb1c9be43724d8bd97c0292a22a9628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1dac1d71afa3d79d42946a8fc81a77ab">isX86CCSigned</a> (<a class="el" href="classunsigned.html">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the condition is an signed comparison operation.  <br /></td></tr>
<tr class="separator:a1dac1d71afa3d79d42946a8fc81a77ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab8208dbb5e1bd820d048068a9c7e41bb">TranslateIntegerX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode)</td></tr>
<tr class="separator:ab8208dbb5e1bd820d048068a9c7e41bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e4cb621551faefc62d285fd35db6a8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2e4cb621551faefc62d285fd35db6a8">TranslateX86CC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classbool.html">bool</a> isFP, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2e4cb621551faefc62d285fd35db6a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do a one-to-one translation of a <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make.  <br /></td></tr>
<tr class="separator:ab2e4cb621551faefc62d285fd35db6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd81b6b6c94f4d8bc640c9e18cf39186">hasFPCMov</a> (<a class="el" href="classunsigned.html">unsigned</a> X86CC)</td></tr>
<tr class="memdesc:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu.  <br /></td></tr>
<tr class="separator:afd81b6b6c94f4d8bc640c9e18cf39186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd31a321ede677580cf581e388b4d7c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acfd31a321ede677580cf581e388b4d7c">useVPTERNLOG</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:acfd31a321ede677580cf581e388b4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90ffe79bb38686b4c283e3959fdf8b31">isUndefOrEqual</a> (int Val, int CmpVal)</td></tr>
<tr class="memdesc:a90ffe79bb38686b4c283e3959fdf8b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is the undef sentinel value or equal to the specified value.  <br /></td></tr>
<tr class="separator:a90ffe79bb38686b4c283e3959fdf8b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725f58b715bca880b3653e565fe1ae74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a725f58b715bca880b3653e565fe1ae74">isUndefOrEqual</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int CmpVal)</td></tr>
<tr class="memdesc:a725f58b715bca880b3653e565fe1ae74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is the undef sentinel value or equal to the specified value.  <br /></td></tr>
<tr class="separator:a725f58b715bca880b3653e565fe1ae74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b6b58a3407cac13302ba9083a34b54"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7b6b58a3407cac13302ba9083a34b54">isUndefOrEqualInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int CmpVal, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="memdesc:ae7b6b58a3407cac13302ba9083a34b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value or equal to the specified value.  <br /></td></tr>
<tr class="separator:ae7b6b58a3407cac13302ba9083a34b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aef8a120f777ff4dc79c2bcda21b9be9b">isUndefOrZero</a> (int Val)</td></tr>
<tr class="memdesc:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Val is either the undef or zero sentinel value.  <br /></td></tr>
<tr class="separator:aef8a120f777ff4dc79c2bcda21b9be9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f70409be6aadf7e5967d643c821d44f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f70409be6aadf7e5967d643c821d44f">isUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="memdesc:a6f70409be6aadf7e5967d643c821d44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value.  <br /></td></tr>
<tr class="separator:a6f70409be6aadf7e5967d643c821d44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4ac0f0c7139f1e0d84956fbdc78a5c8e">isUndefLowerHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose lower half is undefined.  <br /></td></tr>
<tr class="separator:a4ac0f0c7139f1e0d84956fbdc78a5c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fff877cacd45bec356194e6bec57f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61fff877cacd45bec356194e6bec57f2">isUndefUpperHalf</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a61fff877cacd45bec356194e6bec57f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the mask creates a vector whose upper half is undefined.  <br /></td></tr>
<tr class="separator:a61fff877cacd45bec356194e6bec57f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884776a595f070c30713cfdc12602ae3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a884776a595f070c30713cfdc12602ae3">isInRange</a> (int Val, int Low, int <a class="el" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>)</td></tr>
<tr class="memdesc:a884776a595f070c30713cfdc12602ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a884776a595f070c30713cfdc12602ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78e36e5bb680d0d59602e5ba15ad5bd3">isAnyInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int <a class="el" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>)</td></tr>
<tr class="memdesc:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a78e36e5bb680d0d59602e5ba15ad5bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99689589cdaf9234c2835f05623a842"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae99689589cdaf9234c2835f05623a842">isAnyZero</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ae99689589cdaf9234c2835f05623a842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask is the zero sentinel value.  <br /></td></tr>
<tr class="separator:ae99689589cdaf9234c2835f05623a842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa918c5d3579eabe089d56f7333b28d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa918c5d3579eabe089d56f7333b28d6">isAnyZeroOrUndef</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aaa918c5d3579eabe089d56f7333b28d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the value of any element in Mask is the zero or undef sentinel values.  <br /></td></tr>
<tr class="separator:aaa918c5d3579eabe089d56f7333b28d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e04027bce62ec4ab85683196cf97716"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e04027bce62ec4ab85683196cf97716">isUndefOrInRange</a> (int Val, int Low, int <a class="el" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>)</td></tr>
<tr class="memdesc:a9e04027bce62ec4ab85683196cf97716"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a9e04027bce62ec4ab85683196cf97716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acdc633e249c53dfc9c4ad4a7a3683307">isUndefOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int <a class="el" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>)</td></tr>
<tr class="memdesc:acdc633e249c53dfc9c4ad4a7a3683307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:acdc633e249c53dfc9c4ad4a7a3683307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b15fb1db61f62b231736ee83c5370b0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b15fb1db61f62b231736ee83c5370b0">isUndefOrZeroOrInRange</a> (int Val, int Low, int <a class="el" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>)</td></tr>
<tr class="memdesc:a9b15fb1db61f62b231736ee83c5370b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if Val is undef, zero or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a9b15fb1db61f62b231736ee83c5370b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8ccdcea2404253ccf30e5edeaeedd854">isUndefOrZeroOrInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int Low, int <a class="el" href="aarch32_8cpp.html#af156155290ec4b8cc5a2711bd205c7c7">Hi</a>)</td></tr>
<tr class="memdesc:a8ccdcea2404253ccf30e5edeaeedd854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H].  <br /></td></tr>
<tr class="separator:a8ccdcea2404253ccf30e5edeaeedd854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62c6be38ef70e3cb785ca99e3642a52"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af62c6be38ef70e3cb785ca99e3642a52">isSequentialOrUndefInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, int Low, int Step=1)</td></tr>
<tr class="memdesc:af62c6be38ef70e3cb785ca99e3642a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef.  <br /></td></tr>
<tr class="separator:af62c6be38ef70e3cb785ca99e3642a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59c1884c0993f538346305371165751"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad59c1884c0993f538346305371165751">isSequentialOrUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, int Low, int Step=1)</td></tr>
<tr class="memdesc:ad59c1884c0993f538346305371165751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero.  <br /></td></tr>
<tr class="separator:ad59c1884c0993f538346305371165751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206d09d378fc9700fa93cd72adba2257"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a206d09d378fc9700fa93cd72adba2257">isUndefOrZeroInRange</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> Pos, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="memdesc:a206d09d378fc9700fa93cd72adba2257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero.  <br /></td></tr>
<tr class="separator:a206d09d378fc9700fa93cd72adba2257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad6fc8ed265d8edfefb78f7985fed146e">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;WidenedMask)</td></tr>
<tr class="memdesc:ad6fc8ed265d8edfefb78f7985fed146e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled.  <br /></td></tr>
<tr class="separator:ad6fc8ed265d8edfefb78f7985fed146e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0b34d93dd35343dbb2d4d9496ed85cd9">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> V2IsZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;WidenedMask)</td></tr>
<tr class="separator:a0b34d93dd35343dbb2d4d9496ed85cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90b7c018c6482771ca6f21a58842810"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af90b7c018c6482771ca6f21a58842810">canWidenShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:af90b7c018c6482771ca6f21a58842810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14321b844507103cd4de1f202c33f455"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a14321b844507103cd4de1f202c33f455">scaleShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> NumDstElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;ScaledMask)</td></tr>
<tr class="separator:a14321b844507103cd4de1f202c33f455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2105859ef64dda1ac442681719f5c33b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2105859ef64dda1ac442681719f5c33b">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Values, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classbool.html">bool</a> IsMask=false)</td></tr>
<tr class="separator:a2105859ef64dda1ac442681719f5c33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7ad42a427fd0055f7f57f33b915252"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe7ad42a427fd0055f7f57f33b915252">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Undefs, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:afe7ad42a427fd0055f7f57f33b915252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4543bee5a482ba5cc2ca71b6ac93b920"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4543bee5a482ba5cc2ca71b6ac93b920">getConstVector</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; Bits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a4543bee5a482ba5cc2ca71b6ac93b920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac007ab17eae964d8d0dc51a9cd535667"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac007ab17eae964d8d0dc51a9cd535667">getZeroVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ac007ab17eae964d8d0dc51a9cd535667"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all zero elements.  <br /></td></tr>
<tr class="separator:ac007ab17eae964d8d0dc51a9cd535667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7fdf566795e8a3ba5a665bb8d3303f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abf7fdf566795e8a3ba5a665bb8d3303f">getSplitVectorSrc</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classbool.html">bool</a> AllowCommute)</td></tr>
<tr class="separator:abf7fdf566795e8a3ba5a665bb8d3303f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d2572a2d7cf0d8584f28c2c1c2e14c8">extractSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a3d2572a2d7cf0d8584f28c2c1c2e14c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af1235e2e2ca58b93e3b22bc6c8b3d9ab">extract128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 128-bits from a vector &gt; 128 bits.  <br /></td></tr>
<tr class="separator:af1235e2e2ca58b93e3b22bc6c8b3d9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2433dc6459ebb75035c03803968a2cd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2433dc6459ebb75035c03803968a2cd7">extract256BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a2433dc6459ebb75035c03803968a2cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to grab 256-bits from a 512-bit vector.  <br /></td></tr>
<tr class="separator:a2433dc6459ebb75035c03803968a2cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb0f27acb965339dde328392c1adaf7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7cb0f27acb965339dde328392c1adaf7">insertSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> vectorWidth)</td></tr>
<tr class="separator:a7cb0f27acb965339dde328392c1adaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d41ad70a90ca184815fa009b650b97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22d41ad70a90ca184815fa009b650b97">insert128BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Result, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classunsigned.html">unsigned</a> IdxVal, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a22d41ad70a90ca184815fa009b650b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a DAG to put 128-bits into a vector &gt; 128 bits.  <br /></td></tr>
<tr class="separator:a22d41ad70a90ca184815fa009b650b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6edfdb2ee22d183ae51d57796e56f8e3">widenSubVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <br /></td></tr>
<tr class="separator:a6edfdb2ee22d183ae51d57796e56f8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52454f48bb708641ee0dd9853e5f1558"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a52454f48bb708641ee0dd9853e5f1558">widenSubVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classunsigned.html">unsigned</a> WideSizeInBits)</td></tr>
<tr class="memdesc:a52454f48bb708641ee0dd9853e5f1558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef.  <br /></td></tr>
<tr class="separator:a52454f48bb708641ee0dd9853e5f1558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a023952b98d2ea0726b78adb9894335ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a023952b98d2ea0726b78adb9894335ed">widenMaskVectorType</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a023952b98d2ea0726b78adb9894335ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a mask vector type to a minimum of v8i1/v16i1 to allow use of KSHIFT and bitcast with integer types.  <br /></td></tr>
<tr class="separator:a023952b98d2ea0726b78adb9894335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b17581b493f2c651fb54fa87031559"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a85b17581b493f2c651fb54fa87031559">widenMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Vec, <a class="el" href="classbool.html">bool</a> ZeroNewElements, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a85b17581b493f2c651fb54fa87031559"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a mask vector to a minimum of v8i1/v16i1 to allow use of KSHIFT and bitcast with integer types.  <br /></td></tr>
<tr class="separator:a85b17581b493f2c651fb54fa87031559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e8360ec6c03540a7ad4753613cfc66f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e8360ec6c03540a7ad4753613cfc66f">collectConcatOps</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9e8360ec6c03540a7ad4753613cfc66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9855e2b319987248786fd81ba1d8c35d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9855e2b319987248786fd81ba1d8c35d">isUpperSubvectorUndef</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9855e2b319987248786fd81ba1d8c35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83537c0760f3fe6e50ed6205bb999a59"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a83537c0760f3fe6e50ed6205bb999a59">isFreeToSplitVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a83537c0760f3fe6e50ed6205bb999a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b77cecfc2091e2d9c9116ca578983e2"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8b77cecfc2091e2d9c9116ca578983e2">splitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:a8b77cecfc2091e2d9c9116ca578983e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcd2df8826153c4293867897a27c054"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9bcd2df8826153c4293867897a27c054">splitVectorOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9bcd2df8826153c4293867897a27c054"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break an operation into 2 half sized ops and then concatenate the results.  <br /></td></tr>
<tr class="separator:a9bcd2df8826153c4293867897a27c054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1756190e422665c39bfae034c2a44eb7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1756190e422665c39bfae034c2a44eb7">splitVectorIntUnary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1756190e422665c39bfae034c2a44eb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break an unary integer operation into 2 half sized ops and then concatenate the result back.  <br /></td></tr>
<tr class="separator:a1756190e422665c39bfae034c2a44eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab373f17a297501bd5b475e98b1b67b81"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab373f17a297501bd5b475e98b1b67b81">splitVectorIntBinary</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab373f17a297501bd5b475e98b1b67b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a binary integer operation into 2 half sized ops and then concatenate the result back.  <br /></td></tr>
<tr class="separator:ab373f17a297501bd5b475e98b1b67b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplParams" colspan="2">template&lt;typename <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </td></tr>
<tr class="memitem:af0409fb04e071cd7a523f022dffec2a3"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0409fb04e071cd7a523f022dffec2a3">SplitOpsAndApply</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> Builder, <a class="el" href="classbool.html">bool</a> CheckBWI=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="separator:af0409fb04e071cd7a523f022dffec2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9606293f9b700b964e76f7fd75a0b4c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9606293f9b700b964e76f7fd75a0b4c9">getAVX512Node</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a9606293f9b700b964e76f7fd75a0b4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c34ea579237aedce7149724afc490ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1c34ea579237aedce7149724afc490ab">insert1BitVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1c34ea579237aedce7149724afc490ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert i1-subvector to i1-vector.  <br /></td></tr>
<tr class="separator:a1c34ea579237aedce7149724afc490ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11671a35605d3033849a1e314831179"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac11671a35605d3033849a1e314831179">concatSubVectors</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="separator:ac11671a35605d3033849a1e314831179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a458b41b670c695bfe6c37217b7007c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a458b41b670c695bfe6c37217b7007c">getOnesVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a4a458b41b670c695bfe6c37217b7007c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector of specified type with all bits set.  <br /></td></tr>
<tr class="separator:a4a458b41b670c695bfe6c37217b7007c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7162a570369a85f2a5238452e196e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d7162a570369a85f2a5238452e196e3">getEXTEND_VECTOR_INREG</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d7162a570369a85f2a5238452e196e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af562c13824c699d3ad285b58f77c23d8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af562c13824c699d3ad285b58f77c23d8">getBitSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af562c13824c699d3ad285b58f77c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43be1b9abf919e872b51cfd766dbe8ed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a43be1b9abf919e872b51cfd766dbe8ed">getVectorShuffle</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:a43be1b9abf919e872b51cfd766dbe8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62da151f0f1229e0bdc97b26645bfc5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac62da151f0f1229e0bdc97b26645bfc5">getUnpackl</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:ac62da151f0f1229e0bdc97b26645bfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackl operation.  <br /></td></tr>
<tr class="separator:ac62da151f0f1229e0bdc97b26645bfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9589ec3f929c700043a0e16b512e41a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa9589ec3f929c700043a0e16b512e41a">getUnpackh</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2)</td></tr>
<tr class="memdesc:aa9589ec3f929c700043a0e16b512e41a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a vector_shuffle node for an unpackh operation.  <br /></td></tr>
<tr class="separator:aa9589ec3f929c700043a0e16b512e41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4c97240f140a6a8c3003d0e19798be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d4c97240f140a6a8c3003d0e19798be">getPack</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classbool.html">bool</a> PackHiHalf=false)</td></tr>
<tr class="memdesc:a4d4c97240f140a6a8c3003d0e19798be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a node that packs the LHS + RHS nodes together at half width.  <br /></td></tr>
<tr class="separator:a4d4c97240f140a6a8c3003d0e19798be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aadeaf4ecc93abb786c5e2aae78a5355c">getShuffleVectorZeroOrUndef</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="el" href="classbool.html">bool</a> IsZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector_shuffle of the specified vector of zero or undef vector.  <br /></td></tr>
<tr class="separator:aadeaf4ecc93abb786c5e2aae78a5355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ec65243c8d75255ee9537d4040d0aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae2ec65243c8d75255ee9537d4040d0aa">getTargetConstantPoolFromBasePtr</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>)</td></tr>
<tr class="separator:ae2ec65243c8d75255ee9537d4040d0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b587f36ca36e4b1ea00677b054254f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b587f36ca36e4b1ea00677b054254f3">getTargetConstantFromBasePtr</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>)</td></tr>
<tr class="separator:a9b587f36ca36e4b1ea00677b054254f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb270c4647dee5b3ba4ff11bf30016"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab0bb270c4647dee5b3ba4ff11bf30016">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Load)</td></tr>
<tr class="separator:ab0bb270c4647dee5b3ba4ff11bf30016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65019b9eb5c8ddb340cd59e8e15470b0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65019b9eb5c8ddb340cd59e8e15470b0">getTargetConstantFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>)</td></tr>
<tr class="separator:a65019b9eb5c8ddb340cd59e8e15470b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad9113ea8e53ba9c81f55f15c11c7a522">getTargetConstantBitsFromNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSizeInBits, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;EltBits, <a class="el" href="classbool.html">bool</a> AllowWholeUndefs=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>, <a class="el" href="classbool.html">bool</a> AllowPartialUndefs=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="separator:ad9113ea8e53ba9c81f55f15c11c7a522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#ae914ecbf92d09be7f8da203ec3dd5bbc">llvm::X86::isConstantSplat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;SplatVal, <a class="el" href="classbool.html">bool</a> AllowPartialUndefs=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="memdesc:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">If Op is a constant whose elements are all the same constant or undefined, return true and return the constant value in <code>SplatVal</code>.  <br /></td></tr>
<tr class="separator:ae914ecbf92d09be7f8da203ec3dd5bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05ad372d1e6700f8125ad1fee07271b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab05ad372d1e6700f8125ad1fee07271b">getTargetShuffleMaskIndices</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MaskNode, <a class="el" href="classunsigned.html">unsigned</a> MaskEltSizeInBits, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &amp;RawMask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;UndefElts)</td></tr>
<tr class="separator:ab05ad372d1e6700f8125ad1fee07271b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81759e8ae2c9ab3b98619cce9995ad74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81759e8ae2c9ab3b98619cce9995ad74">IsNOT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a81759e8ae2c9ab3b98619cce9995ad74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7b3bd2cd0e9fba1b88684b186f08b0b">createPackShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> Unary, <a class="el" href="classunsigned.html">unsigned</a> NumStages=1)</td></tr>
<tr class="memdesc:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a shuffle mask that matches the PACKSS/PACKUS truncation.  <br /></td></tr>
<tr class="separator:ae7b3bd2cd0e9fba1b88684b186f08b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e33cb0aa9b4fbae99810b4d70d29f25">getPackDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedLHS, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedRHS)</td></tr>
<tr class="separator:a2e33cb0aa9b4fbae99810b4d70d29f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c620fc470731fdb2a41678c294a1e6c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c620fc470731fdb2a41678c294a1e6c">getHorizDemandedElts</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedLHS, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedRHS)</td></tr>
<tr class="separator:a8c620fc470731fdb2a41678c294a1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f658c75b135fdd8ffee5218e907db3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75f658c75b135fdd8ffee5218e907db3">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> AllowSentinelZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classbool.html">bool</a> &amp;IsUnary)</td></tr>
<tr class="memdesc:a75f658c75b135fdd8ffee5218e907db3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the shuffle mask corresponding to the target-specific opcode.  <br /></td></tr>
<tr class="separator:a75f658c75b135fdd8ffee5218e907db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ebe500aeb42d0daf4d8081db6fc6f4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75ebe500aeb42d0daf4d8081db6fc6f4">getTargetShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> AllowSentinelZero, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask)</td></tr>
<tr class="separator:a75ebe500aeb42d0daf4d8081db6fc6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac21ca860de08b06c8c3d51c536ba0c90">computeZeroableShuffleElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="memdesc:ac21ca860de08b06c8c3d51c536ba0c90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute whether each element of a shuffle is zeroable.  <br /></td></tr>
<tr class="separator:ac21ca860de08b06c8c3d51c536ba0c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af71303967827d0c63f1caa626e59aa38"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af71303967827d0c63f1caa626e59aa38">getTargetShuffleAndZeroables</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="memdesc:af71303967827d0c63f1caa626e59aa38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs.  <br /></td></tr>
<tr class="separator:af71303967827d0c63f1caa626e59aa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a735ccd5c4f719f05d522e22a0ade0a26">resolveTargetShuffleFromZeroables</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="classbool.html">bool</a> ResolveKnownZeros=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="separator:a735ccd5c4f719f05d522e22a0ade0a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf9c73db3d255463a574759f2ee030c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aebf9c73db3d255463a574759f2ee030c">resolveZeroablesFromTargetShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero)</td></tr>
<tr class="separator:aebf9c73db3d255463a574759f2ee030c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eda61e02d6245a6cbc5ec5c09f1198a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7eda61e02d6245a6cbc5ec5c09f1198a">createShuffleMaskFromVSELECT</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classbool.html">bool</a> IsBLENDV=false)</td></tr>
<tr class="separator:a7eda61e02d6245a6cbc5ec5c09f1198a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d46d110a0572a24271e707cbeebb79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a27d46d110a0572a24271e707cbeebb79">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> ResolveKnownElts)</td></tr>
<tr class="separator:a27d46d110a0572a24271e707cbeebb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fc43ca790e9a82ad51249f2e93d2e17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4fc43ca790e9a82ad51249f2e93d2e17">getFauxShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Ops, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> ResolveKnownElts)</td></tr>
<tr class="separator:a4fc43ca790e9a82ad51249f2e93d2e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ed119a74aa160e44fcd158476e353e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69ed119a74aa160e44fcd158476e353e">resolveTargetShuffleInputsAndMask</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask)</td></tr>
<tr class="memdesc:a69ed119a74aa160e44fcd158476e353e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Removes unused/repeated shuffle source inputs and adjusts the shuffle mask.  <br /></td></tr>
<tr class="separator:a69ed119a74aa160e44fcd158476e353e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb74cb21d8fa460f25834fb226bfc6fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acb74cb21d8fa460f25834fb226bfc6fa">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownUndef, <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classbool.html">bool</a> ResolveKnownElts)</td></tr>
<tr class="memdesc:acb74cb21d8fa460f25834fb226bfc6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values.  <br /></td></tr>
<tr class="separator:acb74cb21d8fa460f25834fb226bfc6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae903428eabca0546973c2695d608bbc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae903428eabca0546973c2695d608bbc9">getTargetShuffleInputs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;Inputs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth=0, <a class="el" href="classbool.html">bool</a> ResolveKnownElts=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="separator:ae903428eabca0546973c2695d608bbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f23ea50bb7d5e61ca17b8d73bc7f7e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61f23ea50bb7d5e61ca17b8d73bc7f7e">getBROADCAST_LOAD</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *Mem, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a61f23ea50bb7d5e61ca17b8d73bc7f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7f52028e75ee798b0fbbde2445b95e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada7f52028e75ee798b0fbbde2445b95e">getShuffleScalarElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="memdesc:ada7f52028e75ee798b0fbbde2445b95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the scalar element that will make up the i'th element of the result of the vector shuffle.  <br /></td></tr>
<tr class="separator:ada7f52028e75ee798b0fbbde2445b95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a1ddb8f797e70b1547be36f8830507"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75a1ddb8f797e70b1547be36f8830507">LowerBuildVectorAsInsert</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;NonZeroMask, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a75a1ddb8f797e70b1547be36f8830507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02345bf295dd13c388b75db2aae81db6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02345bf295dd13c388b75db2aae81db6">LowerBuildVectorv16i8</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;NonZeroMask, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a02345bf295dd13c388b75db2aae81db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v16i8.  <br /></td></tr>
<tr class="separator:a02345bf295dd13c388b75db2aae81db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a5915c89097e4d916e5c641632882e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a74a5915c89097e4d916e5c641632882e">LowerBuildVectorv8i16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;NonZeroMask, <a class="el" href="classunsigned.html">unsigned</a> NumNonZero, <a class="el" href="classunsigned.html">unsigned</a> NumZero, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a74a5915c89097e4d916e5c641632882e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v8i16.  <br /></td></tr>
<tr class="separator:a74a5915c89097e4d916e5c641632882e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a24c05613343fb93ecfd517f7b20ce1e8">LowerBuildVectorv4x32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a24c05613343fb93ecfd517f7b20ce1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom lower build_vector of v4i32 or v4f32.  <br /></td></tr>
<tr class="separator:a24c05613343fb93ecfd517f7b20ce1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82ea3e3b3362aee4beee97df4ed04ec2">getVShift</a> (<a class="el" href="classbool.html">bool</a> isLeft, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classunsigned.html">unsigned</a> NumBits, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;TLI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a vector logical shift node.  <br /></td></tr>
<tr class="separator:a82ea3e3b3362aee4beee97df4ed04ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8679ab19e5fd70f2011394a4923d7c43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8679ab19e5fd70f2011394a4923d7c43">LowerAsSplatVectorLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8679ab19e5fd70f2011394a4923d7c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d13ace08d99a3db97ddf471924d6da5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9d13ace08d99a3db97ddf471924d6da5">findEltLoadSrc</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Elt, <a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;Ld, int64_t &amp;ByteOffset)</td></tr>
<tr class="separator:a9d13ace08d99a3db97ddf471924d6da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b5b432c1ab8d4774bfcfea2e7fc323"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a13b5b432c1ab8d4774bfcfea2e7fc323">EltsFromConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Elts, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> IsAfterLegalize)</td></tr>
<tr class="memdesc:a13b5b432c1ab8d4774bfcfea2e7fc323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'.  <br /></td></tr>
<tr class="separator:a13b5b432c1ab8d4774bfcfea2e7fc323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208df5267fac83f34e5dbb36815b17b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a208df5267fac83f34e5dbb36815b17b4">combineToConsecutiveLoads</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> IsAfterLegalize)</td></tr>
<tr class="separator:a208df5267fac83f34e5dbb36815b17b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abbecb57e09bf906ab1503722015802"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1abbecb57e09bf906ab1503722015802">getConstantVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; Bits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Undefs, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:a1abbecb57e09bf906ab1503722015802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee99e97f96cb26e6b8208e4d6c98fec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abee99e97f96cb26e6b8208e4d6c98fec">getConstantVector</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;SplatValue, <a class="el" href="classunsigned.html">unsigned</a> SplatBitSize, <a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:abee99e97f96cb26e6b8208e4d6c98fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2740fb8073dd44c958e5ee272444fde8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2740fb8073dd44c958e5ee272444fde8">isFoldableUseOfShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a2740fb8073dd44c958e5ee272444fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aad3bd738a3a35386f7ca6f45b7d8bff3">lowerBuildVectorAsBroadcast</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BVOp, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a.  <br /></td></tr>
<tr class="separator:aad3bd738a3a35386f7ca6f45b7d8bff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afaf1cbe4bd00ba18fb62321d5cbe4646">getUnderlyingExtractedFromVec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;ExtractedFromVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtIdx)</td></tr>
<tr class="memdesc:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index.  <br /></td></tr>
<tr class="separator:afaf1cbe4bd00ba18fb62321d5cbe4646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f41e4536175781a5dd1e2efc374952"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65f41e4536175781a5dd1e2efc374952">buildFromShuffleMostly</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a65f41e4536175781a5dd1e2efc374952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd54e8f3c3c8ea92b2ecedb4f86c487"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aedd54e8f3c3c8ea92b2ecedb4f86c487">LowerBUILD_VECTORvXbf16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aedd54e8f3c3c8ea92b2ecedb4f86c487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a829630b309f5c67aa0425af36b41b745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a829630b309f5c67aa0425af36b41b745">LowerBUILD_VECTORvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a829630b309f5c67aa0425af36b41b745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30484061fcf2186114d7d176ae1dd90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af30484061fcf2186114d7d176ae1dd90">isHorizOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:af30484061fcf2186114d7d176ae1dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab8b17ed3f1a97f1d8aa795465e732cf8">isHorizontalBinOpPart</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> BaseIdx, <a class="el" href="classunsigned.html">unsigned</a> LastIdx, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="memdesc:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>.  <br /></td></tr>
<tr class="separator:ab8b17ed3f1a97f1d8aa795465e732cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">ExpandHorizontalBinOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> X86Opcode, <a class="el" href="classbool.html">bool</a> <a class="el" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>, <a class="el" href="classbool.html">bool</a> isUndefLO, <a class="el" href="classbool.html">bool</a> isUndefHI)</td></tr>
<tr class="memdesc:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector.  <br /></td></tr>
<tr class="separator:a3e8b7d7b4d4abd86ab48a0f51f8a6c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10f0c9e6db4a0388d577d2da5a0487ca">isAddSubOrSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classunsigned.html">unsigned</a> &amp;NumExtracts, <a class="el" href="classbool.html">bool</a> &amp;IsSubAdd)</td></tr>
<tr class="memdesc:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation.  <br /></td></tr>
<tr class="separator:a10f0c9e6db4a0388d577d2da5a0487ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababdb755e930b1b856496616c735a117"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ababdb755e930b1b856496616c735a117">isFMAddSubOrFMSubAdd</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd2, <a class="el" href="classunsigned.html">unsigned</a> ExpectedUses)</td></tr>
<tr class="memdesc:ababdb755e930b1b856496616c735a117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>).  <br /></td></tr>
<tr class="separator:ababdb755e930b1b856496616c735a117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95322999c3b7eed83b5467bf0b929e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab95322999c3b7eed83b5467bf0b929e3">lowerToAddSubOrFMAddSub</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab95322999c3b7eed83b5467bf0b929e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">X86ISD::FMADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">X86ISD::FMSUBADD</a> node.  <br /></td></tr>
<tr class="separator:ab95322999c3b7eed83b5467bf0b929e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> &amp;HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1)</td></tr>
<tr class="separator:a7deed7d39c19fcbc3252b3b0551d3c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a178918533dcdc74ccc95c9ae8c43dcac">getHopForBuildVector</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1)</td></tr>
<tr class="separator:a178918533dcdc74ccc95c9ae8c43dcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9f20ebd030add135aa3cf106dbf993"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993">LowerToHorizontalOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2d9f20ebd030add135aa3cf106dbf993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower BUILD_VECTOR to a horizontal add/sub operation if possible.  <br /></td></tr>
<tr class="separator:a2d9f20ebd030add135aa3cf106dbf993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b1dfb57da0320c661933ff2d6d7cde7">LowerShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5b1dfb57da0320c661933ff2d6d7cde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a7f57e28a59968ade9b2852d164df6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a95a7f57e28a59968ade9b2852d164df6">lowerBuildVectorToBitOp</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *<a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95a7f57e28a59968ade9b2852d164df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors.  <br /></td></tr>
<tr class="separator:a95a7f57e28a59968ade9b2852d164df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4375fa908198f2e372148f631c5409b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4375fa908198f2e372148f631c5409b7">materializeVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4375fa908198f2e372148f631c5409b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a vector constant without a load.  <br /></td></tr>
<tr class="separator:a4375fa908198f2e372148f631c5409b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5db80d29dfef7133b98ecb6a250666"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add5db80d29dfef7133b98ecb6a250666">createVariablePermute</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SrcVec, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IndicesVec, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:add5db80d29dfef7133b98ecb6a250666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices.  <br /></td></tr>
<tr class="separator:add5db80d29dfef7133b98ecb6a250666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67470d27f3c6deda45ad7fe5e6addb79">LowerBUILD_VECTORAsVariablePermute</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a67470d27f3c6deda45ad7fe5e6addb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac500e16c74b6cb60304069a03b41a946"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac500e16c74b6cb60304069a03b41a946">LowerAVXCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac500e16c74b6cb60304069a03b41a946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d2c4e634576e31a243b938a43112af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20d2c4e634576e31a243b938a43112af">LowerCONCAT_VECTORSvXi1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a20d2c4e634576e31a243b938a43112af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaff2581ea82c371cd3c4706d5f5a1cfb">LowerCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaff2581ea82c371cd3c4706d5f5a1cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa78abc288ee7112f9f3df8f148a7e7af">isNoopShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa78abc288ee7112f9f3df8f148a7e7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tiny helper function to identify a no-op mask.  <br /></td></tr>
<tr class="separator:aa78abc288ee7112f9f3df8f148a7e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a585054f95cdb1b92f7d0d74194936b3d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a585054f95cdb1b92f7d0d74194936b3d">isLaneCrossingShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a585054f95cdb1b92f7d0d74194936b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask.  <br /></td></tr>
<tr class="separator:a585054f95cdb1b92f7d0d74194936b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30164b8008b40271942859d6196d0d8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa30164b8008b40271942859d6196d0d8">is128BitLaneCrossingShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:aa30164b8008b40271942859d6196d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether there are elements crossing 128-bit lanes in this shuffle mask.  <br /></td></tr>
<tr class="separator:aa30164b8008b40271942859d6196d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a981ec0928acc0cac38685c41dfae42"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a981ec0928acc0cac38685c41dfae42">isMultiLaneShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a2a981ec0928acc0cac38685c41dfae42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether elements in each LaneSizeInBits lane in this shuffle mask come from multiple lanes - this is different to isLaneCrossingShuffleMask to better support 'repeated mask + lane permute' style shuffles.  <br /></td></tr>
<tr class="separator:a2a981ec0928acc0cac38685c41dfae42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc10bf9c359bf4ec9dee418334a39443"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afc10bf9c359bf4ec9dee418334a39443">isRepeatedShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:afc10bf9c359bf4ec9dee418334a39443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each sub-lane.  <br /></td></tr>
<tr class="separator:afc10bf9c359bf4ec9dee418334a39443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd446e684755fec65fa6ed3647fbb05"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2cd446e684755fec65fa6ed3647fbb05">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a2cd446e684755fec65fa6ed3647fbb05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 128-bit lane.  <br /></td></tr>
<tr class="separator:a2cd446e684755fec65fa6ed3647fbb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9703e1717da1bad9f8bbd3785517dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aab9703e1717da1bad9f8bbd3785517dc">is128BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:aab9703e1717da1bad9f8bbd3785517dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f482a133174a75f0ba10057f7adbb5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a41f482a133174a75f0ba10057f7adbb5">is256BitLaneRepeatedShuffleMask</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a41f482a133174a75f0ba10057f7adbb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a shuffle mask is equivalent within each 256-bit lane.  <br /></td></tr>
<tr class="separator:a41f482a133174a75f0ba10057f7adbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5540ba5d97d02621fb9cd725d38655ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5540ba5d97d02621fb9cd725d38655ef">isRepeatedTargetShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classunsigned.html">unsigned</a> EltSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a5540ba5d97d02621fb9cd725d38655ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a target shuffle mask is equivalent within each sub-lane.  <br /></td></tr>
<tr class="separator:a5540ba5d97d02621fb9cd725d38655ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606dcc597bd47391259bdb57694b8466"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a606dcc597bd47391259bdb57694b8466">isRepeatedTargetShuffleMask</a> (<a class="el" href="classunsigned.html">unsigned</a> LaneSizeInBits, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;RepeatedMask)</td></tr>
<tr class="memdesc:a606dcc597bd47391259bdb57694b8466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether a target shuffle mask is equivalent within each sub-lane.  <br /></td></tr>
<tr class="separator:a606dcc597bd47391259bdb57694b8466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a574164d3518e850dc17bd9c7cea5ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a574164d3518e850dc17bd9c7cea5ef">IsElementEquivalent</a> (int MaskSize, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpectedOp, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, int ExpectedIdx)</td></tr>
<tr class="memdesc:a9a574164d3518e850dc17bd9c7cea5ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the vector elements referenced by two shuffle masks are equivalent.  <br /></td></tr>
<tr class="separator:a9a574164d3518e850dc17bd9c7cea5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3dc8b7983e80b5f9a0af208276e918a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3dc8b7983e80b5f9a0af208276e918a">isShuffleEquivalent</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ExpectedMask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>())</td></tr>
<tr class="memdesc:ae3dc8b7983e80b5f9a0af208276e918a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a shuffle mask is equivalent to an explicit list of arguments.  <br /></td></tr>
<tr class="separator:ae3dc8b7983e80b5f9a0af208276e918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83ff96c157ea2db2a7f032cc9c80369"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af83ff96c157ea2db2a7f032cc9c80369">isTargetShuffleEquivalent</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; ExpectedMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>(), <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2=<a class="el" href="classllvm_1_1SDValue.html">SDValue</a>())</td></tr>
<tr class="memdesc:af83ff96c157ea2db2a7f032cc9c80369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a target shuffle mask is equivalent to an explicit pattern.  <br /></td></tr>
<tr class="separator:af83ff96c157ea2db2a7f032cc9c80369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333ddbb47b4f66dbeacb1f6ba6e90c51"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a333ddbb47b4f66dbeacb1f6ba6e90c51">isUnpackWdShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a333ddbb47b4f66dbeacb1f6ba6e90c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b6e8508f5bf0ae450bb0b77296f356"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0b6e8508f5bf0ae450bb0b77296f356">is128BitUnpackShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae0b6e8508f5bf0ae450bb0b77296f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac920f476758be52d3901976f91f26552"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac920f476758be52d3901976f91f26552">hasIdenticalHalvesShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:ac920f476758be52d3901976f91f26552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if a shuffle mask chooses elements identically in its top and bottom halves.  <br /></td></tr>
<tr class="separator:ac920f476758be52d3901976f91f26552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d002525e00017d195765b959cd0bc9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a72d002525e00017d195765b959cd0bc9">getV4X86ShuffleImm</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a72d002525e00017d195765b959cd0bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a 4-lane 8-bit shuffle immediate for a mask.  <br /></td></tr>
<tr class="separator:a72d002525e00017d195765b959cd0bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e1c868e1b38f5eb5034beb9ce6d7ef0">getV4X86ShuffleImm8ForMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6e1c868e1b38f5eb5034beb9ce6d7ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc45a2f128604768ee950e2e50b4b2c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adbc45a2f128604768ee950e2e50b4b2c">isNonZeroElementsInOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;<a class="el" href="classVectorType.html">VectorType</a>, <a class="el" href="classbool.html">bool</a> &amp;IsZeroSideLeft)</td></tr>
<tr class="separator:adbc45a2f128604768ee950e2e50b4b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1cf11dbde3c84d0f3867d8f25f738149">lowerShuffleWithPSHUFB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1cf11dbde3c84d0f3867d8f25f738149"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle with a single PSHUFB of V1 or V2.  <br /></td></tr>
<tr class="separator:a1cf11dbde3c84d0f3867d8f25f738149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7fb1a2451497dfdf1119bd9343bd3052">getMaskNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:a7fb1a2451497dfdf1119bd9343bd3052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics.  <br /></td></tr>
<tr class="separator:a7fb1a2451497dfdf1119bd9343bd3052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae449eea2801b2319108d4d4f23500b45"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae449eea2801b2319108d4d4f23500b45">lowerShuffleToEXPAND</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae449eea2801b2319108d4d4f23500b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2586726258d4a6f1ee767165e7b64e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a2586726258d4a6f1ee767165e7b64e">matchShuffleWithUNPCK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;UnpackOpcode, <a class="el" href="classbool.html">bool</a> IsUnary, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; TargetMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7a2586726258d4a6f1ee767165e7b64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766b151698176d3663cbbe4f5d56b272"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a766b151698176d3663cbbe4f5d56b272">lowerShuffleWithUNPCK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a766b151698176d3663cbbe4f5d56b272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6abd9e2ada4d329511d45bb245bb5fe">lowerShuffleWithUNPCK256</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the mask can be mapped to a preliminary shuffle (vperm 64-bit) followed by unpack 256-bit.  <br /></td></tr>
<tr class="separator:ab6abd9e2ada4d329511d45bb245bb5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acabdb7ba50c76e8a7a040985d783f507"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acabdb7ba50c76e8a7a040985d783f507">matchShuffleAsVTRUNC</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:acabdb7ba50c76e8a7a040985d783f507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae764d3ee202a305acb0ce1f52b9719fa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae764d3ee202a305acb0ce1f52b9719fa">getAVX512TruncNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> ZeroUppers)</td></tr>
<tr class="separator:ae764d3ee202a305acb0ce1f52b9719fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe25313da4ec14f1e260d91672c31545"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe25313da4ec14f1e260d91672c31545">lowerShuffleWithVPMOV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afe25313da4ec14f1e260d91672c31545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91771a953d65aeb837eecfef355de17f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91771a953d65aeb837eecfef355de17f">lowerShuffleAsVTRUNC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a91771a953d65aeb837eecfef355de17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682d6bb4daa2daec606a5510e963066a"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a682d6bb4daa2daec606a5510e963066a">canLowerByDroppingElements</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> MatchEven, <a class="el" href="classbool.html">bool</a> IsSingleInput)</td></tr>
<tr class="memdesc:a682d6bb4daa2daec606a5510e963066a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether a compaction lowering can be done by dropping even/odd elements and compute how many times even/odd elements must be dropped.  <br /></td></tr>
<tr class="separator:a682d6bb4daa2daec606a5510e963066a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96fedf3e39b8aa423770a2ff05b7991"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac96fedf3e39b8aa423770a2ff05b7991">matchShuffleWithPACK</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;PackOpcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; TargetMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> MaxStages=1)</td></tr>
<tr class="separator:ac96fedf3e39b8aa423770a2ff05b7991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40aead6994aed6d0d353677bcbb632e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a40aead6994aed6d0d353677bcbb632e9">lowerShuffleWithPACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a40aead6994aed6d0d353677bcbb632e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a419747b6445cfb3e87ebb2905eb6ae3a">lowerShuffleAsBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a bitmask instruction for a shuffle.  <br /></td></tr>
<tr class="separator:a419747b6445cfb3e87ebb2905eb6ae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e4483d03d2add97c23c0c74c7ede61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a52e4483d03d2add97c23c0c74c7ede61">lowerShuffleAsBitBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a52e4483d03d2add97c23c0c74c7ede61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle using bit math.  <br /></td></tr>
<tr class="separator:a52e4483d03d2add97c23c0c74c7ede61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efc9c5964a347b59ed81340d86e29e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a27efc9c5964a347b59ed81340d86e29e">getVectorMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a27efc9c5964a347b59ed81340d86e29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics.  <br /></td></tr>
<tr class="separator:a27efc9c5964a347b59ed81340d86e29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43e54f20b5c565358eec77519811795"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac43e54f20b5c565358eec77519811795">matchShuffleAsBlend</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> &amp;ForceV1Zero, <a class="el" href="classbool.html">bool</a> &amp;ForceV2Zero, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;BlendMask)</td></tr>
<tr class="separator:ac43e54f20b5c565358eec77519811795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a773313738753b97c7efdf953cdc27477"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a773313738753b97c7efdf953cdc27477">scaleVectorShuffleBlendMask</a> (<a class="el" href="classuint64__t.html">uint64_t</a> BlendMask, int <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, int Scale)</td></tr>
<tr class="separator:a773313738753b97c7efdf953cdc27477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9cca449265297eb5a0bde5f0e48b7c22">lowerShuffleAsBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Original, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a9cca449265297eb5a0bde5f0e48b7c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to emit a blend instruction for a shuffle.  <br /></td></tr>
<tr class="separator:a9cca449265297eb5a0bde5f0e48b7c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dbaff79ac149c03dc9043429f143ac2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dbaff79ac149c03dc9043429f143ac2">lowerShuffleAsBlendAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> ImmBlends=false)</td></tr>
<tr class="memdesc:a8dbaff79ac149c03dc9043429f143ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as a blend of elements from two inputs followed by a single-input permutation.  <br /></td></tr>
<tr class="separator:a8dbaff79ac149c03dc9043429f143ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada1954ec063385c2412de5ae3f7912b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aada1954ec063385c2412de5ae3f7912b">lowerShuffleAsUNPCKAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aada1954ec063385c2412de5ae3f7912b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower as an unpack of elements from two inputs followed by a single-input permutation.  <br /></td></tr>
<tr class="separator:aada1954ec063385c2412de5ae3f7912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8099113c1625de3abb0a7cb0da3628"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#add8099113c1625de3abb0a7cb0da3628">lowerShuffleAsPermuteAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:add8099113c1625de3abb0a7cb0da3628"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction.  <br /></td></tr>
<tr class="separator:add8099113c1625de3abb0a7cb0da3628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d5b5c5c822cce481fecad41374b43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae64d5b5c5c822cce481fecad41374b43">lowerShuffleAsByteRotateAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae64d5b5c5c822cce481fecad41374b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place.  <br /></td></tr>
<tr class="separator:ae64d5b5c5c822cce481fecad41374b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dbaba301b3cd80185b8c6406fa1be6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad0dbaba301b3cd80185b8c6406fa1be6">isBroadcastShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:ad0dbaba301b3cd80185b8c6406fa1be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01377992bea3f58dac17c30755368c53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a01377992bea3f58dac17c30755368c53">isNoopOrBroadcastShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:a01377992bea3f58dac17c30755368c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921497cc1182f46147c037af0026a99a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a921497cc1182f46147c037af0026a99a">isSingleElementRepeatedMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a921497cc1182f46147c037af0026a99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the Mask consists of the same element repeated multiple times.  <br /></td></tr>
<tr class="separator:a921497cc1182f46147c037af0026a99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2843be3b35d610d392a72dd5a8e154"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d2843be3b35d610d392a72dd5a8e154">lowerShuffleAsDecomposedShuffleMerge</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1d2843be3b35d610d392a72dd5a8e154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to decompose a shuffle and blend into independent blends and permutes.  <br /></td></tr>
<tr class="separator:a1d2843be3b35d610d392a72dd5a8e154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d33c0896d1afa7242d2984185d7432"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82d33c0896d1afa7242d2984185d7432">matchShuffleAsBitRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;RotateVT, int EltSizeInBits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:a82d33c0896d1afa7242d2984185d7432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aceafaa0dd0c305fcd694e3211db2f9c2">lowerShuffleAsBitRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffle using <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">X86ISD::VROTLI</a> rotations.  <br /></td></tr>
<tr class="separator:aceafaa0dd0c305fcd694e3211db2f9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a8d92cd399108599c754d242288eadc"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9a8d92cd399108599c754d242288eadc">matchShuffleAsElementRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a9a8d92cd399108599c754d242288eadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to match a vector shuffle as an element rotation.  <br /></td></tr>
<tr class="separator:a9a8d92cd399108599c754d242288eadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adcfb42fd1c2e2adbd26d6050f7979e05">matchShuffleAsByteRotate</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte rotation.  <br /></td></tr>
<tr class="separator:adcfb42fd1c2e2adbd26d6050f7979e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad564305780050370c351e4dfa35ca35a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad564305780050370c351e4dfa35ca35a">lowerShuffleAsByteRotate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad564305780050370c351e4dfa35ca35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1039cc78150f31678aae25affc5fbec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab1039cc78150f31678aae25affc5fbec">lowerShuffleAsVALIGN</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab1039cc78150f31678aae25affc5fbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a dword/qword rotation.  <br /></td></tr>
<tr class="separator:ab1039cc78150f31678aae25affc5fbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa54817a233f0f0b0e3fb5f733c0b273">lowerShuffleAsByteShiftMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a byte shift sequence.  <br /></td></tr>
<tr class="separator:aaa54817a233f0f0b0e3fb5f733c0b273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab3030662cab4f127ea42c4f8f5a0b907">matchShuffleAsShift</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShiftVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classunsigned.html">unsigned</a> ScalarSizeInBits, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int MaskOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab3030662cab4f127ea42c4f8f5a0b907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a bit shift (shifts in zeros).  <br /></td></tr>
<tr class="separator:ab3030662cab4f127ea42c4f8f5a0b907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf79da57ade6e1af57d862d31d31847"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aabf79da57ade6e1af57d862d31d31847">lowerShuffleAsShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> BitwiseOnly)</td></tr>
<tr class="separator:aabf79da57ade6e1af57d862d31d31847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8e4e93889aaf56eb87af0a51dce84d0d">matchShuffleAsEXTRQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;BitLen, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;BitIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a8e4e93889aaf56eb87af0a51dce84d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55af9657dc82151b4fe283322a9db6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af55af9657dc82151b4fe283322a9db6d">matchShuffleAsINSERTQ</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;BitLen, <a class="el" href="classuint64__t.html">uint64_t</a> &amp;BitIdx)</td></tr>
<tr class="separator:af55af9657dc82151b4fe283322a9db6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a944d68a54d7d2b97bc900a1f6b2d2910">lowerShuffleWithSSE4A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ.  <br /></td></tr>
<tr class="separator:a944d68a54d7d2b97bc900a1f6b2d2910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48800ce6340e294183a533b91c1c6b60"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a48800ce6340e294183a533b91c1c6b60">lowerShuffleAsSpecificZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, int Scale, int <a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classbool.html">bool</a> AnyExt, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InputV, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a48800ce6340e294183a533b91c1c6b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle as a zero or any extension.  <br /></td></tr>
<tr class="separator:a48800ce6340e294183a533b91c1c6b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b222d1c28274048f4f94c8df23038fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5b222d1c28274048f4f94c8df23038fc">lowerShuffleAsZeroOrAnyExtend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5b222d1c28274048f4f94c8df23038fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a zero extension on any microarch.  <br /></td></tr>
<tr class="separator:a5b222d1c28274048f4f94c8df23038fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6d9a708e0caf9a4220ab7563f7c2ea5">getScalarValueForVectorElement</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, int <a class="el" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get a scalar value for a specific element of a vector.  <br /></td></tr>
<tr class="separator:ac6d9a708e0caf9a4220ab7563f7c2ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a308a98eacddb4eaa55f1ab3723416253"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a308a98eacddb4eaa55f1ab3723416253">isShuffleFoldableLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:a308a98eacddb4eaa55f1ab3723416253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to test for a load that can be folded with x86 shuffles.  <br /></td></tr>
<tr class="separator:a308a98eacddb4eaa55f1ab3723416253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762f04a671b75c7b2465da246456e183"><td class="memTemplParams" colspan="2">template&lt;typename <a class="el" href="classT.html">T</a> &gt; </td></tr>
<tr class="memitem:a762f04a671b75c7b2465da246456e183"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a762f04a671b75c7b2465da246456e183">isSoftF16</a> (<a class="el" href="classT.html">T</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a762f04a671b75c7b2465da246456e183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f002d1380244ed0e6fbd6af6d65881"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a31f002d1380244ed0e6fbd6af6d65881">lowerShuffleAsElementInsertion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a31f002d1380244ed0e6fbd6af6d65881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower insertion of a single element into a zero vector.  <br /></td></tr>
<tr class="separator:a31f002d1380244ed0e6fbd6af6d65881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3dffd133ed36ade03df8e0b74619e7fc">lowerShuffleAsTruncBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V0, int BroadcastIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3dffd133ed36ade03df8e0b74619e7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements.  <br /></td></tr>
<tr class="separator:a3dffd133ed36ade03df8e0b74619e7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d05d163b9fe668c6e62786abb5a53e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a77d05d163b9fe668c6e62786abb5a53e">isSingleSHUFPSMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a77d05d163b9fe668c6e62786abb5a53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether this can be lowered with a single SHUFPS instruction.  <br /></td></tr>
<tr class="separator:a77d05d163b9fe668c6e62786abb5a53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a577e058575e5c1a377758eafcaf621"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a577e058575e5c1a377758eafcaf621">isShuffleMaskInputInPlace</a> (int Input, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a2a577e058575e5c1a377758eafcaf621"><td class="mdescLeft">&#160;</td><td class="mdescRight">Test whether the specified input (0 or 1) is in-place blended by the given mask.  <br /></td></tr>
<tr class="separator:a2a577e058575e5c1a377758eafcaf621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d14869834e07743880f9eac8f6d98b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a94d14869834e07743880f9eac8f6d98b">lowerShuffleOfExtractsAsVperm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a94d14869834e07743880f9eac8f6d98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering.  <br /></td></tr>
<tr class="separator:a94d14869834e07743880f9eac8f6d98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699145421612880595f18dd1b31bf7cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a699145421612880595f18dd1b31bf7cb">lowerShuffleAsBroadcast</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a699145421612880595f18dd1b31bf7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower broadcast of a single element.  <br /></td></tr>
<tr class="separator:a699145421612880595f18dd1b31bf7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb8e7c708b19e092719fd83ed67c8bfd">matchShuffleAsInsertPS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classunsigned.html">unsigned</a> &amp;InsertPSMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:adb8e7c708b19e092719fd83ed67c8bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bc759db9e3d1280da2c27d3a473ead9">lowerShuffleAsInsertPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0bc759db9e3d1280da2c27d3a473ead9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977d9d87a9acedc6deb64f7f666455c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a977d9d87a9acedc6deb64f7f666455c6">lowerV2F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a977d9d87a9acedc6deb64f7f666455c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a977d9d87a9acedc6deb64f7f666455c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad875c7cc64de6e878b36609f1fd03bc6">lowerV2I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad875c7cc64de6e878b36609f1fd03bc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 2-lane 64-bit integer shuffles.  <br /></td></tr>
<tr class="separator:ad875c7cc64de6e878b36609f1fd03bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af206105ce0e34fda78f7cc2398a3e948"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af206105ce0e34fda78f7cc2398a3e948">lowerShuffleWithSHUFPS</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af206105ce0e34fda78f7cc2398a3e948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle using the SHUFPS instruction.  <br /></td></tr>
<tr class="separator:af206105ce0e34fda78f7cc2398a3e948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a130eb4b069f1ba74f4b41396cbc33f83">lowerV4F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a130eb4b069f1ba74f4b41396cbc33f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane 32-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a130eb4b069f1ba74f4b41396cbc33f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f17de21891f3bfb04410592e553b63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84f17de21891f3bfb04410592e553b63">lowerV4I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a84f17de21891f3bfb04410592e553b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 4-lane i32 vector shuffles.  <br /></td></tr>
<tr class="separator:a84f17de21891f3bfb04410592e553b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96929c573ae5a98213a4d8c25554e53f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a96929c573ae5a98213a4d8c25554e53f">lowerV8I16GeneralSingleInputShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96929c573ae5a98213a4d8c25554e53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part.  <br /></td></tr>
<tr class="separator:a96929c573ae5a98213a4d8c25554e53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54417063f7f8e0abb49ebde4ffd4857"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af54417063f7f8e0abb49ebde4ffd4857">lowerShuffleAsBlendOfPSHUFBs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> &amp;V1InUse, <a class="el" href="classbool.html">bool</a> &amp;V2InUse)</td></tr>
<tr class="memdesc:af54417063f7f8e0abb49ebde4ffd4857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used.  <br /></td></tr>
<tr class="separator:af54417063f7f8e0abb49ebde4ffd4857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d418ee6f30e69c9e0bbb4c770995028">lowerV8I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6d418ee6f30e69c9e0bbb4c770995028"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of 8-lane i16 shuffles.  <br /></td></tr>
<tr class="separator:a6d418ee6f30e69c9e0bbb4c770995028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518426bb40221830497a0fa345f3eb98"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a518426bb40221830497a0fa345f3eb98">lowerV8F16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a518426bb40221830497a0fa345f3eb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower 8-lane 16-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a518426bb40221830497a0fa345f3eb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ad8f979aea899a97964f16faad6f06"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84ad8f979aea899a97964f16faad6f06">lowerShuffleWithPERMV</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a84ad8f979aea899a97964f16faad6f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac7304188de3005e0d0f0a62cbff5ad31">lowerV16I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac7304188de3005e0d0f0a62cbff5ad31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic lowering of v16i8 shuffles.  <br /></td></tr>
<tr class="separator:ac7304188de3005e0d0f0a62cbff5ad31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3750167f96cdf724a4be01f1cb6cb756"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3750167f96cdf724a4be01f1cb6cb756">lower128BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3750167f96cdf724a4be01f1cb6cb756"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dispatching routine to lower various 128-bit x86 vector shuffles.  <br /></td></tr>
<tr class="separator:a3750167f96cdf724a4be01f1cb6cb756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81449374d51a7780b04779f5db47fa6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81449374d51a7780b04779f5db47fa6b">splitAndLowerShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> SimpleOnly)</td></tr>
<tr class="memdesc:a81449374d51a7780b04779f5db47fa6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic routine to split vector shuffle into half-sized shuffles.  <br /></td></tr>
<tr class="separator:a81449374d51a7780b04779f5db47fa6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255d172a12765f42d8097c1a33e73f63"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a255d172a12765f42d8097c1a33e73f63">lowerShuffleAsSplitOrBlend</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a255d172a12765f42d8097c1a33e73f63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Either split a vector in halves or decompose the shuffles and the blend/unpack.  <br /></td></tr>
<tr class="separator:a255d172a12765f42d8097c1a33e73f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa756e372b4d7da6ee89c3c01d5226f50">lowerShuffleAsLanePermuteAndSHUFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa756e372b4d7da6ee89c3c01d5226f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cf260b0a7ee2cfa1e24f28b771a5f24">lowerShuffleAsLanePermuteAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation.  <br /></td></tr>
<tr class="separator:a6cf260b0a7ee2cfa1e24f28b771a5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60bbb1660e18bba7223b13de13d481f3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a60bbb1660e18bba7223b13de13d481f3">computeInLaneShuffleMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; &amp;Mask, int LaneSize, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int &gt; &amp;InLaneMask)</td></tr>
<tr class="memdesc:a60bbb1660e18bba7223b13de13d481f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to get compute inlane shuffle mask for a complete shuffle mask.  <br /></td></tr>
<tr class="separator:a60bbb1660e18bba7223b13de13d481f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a270e46f49c0e0cb4e64e1dc05d4b60fd">lowerShuffleAsLanePermuteAndShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation.  <br /></td></tr>
<tr class="separator:a270e46f49c0e0cb4e64e1dc05d4b60fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf10af4763fc3f16c6e810e203b343ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abf10af4763fc3f16c6e810e203b343ee">lowerV2X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:abf10af4763fc3f16c6e810e203b343ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering 2-lane 128-bit shuffles.  <br /></td></tr>
<tr class="separator:abf10af4763fc3f16c6e810e203b343ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75e8de83af5610677bfb2759b16ed30a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75e8de83af5610677bfb2759b16ed30a">lowerShuffleAsLanePermuteAndRepeatedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a75e8de83af5610677bfb2759b16ed30a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane.  <br /></td></tr>
<tr class="separator:a75e8de83af5610677bfb2759b16ed30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f61cf26d62c676d9c56f47aff24c055"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055">getHalfShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; HalfMask, int &amp;HalfIdx1, int &amp;HalfIdx2)</td></tr>
<tr class="memdesc:a4f61cf26d62c676d9c56f47aff24c055"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true.  <br /></td></tr>
<tr class="separator:a4f61cf26d62c676d9c56f47aff24c055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c4f8734623aa917fe30c3cce1abf4a3">getShuffleHalfVectors</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; HalfMask, int HalfIdx1, int HalfIdx2, <a class="el" href="classbool.html">bool</a> UndefLower, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> UseConcat=false)</td></tr>
<tr class="memdesc:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given the output values from <a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width.  <br /></td></tr>
<tr class="separator:a0c4f8734623aa917fe30c3cce1abf4a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ae7a219ba4edae3c3b73ed2e34a4b01">lowerShuffleWithUndefHalf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF.  <br /></td></tr>
<tr class="separator:a3ae7a219ba4edae3c3b73ed2e34a4b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a35209eee5fcb8ae6f7f27dcf1aad26f2">lowerShuffleAsRepeatedMaskAndLanePermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes.  <br /></td></tr>
<tr class="separator:a35209eee5fcb8ae6f7f27dcf1aad26f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5126ab4b72405faf02b4f15471e44afa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5126ab4b72405faf02b4f15471e44afa">matchShuffleWithSHUFPD</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="classbool.html">bool</a> &amp;ForceV1Zero, <a class="el" href="classbool.html">bool</a> &amp;ForceV2Zero, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShuffleImm, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a5126ab4b72405faf02b4f15471e44afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d59f381efe14f0ff45673a947d5e752"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d59f381efe14f0ff45673a947d5e752">lowerShuffleWithSHUFPD</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5d59f381efe14f0ff45673a947d5e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2fa56217f486efff0ef3cbf1b6a7f524">lowerShuffleAsVTRUNCAndUnpack</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2fa56217f486efff0ef3cbf1b6a7f524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefb78459638421a22efc227acbf0a2a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeefb78459638421a22efc227acbf0a2a">lowerShufflePairAsUNPCKAndPermute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aeefb78459638421a22efc227acbf0a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95949df6cb1d7bda100278739b387ae4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a95949df6cb1d7bda100278739b387ae4">lowerV4F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a95949df6cb1d7bda100278739b387ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a95949df6cb1d7bda100278739b387ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49b62c7c6aee5221b1edd2922d43463"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa49b62c7c6aee5221b1edd2922d43463">lowerV4I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa49b62c7c6aee5221b1edd2922d43463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 4-lane 64-bit integer shuffles.  <br /></td></tr>
<tr class="separator:aa49b62c7c6aee5221b1edd2922d43463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a4583d15a1549667880c7bfb8d1515"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae4a4583d15a1549667880c7bfb8d1515">lowerV8F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae4a4583d15a1549667880c7bfb8d1515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:ae4a4583d15a1549667880c7bfb8d1515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18af24f5c6174c2b5745fb2df1f6681f">lowerV8I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a18af24f5c6174c2b5745fb2df1f6681f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 32-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a18af24f5c6174c2b5745fb2df1f6681f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9825a4649a44796ca264c208c18860"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3a9825a4649a44796ca264c208c18860">lowerV16I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3a9825a4649a44796ca264c208c18860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 16-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a3a9825a4649a44796ca264c208c18860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bd9ae65ec61dd5e07e5ed4b98c68312">lowerV32I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 8-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a3bd9ae65ec61dd5e07e5ed4b98c68312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a96d6ff96109b9309efae5cbdbcb04fed">lower256BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a96d6ff96109b9309efae5cbdbcb04fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 256-bit x86 vector shuffles.  <br /></td></tr>
<tr class="separator:a96d6ff96109b9309efae5cbdbcb04fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7c6d51f5fc88c995098264f649357b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1e7c6d51f5fc88c995098264f649357b">lowerV4X128Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1e7c6d51f5fc88c995098264f649357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a vector shuffle as a 128-bit shuffles.  <br /></td></tr>
<tr class="separator:a1e7c6d51f5fc88c995098264f649357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80b2d4b16b821d90cb2506496f4fe1cf">lowerV8F64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:a80b2d4b16b821d90cb2506496f4fe1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafaf042072012185fe6b59d16b306644"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aafaf042072012185fe6b59d16b306644">lowerV16F32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aafaf042072012185fe6b59d16b306644"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit floating point shuffles.  <br /></td></tr>
<tr class="separator:aafaf042072012185fe6b59d16b306644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3532954b1c7887a8a0bc00311abd20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8f3532954b1c7887a8a0bc00311abd20">lowerV8I64Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8f3532954b1c7887a8a0bc00311abd20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 8-lane 64-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a8f3532954b1c7887a8a0bc00311abd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a764da3f6d8f5529a23fc52e4705d2fc8">lowerV16I32Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 16-lane 32-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a764da3f6d8f5529a23fc52e4705d2fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f422515233e6de0de7b3114bc268d68"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5f422515233e6de0de7b3114bc268d68">lowerV32I16Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5f422515233e6de0de7b3114bc268d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 32-lane 16-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a5f422515233e6de0de7b3114bc268d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6932db7c5cddedce4a015637df0efa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6a6932db7c5cddedce4a015637df0efa">lowerV64I8Shuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6a6932db7c5cddedce4a015637df0efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle lowering of 64-lane 8-bit integer shuffles.  <br /></td></tr>
<tr class="separator:a6a6932db7c5cddedce4a015637df0efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab470d50a207c5981bf85006f581a740b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab470d50a207c5981bf85006f581a740b">lower512BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab470d50a207c5981bf85006f581a740b"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-level routine to lower various 512-bit x86 vector shuffles.  <br /></td></tr>
<tr class="separator:ab470d50a207c5981bf85006f581a740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5330aee63fc1e1cf7f4f0889d64631d5">lower1BitShuffleAsKSHIFTR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5330aee63fc1e1cf7f4f0889d64631d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bdd7eb8543c78919acfa6775f750617"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bdd7eb8543c78919acfa6775f750617">match1BitShuffleAsKSHIFT</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, int MaskOffset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable)</td></tr>
<tr class="separator:a0bdd7eb8543c78919acfa6775f750617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70c4d94b8b92e288f152e1f1d9e2598d">lower1BitShuffle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a70c4d94b8b92e288f152e1f1d9e2598d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd85fc336a77111219214bf7e779d1f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6dd85fc336a77111219214bf7e779d1f">canonicalizeShuffleMaskWithCommute</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="memdesc:a6dd85fc336a77111219214bf7e779d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function that returns true if the shuffle mask should be commuted to improve canonicalization.  <br /></td></tr>
<tr class="separator:a6dd85fc336a77111219214bf7e779d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fb4a0875c4ab584450167679945d1d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab0fb4a0875c4ab584450167679945d1d">canCombineAsMaskOperation</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab0fb4a0875c4ab584450167679945d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1639f9e80414a665a5826e6e4ca6095"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac1639f9e80414a665a5826e6e4ca6095">canonicalizeShuffleMaskWithHorizOp</a> (<a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classunsigned.html">unsigned</a> RootSizeInBits, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac1639f9e80414a665a5826e6e4ca6095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">lowerVECTOR_SHUFFLE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top-level lowering for x86 vector shuffles.  <br /></td></tr>
<tr class="separator:ab9c1fef093fb9dfcad2e86ddd0a2a4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac402e710afa6a0549f89ee90e9fa4cab">lowerVSELECTtoVectorShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac402e710afa6a0549f89ee90e9fa4cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to lower a VSELECT instruction to a vector shuffle.  <br /></td></tr>
<tr class="separator:ac402e710afa6a0549f89ee90e9fa4cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3d6a6ccf92180726bf08404b1e112fe3">LowerEXTRACT_VECTOR_ELT_SSE4</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3d6a6ccf92180726bf08404b1e112fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4acdb0d749d0537888000052aadf256"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af4acdb0d749d0537888000052aadf256">ExtractBitFromMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4acdb0d749d0537888000052aadf256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extract one bit from mask vector, like v16i1 or v8i1.  <br /></td></tr>
<tr class="separator:af4acdb0d749d0537888000052aadf256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1749d6a76a90f1117d344826f3e1e428"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1APInt.html">APInt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1749d6a76a90f1117d344826f3e1e428">getExtractedDemandedElts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="separator:a1749d6a76a90f1117d344826f3e1e428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a753b74cc2bc0353743c54e17f9e8acb3">InsertBitToMaskVector</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a753b74cc2bc0353743c54e17f9e8acb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert one bit to mask vector, like v16i1 or v8i1.  <br /></td></tr>
<tr class="separator:a753b74cc2bc0353743c54e17f9e8acb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e26c281236fd29f5a93e58a4397601"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1e26c281236fd29f5a93e58a4397601">LowerSCALAR_TO_VECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae1e26c281236fd29f5a93e58a4397601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7ebfb235de18f6e17d6d5de0a8b90b55">LowerINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a7ebfb235de18f6e17d6d5de0a8b90b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9b17710e28f01fe6b3f57216670ca8a">LowerEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae9b17710e28f01fe6b3f57216670ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414463194c061b8046b0256a747be8c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a414463194c061b8046b0256a747be8c5">GetTLSADDR</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *InGlue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classunsigned.html">unsigned</a> ReturnReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classchar.html">char</a> OperandFlags, <a class="el" href="classbool.html">bool</a> LocalDynamic=false)</td></tr>
<tr class="separator:a414463194c061b8046b0256a747be8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7e0473bcc59ce3b0c760f5a812be9ad">LowerToTLSGeneralDynamicModel32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:ae7e0473bcc59ce3b0c760f5a812be9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81621636cd7b12b67d6770529cb5411f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81621636cd7b12b67d6770529cb5411f">LowerToTLSGeneralDynamicModel64</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:a81621636cd7b12b67d6770529cb5411f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f948e468cfd3a6d2898b393c3cd71ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f948e468cfd3a6d2898b393c3cd71ca">LowerToTLSGeneralDynamicModelX32</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT)</td></tr>
<tr class="separator:a6f948e468cfd3a6d2898b393c3cd71ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa38de8a6bc68bdfd3aea0e8900c7745"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa38de8a6bc68bdfd3aea0e8900c7745">LowerToTLSLocalDynamicModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="classbool.html">bool</a> Is64Bit, <a class="el" href="classbool.html">bool</a> Is64BitLP64)</td></tr>
<tr class="separator:afa38de8a6bc68bdfd3aea0e8900c7745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7092b8371f80f3acf826e7bfc1e00d92">LowerToTLSExecModel</a> (<a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> PtrVT, <a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a> model, <a class="el" href="classbool.html">bool</a> <a class="el" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <a class="el" href="classbool.html">bool</a> isPIC)</td></tr>
<tr class="separator:a7092b8371f80f3acf826e7bfc1e00d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63812eb1fe4e44df46b0b789597a8b5f">LowerShiftParts</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a63812eb1fe4e44df46b0b789597a8b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount.  <br /></td></tr>
<tr class="separator:a63812eb1fe4e44df46b0b789597a8b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46ba9bbc15f412436d64a0c4197a624"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad46ba9bbc15f412436d64a0c4197a624">LowerI64IntToFP_AVX512DQ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad46ba9bbc15f412436d64a0c4197a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c5ccdb4b5c706c22d8fd175cf93d33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a13c5ccdb4b5c706c22d8fd175cf93d33">LowerI64IntToFP16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a13c5ccdb4b5c706c22d8fd175cf93d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1da15799bcbc2b44ff28821c1d6d8938">useVectorCast</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1MVT.html">MVT</a> FromVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> ToVT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1da15799bcbc2b44ff28821c1d6d8938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d9ecf254874e64ccf965ac120225b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20d9ecf254874e64ccf965ac120225b2">vectorizeExtractedCast</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cast, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a20d9ecf254874e64ccf965ac120225b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction.  <br /></td></tr>
<tr class="separator:a20d9ecf254874e64ccf965ac120225b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9eaaa8f69ab6ebfdb866e186a9a73335">lowerFPToIntToFP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> CastToFP, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a scalar cast to FP with a cast to integer operand (almost an ftrunc), try to vectorize the cast ops.  <br /></td></tr>
<tr class="separator:a9eaaa8f69ab6ebfdb866e186a9a73335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa9d3eda20e8c2509c27df8a69efa727f">lowerINT_TO_FP_vXi64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa9d3eda20e8c2509c27df8a69efa727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7e9d79446828a4911f4bbf15d3b4f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6d7e9d79446828a4911f4bbf15d3b4f6">promoteXINT_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6d7e9d79446828a4911f4bbf15d3b4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90993742f3ff1c1fb493e0a771376bd1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90993742f3ff1c1fb493e0a771376bd1">isLegalConversion</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a90993742f3ff1c1fb493e0a771376bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a80b2ee23542d36ae5b3a1e92a0ba347b">shouldUseHorizontalOp</a> (<a class="el" href="classbool.html">bool</a> IsSingleSource, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Horizontal vector math instructions may be slower than normal math with shuffles.  <br /></td></tr>
<tr class="separator:a80b2ee23542d36ae5b3a1e92a0ba347b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29641e3c24cbb1b35105b997e9c9706c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a29641e3c24cbb1b35105b997e9c9706c">LowerUINT_TO_FP_i64</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a29641e3c24cbb1b35105b997e9c9706c"><td class="mdescLeft">&#160;</td><td class="mdescRight">64-bit unsigned integer to double expansion.  <br /></td></tr>
<tr class="separator:a29641e3c24cbb1b35105b997e9c9706c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab788a4c731deb3197f1b67c44547dd2b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab788a4c731deb3197f1b67c44547dd2b">LowerUINT_TO_FP_i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab788a4c731deb3197f1b67c44547dd2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit unsigned integer to float expansion.  <br /></td></tr>
<tr class="separator:ab788a4c731deb3197f1b67c44547dd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a877d2e5fee683a94bd9b3f900d4c4ec4">lowerUINT_TO_FP_v2i32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:a877d2e5fee683a94bd9b3f900d4c4ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98731b22c0582184ad3b6b9594291fdc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98731b22c0582184ad3b6b9594291fdc">lowerUINT_TO_FP_vXi32</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a98731b22c0582184ad3b6b9594291fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c2360d891e5990c6706c81b907294b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37c2360d891e5990c6706c81b907294b">lowerUINT_TO_FP_vec</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a37c2360d891e5990c6706c81b907294b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d872d30f268db85a654038c87afa4a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84d872d30f268db85a654038c87afa4a">LowerAVXExtend</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a84d872d30f268db85a654038c87afa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1071afbf745020c496e125cc4b4951"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0c1071afbf745020c496e125cc4b4951">SplitAndExtendv16i1</a> (<a class="el" href="classunsigned.html">unsigned</a> ExtOpc, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0c1071afbf745020c496e125cc4b4951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd2ea32f73b6a5220cec5e5386cbd365">LowerZERO_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:afd2ea32f73b6a5220cec5e5386cbd365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37beb02a4ace10bc841524083344c448"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37beb02a4ace10bc841524083344c448">LowerZERO_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a37beb02a4ace10bc841524083344c448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa038574a2252340dd1eb6885856717ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa038574a2252340dd1eb6885856717ce">truncateVectorWithPACK</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa038574a2252340dd1eb6885856717ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to recursively truncate vector elements in half with PACKSS/PACKUS.  <br /></td></tr>
<tr class="separator:aa038574a2252340dd1eb6885856717ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c92f835d11e4c75aabfc8540d71f12"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9c92f835d11e4c75aabfc8540d71f12">truncateVectorWithPACKUS</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae9c92f835d11e4c75aabfc8540d71f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate using inreg zero extension (AND mask) and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>.  <br /></td></tr>
<tr class="separator:ae9c92f835d11e4c75aabfc8540d71f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a10540f4a78cb6231bb4d648e6f961d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a10540f4a78cb6231bb4d648e6f961d">truncateVectorWithPACKSS</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2a10540f4a78cb6231bb4d648e6f961d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Truncate using inreg sign extension and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>.  <br /></td></tr>
<tr class="separator:a2a10540f4a78cb6231bb4d648e6f961d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8d2c2b57c0b4685300b1383e34da0d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7f8d2c2b57c0b4685300b1383e34da0d">matchTruncateWithPACK</a> (<a class="el" href="classunsigned.html">unsigned</a> &amp;PackOpcode, <a class="el" href="structllvm_1_1EVT.html">EVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7f8d2c2b57c0b4685300b1383e34da0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper to determine if <code>In</code> truncated to <code>DstVT</code> has the necessary signbits / leading zero bits to be truncated with PACKSS / PACKUS, possibly by converting a SRL node to SRA for sign extension.  <br /></td></tr>
<tr class="separator:a7f8d2c2b57c0b4685300b1383e34da0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161d911e44c9fa07835d80f7239b0de5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a161d911e44c9fa07835d80f7239b0de5">LowerTruncateVecPackWithSignBits</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a161d911e44c9fa07835d80f7239b0de5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function lowers a vector truncation of 'extended sign-bits' or 'extended zero-bits' values.  <br /></td></tr>
<tr class="separator:a161d911e44c9fa07835d80f7239b0de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d69e40066209fb1b0f3aff30360619"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a34d69e40066209fb1b0f3aff30360619">LowerTruncateVecPack</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> DstVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a34d69e40066209fb1b0f3aff30360619"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function lowers a vector truncation from vXi32/vXi64 to vXi8/vXi16 into <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>/X86ISD::PACKSS operations.  <br /></td></tr>
<tr class="separator:a34d69e40066209fb1b0f3aff30360619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81ae18855aebf3ce81f6bfcd6b251c6b">LowerTruncateVecI1</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ae18855aebf3ce81f6bfcd6b251c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac0f876f49fae503633b0dac2a3c812"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afac0f876f49fae503633b0dac2a3c812">expandFP_TO_UINT_SSE</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afac0f876f49fae503633b0dac2a3c812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb575c2fb66cdcd28cdb35faaf88621"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5eb575c2fb66cdcd28cdb35faaf88621">LowerFP16_TO_FP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5eb575c2fb66cdcd28cdb35faaf88621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd78cdbc9a4862c30576152d2412277"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1dd78cdbc9a4862c30576152d2412277">LowerFP_TO_FP16</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1dd78cdbc9a4862c30576152d2412277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2767f8eee1081f134faf268a76b0d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d2767f8eee1081f134faf268a76b0d6">lowerAddSubToHorizontalOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4d2767f8eee1081f134faf268a76b0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation.  <br /></td></tr>
<tr class="separator:a4d2767f8eee1081f134faf268a76b0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2731249115c18b6fbd58ad75ce431f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2731249115c18b6fbd58ad75ce431f9">LowerFROUND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2731249115c18b6fbd58ad75ce431f9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a> is defined to round to nearest with ties rounding away from 0.  <br /></td></tr>
<tr class="separator:ab2731249115c18b6fbd58ad75ce431f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05773b4901540ea7eaeb572cce9b00d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac05773b4901540ea7eaeb572cce9b00d">LowerFABSorFNEG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac05773b4901540ea7eaeb572cce9b00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The only differences between FABS and FNEG are the mask and the logic op.  <br /></td></tr>
<tr class="separator:ac05773b4901540ea7eaeb572cce9b00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abc7ab426f010b3402a1e9e6a9fef1327">LowerFCOPYSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abc7ab426f010b3402a1e9e6a9fef1327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1203a47f70c03c0125b4333f900452d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa1203a47f70c03c0125b4333f900452d">LowerFGETSIGN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa1203a47f70c03c0125b4333f900452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b9766fd6e7fa9f1d99f19fb8bcfe993"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8b9766fd6e7fa9f1d99f19fb8bcfe993">getBT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> BitNo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8b9766fd6e7fa9f1d99f19fb8bcfe993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for attempting to create a <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1" title="X86 bit-test instructions.">X86ISD::BT</a> node.  <br /></td></tr>
<tr class="separator:a8b9766fd6e7fa9f1d99f19fb8bcfe993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10a82db92ba93d25912aaff75190896d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10a82db92ba93d25912aaff75190896d">getSETCC</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a10a82db92ba93d25912aaff75190896d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for creating a <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> node.  <br /></td></tr>
<tr class="separator:a10a82db92ba93d25912aaff75190896d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1c99a5ad2fefdb496ba998c9d87f4de">isOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classbool.html">bool</a> Root=<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td></tr>
<tr class="memdesc:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a57f2ddafb29f40fe83f17e93300e1a71" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion.  <br /></td></tr>
<tr class="separator:ae1c99a5ad2fefdb496ba998c9d87f4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca311ff6b47b8e04776ca519d0c41c2"><td class="memTemplParams" colspan="2">template&lt;typename <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </td></tr>
<tr class="memitem:adca311ff6b47b8e04776ca519d0c41c2"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adca311ff6b47b8e04776ca519d0c41c2">emitOrXorXorTree</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VecVT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> CmpVT, <a class="el" href="classbool.html">bool</a> HasPT, <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> SToV)</td></tr>
<tr class="memdesc:adca311ff6b47b8e04776ca519d0c41c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a57f2ddafb29f40fe83f17e93300e1a71" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion.  <br /></td></tr>
<tr class="separator:adca311ff6b47b8e04776ca519d0c41c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f2ddafb29f40fe83f17e93300e1a71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a57f2ddafb29f40fe83f17e93300e1a71">combineVectorSizedSetCCEquality</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a57f2ddafb29f40fe83f17e93300e1a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks.  <br /></td></tr>
<tr class="separator:a57f2ddafb29f40fe83f17e93300e1a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a079f719b6af4bba305e041821a1e3da0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a079f719b6af4bba305e041821a1e3da0">matchScalarReduction</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> BinOp, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;SrcOps, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; *SrcMask=nullptr)</td></tr>
<tr class="memdesc:a079f719b6af4bba305e041821a1e3da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper for matching BINOP(EXTRACTELT(X,0),BINOP(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns.  <br /></td></tr>
<tr class="separator:a079f719b6af4bba305e041821a1e3da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a759ab1a22390b2f549a138e92c20e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0a759ab1a22390b2f549a138e92c20e">LowerVectorAllEqual</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;OriginalMask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;X86CC)</td></tr>
<tr class="separator:ae0a759ab1a22390b2f549a138e92c20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbf492764a869e2539fbdaf90b259f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6fbf492764a869e2539fbdaf90b259f3">MatchVectorAllEqualTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;X86CC)</td></tr>
<tr class="separator:a6fbf492764a869e2539fbdaf90b259f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37275b44ee2af4598d1782f93d9204f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37275b44ee2af4598d1782f93d9204f3">hasNonFlagsUse</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>)</td></tr>
<tr class="memdesc:a37275b44ee2af4598d1782f93d9204f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">return true if <code>Op</code> has a use that doesn't just read flags.  <br /></td></tr>
<tr class="separator:a37275b44ee2af4598d1782f93d9204f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22da37f57bbc851650a8f862d2d8446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab22da37f57bbc851650a8f862d2d8446">isProfitableToUseFlagOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>)</td></tr>
<tr class="separator:ab22da37f57bbc851650a8f862d2d8446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e92ebfc4928d306bab0f2049c710c6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a82e92ebfc4928d306bab0f2049c710c6">EmitTest</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> X86CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a82e92ebfc4928d306bab0f2049c710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "test Op0,Op0", or something equivalent.  <br /></td></tr>
<tr class="separator:a82e92ebfc4928d306bab0f2049c710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a1701790033b3d84938d44c913da11"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa4a1701790033b3d84938d44c913da11">EmitCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classunsigned.html">unsigned</a> X86CC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa4a1701790033b3d84938d44c913da11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent.  <br /></td></tr>
<tr class="separator:aa4a1701790033b3d84938d44c913da11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a9400ffd60b322631432e54cb995b16"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5a9400ffd60b322631432e54cb995b16">LowerAndToBT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;X86CC)</td></tr>
<tr class="memdesc:a5a9400ffd60b322631432e54cb995b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Result of 'and' is compared against zero.  <br /></td></tr>
<tr class="separator:a5a9400ffd60b322631432e54cb995b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122581bd6e5996660fbdf93cc3015b73"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a122581bd6e5996660fbdf93cc3015b73">cheapX86FSETCC_SSE</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode)</td></tr>
<tr class="separator:a122581bd6e5996660fbdf93cc3015b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081a9e42036b3abfc6817945874ad750"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a081a9e42036b3abfc6817945874ad750">translateX86FSETCC</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> SetCCOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1, <a class="el" href="classbool.html">bool</a> &amp;IsAlwaysSignaling)</td></tr>
<tr class="memdesc:a081a9e42036b3abfc6817945874ad750"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turns an <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> into a value suitable for SSE floating-point mask CMPs.  <br /></td></tr>
<tr class="separator:a081a9e42036b3abfc6817945874ad750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6159a8dd1a53ffd767e42e31291995f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6159a8dd1a53ffd767e42e31291995f">splitIntVSETCC</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl)</td></tr>
<tr class="memdesc:ab6159a8dd1a53ffd767e42e31291995f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back.  <br /></td></tr>
<tr class="separator:ab6159a8dd1a53ffd767e42e31291995f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378cceaec077c863e95c8994ad9ba58b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a378cceaec077c863e95c8994ad9ba58b">LowerIntVSETCC_AVX512</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a378cceaec077c863e95c8994ad9ba58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bc55b7d7f53073cf539ae7a34a74ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a10bc55b7d7f53073cf539ae7a34a74ef">incDecVectorConstant</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> IsInc, <a class="el" href="classbool.html">bool</a> NSW)</td></tr>
<tr class="memdesc:a10bc55b7d7f53073cf539ae7a34a74ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a buildvector constant, return a new vector constant with each element incremented or decremented.  <br /></td></tr>
<tr class="separator:a10bc55b7d7f53073cf539ae7a34a74ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2accb7898d532d8c1ed1b70621dcf22d">LowerVSETCCWithSUBUS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a2accb7898d532d8c1ed1b70621dcf22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">As another special case, use PSUBUS[BW] when it's profitable.  <br /></td></tr>
<tr class="separator:a2accb7898d532d8c1ed1b70621dcf22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd57a066d3b3d5ca417117df41ca120c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abd57a066d3b3d5ca417117df41ca120c">LowerVSETCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abd57a066d3b3d5ca417117df41ca120c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18843293b20477a5002cce9ce51ca48"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af18843293b20477a5002cce9ce51ca48">EmitAVX512Test</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;X86CC)</td></tr>
<tr class="separator:af18843293b20477a5002cce9ce51ca48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651517ed6e7ef461a9ef4f78a060f18a"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a651517ed6e7ef461a9ef4f78a060f18a">getX86XALUOOp</a> (<a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a651517ed6e7ef461a9ef4f78a060f18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a86623773ed13c55fc451727aa234f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa5a86623773ed13c55fc451727aa234f">LowerXALUO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa5a86623773ed13c55fc451727aa234f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78847db29ed7d2a85930f543e6e76843"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a78847db29ed7d2a85930f543e6e76843">isX86LogicalCmp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>)</td></tr>
<tr class="memdesc:a78847db29ed7d2a85930f543e6e76843"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if opcode is a X86 logical comparison.  <br /></td></tr>
<tr class="separator:a78847db29ed7d2a85930f543e6e76843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aecdf309a14a1e82cc28f67e6f45745b5">isTruncWithZeroHighBitsInput</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aecdf309a14a1e82cc28f67e6f45745b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af14326d7be5cc69f8a745d0aed1af3ab">LowerSIGN_EXTEND_Mask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af14326d7be5cc69f8a745d0aed1af3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c1da0d6397508803e61b56652580f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a14c1da0d6397508803e61b56652580f6">LowerANY_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a14c1da0d6397508803e61b56652580f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a2f745da12a487f957812160298aa7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad1a2f745da12a487f957812160298aa7">LowerEXTEND_VECTOR_INREG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad1a2f745da12a487f957812160298aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b19574b3ca4ba61aec3275548e416e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8b19574b3ca4ba61aec3275548e416e4">LowerSIGN_EXTEND</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8b19574b3ca4ba61aec3275548e416e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e73a48328462ff271d3a9bb6c4694af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6e73a48328462ff271d3a9bb6c4694af">splitVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a6e73a48328462ff271d3a9bb6c4694af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change a vector store into a pair of half-size vector stores.  <br /></td></tr>
<tr class="separator:a6e73a48328462ff271d3a9bb6c4694af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda6315d246cafab6d912b425d4e7218"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeda6315d246cafab6d912b425d4e7218">scalarizeVectorStore</a> (<a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *Store, <a class="el" href="classllvm_1_1MVT.html">MVT</a> StoreVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aeda6315d246cafab6d912b425d4e7218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scalarize a vector store, bitcasting to TargetVT to determine the scalar type.  <br /></td></tr>
<tr class="separator:aeda6315d246cafab6d912b425d4e7218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05914158f39e230548b1b743eee2e5f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a05914158f39e230548b1b743eee2e5f6">LowerStore</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a05914158f39e230548b1b743eee2e5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47413709ef916baf36607da462d93ccc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a47413709ef916baf36607da462d93ccc">LowerLoad</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a47413709ef916baf36607da462d93ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20572d2a5543e9ee62228ec92cabc614"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a20572d2a5543e9ee62228ec92cabc614">isAndOrOfSetCCs</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;Opc)</td></tr>
<tr class="memdesc:a20572d2a5543e9ee62228ec92cabc614"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if node is an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a> or <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> of two <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> nodes each of which has no other use apart from the AND / OR.  <br /></td></tr>
<tr class="separator:a20572d2a5543e9ee62228ec92cabc614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84269093cb913d8f68ea84f72d75dee1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a84269093cb913d8f68ea84f72d75dee1">LowerVACOPY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a84269093cb913d8f68ea84f72d75dee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adae1a1e766f05a764ea4cb9ca42212d7">getTargetVShiftUniformOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classbool.html">bool</a> IsVariable)</td></tr>
<tr class="separator:adae1a1e766f05a764ea4cb9ca42212d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cedb117165debe9de7d0a038f9da333"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4cedb117165debe9de7d0a038f9da333">getTargetVShiftByConstNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classuint64__t.html">uint64_t</a> ShiftAmt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a4cedb117165debe9de7d0a038f9da333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts where the shift amount is a constant.  <br /></td></tr>
<tr class="separator:a4cedb117165debe9de7d0a038f9da333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f73140cd7f0b2c566b8ee7c1b86042d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0f73140cd7f0b2c566b8ee7c1b86042d">getTargetVShiftNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="classllvm_1_1SrcOp.html">SrcOp</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ShAmt, int ShAmtIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a0f73140cd7f0b2c566b8ee7c1b86042d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle vector element shifts by a splat shift amount.  <br /></td></tr>
<tr class="separator:a0f73140cd7f0b2c566b8ee7c1b86042d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364f821dff38ffee838e1212ab490c9d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a364f821dff38ffee838e1212ab490c9d">getScalarMaskingNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PreservedSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a364f821dff38ffee838e1212ab490c9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an SDNode for a predicated scalar operation.  <br /></td></tr>
<tr class="separator:a364f821dff38ffee838e1212ab490c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3638f5716ead3f20d8d8e348c10d8619"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3638f5716ead3f20d8d8e348c10d8619">getSEHRegistrationNodeSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn)</td></tr>
<tr class="separator:a3638f5716ead3f20d8d8e348c10d8619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfeaf9db4445cbd2d43f260218036006"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adfeaf9db4445cbd2d43f260218036006">recoverFramePointer</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *Fn, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EntryEBP)</td></tr>
<tr class="memdesc:adfeaf9db4445cbd2d43f260218036006"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP.  <br /></td></tr>
<tr class="separator:adfeaf9db4445cbd2d43f260218036006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0563473c2eed4e233b639b9ae36911"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aee0563473c2eed4e233b639b9ae36911">getAVX2GatherNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aee0563473c2eed4e233b639b9ae36911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c0a729d679d7c1b8504537fbec5840"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a75c0a729d679d7c1b8504537fbec5840">getGatherNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a75c0a729d679d7c1b8504537fbec5840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f02653f9d350105b1ffc704762f90a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a58f02653f9d350105b1ffc704762f90a">getScatterNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a58f02653f9d350105b1ffc704762f90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faf3b82955e9d3292cda43f3e23c706"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5faf3b82955e9d3292cda43f3e23c706">getPrefetchNode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ScaleOp, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5faf3b82955e9d3292cda43f3e23c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53402f6e918f527e92ecdc700d88c472"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53402f6e918f527e92ecdc700d88c472">expandIntrinsicWChainHelper</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> TargetOpcode, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:a53402f6e918f527e92ecdc700d88c472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX.  <br /></td></tr>
<tr class="separator:a53402f6e918f527e92ecdc700d88c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae020054e3ff6b34b048afacab677d69b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae020054e3ff6b34b048afacab677d69b">getReadTimeStampCounter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;<a class="el" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>)</td></tr>
<tr class="memdesc:ae020054e3ff6b34b048afacab677d69b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp).  <br /></td></tr>
<tr class="separator:ae020054e3ff6b34b048afacab677d69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7e327f795df40244e9d4588012967e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1b7e327f795df40244e9d4588012967e">LowerREADCYCLECOUNTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1b7e327f795df40244e9d4588012967e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab9e2f37a60e885bd69486129d21fa2e3">MarkEHRegistrationNode</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab9e2f37a60e885bd69486129d21fa2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60042ade4e9f78685951abca938adfbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a60042ade4e9f78685951abca938adfbe">MarkEHGuard</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a60042ade4e9f78685951abca938adfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbeecac41958cf9b04f075b7500411b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8bbeecac41958cf9b04f075b7500411b">EmitTruncSStore</a> (<a class="el" href="classbool.html">bool</a> SignedSat, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a8bbeecac41958cf9b04f075b7500411b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Truncating Store with signed or unsigned saturation.  <br /></td></tr>
<tr class="separator:a8bbeecac41958cf9b04f075b7500411b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c3b317364cf83334c0ea8844c3ce23"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac3c3b317364cf83334c0ea8844c3ce23">EmitMaskedTruncSStore</a> (<a class="el" href="classbool.html">bool</a> SignedSat, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ac3c3b317364cf83334c0ea8844c3ce23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit Masked Truncating Store with signed or unsigned saturation.  <br /></td></tr>
<tr class="separator:ac3c3b317364cf83334c0ea8844c3ce23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a5e94166cf78354826b46e402ebcd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a25a5e94166cf78354826b46e402ebcd9">LowerINTRINSIC_W_CHAIN</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a25a5e94166cf78354826b46e402ebcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187168567f5f0395fd0a59b85c35342b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a187168567f5f0395fd0a59b85c35342b">LowerADJUST_TRAMPOLINE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a187168567f5f0395fd0a59b85c35342b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b28164bbcd6832d520a41dcbdf7e34"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a71b28164bbcd6832d520a41dcbdf7e34">createSetFPEnvNodes</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> MemVT, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a71b28164bbcd6832d520a41dcbdf7e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af4692dbbc5a351d59bc68fe4f3fa0ed3">LowerVectorCTLZ_AVX512CDI</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower a vector CTLZ using native supported vector CTLZ instruction.  <br /></td></tr>
<tr class="separator:af4692dbbc5a351d59bc68fe4f3fa0ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a18b1fa269a5cff8ff05a92e60a39427b">LowerVectorCTLZInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a18b1fa269a5cff8ff05a92e60a39427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7c811809d981b2f927c388aa43648"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad4b7c811809d981b2f927c388aa43648">LowerVectorCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ad4b7c811809d981b2f927c388aa43648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb99d43948db877f0e3482ae01b8a07"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bb99d43948db877f0e3482ae01b8a07">LowerCTLZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bb99d43948db877f0e3482ae01b8a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5e895a2d7ffa6503288c78b2979ab0e8">LowerCTTZ</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5e895a2d7ffa6503288c78b2979ab0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a285bb9e7e94d9755aadf7680ebf4af97">lowerAddSub</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a285bb9e7e94d9755aadf7680ebf4af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad9601b4bf1ad70c2fe4534ecf69c165f">LowerADDSAT_SUBSAT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad9601b4bf1ad70c2fe4534ecf69c165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9488f8e3a8bd2dafa658fc48419f3b2">LowerABS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9488f8e3a8bd2dafa658fc48419f3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66df6e2d29622075c45fb05c03727127"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a66df6e2d29622075c45fb05c03727127">LowerAVG</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a66df6e2d29622075c45fb05c03727127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffb1afd23a1f6c79ce9d84b3c380a4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaffb1afd23a1f6c79ce9d84b3c380a4b">LowerMINMAX</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaffb1afd23a1f6c79ce9d84b3c380a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8a849f2fea1988803555cc45d24721"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abe8a849f2fea1988803555cc45d24721">LowerFMINIMUM_FMAXIMUM</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:abe8a849f2fea1988803555cc45d24721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad42ca57c3c3ab00dd66ca5870e7bb8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1ad42ca57c3c3ab00dd66ca5870e7bb8">LowerABD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1ad42ca57c3c3ab00dd66ca5870e7bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b5afe10336a33630e00f86fab07c87"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3b5afe10336a33630e00f86fab07c87">LowerMUL</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ae3b5afe10336a33630e00f86fab07c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af501c536e39e504d53df2c0fa3d83f6d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af501c536e39e504d53df2c0fa3d83f6d">LowervXi8MulWithUNPCK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classbool.html">bool</a> IsSigned, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *Low=nullptr)</td></tr>
<tr class="separator:af501c536e39e504d53df2c0fa3d83f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b50dba6968ef240c092133600946ef9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4b50dba6968ef240c092133600946ef9">LowerMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4b50dba6968ef240c092133600946ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d48bc80fa2c6e61a0ad0dfedac1553a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d48bc80fa2c6e61a0ad0dfedac1553a">LowerMULO</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a5d48bc80fa2c6e61a0ad0dfedac1553a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ab6e6fcc6015c6cdce1aa4497cd7f5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70ab6e6fcc6015c6cdce1aa4497cd7f5">supportedVectorShiftWithImm</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a70ab6e6fcc6015c6cdce1aa4497cd7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c47060809668e8cc442d1adf10889fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c47060809668e8cc442d1adf10889fc">supportedVectorShiftWithBaseAmnt</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a5c47060809668e8cc442d1adf10889fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5f3de82cbdb6a05c7f49ecf791382e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6f5f3de82cbdb6a05c7f49ecf791382e">supportedVectorVarShift</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a6f5f3de82cbdb6a05c7f49ecf791382e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae061deb7e1ce634d402090342aeccda7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae061deb7e1ce634d402090342aeccda7">LowerShiftByScalarImmediate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae061deb7e1ce634d402090342aeccda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436106704ad785d8842dad0b21489906"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a436106704ad785d8842dad0b21489906">LowerShiftByScalarVariable</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a436106704ad785d8842dad0b21489906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bbea4eec70051ce3e57b94badc624a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3bbea4eec70051ce3e57b94badc624a2">convertShiftLeftToScale</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Amt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3bbea4eec70051ce3e57b94badc624a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1278833d086e5f200fcc7e576d2efa17"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1278833d086e5f200fcc7e576d2efa17">LowerFunnelShift</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1278833d086e5f200fcc7e576d2efa17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4871d6290298d9eaae5b5da0160e5a21"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4871d6290298d9eaae5b5da0160e5a21">LowerRotate</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4871d6290298d9eaae5b5da0160e5a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27d7046675864f1e70a2db640d9e8ac"><td class="memItemLeft" align="right" valign="top">static std::pair&lt; <a class="el" href="classllvm_1_1Value.html">Value</a> *, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa27d7046675864f1e70a2db640d9e8ac">FindSingleBitChange</a> (<a class="el" href="classllvm_1_1Value.html">Value</a> *V)</td></tr>
<tr class="separator:aa27d7046675864f1e70a2db640d9e8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e9a46c5489f12eb459b3ecce3db181"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53e9a46c5489f12eb459b3ecce3db181">shouldExpandCmpArithRMWInIR</a> (<a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI)</td></tr>
<tr class="separator:a53e9a46c5489f12eb459b3ecce3db181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50dbd5a76550f7eac8bc29cb7811b2d5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a50dbd5a76550f7eac8bc29cb7811b2d5">emitLockedStackOp</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:a50dbd5a76550f7eac8bc29cb7811b2d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix.  <br /></td></tr>
<tr class="separator:a50dbd5a76550f7eac8bc29cb7811b2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51119c288ceff3e4c55b87c3dbcedeb3">LowerATOMIC_FENCE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51119c288ceff3e4c55b87c3dbcedeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af9f436f6b3196efa8801aadaaf8dd52e">LowerCMP_SWAP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af9f436f6b3196efa8801aadaaf8dd52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2d9cc3992fa2c2c207bcbbba87b02760">getPMOVMSKB</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2d9cc3992fa2c2c207bcbbba87b02760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3ce8ae9aaa34fdd7062856c126e18f43">LowerBITCAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3ce8ae9aaa34fdd7062856c126e18f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5dce3b2fe48f1863a7902d7c02692db5">LowerHorizontalByteSum</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5dce3b2fe48f1863a7902d7c02692db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the horizontal sum of bytes in V for the elements of VT.  <br /></td></tr>
<tr class="separator:a5dce3b2fe48f1863a7902d7c02692db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e64ed34d142c2680648d09c25ee51e4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e64ed34d142c2680648d09c25ee51e4">LowerVectorCTPOPInRegLUT</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a2e64ed34d142c2680648d09c25ee51e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a240e5690e86df4dda7eaf9a8788c0980"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a240e5690e86df4dda7eaf9a8788c0980">LowerVectorCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a240e5690e86df4dda7eaf9a8788c0980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3fc542a55f0fcdd04e45a769ea8fca8f">LowerCTPOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a3fc542a55f0fcdd04e45a769ea8fca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada7984f8ada9c0d22fe9b269f60f614"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aada7984f8ada9c0d22fe9b269f60f614">LowerBITREVERSE_XOP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aada7984f8ada9c0d22fe9b269f60f614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2689b832f03d85c8c3f2a096b653f75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2689b832f03d85c8c3f2a096b653f75">LowerBITREVERSE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab2689b832f03d85c8c3f2a096b653f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf26b08c5135c5ae2bc71189dff29b79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf26b08c5135c5ae2bc71189dff29b79">LowerPARITY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aaf26b08c5135c5ae2bc71189dff29b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5271931ee931884bd81330b82a17f9f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5271931ee931884bd81330b82a17f9f9">lowerAtomicArithWithLOCK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5271931ee931884bd81330b82a17f9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3b7d14ce641064b70c1b921dd97afd3e">lowerAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a3b7d14ce641064b70c1b921dd97afd3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lower atomic_load_ops into LOCK-prefixed operations.  <br /></td></tr>
<tr class="separator:a3b7d14ce641064b70c1b921dd97afd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62712c499928ed783ba6329269bbc8f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a62712c499928ed783ba6329269bbc8f9">LowerATOMIC_STORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a62712c499928ed783ba6329269bbc8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ab512faa829e90b3bac50641315497"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a72ab512faa829e90b3bac50641315497">LowerADDSUBO_CARRY</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a72ab512faa829e90b3bac50641315497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e11fac59331e5e9704295214a2d5ee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a51e11fac59331e5e9704295214a2d5ee">LowerFSINCOS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a51e11fac59331e5e9704295214a2d5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5470848197ac902e80545f0d08aa1c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8c5470848197ac902e80545f0d08aa1c">ExtendToType</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InOp, <a class="el" href="classllvm_1_1MVT.html">MVT</a> NVT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> FillWithZeroes=false)</td></tr>
<tr class="memdesc:a8c5470848197ac902e80545f0d08aa1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Widen a vector input to a vector of NVT.  <br /></td></tr>
<tr class="separator:a8c5470848197ac902e80545f0d08aa1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a42f26c84bb612e3bd4acb003a3cdbdc7">LowerMSCATTER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a42f26c84bb612e3bd4acb003a3cdbdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af682dbf33bab9c483fe52d9edd85422c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af682dbf33bab9c483fe52d9edd85422c">LowerMLOAD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af682dbf33bab9c483fe52d9edd85422c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbf01443deb8406807eaf5afe109f56"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8cbf01443deb8406807eaf5afe109f56">LowerMSTORE</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8cbf01443deb8406807eaf5afe109f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8245c7a15b6042f1346d528db83476a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8245c7a15b6042f1346d528db83476a9">LowerMGATHER</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8245c7a15b6042f1346d528db83476a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3d665855cae4e412e40108809ea91d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d3d665855cae4e412e40108809ea91d">LowerADDRSPACECAST</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a8d3d665855cae4e412e40108809ea91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9238cf9b77cdeb78b65281c229d2dfd0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9238cf9b77cdeb78b65281c229d2dfd0">LowerCVTPS2PH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9238cf9b77cdeb78b65281c229d2dfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33edc72fdd577f06e53aa8a522c0a4e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a33edc72fdd577f06e53aa8a522c0a4e3">LowerPREFETCH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a33edc72fdd577f06e53aa8a522c0a4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad583c842b8bb943986245cd3dca82e46"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad583c842b8bb943986245cd3dca82e46">getInstrStrFromOpNo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;AsmStrs, <a class="el" href="classunsigned.html">unsigned</a> OpNo)</td></tr>
<tr class="separator:ad583c842b8bb943986245cd3dca82e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10cf44c8132db33091188f9530e9dee"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af10cf44c8132db33091188f9530e9dee">isEFLAGSLiveAfter</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Itr, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB)</td></tr>
<tr class="separator:af10cf44c8132db33091188f9530e9dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a9214d6e92afcb3e956a5891522bed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a13a9214d6e92afcb3e956a5891522bed">emitXBegin</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a13a9214d6e92afcb3e956a5891522bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Utility function to emit xbegin specifying the start of an RTM region.  <br /></td></tr>
<tr class="separator:a13a9214d6e92afcb3e956a5891522bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c612539445f4446eb1900f515b438ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a3c612539445f4446eb1900f515b438ea">checkAndUpdateEFLAGSKill</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> SelectItr, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:a3c612539445f4446eb1900f515b438ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668dc2e56825f61a14fbb3116315668f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a668dc2e56825f61a14fbb3116315668f">isCMOVPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a668dc2e56825f61a14fbb3116315668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22444fb95050a5bef1c689e5bc9b064e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22444fb95050a5bef1c689e5bc9b064e">createPHIsForCMOVsInSinkBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MIItBegin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MIItEnd, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TrueMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FalseMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SinkMBB)</td></tr>
<tr class="separator:a22444fb95050a5bef1c689e5bc9b064e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d39e675b72aafdb90b4ac24e229108d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5d39e675b72aafdb90b4ac24e229108d">getSUBriOpcode</a> (<a class="el" href="classbool.html">bool</a> IsLP64)</td></tr>
<tr class="separator:a5d39e675b72aafdb90b4ac24e229108d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f8d5cb14c373704b5faf9320598eb3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac6f8d5cb14c373704b5faf9320598eb3">getOpcodeForIndirectThunk</a> (<a class="el" href="classunsigned.html">unsigned</a> RPOpc)</td></tr>
<tr class="separator:ac6f8d5cb14c373704b5faf9320598eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72580c3c077be0ea41a3636088e0e9d0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a72580c3c077be0ea41a3636088e0e9d0">getIndirectThunkSymbol</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a72580c3c077be0ea41a3636088e0e9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb3e984dfd51a52d5ab5050a30cd4d4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#addb3e984dfd51a52d5ab5050a30cd4d4">narrowLoadToVZLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *LN, <a class="el" href="classllvm_1_1MVT.html">MVT</a> MemVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:addb3e984dfd51a52d5ab5050a30cd4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0d0e479e6b99c89bc353fb42d10da0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4e0d0e479e6b99c89bc353fb42d10da0">matchUnaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT)</td></tr>
<tr class="separator:a4e0d0e479e6b99c89bc353fb42d10da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53577fb6bbcd0c6556b4f8f0c71089cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53577fb6bbcd0c6556b4f8f0c71089cb">matchUnaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShuffleVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;PermuteImm)</td></tr>
<tr class="separator:a53577fb6bbcd0c6556b4f8f0c71089cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aad8006302bcaef8b07c0b8da5ea36fc2">matchBinaryShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;SrcVT, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;DstVT, <a class="el" href="classbool.html">bool</a> IsUnary)</td></tr>
<tr class="separator:aad8006302bcaef8b07c0b8da5ea36fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a69bfc728391a45832d24dca6c93abc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a69bfc728391a45832d24dca6c93abc">matchBinaryPermuteShuffle</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> MaskVT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;Zeroable, <a class="el" href="classbool.html">bool</a> AllowFloatDomain, <a class="el" href="classbool.html">bool</a> AllowIntDomain, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;V2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classunsigned.html">unsigned</a> &amp;Shuffle, <a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;ShuffleVT, <a class="el" href="classunsigned.html">unsigned</a> &amp;PermuteImm)</td></tr>
<tr class="separator:a0a69bfc728391a45832d24dca6c93abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7406f11829e7505acce1a7d4a7803d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aab7406f11829e7505acce1a7d4a7803d">combineX86ShuffleChainWithExtract</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; BaseMask, int Depth, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classbool.html">bool</a> AllowVariableCrossLaneMask, <a class="el" href="classbool.html">bool</a> AllowVariablePerLaneMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aab7406f11829e7505acce1a7d4a7803d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8593ba64bae1cbd8bc4243743289dab9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8593ba64bae1cbd8bc4243743289dab9">combineX86ShuffleChain</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Inputs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; BaseMask, int Depth, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classbool.html">bool</a> AllowVariableCrossLaneMask, <a class="el" href="classbool.html">bool</a> AllowVariablePerLaneMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a8593ba64bae1cbd8bc4243743289dab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine an arbitrary chain of shuffles into a single instruction if possible.  <br /></td></tr>
<tr class="separator:a8593ba64bae1cbd8bc4243743289dab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1fb4b827e6776c860e56776c23d72b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaf1fb4b827e6776c860e56776c23d72b">combineX86ShufflesConstants</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aaf1fb4b827e6776c860e56776c23d72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50f91eadaf7ed9853086b05793ef467"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad50f91eadaf7ed9853086b05793ef467">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; SrcOps, int SrcOpIndex, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Root, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; RootMask, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; SrcNodes, <a class="el" href="classunsigned.html">unsigned</a> Depth, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="InstCombineMulDivRem_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a>, <a class="el" href="classbool.html">bool</a> HasVariableMask, <a class="el" href="classbool.html">bool</a> AllowVariableCrossLaneMask, <a class="el" href="classbool.html">bool</a> AllowVariablePerLaneMask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad50f91eadaf7ed9853086b05793ef467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fully generic combining of x86 shuffle instructions.  <br /></td></tr>
<tr class="separator:ad50f91eadaf7ed9853086b05793ef467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad29cb3e71655f02d6790e65d0f9f8b90">combineX86ShufflesRecursively</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper entry wrapper to combineX86ShufflesRecursively.  <br /></td></tr>
<tr class="separator:ad29cb3e71655f02d6790e65d0f9f8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7f179be3c007d1be442c9864380289"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int, 4 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aed7f179be3c007d1be442c9864380289">getPSHUFShuffleMask</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:aed7f179be3c007d1be442c9864380289"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the PSHUF-style mask from PSHUF node.  <br /></td></tr>
<tr class="separator:aed7f179be3c007d1be442c9864380289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebac83f8929e5deb503b812bb7909f93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aebac83f8929e5deb503b812bb7909f93">combineRedundantDWordShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aebac83f8929e5deb503b812bb7909f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Search for a combinable shuffle across a chain ending in pshufd.  <br /></td></tr>
<tr class="separator:aebac83f8929e5deb503b812bb7909f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454834aa3770b553c5365fa2460a7687"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a454834aa3770b553c5365fa2460a7687">combineCommutableSHUFP</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a454834aa3770b553c5365fa2460a7687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd063305592251ac10db161ce60f31f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afbd063305592251ac10db161ce60f31f">isUnaryOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:afbd063305592251ac10db161ce60f31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad300ebbb9f1787468bee5209194857ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad300ebbb9f1787468bee5209194857ef">canonicalizeShuffleWithOp</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:ad300ebbb9f1787468bee5209194857ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3accf94e0a2b67c664933e43efa4528"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae3accf94e0a2b67c664933e43efa4528">canonicalizeLaneShuffleWithRepeatedOps</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:ae3accf94e0a2b67c664933e43efa4528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to fold vpermf128(<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>,<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>) -&gt; op(vpermf128(),vpermf128()).  <br /></td></tr>
<tr class="separator:ae3accf94e0a2b67c664933e43efa4528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53cd0f4a0edeca08e9d588b27144727d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53cd0f4a0edeca08e9d588b27144727d">combineTargetShuffle</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a53cd0f4a0edeca08e9d588b27144727d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine x86 target specific shuffles.  <br /></td></tr>
<tr class="separator:a53cd0f4a0edeca08e9d588b27144727d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec1e608823a642d7ceb03c906e6d8f3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adec1e608823a642d7ceb03c906e6d8f3">isAddSubOrSubAddMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask, <a class="el" href="classbool.html">bool</a> &amp;Op0Even)</td></tr>
<tr class="memdesc:adec1e608823a642d7ceb03c906e6d8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the shuffle mask takes subsequent elements alternately from two vectors.  <br /></td></tr>
<tr class="separator:adec1e608823a642d7ceb03c906e6d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abcc89aad99c6a03adb5443eb5fa9f93c">isAddSubOrSubAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Opnd1, <a class="el" href="classbool.html">bool</a> &amp;IsSubAdd)</td></tr>
<tr class="memdesc:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation.  <br /></td></tr>
<tr class="separator:abcc89aad99c6a03adb5443eb5fa9f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac2d5df756f38752023a8bbd71d455a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaac2d5df756f38752023a8bbd71d455a">combineShuffleToFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aaac2d5df756f38752023a8bbd71d455a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine shuffle of two fma nodes into FMAddSub or FMSubAdd.  <br /></td></tr>
<tr class="separator:aaac2d5df756f38752023a8bbd71d455a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad98bbeb2fa29a528cc973103bf971f4b">combineShuffleToAddSubOrFMAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ad98bbeb2fa29a528cc973103bf971f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to combine a shuffle into a target-specific add-sub or mul-add-sub node.  <br /></td></tr>
<tr class="separator:ad98bbeb2fa29a528cc973103bf971f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8d5ada6af832cbb05e185f7154bd4d80">combineShuffleOfConcatUndef</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8d5ada6af832cbb05e185f7154bd4d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab2a97ef0e99d8dd358ff9296a748e894">narrowShuffle</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *Shuf, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab2a97ef0e99d8dd358ff9296a748e894"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size.  <br /></td></tr>
<tr class="separator:ab2a97ef0e99d8dd358ff9296a748e894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9b4450314b8e4acb9f937389b349fce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9b4450314b8e4acb9f937389b349fce">combineShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae9b4450314b8e4acb9f937389b349fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7edcca585a58dc42ba5d68fcbc3e912e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7edcca585a58dc42ba5d68fcbc3e912e">checkBitcastSrcVectorSize</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>, <a class="el" href="classbool.html">bool</a> AllowTruncate)</td></tr>
<tr class="separator:a7edcca585a58dc42ba5d68fcbc3e912e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aaf80606aacd8b3128f1fa1805c6f88"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1aaf80606aacd8b3128f1fa1805c6f88">getAltBitOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a1aaf80606aacd8b3128f1fa1805c6f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac445550f60946bb0bcb26733d7bfbbf8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac445550f60946bb0bcb26733d7bfbbf8">adjustBitcastSrcVectorSSE1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:ac445550f60946bb0bcb26733d7bfbbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9b8ea24c55ea399c7b818fcb67887f27">signExtendBitcastSrcVector</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> SExtVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:a9b8ea24c55ea399c7b818fcb67887f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac600ed8b11d7808711e809cfb7963089"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac600ed8b11d7808711e809cfb7963089">combineBitcastvxi1</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ac600ed8b11d7808711e809cfb7963089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51b13f3d4866613aac6907835f51f83"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa51b13f3d4866613aac6907835f51f83">combinevXi1ConstantToInteger</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa51b13f3d4866613aac6907835f51f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1bd495ab23d43ebbe7e2d167103d8991">combineCastedMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bd495ab23d43ebbe7e2d167103d8991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a49469d7d437afe471a050139f094f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a71a49469d7d437afe471a050139f094f">createMMXBuildVector</a> (<a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *BV, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a71a49469d7d437afe471a050139f094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91af6d185abeeec45c8905fc69a04c9a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a91af6d185abeeec45c8905fc69a04c9a">combineBitcastToBoolVector</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a91af6d185abeeec45c8905fc69a04c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1bca5f0c0254fc2b2707fe8b6e5677d3">combineBitcast</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1bca5f0c0254fc2b2707fe8b6e5677d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60e9136a31f4054b79740f601cba282"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab60e9136a31f4054b79740f601cba282">detectExtMul</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#ae0f503db91504a3f3440ab81260e4134">Mul</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="separator:ab60e9136a31f4054b79740f601cba282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95bcf95fcfc5d82d24423018024641e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af95bcf95fcfc5d82d24423018024641e">detectZextAbsDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Abs, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Op1)</td></tr>
<tr class="separator:af95bcf95fcfc5d82d24423018024641e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdfa1a0a4242f9dfe9591c6be92c0178"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#abdfa1a0a4242f9dfe9591c6be92c0178">createVPDPBUSD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;LogBias, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:abdfa1a0a4242f9dfe9591c6be92c0178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e32f779d033fe0757134346ba52aa2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a05e32f779d033fe0757134346ba52aa2">createPSADBW</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Zext0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Zext1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a05e32f779d033fe0757134346ba52aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2bbdc92f4c64587511d192d903ca743"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af2bbdc92f4c64587511d192d903ca743">combineMinMaxReduction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af2bbdc92f4c64587511d192d903ca743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af72da135a7e8a925ffa9fbbb4ecf0b1f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af72da135a7e8a925ffa9fbbb4ecf0b1f">combinePredicateReduction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af72da135a7e8a925ffa9fbbb4ecf0b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8389740010ccf99686a066f0bdc4dbdc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8389740010ccf99686a066f0bdc4dbdc">combineVPDPBUSDPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8389740010ccf99686a066f0bdc4dbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c3d86d724323d88d2fdf99d29d3de72">combineBasicSADPattern</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extract, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5c3d86d724323d88d2fdf99d29d3de72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03737b8120e2ceffc57089d0510107c0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a03737b8120e2ceffc57089d0510107c0">combineExtractWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a03737b8120e2ceffc57089d0510107c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f49aa2ba2c2cc5fee4f2a185e2d512"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad4f49aa2ba2c2cc5fee4f2a185e2d512">scalarizeExtEltFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *ExtElt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad4f49aa2ba2c2cc5fee4f2a185e2d512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op.  <br /></td></tr>
<tr class="separator:ad4f49aa2ba2c2cc5fee4f2a185e2d512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd51098a84aa870fd12ee3f5c31961af"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acd51098a84aa870fd12ee3f5c31961af">combineArithReduction</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *ExtElt, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:acd51098a84aa870fd12ee3f5c31961af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops.  <br /></td></tr>
<tr class="separator:acd51098a84aa870fd12ee3f5c31961af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a767fefc1593899bc23f0b03007b0bd76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a767fefc1593899bc23f0b03007b0bd76">combineExtractVectorElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a767fefc1593899bc23f0b03007b0bd76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence.  <br /></td></tr>
<tr class="separator:a767fefc1593899bc23f0b03007b0bd76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c5c088223e73d71c8971f218db7985"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70c5c088223e73d71c8971f218db7985">combineToExtendBoolVectorInReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a70c5c088223e73d71c8971f218db7985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67ef55e687abc3353fcaebe64d5d5fe6">combineVSelectWithAllOnesOrZeros</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation.  <br /></td></tr>
<tr class="separator:a67ef55e687abc3353fcaebe64d5d5fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eb91475dc63be82f5f2b559356362fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9eb91475dc63be82f5f2b559356362fe">narrowVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9eb91475dc63be82f5f2b559356362fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) --&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1)  <br /></td></tr>
<tr class="separator:a9eb91475dc63be82f5f2b559356362fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab369cdaedeacf67b21fa9cd51084fbbc">combineSelectOfTwoConstants</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab369cdaedeacf67b21fa9cd51084fbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03027dffa8f2c360eb300c0225ff270"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af03027dffa8f2c360eb300c0225ff270">combineVSelectToBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af03027dffa8f2c360eb300c0225ff270"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element.  <br /></td></tr>
<tr class="separator:af03027dffa8f2c360eb300c0225ff270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada799c570dd41ead38f73ba71244c2b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ada799c570dd41ead38f73ba71244c2b2">combineLogicBlendIntoConditionalNegate</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Mask, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ada799c570dd41ead38f73ba71244c2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaaf72d022a68600a27bf7a6682801ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aeaaf72d022a68600a27bf7a6682801ad">commuteSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aeaaf72d022a68600a27bf7a6682801ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f89a7382459e34a2d36ad281210e6c3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1f89a7382459e34a2d36ad281210e6c3">combineSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a1f89a7382459e34a2d36ad281210e6c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on SELECT and VSELECT nodes.  <br /></td></tr>
<tr class="separator:a1f89a7382459e34a2d36ad281210e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04305481c55013e51ce9e5d4b1bba71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad04305481c55013e51ce9e5d4b1bba71">combineSetCCAtomicArith</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad04305481c55013e51ce9e5d4b1bba71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction.  <br /></td></tr>
<tr class="separator:ad04305481c55013e51ce9e5d4b1bba71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0870a92dd3a0e71116be6fa3f545fe90">checkBoolTestSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Cmp, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:a0870a92dd3a0e71116be6fa3f545fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7877081a6d6934a224f09a048611ecf1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7877081a6d6934a224f09a048611ecf1">checkBoolTestAndOrSetCCCombine</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC0, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;CC1, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Flags, <a class="el" href="classbool.html">bool</a> &amp;isAnd)</td></tr>
<tr class="memdesc:a7877081a6d6934a224f09a048611ecf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS.  <br /></td></tr>
<tr class="separator:a7877081a6d6934a224f09a048611ecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e4d757dd734397239791b2cbb221c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a16e4d757dd734397239791b2cbb221c7">combineCarryThroughADD</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a16e4d757dd734397239791b2cbb221c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19158530c7e8bd08610180be814ec9b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a19158530c7e8bd08610180be814ec9b1">combinePTESTCC</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a19158530c7e8bd08610180be814ec9b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are inverting an PTEST/TESTP operand, attempt to adjust the CC to avoid the inversion.  <br /></td></tr>
<tr class="separator:a19158530c7e8bd08610180be814ec9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaf659e662150ed5f19eb4c9d7cbbb0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adeaf659e662150ed5f19eb4c9d7cbbb0">combineSetCCMOVMSK</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:adeaf659e662150ed5f19eb4c9d7cbbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c9c209da3343a53634739b86ba6f3c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad0c9c209da3343a53634739b86ba6f3c">combineSetCCEFLAGS</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EFLAGS, <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad0c9c209da3343a53634739b86ba6f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values.  <br /></td></tr>
<tr class="separator:ad0c9c209da3343a53634739b86ba6f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0fb4a30e359345f1f6c967488cd37ab"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0fb4a30e359345f1f6c967488cd37ab">combineCMov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:af0fb4a30e359345f1f6c967488cd37ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728" title="X86 conditional moves.">X86ISD::CMOV</a> [LHS, RHS, CONDCODE (e.g. <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>), CONDVAL].  <br /></td></tr>
<tr class="separator:af0fb4a30e359345f1f6c967488cd37ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b3ac6067f94151d39d197391477436"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63b3ac6067f94151d39d197391477436">canReduceVMulWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;<a class="el" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>)</td></tr>
<tr class="separator:a63b3ac6067f94151d39d197391477436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad659e7d2c3d6db4f140708fa4bab2c0c">reduceVMULWidth</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code.  <br /></td></tr>
<tr class="separator:ad659e7d2c3d6db4f140708fa4bab2c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d1a07dd050cf248b97dd2600317e75"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac5d1a07dd050cf248b97dd2600317e75">combineMulSpecial</a> (<a class="el" href="classuint64__t.html">uint64_t</a> MulAmt, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:ac5d1a07dd050cf248b97dd2600317e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45d068f13981c68189ca44f32a3acbe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad45d068f13981c68189ca44f32a3acbe">combineMulToPMADDWD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad45d068f13981c68189ca44f32a3acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab3d30f3c91242fb3e8764ff09b317af9">combineMulToPMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab3d30f3c91242fb3e8764ff09b317af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc36484c228b0ce9652f549d04ae4e6e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adc36484c228b0ce9652f549d04ae4e6e">combineMul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:adc36484c228b0ce9652f549d04ae4e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073b2048f1a52307295f0e5e21bcefce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a073b2048f1a52307295f0e5e21bcefce">combineShiftToPMULH</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a073b2048f1a52307295f0e5e21bcefce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af8e5117c8e5760d7c4007ab90f1d86bd">combineShiftLeft</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af8e5117c8e5760d7c4007ab90f1d86bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925ab60e01665e8956b384fb79d7491c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a925ab60e01665e8956b384fb79d7491c">combineShiftRightArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a925ab60e01665e8956b384fb79d7491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b92776e41d73c3b5d4f1c5712f212c7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0b92776e41d73c3b5d4f1c5712f212c7">combineShiftRightLogical</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0b92776e41d73c3b5d4f1c5712f212c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af366ca9511826f13c9d2e4494be70cd9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af366ca9511826f13c9d2e4494be70cd9">combineHorizOpWithShuffle</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af366ca9511826f13c9d2e4494be70cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533da4363391fd2771229d01ac431230"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a533da4363391fd2771229d01ac431230">combineVectorPack</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a533da4363391fd2771229d01ac431230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65b165a9908b7b67d1bb6d3b93e8fd4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae65b165a9908b7b67d1bb6d3b93e8fd4">combineVectorHADDSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae65b165a9908b7b67d1bb6d3b93e8fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66295c004fc51403028ea1933b66642a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a66295c004fc51403028ea1933b66642a">combineVectorShiftVar</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a66295c004fc51403028ea1933b66642a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb154334e7a7daa07012c210ddd77bc4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afb154334e7a7daa07012c210ddd77bc4">combineVectorShiftImm</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afb154334e7a7daa07012c210ddd77bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611e5eca9f470030689ec3f7d71c8e20"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a611e5eca9f470030689ec3f7d71c8e20">combineVectorInsert</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a611e5eca9f470030689ec3f7d71c8e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a672f8f5fb89a9c2758df02f8e2d1e263">combineCompareEqual</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends.  <br /></td></tr>
<tr class="separator:a672f8f5fb89a9c2758df02f8e2d1e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa581f136104dab3ed3a4c0ad153a67c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa581f136104dab3ed3a4c0ad153a67c">combineAndNotIntoANDNP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:afa581f136104dab3ed3a4c0ad153a67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y).  <br /></td></tr>
<tr class="separator:afa581f136104dab3ed3a4c0ad153a67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4149392e82922475c1b566db35e3c8b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4149392e82922475c1b566db35e3c8b8">combineAndShuffleNot</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4149392e82922475c1b566db35e3c8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold: and (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, (xor X, -1), Z), undef), Y -&gt; andnp (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, X, Z), undef), Y.  <br /></td></tr>
<tr class="separator:a4149392e82922475c1b566db35e3c8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb22d51826b89719de4bffb5d5cf3226"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afb22d51826b89719de4bffb5d5cf3226">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:afb22d51826b89719de4bffb5d5cf3226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b40faaeef05c70d34f317c548e38c14"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7b40faaeef05c70d34f317c548e38c14">PromoteMaskArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7b40faaeef05c70d34f317c548e38c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa658a1c7327a6cc2990c545e936b40d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa658a1c7327a6cc2990c545e936b40d2">convertIntLogicToFPLogicOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:aa658a1c7327a6cc2990c545e936b40d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfe8d9a58f901933680033c4e04a39a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7cfe8d9a58f901933680033c4e04a39a">convertIntLogicToFPLogic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7cfe8d9a58f901933680033c4e04a39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">If both input operands of a logic op are being cast from floating-point types or FP compares, try to convert this into a floating-point logic node to avoid unnecessary moves from SSE to integer registers.  <br /></td></tr>
<tr class="separator:a7cfe8d9a58f901933680033c4e04a39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af895f9bfb12bd8b99a9633035fd3588c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af895f9bfb12bd8b99a9633035fd3588c">combineBitOpWithMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:af895f9bfb12bd8b99a9633035fd3588c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eed67e22eda540e76f2c73c0530fc8a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1eed67e22eda540e76f2c73c0530fc8a">combineBitOpWithShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1eed67e22eda540e76f2c73c0530fc8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1791d354815b08ea87781879a0bc4901"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1791d354815b08ea87781879a0bc4901">combineBitOpWithPACK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a1791d354815b08ea87781879a0bc4901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aaa27af54b7ba8fa7ee30cc6d7f729207">combineAndMaskToShift</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a zero/all-bits result that is bitwise-anded with a low bits mask.  <br /></td></tr>
<tr class="separator:aaa27af54b7ba8fa7ee30cc6d7f729207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9857fae8de3da5730d5b06aca182624"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae9857fae8de3da5730d5b06aca182624">getIndexFromUnindexedLoad</a> (<a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Ld)</td></tr>
<tr class="separator:ae9857fae8de3da5730d5b06aca182624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcce77c24f1d3552f7251b1988ec310"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4fcce77c24f1d3552f7251b1988ec310">hasBZHI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT)</td></tr>
<tr class="separator:a4fcce77c24f1d3552f7251b1988ec310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a02541afb885f658a4f9ed304ba4bb5e9">combineAndLoadToBZHI</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a02541afb885f658a4f9ed304ba4bb5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa701b28d5848c3250994e2e03a2dab97"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa701b28d5848c3250994e2e03a2dab97">combineScalarAndWithMaskSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa701b28d5848c3250994e2e03a2dab97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c12f91ece9d610376d4655adfe7cd53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4c12f91ece9d610376d4655adfe7cd53">getBMIMatchingOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> OpMustEq, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth)</td></tr>
<tr class="separator:a4c12f91ece9d610376d4655adfe7cd53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33df2c00851a783858052d263c2546"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d33df2c00851a783858052d263c2546">combineBMILogicOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1d33df2c00851a783858052d263c2546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a61e686ca7b81dbf342b3af2d4e23149e">combineAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a61e686ca7b81dbf342b3af2d4e23149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae496219dc340f230b978a5f5224fe44c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae496219dc340f230b978a5f5224fe44c">canonicalizeBitSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae496219dc340f230b978a5f5224fe44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f930a0afc6b50e6351d21d012b724d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a01f930a0afc6b50e6351d21d012b724d">matchLogicBlend</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Mask)</td></tr>
<tr class="separator:a01f930a0afc6b50e6351d21d012b724d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ea9583e4c11a0ac281f409a27f50c01">combineLogicBlendIntoPBLENDV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a6ea9583e4c11a0ac281f409a27f50c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611391ccebf150b7064f586835d388d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a611391ccebf150b7064f586835d388d3">lowerX86CmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm.html#ab471937b9a227e70c7fe8bd9604014d6">Op</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a611391ccebf150b7064f586835d388d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a027102ec674270eecc2a1a6ec8588e44"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a027102ec674270eecc2a1a6ec8588e44">combineOrCmpEqZeroToCtlzSrl</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a027102ec674270eecc2a1a6ec8588e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a3356be1e0bc8db5a2e2e5d8e6d7b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a70a3356be1e0bc8db5a2e2e5d8e6d7b1">foldMaskedMergeImpl</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And0_L, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And0_R, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And1_L, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> And1_R, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a70a3356be1e0bc8db5a2e2e5d8e6d7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91c2a3b14c738c31113158a698e0324"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af91c2a3b14c738c31113158a698e0324">foldMaskedMerge</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:af91c2a3b14c738c31113158a698e0324"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold "masked merge" expressions like <code>(m &amp; x) | (~m &amp; y)</code> into the equivalent <code>((x ^ y) &amp; m) ^ y)</code> pattern.  <br /></td></tr>
<tr class="separator:af91c2a3b14c738c31113158a698e0324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064060d88e13e0fe28415d9bb1683b4f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a064060d88e13e0fe28415d9bb1683b4f">combineAddOrSubToADCOrSBB</a> (<a class="el" href="classbool.html">bool</a> IsSub, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classbool.html">bool</a> ZeroSecondOpOnly=false)</td></tr>
<tr class="memdesc:a064060d88e13e0fe28415d9bb1683b4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB.  <br /></td></tr>
<tr class="separator:a064060d88e13e0fe28415d9bb1683b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d42ba523401f0a73409eade106879b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44d42ba523401f0a73409eade106879b">combineAddOrSubToADCOrSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a44d42ba523401f0a73409eade106879b"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB.  <br /></td></tr>
<tr class="separator:a44d42ba523401f0a73409eade106879b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9835d2d97098e302c95e9545c6b546df"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9835d2d97098e302c95e9545c6b546df">combineOrXorWithSETCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a9835d2d97098e302c95e9545c6b546df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81ff8e0a240cf80ff42fcb1a6c796b33">combineOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a81ff8e0a240cf80ff42fcb1a6c796b33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974687eecfd14705774360c10e1c731a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a974687eecfd14705774360c10e1c731a">foldXorTruncShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a974687eecfd14705774360c10e1c731a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1)  <br /></td></tr>
<tr class="separator:a974687eecfd14705774360c10e1c731a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f80d4b8b70f58b247193379a39d5541"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4f80d4b8b70f58b247193379a39d5541">foldVectorXorShiftIntoCmp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a4f80d4b8b70f58b247193379a39d5541"><td class="mdescLeft">&#160;</td><td class="mdescRight">Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1.  <br /></td></tr>
<tr class="separator:a4f80d4b8b70f58b247193379a39d5541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27661a31d59b1d509386b1269369c62"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab27661a31d59b1d509386b1269369c62">detectUSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:ab27661a31d59b1d509386b1269369c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with unsigned saturation:  <br /></td></tr>
<tr class="separator:ab27661a31d59b1d509386b1269369c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f138356acaefc8e95c039faf25e07d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79f138356acaefc8e95c039faf25e07d">detectSSatPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classbool.html">bool</a> MatchPackUS=false)</td></tr>
<tr class="memdesc:a79f138356acaefc8e95c039faf25e07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type).  <br /></td></tr>
<tr class="separator:a79f138356acaefc8e95c039faf25e07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa67e6dbc4f25b155ae19303e76819f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afa67e6dbc4f25b155ae19303e76819f6">combineTruncateWithSat</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:afa67e6dbc4f25b155ae19303e76819f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a57fec4bf66e4b8b691fefa30e6db8dfd">detectAVGPattern</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8489c40b1b3f92b0c4fc98d06099c441">ISD::AVGCEILU</a> (AVG) instruction.  <br /></td></tr>
<tr class="separator:a57fec4bf66e4b8b691fefa30e6db8dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7ae2bbddcc95cdf14669ea9eb8a2026e">combineLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7ae2bbddcc95cdf14669ea9eb8a2026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afe1ee0c3600d3982d5dcb722f8079ebd">getOneTrueElt</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="memdesc:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element.  <br /></td></tr>
<tr class="separator:afe1ee0c3600d3982d5dcb722f8079ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7458c4c1d0b716494b03ba16ee86ad2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab7458c4c1d0b716494b03ba16ee86ad2">getParamsForOneTrueMaskedElt</a> (<a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *MaskedOp, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="structllvm_1_1Align.html">Align</a> &amp;Alignment, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="memdesc:ab7458c4c1d0b716494b03ba16ee86ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a masked memory load/store operation, return true if it has one mask bit set.  <br /></td></tr>
<tr class="separator:ab7458c4c1d0b716494b03ba16ee86ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53300f43eec34fc01f85c153445e4a37"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a53300f43eec34fc01f85c153445e4a37">reduceMaskedLoadToScalarLoad</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *<a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a53300f43eec34fc01f85c153445e4a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert.  <br /></td></tr>
<tr class="separator:a53300f43eec34fc01f85c153445e4a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a2b06cd0043981c801d852ace83fded"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2a2b06cd0043981c801d852ace83fded">combineMaskedLoadConstantMask</a> (<a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *<a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a2a2b06cd0043981c801d852ace83fded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a6a2af7640ee8f9e66287e024d0f6b8">combineMaskedLoad</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4a6a2af7640ee8f9e66287e024d0f6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa649493d03967e1898ad4354759d89f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa649493d03967e1898ad4354759d89f7">reduceMaskedStoreToScalarStore</a> (<a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *MS, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:aa649493d03967e1898ad4354759d89f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store.  <br /></td></tr>
<tr class="separator:aa649493d03967e1898ad4354759d89f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f727169247a0359f485216a83265ac"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a44f727169247a0359f485216a83265ac">combineMaskedStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a44f727169247a0359f485216a83265ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af261a4d5db2bd80f9ef23aaf7a6caef7">combineStore</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af261a4d5db2bd80f9ef23aaf7a6caef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac1db32c7172ebb71d45a6ece209b53"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9ac1db32c7172ebb71d45a6ece209b53">combineVEXTRACT_STORE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a9ac1db32c7172ebb71d45a6ece209b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e0fe7139acc133abb4e80ac6b1be35"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad2e0fe7139acc133abb4e80ac6b1be35">isHorizontalBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> HOpcode, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="classbool.html">bool</a> IsCommutative, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;PostShuffleMask)</td></tr>
<tr class="memdesc:ad2e0fe7139acc133abb4e80ac6b1be35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS.  <br /></td></tr>
<tr class="separator:ad2e0fe7139acc133abb4e80ac6b1be35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af5f6d50f3be3168a1d91d056c78c8c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7af5f6d50f3be3168a1d91d056c78c8c">combineToHorizontalAddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7af5f6d50f3be3168a1d91d056c78c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a699ff4d2df76812431793394bf85a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a63a699ff4d2df76812431793394bf85a">combineFMulcFCMulc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a63a699ff4d2df76812431793394bf85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae222abd7ba47c29a86fc6be7f3dd02fb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae222abd7ba47c29a86fc6be7f3dd02fb">combineFaddCFmul</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae222abd7ba47c29a86fc6be7f3dd02fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae7dca9dde4468bf201a9020ffb66e8b7">combineFaddFsub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating-point adds/subs.  <br /></td></tr>
<tr class="separator:ae7dca9dde4468bf201a9020ffb66e8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b7af58bc3486a7e1a872337cee003f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a68b7af58bc3486a7e1a872337cee003f">combineTruncatedArithmetic</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="memdesc:a68b7af58bc3486a7e1a872337cee003f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen.  <br /></td></tr>
<tr class="separator:a68b7af58bc3486a7e1a872337cee003f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5aa226cd70fb4a0c7e597d6455601d5b">combinePMULH</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Src, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a5aa226cd70fb4a0c7e597d6455601d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0841165650bd49aa4995c4dfa3fdf650"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0841165650bd49aa4995c4dfa3fdf650">detectPMADDUBSW</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> In, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)</td></tr>
<tr class="separator:a0841165650bd49aa4995c4dfa3fdf650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e707b863a71852badbab7870597d8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1e707b863a71852badbab7870597d8f">combineTruncate</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae1e707b863a71852badbab7870597d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f59ac6b0a55fb1b92f4b3bfd5ce327"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a45f59ac6b0a55fb1b92f4b3bfd5ce327">combineVTRUNC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a45f59ac6b0a55fb1b92f4b3bfd5ce327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f06b796addd745c44af4546b84fe76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a37f06b796addd745c44af4546b84fe76">isFNEG</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> Depth=0)</td></tr>
<tr class="memdesc:a37f06b796addd745c44af4546b84fe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the negated value if the node <code>N</code> flips sign of FP value.  <br /></td></tr>
<tr class="separator:a37f06b796addd745c44af4546b84fe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e5f8ab839a765abf68ec20251c549f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a49e5f8ab839a765abf68ec20251c549f">negateFMAOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classbool.html">bool</a> NegMul, <a class="el" href="classbool.html">bool</a> NegAcc, <a class="el" href="classbool.html">bool</a> NegRes)</td></tr>
<tr class="separator:a49e5f8ab839a765abf68ec20251c549f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a388b8e71542c8223c73a0d99691c71"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a388b8e71542c8223c73a0d99691c71">combineFneg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7a388b8e71542c8223c73a0d99691c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on floating point negations.  <br /></td></tr>
<tr class="separator:a7a388b8e71542c8223c73a0d99691c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65c843e4780db206567b16085cb229a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa65c843e4780db206567b16085cb229a">lowerX86FPLogicOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa65c843e4780db206567b16085cb229a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb73c9adac12d432923cc883aa607798"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adb73c9adac12d432923cc883aa607798">foldXor1SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:adb73c9adac12d432923cc883aa607798"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold a xor(setcc cond, val), 1 --&gt; setcc (inverted(cond), val)  <br /></td></tr>
<tr class="separator:adb73c9adac12d432923cc883aa607798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c370d762b14da77f453c98b738a000"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a08c370d762b14da77f453c98b738a000">combineXorSubCTLZ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a08c370d762b14da77f453c98b738a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321df2422ee45cfd96e738928fb178f7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a321df2422ee45cfd96e738928fb178f7">combineXor</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a321df2422ee45cfd96e738928fb178f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb27133587f777e5b89572d1c62aeac9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acb27133587f777e5b89572d1c62aeac9">combineBITREVERSE</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:acb27133587f777e5b89572d1c62aeac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e0d5fc4a01d9f412064a5448052330"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0e0d5fc4a01d9f412064a5448052330">combineBEXTR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af0e0d5fc4a01d9f412064a5448052330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac91b7f4570acc6bfdb6c81fd33d0c57a">isNullFPScalarOrVectorConst</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V)</td></tr>
<tr class="separator:ac91b7f4570acc6bfdb6c81fd33d0c57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a09ae114d2f55d00d9ab5a397e0de0298">getNullFPConstForNullVal</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a09ae114d2f55d00d9ab5a397e0de0298"><td class="mdescLeft">&#160;</td><td class="mdescRight">If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value.  <br /></td></tr>
<tr class="separator:a09ae114d2f55d00d9ab5a397e0de0298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d54706296d70148335f0f4ff621028"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a24d54706296d70148335f0f4ff621028">combineFAndFNotToFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a24d54706296d70148335f0f4ff621028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae1ff7bc42bf5767e31a54339e89ce713">combineFAnd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ae1ff7bc42bf5767e31a54339e89ce713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2" title="Bitwise logical AND of floating point values.">X86ISD::FAND</a> nodes.  <br /></td></tr>
<tr class="separator:ae1ff7bc42bf5767e31a54339e89ce713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fea2dc458fb3a17821239b8383d26ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6fea2dc458fb3a17821239b8383d26ad">combineFAndn</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a6fea2dc458fb3a17821239b8383d26ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a" title="Bitwise logical ANDNOT of floating point values.">X86ISD::FANDN</a> nodes.  <br /></td></tr>
<tr class="separator:a6fea2dc458fb3a17821239b8383d26ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e81e46aed86f26e5183c666e5dd1b06"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7e81e46aed86f26e5183c666e5dd1b06">combineFOr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a7e81e46aed86f26e5183c666e5dd1b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c" title="Bitwise logical OR of floating point values.">X86ISD::FOR</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d" title="Bitwise logical XOR of floating point values.">X86ISD::FXOR</a> nodes.  <br /></td></tr>
<tr class="separator:a7e81e46aed86f26e5183c666e5dd1b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81efb38c390b38633dbdb3e877a15a84"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a81efb38c390b38633dbdb3e877a15a84">combineFMinFMax</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a81efb38c390b38633dbdb3e877a15a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">X86ISD::FMIN</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f" title="Floating point max and min.">X86ISD::FMAX</a> nodes.  <br /></td></tr>
<tr class="separator:a81efb38c390b38633dbdb3e877a15a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1e500fbed9b5849bfd76724ccf3825"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aba1e500fbed9b5849bfd76724ccf3825">combineFMinNumFMaxNum</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aba1e500fbed9b5849bfd76724ccf3825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0185d63d243a248f5bc69dfc943c88a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae0185d63d243a248f5bc69dfc943c88a">combineX86INT_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ae0185d63d243a248f5bc69dfc943c88a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a69c29dade9c2c83e9928f92e0e6452f0">combineCVTP2I_CVTTP2I</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a69c29dade9c2c83e9928f92e0e6452f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0285b9eb9c4a75abb42c7cf0ef0154f1">combineAndnp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852" title="Bitwise Logical AND NOT of Packed FP values.">X86ISD::ANDNP</a> nodes.  <br /></td></tr>
<tr class="separator:a0285b9eb9c4a75abb42c7cf0ef0154f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab7e380356e4b22d23f87fa2f45daf9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afab7e380356e4b22d23f87fa2f45daf9">combineBT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:afab7e380356e4b22d23f87fa2f45daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a24cdc31f225e6b17b30c139085b064"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4a24cdc31f225e6b17b30c139085b064">combineCVTPH2PS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a4a24cdc31f225e6b17b30c139085b064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a68c559c415f60c321106514817aa4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a79a68c559c415f60c321106514817aa4">combineSextInRegCmov</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a79a68c559c415f60c321106514817aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0cccf679aa7f34055f858474bf8bdcdf">combineSignExtendInReg</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0cccf679aa7f34055f858474bf8bdcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab09b742a61238fda0b9ae7fc26cb86fe">promoteExtBeforeAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">sext(add_nsw(x, C)) --&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) --&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode.  <br /></td></tr>
<tr class="separator:ab09b742a61238fda0b9ae7fc26cb86fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab039512652c2e46b69e54b91ba5d0dc3">combineToExtendCMOV</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Extend, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:ab039512652c2e46b69e54b91ba5d0dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2800cb88996291ed1676f5899997ebe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad2800cb88996291ed1676f5899997ebe">combineExtSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad2800cb88996291ed1676f5899997ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c52d56e60df127f4f9a429a5455590"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad7c52d56e60df127f4f9a429a5455590">combineSext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ad7c52d56e60df127f4f9a429a5455590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999f6375546ae5d8aeb9024493fc118c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a999f6375546ae5d8aeb9024493fc118c">getInvertedVectorForFMA</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> V, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a999f6375546ae5d8aeb9024493fc118c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8dae5a29dc37de048a59e5bab5e30af2">combineFMA</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a8dae5a29dc37de048a59e5bab5e30af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af0f13d1cf96cb32fba6d7ed4bd50ba5f">combineFMADDSUB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:af0f13d1cf96cb32fba6d7ed4bd50ba5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108b26123f976ad2ab078287e4be83ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a108b26123f976ad2ab078287e4be83ef">combineZext</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a108b26123f976ad2ab078287e4be83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd2433bf37019679f7e14d3b8cd7708"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#adcd2433bf37019679f7e14d3b8cd7708">truncateAVX512SetCCNoBWI</a> (<a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="structllvm_1_1EVT.html">EVT</a> OpVT, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:adcd2433bf37019679f7e14d3b8cd7708"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we have AVX512, but not BWI and this is a vXi16/vXi8 setcc, just pre-promote its result type since vXi1 vectors don't get promoted during type legalization.  <br /></td></tr>
<tr class="separator:adcd2433bf37019679f7e14d3b8cd7708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67003b5b5e4881cd871c87e65a58e3aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67003b5b5e4881cd871c87e65a58e3aa">combineSetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a67003b5b5e4881cd871c87e65a58e3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab6a2c45af55afc1bf183cbafc577fd03">combineMOVMSK</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ab6a2c45af55afc1bf183cbafc577fd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619d32c3e94bf8ee0348f9611590dd90"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a619d32c3e94bf8ee0348f9611590dd90">combineTESTP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a619d32c3e94bf8ee0348f9611590dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6535f37686895d8ab294ce06ffe2f15"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae6535f37686895d8ab294ce06ffe2f15">combineX86GatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ae6535f37686895d8ab294ce06ffe2f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec58a8de03ca0c202e7acb69dace69a7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aec58a8de03ca0c202e7acb69dace69a7">rebuildGatherScatter</a> (<a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *GorS, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> <a class="el" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Base, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Scale, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aec58a8de03ca0c202e7acb69dace69a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a250b1e0899d6d01c60cb7af31cd2a2fd">combineGatherScatter</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a250b1e0899d6d01c60cb7af31cd2a2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#af29aa650f73d0ffdd74d33e6d4fef173">combineX86SetCC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:af29aa650f73d0ffdd74d33e6d4fef173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd512b724e2c19c51591ff52531f8659"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#afd512b724e2c19c51591ff52531f8659">combineBrCond</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:afd512b724e2c19c51591ff52531f8659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optimize branch condition evaluation.  <br /></td></tr>
<tr class="separator:afd512b724e2c19c51591ff52531f8659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a54b7a43507d8f339f806b8d1c9f12f29">combineVectorCompareAndMaskUnaryOp</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a54b7a43507d8f339f806b8d1c9f12f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc720ee13ee570307048e7940784be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa2cc720ee13ee570307048e7940784be">combineToFPTruncExtElt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa2cc720ee13ee570307048e7940784be"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast.  <br /></td></tr>
<tr class="separator:aa2cc720ee13ee570307048e7940784be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2e17548b90a1c18c6199a8f99c544dfc">combineUIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a2e17548b90a1c18c6199a8f99c544dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2022f78361af7995aebd0a398e0a67e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa2022f78361af7995aebd0a398e0a67e">combineSIntToFP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aa2022f78361af7995aebd0a398e0a67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a49795f7ac26b96f40f4acfd51cc1c822">needCarryOrOverflowFlag</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a49795f7ac26b96f40f4acfd51cc1c822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e66d415d7d85df65edc042d54de8d6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a23e66d415d7d85df65edc042d54de8d6">onlyZeroFlagUsed</a> (<a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Flags)</td></tr>
<tr class="separator:a23e66d415d7d85df65edc042d54de8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bd42eb34dbdce0820cfb5a7cd1e6f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a22bd42eb34dbdce0820cfb5a7cd1e6f6">combineCMP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a22bd42eb34dbdce0820cfb5a7cd1e6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f672a2671de3dd21131ca8ae8145ad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a90f672a2671de3dd21131ca8ae8145ad">combineX86AddSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a90f672a2671de3dd21131ca8ae8145ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13d4cd47426dbe430d65df73fbab44b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa13d4cd47426dbe430d65df73fbab44b">combineSBB</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:aa13d4cd47426dbe430d65df73fbab44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a2ef9bba3be5001d1d80c474dd335dff7">combineADC</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a2ef9bba3be5001d1d80c474dd335dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c86721d54ea24442f31fe419f7b7b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a43c86721d54ea24442f31fe419f7b7b1">matchPMADDWD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a43c86721d54ea24442f31fe419f7b7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65983df0f713e72addd897c98b130554"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a65983df0f713e72addd897c98b130554">matchPMADDWD_2</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a65983df0f713e72addd897c98b130554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e3e38f27d866ed7730e8e30fc3877cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9e3e38f27d866ed7730e8e30fc3877cf">combineAddOfPMADDWD</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N0, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> N1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="structllvm_1_1EVT.html">EVT</a> VT)</td></tr>
<tr class="separator:a9e3e38f27d866ed7730e8e30fc3877cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4d9213a8da79e09e9da93c2ca90925f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ac4d9213a8da79e09e9da93c2ca90925f">pushAddIntoCmovOfConsts</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:ac4d9213a8da79e09e9da93c2ca90925f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMOV of constants requires materializing constant operands in registers.  <br /></td></tr>
<tr class="separator:ac4d9213a8da79e09e9da93c2ca90925f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585b76cee25b89a8706715217a1c743"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4585b76cee25b89a8706715217a1c743">combineAdd</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4585b76cee25b89a8706715217a1c743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c9340d95cdcf1c45f24335dc2d7d76"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a07c9340d95cdcf1c45f24335dc2d7d76">combineSubABS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a07c9340d95cdcf1c45f24335dc2d7d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bce091105ff422dbffc7677d698e455"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0bce091105ff422dbffc7677d698e455">combineSubSetcc</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a0bce091105ff422dbffc7677d698e455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a830cdb7a7691a1d390be839ff5859f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0a830cdb7a7691a1d390be839ff5859f">combineSub</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a0a830cdb7a7691a1d390be839ff5859f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca03795fe4ea383d28dcf4433f994485"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aca03795fe4ea383d28dcf4433f994485">combineVectorCompare</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:aca03795fe4ea383d28dcf4433f994485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a9dfbf1a0e6b79ef994d2a89cb596f959">combineConcatVectorOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MVT.html">MVT</a> VT, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; Ops, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="memdesc:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper that combines an array of subvector ops as if they were the operands of a <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5" title="CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...">ISD::CONCAT_VECTORS</a> node, but may have come from another source (e.g.  <br /></td></tr>
<tr class="separator:a9dfbf1a0e6b79ef994d2a89cb596f959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e4d6043b5ce023daf9d1d905eb2110"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae2e4d6043b5ce023daf9d1d905eb2110">combineCONCAT_VECTORS</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ae2e4d6043b5ce023daf9d1d905eb2110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace3516d005e59a05c7b3ff975d063f23"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ace3516d005e59a05c7b3ff975d063f23">combineINSERT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:ace3516d005e59a05c7b3ff975d063f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bb588e451e1a822d677d2d913279ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ab1bb588e451e1a822d677d2d913279ff">narrowExtractedVectorSelect</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Ext, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab1bb588e451e1a822d677d2d913279ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width.  <br /></td></tr>
<tr class="separator:ab1bb588e451e1a822d677d2d913279ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7930c9d63dfbaa761bf5c317865e8a43"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7930c9d63dfbaa761bf5c317865e8a43">combineEXTRACT_SUBVECTOR</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a7930c9d63dfbaa761bf5c317865e8a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cfa0a3176b7c07e64103290d9888f73"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6cfa0a3176b7c07e64103290d9888f73">combineScalarToVector</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a6cfa0a3176b7c07e64103290d9888f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a92cb7f91737deedc3c70fb0ec0b70807">combinePMULDQ</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a92cb7f91737deedc3c70fb0ec0b70807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6a560bbaa7931f6375fd838fcfbaa8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a5c6a560bbaa7931f6375fd838fcfbaa8">combineVPMADD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a5c6a560bbaa7931f6375fd838fcfbaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa813720f554bb68a6e8c5fdb870f4e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#acfa813720f554bb68a6e8c5fdb870f4e">combineEXTEND_VECTOR_INREG</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:acfa813720f554bb68a6e8c5fdb870f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a886d3292e22e113b2f04c1c35811bd0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a886d3292e22e113b2f04c1c35811bd0c">combineKSHIFT</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:a886d3292e22e113b2f04c1c35811bd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d28003b370fb2c0860ad25f3ef57c5f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a1d28003b370fb2c0860ad25f3ef57c5f">combineFP16_TO_FP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a1d28003b370fb2c0860ad25f3ef57c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74970b21f30422fb47a2069babbad9c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a74970b21f30422fb47a2069babbad9c9">combineFP_EXTEND</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a74970b21f30422fb47a2069babbad9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1b64f17c84bc615a735f48746a0740"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aba1b64f17c84bc615a735f48746a0740">combineBROADCAST_LOAD</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:aba1b64f17c84bc615a735f48746a0740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4106aa1194d1a3ddfe03bbbc600913cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4106aa1194d1a3ddfe03bbbc600913cf">combineFP_ROUND</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;Subtarget)</td></tr>
<tr class="separator:a4106aa1194d1a3ddfe03bbbc600913cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6ae8095a6353874359d5f5e886410c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4d6ae8095a6353874359d5f5e886410c">combineMOVDQ2Q</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="separator:a4d6ae8095a6353874359d5f5e886410c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27c58fe609558af3d02f6eb59c0d075"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ad27c58fe609558af3d02f6eb59c0d075">combinePDEP</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI)</td></tr>
<tr class="separator:ad27c58fe609558af3d02f6eb59c0d075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ded20d42a05e6478238dcfd3caceede"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a6ded20d42a05e6478238dcfd3caceede">matchAsm</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> S, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; Pieces)</td></tr>
<tr class="separator:a6ded20d42a05e6478238dcfd3caceede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a98f2e06ea0575c5920f76e241e4cc65f">clobbersFlagRegisters</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;AsmPieces)</td></tr>
<tr class="separator:a98f2e06ea0575c5920f76e241e4cc65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7916a0e32a89dd12645d0c3941b1485"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa7916a0e32a89dd12645d0c3941b1485">parseConstraintCode</a> (<a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a> Constraint)</td></tr>
<tr class="separator:aa7916a0e32a89dd12645d0c3941b1485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a0ae9685e0bfae51cfb048c3a2da8a06f">isGRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a general purpose register class.  <br /></td></tr>
<tr class="separator:a0ae9685e0bfae51cfb048c3a2da8a06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811049dc54f4a8053c0b34c8fa470a99"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a811049dc54f4a8053c0b34c8fa470a99">isFRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a811049dc54f4a8053c0b34c8fa470a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a vector register class.  <br /></td></tr>
<tr class="separator:a811049dc54f4a8053c0b34c8fa470a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e06f2d863f883613cc60086eb26493"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a67e06f2d863f883613cc60086eb26493">isVKClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a67e06f2d863f883613cc60086eb26493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if <code>RC</code> is a mask register class.  <br /></td></tr>
<tr class="separator:a67e06f2d863f883613cc60086eb26493"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a4748c1336e7a78a7ca86402d788f39cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a4748c1336e7a78a7ca86402d788f39cb">ExperimentalPrefInnermostLoopAlignment</a> (&quot;x86-experimental-pref-innermost-loop-alignment&quot;, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Sets the preferable loop alignment <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> experiments (as log2 bytes) &quot; &quot;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> innermost <a class="el" href="LoopInfo_8cpp.html#a49ae40a9c91d665793aaed656c26ca30">loops</a> only. If specified, this option overrides &quot; &quot;alignment set by x86-experimental-pref-loop-alignment.&quot;), cl::Hidden)</td></tr>
<tr class="separator:a4748c1336e7a78a7ca86402d788f39cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92007c0cea0c65de2e94c36aa0a0be5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#ae92007c0cea0c65de2e94c36aa0a0be5">MulConstantOptimization</a> (&quot;mul-constant-optimization&quot;, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul x, Const' with more effective <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> like &quot; &quot;SHIFT, LEA, etc.&quot;), cl::Hidden)</td></tr>
<tr class="separator:ae92007c0cea0c65de2e94c36aa0a0be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e62a8cda0a05bd79a20e45b804d0bb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a8e62a8cda0a05bd79a20e45b804d0bb8">X87StateSize</a> = 28</td></tr>
<tr class="separator:a8e62a8cda0a05bd79a20e45b804d0bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a25287dd71fe7a7160af0ac79d20e91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#a7a25287dd71fe7a7160af0ac79d20e91">FPStateSize</a> = 32</td></tr>
<tr class="separator:a7a25287dd71fe7a7160af0ac79d20e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa642f1df4ce8980ac662ef99f9a52d04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86ISelLowering_8cpp.html#aa642f1df4ce8980ac662ef99f9a52d04">FPStateSizeInBits</a> = <a class="el" href="X86ISelLowering_8cpp.html#a7a25287dd71fe7a7160af0ac79d20e91">FPStateSize</a> * 8</td></tr>
<tr class="separator:aa642f1df4ce8980ac662ef99f9a52d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;x86-isel&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l00070">70</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a23ffb844d0a50f112dc26ac2d0e41910" name="a23ffb844d0a50f112dc26ac2d0e41910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23ffb844d0a50f112dc26ac2d0e41910">&#9670;&#160;</a></span>GET_EGPR_IF_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_EGPR_IF_ENABLED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OPC</td><td>)</td>
          <td>&#160;&#160;&#160;(Subtarget.hasEGPR() ? OPC##_EVEX : OPC)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a290aaab2d34a6ea303fab92c815e14" name="a0a290aaab2d34a6ea303fab92c815e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a290aaab2d34a6ea303fab92c815e14">&#9670;&#160;</a></span>NODE_NAME_CASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NODE_NAME_CASE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="ItaniumDemangle_8h.html#ad845c77e0ea7840ac74d2fa3868ba88d">NODE</a></td><td>)</td>
          <td>&#160;&#160;&#160;case X86ISD::NODE: return &quot;X86ISD::&quot; #<a class="el" href="ItaniumDemangle_8h.html#ad845c77e0ea7840ac74d2fa3868ba88d">NODE</a>;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a0f9858d25f3972978a0c1fc3aaecd9b9" name="a0f9858d25f3972978a0c1fc3aaecd9b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f9858d25f3972978a0c1fc3aaecd9b9">&#9670;&#160;</a></span>BitTestKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> : <a class="el" href="classunsigned.html">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9ae5161004051c90bb6f598930852987cb" name="a0f9858d25f3972978a0c1fc3aaecd9b9ae5161004051c90bb6f598930852987cb"></a>UndefBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9a4cc26eca46c3ce40194e36e7a7a71e6a" name="a0f9858d25f3972978a0c1fc3aaecd9b9a4cc26eca46c3ce40194e36e7a7a71e6a"></a>ConstantBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9a642dc7c1945b51b8be5c93c192941871" name="a0f9858d25f3972978a0c1fc3aaecd9b9a642dc7c1945b51b8be5c93c192941871"></a>NotConstantBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9ad36cdbc0b5f807270425b921f62d8df7" name="a0f9858d25f3972978a0c1fc3aaecd9b9ad36cdbc0b5f807270425b921f62d8df7"></a>ShiftBit&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0f9858d25f3972978a0c1fc3aaecd9b9a9984891960bfc49a531eff7822550f9e" name="a0f9858d25f3972978a0c1fc3aaecd9b9a9984891960bfc49a531eff7822550f9e"></a>NotShiftBit&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30172">30172</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ac06788932cd1a15c825f8a90f2285034" name="ac06788932cd1a15c825f8a90f2285034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06788932cd1a15c825f8a90f2285034">&#9670;&#160;</a></span>ShrinkMode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">enum class <a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Different mul shrinking modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835" name="ac06788932cd1a15c825f8a90f2285034aebe9f9d7a197856503aa3433dc854835"></a>MULS8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d" name="ac06788932cd1a15c825f8a90f2285034aa19211d4df3ace8fd1e4701baa602e7d"></a>MULU8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea" name="ac06788932cd1a15c825f8a90f2285034a00d3234cca395f9e465a774f7bf943ea"></a>MULS16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0" name="ac06788932cd1a15c825f8a90f2285034a96e8c09d5c5404551ba4b4c40c2ba1e0"></a>MULU16&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46366">46366</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ac445550f60946bb0bcb26733d7bfbbf8" name="ac445550f60946bb0bcb26733d7bfbbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac445550f60946bb0bcb26733d7bfbbf8">&#9670;&#160;</a></span>adjustBitcastSrcVectorSSE1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> adjustBitcastSrcVectorSSE1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42432">42432</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42432">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42421">getAltBitOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42432">adjustBitcastSrcVectorSSE1()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a65f41e4536175781a5dd1e2efc374952" name="a65f41e4536175781a5dd1e2efc374952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f41e4536175781a5dd1e2efc374952">&#9670;&#160;</a></span>buildFromShuffleMostly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> buildFromShuffleMostly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07403">7403</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07373">getUnderlyingExtractedFromVec()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l01276">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>.</p>

</div>
</div>
<a id="ab0fb4a0875c4ab584450167679945d1d" name="ab0fb4a0875c4ab584450167679945d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0fb4a0875c4ab584450167679945d1d">&#9670;&#160;</a></span>canCombineAsMaskOperation()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canCombineAsMaskOperation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17420">17420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44786">commuteSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a682d6bb4daa2daec606a5510e963066a" name="a682d6bb4daa2daec606a5510e963066a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682d6bb4daa2daec606a5510e963066a">&#9670;&#160;</a></span>canLowerByDroppingElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int canLowerByDroppingElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>MatchEven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSingleInput</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether a compaction lowering can be done by dropping even/odd elements and compute how many times even/odd elements must be dropped. </p>
<p>This handles shuffles which take every Nth element where N is a power of two. Example shuffle masks:</p>
<p>(even) N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30 N = 2: 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12, 0, 4, 8, 12 N = 2: 0, 4, 8, 12, 16, 20, 24, 28, 0, 4, 8, 12, 16, 20, 24, 28 N = 3: 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8, 0, 8 N = 3: 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24, 0, 8, 16, 24</p>
<p>(odd) N = 1: 1, 3, 5, 7, 9, 11, 13, 15, 0, 2, 4, 6, 8, 10, 12, 14 N = 1: 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31</p>
<p>Any of these lanes can of course be undef.</p>
<p>This routine only supports N &lt;= 3. FIXME: Evaluate whether either AVX or AVX-512 have any opportunities here for larger N.</p>
<dl class="section return"><dt>Returns</dt><dd>N above, or the number of times even/odd elements must be dropped if there is such a number. Otherwise returns zero. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10170">10170</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="ae496219dc340f230b978a5f5224fe44c" name="ae496219dc340f230b978a5f5224fe44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae496219dc340f230b978a5f5224fe44c">&#9670;&#160;</a></span>canonicalizeBitSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeBitSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48793">48793</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04123">getAVX512Node()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02847">useVPTERNLOG()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00478">llvm::X86ISD::VPTERNLOG</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>.</p>

</div>
</div>
<a id="ae3accf94e0a2b67c664933e43efa4528" name="ae3accf94e0a2b67c664933e43efa4528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3accf94e0a2b67c664933e43efa4528">&#9670;&#160;</a></span>canonicalizeLaneShuffleWithRepeatedOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeLaneShuffleWithRepeatedOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to fold vpermf128(<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>,<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op()</a>) -&gt; op(vpermf128(),vpermf128()). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39785">39785</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a6dd85fc336a77111219214bf7e779d1f" name="a6dd85fc336a77111219214bf7e779d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd85fc336a77111219214bf7e779d1f">&#9670;&#160;</a></span>canonicalizeShuffleMaskWithCommute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canonicalizeShuffleMaskWithCommute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function that returns true if the shuffle mask should be commuted to improve canonicalization. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17358">17358</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ac1639f9e80414a665a5826e6e4ca6095" name="ac1639f9e80414a665a5826e6e4ca6095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1639f9e80414a665a5826e6e4ca6095">&#9670;&#160;</a></span>canonicalizeShuffleMaskWithHorizOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeShuffleMaskWithHorizOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RootSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">38611</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11839">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09374">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">shouldUseHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ad300ebbb9f1787468bee5209194857ef" name="ad300ebbb9f1787468bee5209194857ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad300ebbb9f1787468bee5209194857ef">&#9670;&#160;</a></span>canonicalizeShuffleWithOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> canonicalizeShuffleWithOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">39629</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="TargetLowering_8h_source.html#l02807">llvm::TargetLoweringBase::isBinOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00290">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">isShuffleFoldableLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02702">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39617">isUnaryOp()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>.</p>

</div>
</div>
<a id="a63b3ac6067f94151d39d197391477436" name="a63b3ac6067f94151d39d197391477436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63b3ac6067f94151d39d197391477436">&#9670;&#160;</a></span>canReduceVMulWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canReduceVMulWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="X86ISelLowering_8cpp.html#ac06788932cd1a15c825f8a90f2285034">ShrinkMode</a> &amp;&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46368">46368</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::SignBitIsZero()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54047">matchPMADDWD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l46430">reduceVMULWidth()</a>.</p>

</div>
</div>
<a id="af90b7c018c6482771ca6f21a58842810" name="af90b7c018c6482771ca6f21a58842810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90b7c018c6482771ca6f21a58842810">&#9670;&#160;</a></span>canWidenShuffleElements() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03614">3614</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>.</p>

</div>
</div>
<a id="a0b34d93dd35343dbb2d4d9496ed85cd9" name="a0b34d93dd35343dbb2d4d9496ed85cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b34d93dd35343dbb2d4d9496ed85cd9">&#9670;&#160;</a></span>canWidenShuffleElements() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>V2IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03598">3598</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

</div>
</div>
<a id="ad6fc8ed265d8edfefb78f7985fed146e" name="ad6fc8ed265d8edfefb78f7985fed146e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6fc8ed265d8edfefb78f7985fed146e">&#9670;&#160;</a></span>canWidenShuffleElements() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> canWidenShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>WidenedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper function to test whether a shuffle mask could be simplified by widening the elements being shuffled. </p>
<p>Appends the mask for wider elements in WidenedMask if valid. Otherwise leaves it in an unspecified state.</p>
<p>NOTE: This must handle normal vector shuffle masks and <em>target</em> vector shuffle masks. The latter have the special property of a '-2' representing a zero-ed lane of a vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">3548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03598">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43641">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10673">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>.</p>

</div>
</div>
<a id="a122581bd6e5996660fbdf93cc3015b73" name="a122581bd6e5996660fbdf93cc3015b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a122581bd6e5996660fbdf93cc3015b73">&#9670;&#160;</a></span>cheapX86FSETCC_SSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> cheapX86FSETCC_SSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22856">22856</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01514">llvm::ISD::SETONE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01517">llvm::ISD::SETUEQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48017">convertIntLogicToFPLogic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a3c612539445f4446eb1900f515b438ea" name="a3c612539445f4446eb1900f515b438ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c612539445f4446eb1900f515b438ea">&#9670;&#160;</a></span>checkAndUpdateEFLAGSKill()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkAndUpdateEFLAGSKill </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>SelectItr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34291">34291</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l33903">isEFLAGSLiveAfter()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01875">TRI</a>.</p>

</div>
</div>
<a id="a7edcca585a58dc42ba5d68fcbc3e912e" name="a7edcca585a58dc42ba5d68fcbc3e912e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7edcca585a58dc42ba5d68fcbc3e912e">&#9670;&#160;</a></span>checkBitcastSrcVectorSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkBitcastSrcVectorSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowTruncate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42394">42394</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42394">checkBitcastSrcVectorSize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42394">checkBitcastSrcVectorSize()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>.</p>

</div>
</div>
<a id="a7877081a6d6934a224f09a048611ecf1" name="a7877081a6d6934a224f09a048611ecf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7877081a6d6934a224f09a048611ecf1">&#9670;&#160;</a></span>checkBoolTestAndOrSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> checkBoolTestAndOrSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>isAnd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check whether Cond is an AND/OR of SETCCs off of the same EFLAGS. </p>
<p>Match: (X86or (X86setcc) (X86setcc)) (X86cmp (and (X86setcc) (X86setcc)), 0) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45588">45588</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01650">llvm::SDNode::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46116">combineCMov()</a>.</p>

</div>
</div>
<a id="a0870a92dd3a0e71116be6fa3f545fe90" name="a0870a92dd3a0e71116be6fa3f545fe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0870a92dd3a0e71116be6fa3f545fe90">&#9670;&#160;</a></span>checkBoolTestSetCCCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> checkBoolTestSetCCCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45470">45470</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03162">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01628">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00673">llvm::X86ISD::RDRAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00677">llvm::X86ISD::RDSEED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="a98f2e06ea0575c5920f76e241e4cc65f" name="a98f2e06ea0575c5920f76e241e4cc65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f2e06ea0575c5920f76e241e4cc65f">&#9670;&#160;</a></span>clobbersFlagRegisters()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> clobbersFlagRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>, 4 &gt; &amp;&#160;</td>
          <td class="paramname"><em>AsmPieces</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56529">56529</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01888">llvm::is_contained()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56545">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a9e8360ec6c03540a7ad4753613cfc66f" name="a9e8360ec6c03540a7ad4753613cfc66f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e8360ec6c03540a7ad4753613cfc66f">&#9670;&#160;</a></span>collectConcatOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> collectConcatOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">3922</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55246">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03997">isFreeToSplitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03976">isUpperSubvectorUndef()</a>.</p>

</div>
</div>
<a id="a2ef9bba3be5001d1d80c474dd335dff7" name="a2ef9bba3be5001d1d80c474dd335dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef9bba3be5001d1d80c474dd335dff7">&#9670;&#160;</a></span>combineADC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineADC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53989">53989</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03537">combineCarryThroughADD()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4585b76cee25b89a8706715217a1c743" name="a4585b76cee25b89a8706715217a1c743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4585b76cee25b89a8706715217a1c743">&#9670;&#160;</a></span>combineAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">54404</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54295">combineAddOfPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50870">combineToHorizontalAddSub()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00969">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11828">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54047">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54155">matchPMADDWD_2()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54339">pushAddIntoCmovOfConsts()</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00046">Select</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a9e3e38f27d866ed7730e8e30fc3877cf" name="a9e3e38f27d866ed7730e8e30fc3877cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3e38f27d866ed7730e8e30fc3877cf">&#9670;&#160;</a></span>combineAddOfPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOfPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54295">54295</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00620">llvm::APInt::getSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">combineAdd()</a>.</p>

</div>
</div>
<a id="a064060d88e13e0fe28415d9bb1683b4f" name="a064060d88e13e0fe28415d9bb1683b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064060d88e13e0fe28415d9bb1683b4f">&#9670;&#160;</a></span>combineAddOrSubToADCOrSBB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToADCOrSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSub</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroSecondOpOnly</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB. </p>
<p>This replaces TEST+SET+{ADD/SUB} with CMP+{ADC, SBB}. Also try (ADD/SUB)+(AND(SRL,1)) bit extraction pattern with BT+{ADC, SBB}. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">49103</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00156">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00969">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22788">LowerAndToBT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">combineAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49287">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49308">combineOrXorWithSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54527">combineSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l53929">combineX86AddSub()</a>.</p>

</div>
</div>
<a id="a44d42ba523401f0a73409eade106879b" name="a44d42ba523401f0a73409eade106879b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44d42ba523401f0a73409eade106879b">&#9670;&#160;</a></span>combineAddOrSubToADCOrSBB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAddOrSubToADCOrSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is an add or subtract where one operand is produced by a cmp+setcc, then try to convert it to an ADC or SBB. </p>
<p>This replaces TEST+SET+{ADD/SUB} with CMP+{ADC, SBB}. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49287">49287</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

</div>
</div>
<a id="a61e686ca7b81dbf342b3af2d4e23149e" name="a61e686ca7b81dbf342b3af2d4e23149e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61e686ca7b81dbf342b3af2d4e23149e">&#9670;&#160;</a></span>combineAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">48529</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01369">llvm::APInt::clearAllBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48303">combineAndLoadToBZHI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48202">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47808">combineAndNotIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47839">combineAndShuffleNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48081">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48159">combineBitOpWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48116">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48510">combineBMILogicOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47701">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48385">combineScalarAndWithMaskSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48017">convertIntLogicToFPLogic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l01718">llvm::APInt::exactLogBase2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00093">getBitWidth()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21801">getBT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11632">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11642">llvm::isConstOrConstSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11839">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="APInt_8h_source.html#l00418">llvm::APInt::isPowerOf2()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="Lint_8cpp_source.html#l00526">isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22040">matchScalarReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38909">llvm::X86::MaxShuffleCombineDepth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00664">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01193">llvm::APInt::uge()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a02541afb885f658a4f9ed304ba4bb5e9" name="a02541afb885f658a4f9ed304ba4bb5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02541afb885f658a4f9ed304ba4bb5e9">&#9670;&#160;</a></span>combineAndLoadToBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndLoadToBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48303">48303</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="HexagonCommonGEP_8cpp_source.html#l00171">GEP</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="Type_8h_source.html#l00404">llvm::Type::getArrayElementType()</a>, <a class="el" href="classllvm_1_1Type.html#a5cfdb1cd5ccaae5daa8e4b29b3bb6b82">llvm::Type::getArrayNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48264">getIndexFromUnindexedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="classllvm_1_1Type.html#a766db71cb4bfd7e802ac613ed98fc6b5">llvm::Type::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00211">llvm::MachineMemOperand::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48282">hasBZHI()</a>, <a class="el" href="Type_8h_source.html#l00228">llvm::Type::isIntegerTy()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>.</p>

</div>
</div>
<a id="aaa27af54b7ba8fa7ee30cc6d7f729207" name="aaa27af54b7ba8fa7ee30cc6d7f729207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa27af54b7ba8fa7ee30cc6d7f729207">&#9670;&#160;</a></span>combineAndMaskToShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndMaskToShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a zero/all-bits result that is bitwise-anded with a low bits mask. </p>
<p>(Mask == 1 for the x86 lowering of a SETCC + ZEXT), replace the 'and' with a shift-right to eliminate loading the vector constant mask value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48202">48202</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="APInt_8h_source.html#l01600">llvm::APInt::countr_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01416">llvm::isAllOnesOrAllOnesSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11632">llvm::isBitwiseNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04926">llvm::X86::isConstantSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="APInt_8h_source.html#l00466">llvm::APInt::isMask()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28837">supportedVectorShiftWithImm()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>.</p>

</div>
</div>
<a id="afa581f136104dab3ed3a4c0ad153a67c" name="afa581f136104dab3ed3a4c0ad153a67c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa581f136104dab3ed3a4c0ad153a67c">&#9670;&#160;</a></span>combineAndNotIntoANDNP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndNotIntoANDNP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold: (and (xor X, -1), Y) -&gt; (andnp X, Y). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47808">47808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>.</p>

</div>
</div>
<a id="a0285b9eb9c4a75abb42c7cf0ef0154f1" name="a0285b9eb9c4a75abb42c7cf0ef0154f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0285b9eb9c4a75abb42c7cf0ef0154f1">&#9670;&#160;</a></span>combineAndnp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndnp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae1624a99d3ee1309539c25a7afe2a852" title="Bitwise Logical AND NOT of Packed FP values.">X86ISD::ANDNP</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52167">52167</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="APInt_8h_source.html#l01369">llvm::APInt::clearAllBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="Lint_8cpp_source.html#l00526">isZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4149392e82922475c1b566db35e3c8b8" name="a4149392e82922475c1b566db35e3c8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4149392e82922475c1b566db35e3c8b8">&#9670;&#160;</a></span>combineAndShuffleNot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineAndShuffleNot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold: and (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, (xor X, -1), Z), undef), Y -&gt; andnp (vector_shuffle&lt;Z,...,Z&gt; (insert_vector_elt undef, X, Z), undef), Y. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47839">47839</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>.</p>

</div>
</div>
<a id="acd51098a84aa870fd12ee3f5c31961af" name="acd51098a84aa870fd12ee3f5c31961af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd51098a84aa870fd12ee3f5c31961af">&#9670;&#160;</a></span>combineArithReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineArithReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>ExtElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to convert a vector reduction sequence composed of binops and shuffles into horizontal ops. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">43941</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="KnownBits_8h_source.html#l00136">llvm::KnownBits::getMaxValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11934">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">shouldUseHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01122">llvm::APInt::ule()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a5c3d86d724323d88d2fdf99d29d3de72" name="a5c3d86d724323d88d2fdf99d29d3de72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3d86d724323d88d2fdf99d29d3de72">&#9670;&#160;</a></span>combineBasicSADPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBasicSADPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43565">43565</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43250">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43186">detectZextAbsDiff()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11934">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="af0e0d5fc4a01d9f412064a5448052330" name="af0e0d5fc4a01d9f412064a5448052330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e0d5fc4a01d9f412064a5448052330">&#9670;&#160;</a></span>combineBEXTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBEXTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51889">51889</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1bca5f0c0254fc2b2707fe8b6e5677d3" name="a1bca5f0c0254fc2b2707fe8b6e5677d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bca5f0c0254fc2b2707fe8b6e5677d3">&#9670;&#160;</a></span>combineBitcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">42866</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42798">combineBitcastToBoolVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42662">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42645">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="bit_8h_source.html#l00281">llvm::countl_zero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42718">createMMXBuildVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="APFloat_8cpp_source.html#l00250">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00169">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00161">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00948">llvm::SDNode::op_begin()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00949">llvm::SDNode::op_end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00651">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a91af6d185abeeec45c8905fc69a04c9a" name="a91af6d185abeeec45c8905fc69a04c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91af6d185abeeec45c8905fc69a04c9a">&#9670;&#160;</a></span>combineBitcastToBoolVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastToBoolVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42798">42798</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42798">combineBitcastToBoolVector()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">combineBitcast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42798">combineBitcastToBoolVector()</a>.</p>

</div>
</div>
<a id="ac600ed8b11d7808711e809cfb7963089" name="ac600ed8b11d7808711e809cfb7963089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac600ed8b11d7808711e809cfb7963089">&#9670;&#160;</a></span>combineBitcastvxi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitcastvxi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">42496</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l42432">adjustBitcastSrcVectorSSE1()</a>, <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42394">checkBitcastSrcVectorSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00342">llvm::EVT::getVectorMinNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42466">signExtendBitcastSrcVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l43354">combinePredicateReduction()</a>.</p>

</div>
</div>
<a id="af895f9bfb12bd8b99a9633035fd3588c" name="af895f9bfb12bd8b99a9633035fd3588c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af895f9bfb12bd8b99a9633035fd3588c">&#9670;&#160;</a></span>combineBitOpWithMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitOpWithMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48081">48081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48003">convertIntLogicToFPLogicOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="a1791d354815b08ea87781879a0bc4901" name="a1791d354815b08ea87781879a0bc4901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1791d354815b08ea87781879a0bc4901">&#9670;&#160;</a></span>combineBitOpWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitOpWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48159">48159</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="a1eed67e22eda540e76f2c73c0530fc8a" name="a1eed67e22eda540e76f2c73c0530fc8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eed67e22eda540e76f2c73c0530fc8a">&#9670;&#160;</a></span>combineBitOpWithShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBitOpWithShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48116">48116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="acb27133587f777e5b89572d1c62aeac9" name="acb27133587f777e5b89572d1c62aeac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb27133587f777e5b89572d1c62aeac9">&#9670;&#160;</a></span>combineBITREVERSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBITREVERSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51862">51862</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1d33df2c00851a783858052d263c2546" name="a1d33df2c00851a783858052d263c2546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33df2c00851a783858052d263c2546">&#9670;&#160;</a></span>combineBMILogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBMILogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48510">48510</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48465">getBMIMatchingOp()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="afd512b724e2c19c51591ff52531f8659" name="afd512b724e2c19c51591ff52531f8659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd512b724e2c19c51591ff52531f8659">&#9670;&#160;</a></span>combineBrCond()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBrCond </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize branch condition evaluation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53434">53434</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00123">llvm::X86ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aba1b64f17c84bc615a735f48746a0740" name="aba1b64f17c84bc615a735f48746a0740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1b64f17c84bc615a735f48746a0740">&#9670;&#160;</a></span>combineBROADCAST_LOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBROADCAST_LOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55987">55987</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afab7e380356e4b22d23f87fa2f45daf9" name="afab7e380356e4b22d23f87fa2f45daf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab7e380356e4b22d23f87fa2f45daf9">&#9670;&#160;</a></span>combineBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52281">52281</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a16e4d757dd734397239791b2cbb221c7" name="a16e4d757dd734397239791b2cbb221c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e4d757dd734397239791b2cbb221c7">&#9670;&#160;</a></span>combineCarryThroughADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCarryThroughADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45629">45629</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21801">getBT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00156">llvm::SDValue::getResNo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00969">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a1bd495ab23d43ebbe7e2d167103d8991" name="a1bd495ab23d43ebbe7e2d167103d8991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bd495ab23d43ebbe7e2d167103d8991">&#9670;&#160;</a></span>combineCastedMaskArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCastedMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42662">42662</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42645">combinevXi1ConstantToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">combineBitcast()</a>.</p>

</div>
</div>
<a id="af0fb4a30e359345f1f6c967488cd37ab" name="af0fb4a30e359345f1f6c967488cd37ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0fb4a30e359345f1f6c967488cd37ab">&#9670;&#160;</a></span>combineCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaf413bba9e77d68afdc1afba084851728" title="X86 conditional moves.">X86ISD::CMOV</a> [LHS, RHS, CONDCODE (e.g. <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2eacb2f86eaebe8b719f743d17a2d5a5f3d">X86::COND_NE</a>), CONDVAL]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46116">46116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00199">llvm::X86Subtarget::canUseCMOV()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45588">checkBoolTestAndOrSetCCCombine()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03162">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="APInt_8h_source.html#l01485">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02831">hasFPCMov()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01083">llvm::APInt::ult()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a22bd42eb34dbdce0820cfb5a7cd1e6f6" name="a22bd42eb34dbdce0820cfb5a7cd1e6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bd42eb34dbdce0820cfb5a7cd1e6f6">&#9670;&#160;</a></span>combineCMP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCMP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53787">53787</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00264">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00217">llvm::APInt::getOneBitSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="APInt_8h_source.html#l01485">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53727">needCarryOrOverflowFlag()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53760">onlyZeroFlagUsed()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01083">llvm::APInt::ult()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a454834aa3770b553c5365fa2460a7687" name="a454834aa3770b553c5365fa2460a7687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454834aa3770b553c5365fa2460a7687">&#9670;&#160;</a></span>combineCommutableSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCommutableSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39564">39564</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02559">llvm::X86::mayFoldLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a672f8f5fb89a9c2758df02f8e2d1e263" name="a672f8f5fb89a9c2758df02f8e2d1e263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672f8f5fb89a9c2758df02f8e2d1e263">&#9670;&#160;</a></span>combineCompareEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCompareEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recognize the distinctive (AND (setcc ...) (setcc ..)) where both setccs reference the same FP CMP, and rewrite for CMPEQSS and friends. </p>
<p>Likewise for OR -&gt; CMPNEQSS. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47701">47701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01075">llvm::ISD::BR_CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::BRCOND</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00086">llvm::X86ISD::FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00107">llvm::X86ISD::FSETCC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00111">llvm::X86ISD::FSETCCM</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l02428">isAndOrOfSetCCs()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>.</p>

</div>
</div>
<a id="ae2e4d6043b5ce023daf9d1d905eb2110" name="ae2e4d6043b5ce023daf9d1d905eb2110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e4d6043b5ce023daf9d1d905eb2110">&#9670;&#160;</a></span>combineCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55210">55210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a9dfbf1a0e6b79ef994d2a89cb596f959" name="a9dfbf1a0e6b79ef994d2a89cb596f959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfbf1a0e6b79ef994d2a89cb596f959">&#9670;&#160;</a></span>combineConcatVectorOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineConcatVectorOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper that combines an array of subvector ops as if they were the operands of a <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a320898056eadc3254fc601e1362eb9f5" title="CONCAT_VECTORS(VECTOR0, VECTOR1, ...) - Given a number of values of vector type with the same length ...">ISD::CONCAT_VECTORS</a> node, but may have come from another source (e.g. </p>
<p><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a1617abaedbb1d902bb3a5b3136684f9c" title="INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector with VECTOR2 inserted into VECTOR1.">ISD::INSERT_SUBVECTOR</a>). The ops are assumed to be of the same type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">54613</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="STLExtras_8h_source.html#l02013">llvm::all_equal()</a>, <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="X86ISelLoweringCall_8cpp_source.html#l00373">llvm::X86TargetLowering::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04352">concatSubVectors()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00717">llvm::ISD::CTPOP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00722">llvm::ISD::CTTZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">EltsFromConsecutiveLoads()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06225">getBROADCAST_LOAD()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01872">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01056">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07049">getConstantVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="ValueTypes_8h_source.html#l00441">llvm::EVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00239">llvm::X86Subtarget::getPreferVectorWidth()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00125">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00723">llvm::X86ISD::GF2P8AFFINEQB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="APInt_8cpp_source.html#l00368">llvm::APInt::insertBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00290">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02559">llvm::X86::mayFoldLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02578">llvm::X86::mayFoldLoadIntoBroadcastFromMem()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="STLExtras_8h_source.html#l01745">llvm::none_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00275">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55210">combineCONCAT_VECTORS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l55246">combineINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a69c29dade9c2c83e9928f92e0e6452f0" name="a69c29dade9c2c83e9928f92e0e6452f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c29dade9c2c83e9928f92e0e6452f0">&#9670;&#160;</a></span>combineCVTP2I_CVTTP2I()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTP2I_CVTTP2I </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52130">52130</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37051">narrowLoadToVZLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01053">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4a24cdc31f225e6b17b30c139085b064" name="a4a24cdc31f225e6b17b30c139085b064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a24cdc31f225e6b17b30c139085b064">&#9670;&#160;</a></span>combineCVTPH2PS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineCVTPH2PS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52297">52297</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37051">narrowLoadToVZLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01053">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00783">llvm::X86ISD::STRICT_CVTPH2PS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="acfa813720f554bb68a6e8c5fdb870f4e" name="acfa813720f554bb68a6e8c5fdb870f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa813720f554bb68a6e8c5fdb870f4e">&#9670;&#160;</a></span>combineEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55804">55804</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08567">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00906">llvm::SelectionDAG::getOpcode_EXTEND()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="TargetLowering_8h_source.html#l01404">llvm::TargetLoweringBase::isLoadExtLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::SEXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7930c9d63dfbaa761bf5c317865e8a43" name="a7930c9d63dfbaa761bf5c317865e8a43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7930c9d63dfbaa761bf5c317865e8a43">&#9670;&#160;</a></span>combineEXTRACT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55457">55457</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00235">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00633">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04367">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00922">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01738">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11632">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01577">llvm::ISD::isExtOpcode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01582">llvm::ISD::isExtVecInRegOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02702">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55406">narrowExtractedVectorSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00950">llvm::SDNode::ops()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00332">llvm::X86ISD::VFPEXT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a767fefc1593899bc23f0b03007b0bd76" name="a767fefc1593899bc23f0b03007b0bd76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a767fefc1593899bc23f0b03007b0bd76">&#9670;&#160;</a></span>combineExtractVectorElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractVectorElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect vector gather/scatter index generation and convert it from being a bunch of shuffles and extracts into a somewhat faster sequence. </p>
<p>For i686, the best sequence is apparently storing the value and loading scalars back, while for x64 we should use 64-bit extracts and shifts. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">44134</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43565">combineBasicSADPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43641">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43280">combineMinMaxReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43354">combinePredicateReduction()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43494">combineVPDPBUSDPattern()</a>, <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00156">llvm::SDValue::getResNo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l09813">llvm::TargetLowering::getVectorElementPointer()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00080">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="TargetLowering_8h_source.html#l04094">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11469">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00165">llvm::X86ISD::MMX_MOVD2W</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00189">llvm::X86ISD::PINSRW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43840">scalarizeExtEltFP()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00820">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a03737b8120e2ceffc57089d0510107c0" name="a03737b8120e2ceffc57089d0510107c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03737b8120e2ceffc57089d0510107c0">&#9670;&#160;</a></span>combineExtractWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtractWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43641">43641</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01731">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l01485">llvm::APInt::getZExtValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03534">isUndefOrZeroInRange()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8h_source.html#l01193">llvm::APInt::uge()</a>, <a class="el" href="APInt_8h_source.html#l01083">llvm::APInt::ult()</a>, <a class="el" href="APInt_8cpp_source.html#l01672">llvm::APInt::urem()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="ad2800cb88996291ed1676f5899997ebe" name="ad2800cb88996291ed1676f5899997ebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2800cb88996291ed1676f5899997ebe">&#9670;&#160;</a></span>combineExtSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineExtSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52568">52568</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01522">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01545">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>.</p>

</div>
</div>
<a id="ae222abd7ba47c29a86fc6be7f3dd02fb" name="ae222abd7ba47c29a86fc6be7f3dd02fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae222abd7ba47c29a86fc6be7f3dd02fb">&#9670;&#160;</a></span>combineFaddCFmul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFaddCFmul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50976">50976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00408">llvm::TargetOptions::AllowFPOpFusion</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00195">llvm::TargetOptions::NoSignedZerosFPMath</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00569">llvm::X86ISD::VFCMADDC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00574">llvm::X86ISD::VFCMULC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00567">llvm::X86ISD::VFMADDC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00572">llvm::X86ISD::VFMULC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51051">combineFaddFsub()</a>.</p>

</div>
</div>
<a id="ae7dca9dde4468bf201a9020ffb66e8b7" name="ae7dca9dde4468bf201a9020ffb66e8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7dca9dde4468bf201a9020ffb66e8b7">&#9670;&#160;</a></span>combineFaddFsub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFaddFsub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating-point adds/subs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51051">51051</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l50976">combineFaddCFmul()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50870">combineToHorizontalAddSub()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae1ff7bc42bf5767e31a54339e89ce713" name="ae1ff7bc42bf5767e31a54339e89ce713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ff7bc42bf5767e31a54339e89ce713">&#9670;&#160;</a></span>combineFAnd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaed927d0ca1203766de671e7437d658b2" title="Bitwise logical AND of floating point values.">X86ISD::FAND</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51959">51959</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l51927">combineFAndFNotToFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51916">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51672">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a24d54706296d70148335f0f4ff621028" name="a24d54706296d70148335f0f4ff621028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d54706296d70148335f0f4ff621028">&#9670;&#160;</a></span>combineFAndFNotToFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndFNotToFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51927">51927</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51959">combineFAnd()</a>.</p>

</div>
</div>
<a id="a6fea2dc458fb3a17821239b8383d26ad" name="a6fea2dc458fb3a17821239b8383d26ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fea2dc458fb3a17821239b8383d26ad">&#9670;&#160;</a></span>combineFAndn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFAndn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa97670c93c4c4e70151c63e534993e04a" title="Bitwise logical ANDNOT of floating point values.">X86ISD::FANDN</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51976">51976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l51916">getNullFPConstForNullVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51906">isNullFPScalarOrVectorConst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51672">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8dae5a29dc37de048a59e5bab5e30af2" name="a8dae5a29dc37de048a59e5bab5e30af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dae5a29dc37de048a59e5bab5e30af2">&#9670;&#160;</a></span>combineFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52716">52716</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="TargetLowering_8h_source.html#l04296">llvm::TargetLowering::getCheaperNegatedExpression()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52669">getInvertedVectorForFMA()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00213">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="Function_8h_source.html#l00677">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00290">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l01379">llvm::TargetLoweringBase::isOperationExpand()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l14025">negateFMAOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af0f13d1cf96cb32fba6d7ed4bd50ba5f" name="af0f13d1cf96cb32fba6d7ed4bd50ba5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f13d1cf96cb32fba6d7ed4bd50ba5f">&#9670;&#160;</a></span>combineFMADDSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMADDSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52804">52804</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8h_source.html#l04296">llvm::TargetLowering::getCheaperNegatedExpression()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00677">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l14025">negateFMAOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a81efb38c390b38633dbdb3e877a15a84" name="a81efb38c390b38633dbdb3e877a15a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81efb38c390b38633dbdb3e877a15a84">&#9670;&#160;</a></span>combineFMinFMax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinFMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabad10e5691f05a78824d6bad0300e529">X86ISD::FMIN</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa080313447e98432d4b62801bf2ad761f" title="Floating point max and min.">X86ISD::FMAX</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52010">52010</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00268">llvm::X86ISD::FMAXC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00269">llvm::X86ISD::FMINC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="TargetOptions_8h_source.html#l00195">llvm::TargetOptions::NoSignedZerosFPMath</a>, and <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aba1e500fbed9b5849bfd76724ccf3825" name="aba1e500fbed9b5849bfd76724ccf3825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1e500fbed9b5849bfd76724ccf3825">&#9670;&#160;</a></span>combineFMinNumFMaxNum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMinNumFMaxNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52031">52031</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00970">llvm::ISD::FMAXNUM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00674">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05104">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12074">isSoftF16()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01516">llvm::ISD::SETUO</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a63a699ff4d2df76812431793394bf85a" name="a63a699ff4d2df76812431793394bf85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a699ff4d2df76812431793394bf85a">&#9670;&#160;</a></span>combineFMulcFCMulc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFMulcFCMulc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50935">50935</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="KnownBits_8h_source.html#l00040">llvm::KnownBits::getBitWidth()</a>, <a class="el" href="KnownBits_8h_source.html#l00057">llvm::KnownBits::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="KnownBits_8h_source.html#l00050">llvm::KnownBits::isConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00574">llvm::X86ISD::VFCMULC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00572">llvm::X86ISD::VFMULC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7a388b8e71542c8223c73a0d99691c71" name="a7a388b8e71542c8223c73a0d99691c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a388b8e71542c8223c73a0d99691c71">&#9670;&#160;</a></span>combineFneg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFneg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on floating point negations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51568">51568</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00554">llvm::X86ISD::FNMSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00992">llvm::SDNode::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l07091">llvm::TargetLowering::getNegatedExpression()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00213">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00447">llvm::SDNodeFlags::hasNoSignedZeros()</a>, <a class="el" href="Function_8h_source.html#l00677">llvm::Function::hasOptSize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51428">isFNEG()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51990">combineFOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7e81e46aed86f26e5183c666e5dd1b06" name="a7e81e46aed86f26e5183c666e5dd1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e81e46aed86f26e5183c666e5dd1b06">&#9670;&#160;</a></span>combineFOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aaabe3cfcecab0e3b2e2ab496a566c8d1c" title="Bitwise logical OR of floating point values.">X86ISD::FOR</a> and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa72b53026518573189b8a49ae5f5c2c2d" title="Bitwise logical XOR of floating point values.">X86ISD::FXOR</a> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51990">51990</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51568">combineFneg()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51906">isNullFPScalarOrVectorConst()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51672">lowerX86FPLogicOp()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1d28003b370fb2c0860ad25f3ef57c5f" name="a1d28003b370fb2c0860ad25f3ef57c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d28003b370fb2c0860ad25f3ef57c5f">&#9670;&#160;</a></span>combineFP16_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP16_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55890">55890</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00713">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00914">llvm::ISD::FP_TO_FP16</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a74970b21f30422fb47a2069babbad9c9" name="a74970b21f30422fb47a2069babbad9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74970b21f30422fb47a2069babbad9c9">&#9670;&#160;</a></span>combineFP_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55912">55912</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00713">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00783">llvm::X86ISD::STRICT_CVTPH2PS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00470">llvm::ISD::STRICT_FP_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a4106aa1194d1a3ddfe03bbbc600913cf" name="a4106aa1194d1a3ddfe03bbbc600913cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4106aa1194d1a3ddfe03bbbc600913cf">&#9670;&#160;</a></span>combineFP_ROUND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineFP_ROUND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56023">56023</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00633">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00695">llvm::SDNode::isStrictFPOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00782">llvm::X86ISD::STRICT_CVTPS2PH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00773">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00774">llvm::X86ISD::STRICT_CVTUI2P</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a250b1e0899d6d01c60cb7af31cd2a2fd" name="a250b1e0899d6d01c60cb7af31cd2a2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250b1e0899d6d01c60cb7af31cd2a2fd">&#9670;&#160;</a></span>combineGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53309">53309</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01654">llvm::SDNode::getAsZExtVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12564">llvm::BuildVectorSDNode::getConstantSplatNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00843">llvm::SelectionDAG::getSplatBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12695">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00188">llvm::BitVector::none()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53285">rebuildGatherScatter()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764a5b9bf50c6579a978e5c1104bf8787651">llvm::Splat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af366ca9511826f13c9d2e4494be70cd9" name="af366ca9511826f13c9d2e4494be70cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af366ca9511826f13c9d2e4494be70cd9">&#9670;&#160;</a></span>combineHorizOpWithShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineHorizOpWithShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">47137</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="SmallVector_8h_source.html#l00321">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::back()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00312">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::front()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03764">getSplitVectorSrc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07582">isHorizOp()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06130">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12321">llvm::SelectionDAG::SplitVector()</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47432">combineVectorHADDSUB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">combineVectorPack()</a>.</p>

</div>
</div>
<a id="ace3516d005e59a05c7b3ff975d063f23" name="ace3516d005e59a05c7b3ff975d063f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace3516d005e59a05c7b3ff975d063f23">&#9670;&#160;</a></span>combineINSERT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55246">55246</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12197">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06225">getBROADCAST_LOAD()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00338">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a886d3292e22e113b2f04c1c35811bd0c" name="a886d3292e22e113b2f04c1c35811bd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a886d3292e22e113b2f04c1c35811bd0c">&#9670;&#160;</a></span>combineKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55872">55872</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a7ae2bbddcc95cdf14669ea9eb8a2026e" name="a7ae2bbddcc95cdf14669ea9eb8a2026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae2bbddcc95cdf14669ea9eb8a2026e">&#9670;&#160;</a></span>combineLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49937">49937</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01802">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02338">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01313">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02398">llvm::LoadSDNode::getExtensionType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08567">llvm::SelectionDAG::getExtLoad()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="classllvm_1_1Type.html#ad076df2d159d18390589f69f60032ec4">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04570">getTargetConstantFromBasePtr()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00080">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01335">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="X86_8h_source.html#l00208">llvm::X86AS::PTR32_SPTR</a>, <a class="el" href="X86_8h_source.html#l00209">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="X86_8h_source.html#l00210">llvm::X86AS::PTR64</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00820">llvm::SDNode::uses()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ada799c570dd41ead38f73ba71244c2b2" name="ada799c570dd41ead38f73ba71244c2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada799c570dd41ead38f73ba71244c2b2">&#9670;&#160;</a></span>combineLogicBlendIntoConditionalNegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoConditionalNegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44740">44740</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01384">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48895">combineLogicBlendIntoPBLENDV()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>.</p>

</div>
</div>
<a id="a6ea9583e4c11a0ac281f409a27f50c01" name="a6ea9583e4c11a0ac281f409a27f50c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea9583e4c11a0ac281f409a27f50c01">&#9670;&#160;</a></span>combineLogicBlendIntoPBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineLogicBlendIntoPBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48895">48895</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44740">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48856">matchLogicBlend()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>.</p>

</div>
</div>
<a id="a4a6a2af7640ee8f9e66287e024d0f6b8" name="a4a6a2af7640ee8f9e66287e024d0f6b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6a2af7640ee8f9e66287e024d0f6b8">&#9670;&#160;</a></span>combineMaskedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50237">50237</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50189">combineMaskedLoadConstantMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09341">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::NON_EXTLOAD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50148">reduceMaskedLoadToScalarLoad()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00664">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a2a2b06cd0043981c801d852ace83fded" name="a2a2b06cd0043981c801d852ace83fded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a2b06cd0043981c801d852ace83fded">&#9670;&#160;</a></span>combineMaskedLoadConstantMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedLoadConstantMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>ML</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50189">50189</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09341">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, and <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50237">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="a44f727169247a0359f485216a83265ac" name="a44f727169247a0359f485216a83265ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f727169247a0359f485216a83265ac">&#9670;&#160;</a></span>combineMaskedStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMaskedStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50316">50316</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02676">llvm::MaskedLoadStoreSDNode::getAddressingMode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02746">llvm::MaskedStoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02748">llvm::MaskedStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09387">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02747">llvm::MaskedStoreSDNode::getOffset()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02745">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02743">llvm::MaskedStoreSDNode::isCompressingStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02737">llvm::MaskedStoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01429">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50284">reduceMaskedStoreToScalarStore()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00664">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af2bbdc92f4c64587511d192d903ca743" name="af2bbdc92f4c64587511d192d903ca743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2bbdc92f4c64587511d192d903ca743">&#9670;&#160;</a></span>combineMinMaxReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMinMaxReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43280">43280</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="APInt_8h_source.html#l00187">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00197">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11934">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00382">llvm::X86ISD::PHMINPOS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a4d6ae8095a6353874359d5f5e886410c" name="a4d6ae8095a6353874359d5f5e886410c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6ae8095a6353874359d5f5e886410c">&#9670;&#160;</a></span>combineMOVDQ2Q()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVDQ2Q </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56111">56111</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab6a2c45af55afc1bf183cbafc577fd03" name="ab6a2c45af55afc1bf183cbafc577fd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a2c45af55afc1bf183cbafc577fd03">&#9670;&#160;</a></span>combineMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53136">53136</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00280">llvm::KnownBits::countMaxPopulation()</a>, <a class="el" href="KnownBits_8h_source.html#l00239">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01398">llvm::ISD::isBitwiseLogicOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="KnownBits_8h_source.html#l00072">llvm::KnownBits::isZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="adc36484c228b0ce9652f549d04ae4e6e" name="adc36484c228b0ce9652f549d04ae4e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc36484c228b0ce9652f549d04ae4e6e">&#9670;&#160;</a></span>combineMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">46743</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46500">combineMulSpecial()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46589">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46701">combineMulToPMULDQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, <a class="el" href="Function_8h_source.html#l00674">llvm::Function::hasMinSize()</a>, <a class="el" href="llvm-c_2DataTypes_8h_source.html#l00074">INT64_MIN</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04096">llvm::TargetLowering::DAGCombinerInfo::isCalledByLegalizer()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11642">llvm::isConstOrConstSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00319">llvm::Log2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00201">llvm::maxUIntN()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00417">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="X86ISelLowering_8cpp.html#ae92007c0cea0c65de2e94c36aa0a0be5">MulConstantOptimization</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46430">reduceVMULWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ac5d1a07dd050cf248b97dd2600317e75" name="ac5d1a07dd050cf248b97dd2600317e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5d1a07dd050cf248b97dd2600317e75">&#9670;&#160;</a></span>combineMulSpecial()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulSpecial </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>MulAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46500">46500</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="bit_8h_source.html#l00215">llvm::countr_zero()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00319">llvm::Log2_64()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00417">llvm::X86ISD::MUL_IMM</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combineMul()</a>.</p>

</div>
</div>
<a id="ad45d068f13981c68189ca44f32a3acbe" name="ad45d068f13981c68189ca44f32a3acbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45d068f13981c68189ca44f32a3acbe">&#9670;&#160;</a></span>combineMulToPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46589">46589</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04899">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combineMul()</a>.</p>

</div>
</div>
<a id="ab3d30f3c91242fb3e8764ff09b317af9" name="ab3d30f3c91242fb3e8764ff09b317af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d30f3c91242fb3e8764ff09b317af9">&#9670;&#160;</a></span>combineMulToPMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineMulToPMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46701">46701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00530">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combineMul()</a>.</p>

</div>
</div>
<a id="a81ff8e0a240cf80ff42fcb1a6c796b33" name="a81ff8e0a240cf80ff42fcb1a6c796b33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ff8e0a240cf80ff42fcb1a6c796b33">&#9670;&#160;</a></span>combineOr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">49336</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48793">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48081">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48159">combineBitOpWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48116">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47701">combineCompareEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48895">combineLogicBlendIntoPBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49308">combineOrXorWithSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48017">convertIntLogicToFPLogic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49072">foldMaskedMerge()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00093">getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03162">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02666">llvm::SelectionDAG::MaskedVectorIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22040">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a027102ec674270eecc2a1a6ec8588e44" name="a027102ec674270eecc2a1a6ec8588e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a027102ec674270eecc2a1a6ec8588e44">&#9670;&#160;</a></span>combineOrCmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOrCmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48971">48971</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00125">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03205">llvm::X86TargetLowering::isCtlzFast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48950">lowerX86CmpEqZeroToCtlzSrl()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00686">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>.</p>

</div>
</div>
<a id="a9835d2d97098e302c95e9545c6b546df" name="a9835d2d97098e302c95e9545c6b546df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9835d2d97098e302c95e9545c6b546df">&#9670;&#160;</a></span>combineOrXorWithSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineOrXorWithSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49308">49308</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="ad27c58fe609558af3d02f6eb59c0d075" name="ad27c58fe609558af3d02f6eb59c0d075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27c58fe609558af3d02f6eb59c0d075">&#9670;&#160;</a></span>combinePDEP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePDEP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56132">56132</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a92cb7f91737deedc3c70fb0ec0b70807" name="a92cb7f91737deedc3c70fb0ec0b70807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cb7f91737deedc3c70fb0ec0b70807">&#9670;&#160;</a></span>combinePMULDQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULDQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55731">55731</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12754">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a5aa226cd70fb4a0c7e597d6455601d5b" name="a5aa226cd70fb4a0c7e597d6455601d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa226cd70fb4a0c7e597d6455601d5b">&#9670;&#160;</a></span>combinePMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51148">51148</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04899">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00287">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00143">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51363">combineTruncate()</a>.</p>

</div>
</div>
<a id="af72da135a7e8a925ffa9fbbb4ecf0b1f" name="af72da135a7e8a925ffa9fbbb4ecf0b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af72da135a7e8a925ffa9fbbb4ecf0b1f">&#9670;&#160;</a></span>combinePredicateReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePredicateReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43354">43354</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02359">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">getPMOVMSKB()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22109">LowerVectorAllEqual()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11934">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00719">llvm::ISD::PARITY</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12321">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a19158530c7e8bd08610180be814ec9b1" name="a19158530c7e8bd08610180be814ec9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19158530c7e8bd08610180be814ec9b1">&#9670;&#160;</a></span>combinePTESTCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinePTESTCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are inverting an PTEST/TESTP operand, attempt to adjust the CC to avoid the inversion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45688">45688</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00100">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00230">llvm::MVT::getDoubleNumVectorElementsVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">getPMOVMSKB()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03764">getSplitVectorSrc()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00664">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00426">llvm::X86ISD::TESTP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="aebac83f8929e5deb503b812bb7909f93" name="aebac83f8929e5deb503b812bb7909f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebac83f8929e5deb503b812bb7909f93">&#9670;&#160;</a></span>combineRedundantDWordShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineRedundantDWordShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Search for a combinable shuffle across a chain ending in pshufd. </p>
<p>We walk up the chain and look for a combinable shuffle, skipping over shuffles that we could hoist this shuffle's transformation past without altering anything. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39435">39435</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39391">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00686">llvm::SmallVectorImpl&lt; T &gt;::pop_back_val()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="aa13d4cd47426dbe430d65df73fbab44b" name="aa13d4cd47426dbe430d65df73fbab44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa13d4cd47426dbe430d65df73fbab44b">&#9670;&#160;</a></span>combineSBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53967">53967</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="M68kISelLowering_8cpp_source.html#l03537">combineCarryThroughADD()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa701b28d5848c3250994e2e03a2dab97" name="aa701b28d5848c3250994e2e03a2dab97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa701b28d5848c3250994e2e03a2dab97">&#9670;&#160;</a></span>combineScalarAndWithMaskSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarAndWithMaskSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48385">48385</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00235">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>.</p>

</div>
</div>
<a id="a6cfa0a3176b7c07e64103290d9888f73" name="a6cfa0a3176b7c07e64103290d9888f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cfa0a3176b7c07e64103290d9888f73">&#9670;&#160;</a></span>combineScalarToVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineScalarToVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55648">55648</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00239">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::EXTLOAD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="KnownBits_8h_source.html#l00050">llvm::KnownBits::isConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00157">llvm::X86ISD::MOVQ2DQ</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01486">llvm::ISD::ZEXTLOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a1f89a7382459e34a2d36ad281210e6c3" name="a1f89a7382459e34a2d36ad281210e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f89a7382459e34a2d36ad281210e6c3">&#9670;&#160;</a></span>combineSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do target-specific dag combines on SELECT and VSELECT nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">44818</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44740">combineLogicBlendIntoConditionalNegate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44556">combineSelectOfTwoConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44322">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44633">combineVSelectToBLENDV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44422">combineVSelectWithAllOnesOrZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42645">combinevXi1ConstantToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44786">commuteSelect()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05641">createShuffleMaskFromVSELECT()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03836">insertSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11642">llvm::isConstOrConstSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05351">llvm::SelectionDAG::isEqualTo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05104">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05225">llvm::SelectionDAG::isKnownNeverZeroFloat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01398">llvm::isNullOrNullSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12074">isSoftF16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03160">llvm::ISD::matchUnaryPredicate()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44528">narrowVectorSelect()</a>, <a class="el" href="TargetOptions_8h_source.html#l00195">llvm::TargetOptions::NoSignedZerosFPMath</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00046">Select</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01534">llvm::ISD::SETCC_INVALID</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01511">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01510">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01513">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01512">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09583">llvm::SelectionDAG::simplifySelect()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ab369cdaedeacf67b21fa9cd51084fbbc" name="ab369cdaedeacf67b21fa9cd51084fbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369cdaedeacf67b21fa9cd51084fbbc">&#9670;&#160;</a></span>combineSelectOfTwoConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSelectOfTwoConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44556">44556</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01730">llvm::APInt::abs()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="APInt_8h_source.html#l00367">llvm::APInt::isOne()</a>, <a class="el" href="APInt_8h_source.html#l00418">llvm::APInt::isPowerOf2()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>.</p>

</div>
</div>
<a id="a67003b5b5e4881cd871c87e65a58e3aa" name="a67003b5b5e4881cd871c87e65a58e3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67003b5b5e4881cd871c87e65a58e3aa">&#9670;&#160;</a></span>combineSetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52906">52906</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21889">combineVectorSizedSetCCEquality()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00928">llvm::ISD::FNEG</a>, <a class="el" href="APInt_8h_source.html#l00264">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10637">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00576">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22973">incDecVectorConstant()</a>, <a class="el" href="KnownBits_8h_source.html#l00302">llvm::KnownBits::intersectWith()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="APInt_8h_source.html#l00401">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51906">isNullFPScalarOrVectorConst()</a>, <a class="el" href="APInt_8h_source.html#l00418">llvm::APInt::isPowerOf2()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="APInt_8h_source.html#l00319">llvm::APInt::isSignBitSet()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01539">llvm::ISD::isSignedIntSetCC()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01545">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06763">LowerVSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22257">MatchVectorAllEqualTest()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="KnownBits_8h_source.html#l00025">llvm::KnownBits::One</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52892">truncateAVX512SetCCNoBWI()</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ad04305481c55013e51ce9e5d4b1bba71" name="ad04305481c55013e51ce9e5d4b1bba71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04305481c55013e51ce9e5d4b1bba71">&#9670;&#160;</a></span>combineSetCCAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cmp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine: (brcond/cmov/setcc .., (cmp (atomic_load_add x, 1), 0), COND_S) to: (brcond/cmov/setcc .., (LADD x, 1), COND_LE) i.e., reusing the EFLAGS produced by the LOCKed instruction. </p>
<p>Note that this is only legal for some op/cc combinations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45338">45338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01255">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01256">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08270">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="APInt_8h_source.html#l00383">llvm::APInt::isMaxSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00377">llvm::APInt::isMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00401">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00395">llvm::APInt::isMinValue()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31189">lowerAtomicArithWithLOCK()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad0c9c209da3343a53634739b86ba6f3c" name="ad0c9c209da3343a53634739b86ba6f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c9c209da3343a53634739b86ba6f3c">&#9670;&#160;</a></span>combineSetCCEFLAGS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCEFLAGS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Optimize an EFLAGS definition used according to the condition code <code>CC</code> into a simpler EFLAGS value, potentially returning a new <code>CC</code> and replacing uses of chain values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">46096</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45470">checkBoolTestSetCCCombine()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l03537">combineCarryThroughADD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45688">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45338">combineSetCCAtomicArith()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">combineSetCCMOVMSK()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53434">combineBrCond()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46116">combineCMov()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l53420">combineX86SetCC()</a>.</p>

</div>
</div>
<a id="adeaf659e662150ed5f19eb4c9d7cbbb0" name="adeaf659e662150ed5f19eb4c9d7cbbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeaf659e662150ed5f19eb4c9d7cbbb0">&#9670;&#160;</a></span>combineSetCCMOVMSK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSetCCMOVMSK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">45852</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineValueType_8h_source.html#l00192">llvm::MVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03764">getSplitVectorSrc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03477">isAnyZeroOrUndef()</a>, <a class="el" href="APInt_8h_source.html#l00466">llvm::APInt::isMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00426">llvm::X86ISD::TESTP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>.</p>

</div>
</div>
<a id="ad7c52d56e60df127f4f9a429a5455590" name="ad7c52d56e60df127f4f9a429a5455590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c52d56e60df127f4f9a429a5455590">&#9670;&#160;</a></span>combineSext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">52612</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l52568">combineExtSetcc()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44322">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52521">combineToExtendCMOV()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52446">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a79a68c559c415f60c321106514817aa4" name="a79a68c559c415f60c321106514817aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79a68c559c415f60c321106514817aa4">&#9670;&#160;</a></span>combineSextInRegCmov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSextInRegCmov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52338">52338</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52399">combineSignExtendInReg()</a>.</p>

</div>
</div>
<a id="af8e5117c8e5760d7c4007ab90f1d86bd" name="af8e5117c8e5760d7c4007ab90f1d86bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e5117c8e5760d7c4007ab90f1d86bd">&#9670;&#160;</a></span>combineShiftLeft()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftLeft </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46983">46983</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a925ab60e01665e8956b384fb79d7491c" name="a925ab60e01665e8956b384fb79d7491c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925ab60e01665e8956b384fb79d7491c">&#9670;&#160;</a></span>combineShiftRightArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47028">47028</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l46934">combineShiftToPMULH()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01662">llvm::SDNode::getAsAPIntVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01940">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="APInt_8h_source.html#l00307">llvm::APInt::isNegative()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0b92776e41d73c3b5d4f1c5712f212c7" name="a0b92776e41d73c3b5d4f1c5712f212c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b92776e41d73c3b5d4f1c5712f212c7">&#9670;&#160;</a></span>combineShiftRightLogical()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftRightLogical </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47084">47084</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46934">combineShiftToPMULH()</a>, <a class="el" href="APInt_8h_source.html#l01600">llvm::APInt::countr_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="APInt_8h_source.html#l01476">llvm::APInt::getSignificantBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l04094">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="APInt_8h_source.html#l00466">llvm::APInt::isMask()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="APInt_8h_source.html#l00829">llvm::APInt::lshr()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a073b2048f1a52307295f0e5e21bcefce" name="a073b2048f1a52307295f0e5e21bcefce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073b2048f1a52307295f0e5e21bcefce">&#9670;&#160;</a></span>combineShiftToPMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShiftToPMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46934">46934</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00143">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47028">combineShiftRightArithmetic()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47084">combineShiftRightLogical()</a>.</p>

</div>
</div>
<a id="ae9b4450314b8e4acb9f937389b349fce" name="ae9b4450314b8e4acb9f937389b349fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b4450314b8e4acb9f937389b349fce">&#9670;&#160;</a></span>combineShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">40837</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">canonicalizeShuffleWithOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40762">combineShuffleOfConcatUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40720">combineShuffleToAddSubOrFMAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07032">combineToConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12074">isSoftF16()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40807">narrowShuffle()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8d5ada6af832cbb05e185f7154bd4d80" name="a8d5ada6af832cbb05e185f7154bd4d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5ada6af832cbb05e185f7154bd4d80">&#9670;&#160;</a></span>combineShuffleOfConcatUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleOfConcatUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40762">40762</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00235">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01567">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>.</p>

</div>
</div>
<a id="ad98bbeb2fa29a528cc973103bf971f4b" name="ad98bbeb2fa29a528cc973103bf971f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98bbeb2fa29a528cc973103bf971f4b">&#9670;&#160;</a></span>combineShuffleToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine a shuffle into a target-specific add-sub or mul-add-sub node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40720">40720</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00213">llvm::X86ISD::ADDSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40677">combineShuffleToFMAddSub()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07770">isAddSubOrSubAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07897">isFMAddSubOrFMSubAdd()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>.</p>

</div>
</div>
<a id="aaac2d5df756f38752023a8bbd71d455a" name="aaac2d5df756f38752023a8bbd71d455a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac2d5df756f38752023a8bbd71d455a">&#9670;&#160;</a></span>combineShuffleToFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineShuffleToFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine shuffle of two fma nodes into FMAddSub or FMSubAdd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40677">40677</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00553">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00213">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40580">isAddSubOrSubAddMask()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40720">combineShuffleToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a0cccf679aa7f34055f858474bf8bdcdf" name="a0cccf679aa7f34055f858474bf8bdcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cccf679aa7f34055f858474bf8bdcdf">&#9670;&#160;</a></span>combineSignExtendInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSignExtendInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52399">52399</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52338">combineSextInRegCmov()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa2022f78361af7995aebd0a398e0a67e" name="aa2022f78361af7995aebd0a398e0a67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2022f78361af7995aebd0a398e0a67e">&#9670;&#160;</a></span>combineSIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53606">53606</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19245">llvm::X86TargetLowering::BuildFILD()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53511">combineToFPTruncExtElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53453">combineVectorCompareAndMaskUnaryOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00125">llvm::X86Subtarget::getTargetLowering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00773">llvm::X86ISD::STRICT_CVTSI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af261a4d5db2bd80f9ef23aaf7a6caef7" name="af261a4d5db2bd80f9ef23aaf7a6caef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af261a4d5db2bd80f9ef23aaf7a6caef7">&#9670;&#160;</a></span>combineStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">50364</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLoweringBase_8cpp_source.html#l01802">llvm::TargetLoweringBase::allowsMemoryAccess()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42645">combinevXi1ConstantToInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49789">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49652">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49605">detectUSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26538">EmitTruncSStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="CallingConv_8h_source.html#l00041">llvm::CallingConv::Fast</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01343">llvm::MemSDNode::getAAInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01386">llvm::MemSDNode::getAddressSpace()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02338">llvm::SelectionDAG::getAddrSpaceCast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01313">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02433">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08652">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02432">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00080">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01522">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11810">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01335">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02427">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="TargetLowering_8h_source.html#l01429">llvm::TargetLoweringBase::isTruncStoreLegal()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11469">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00950">llvm::SDNode::ops()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="X86_8h_source.html#l00208">llvm::X86AS::PTR32_SPTR</a>, <a class="el" href="X86_8h_source.html#l00209">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="X86_8h_source.html#l00210">llvm::X86AS::PTR64</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24421">scalarizeVectorStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24387">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a0a830cdb7a7691a1d390be839ff5859f" name="a0a830cdb7a7691a1d390be839ff5859f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a830cdb7a7691a1d390be839ff5859f">&#9670;&#160;</a></span>combineSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54527">54527</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54463">combineSubABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54500">combineSubSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50870">combineToHorizontalAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51715">combineXorSubCTLZ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00969">llvm::SDNode::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11828">llvm::SDNode::hasAnyUseOfValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12754">llvm::SelectionDAG::isConstantIntBuildVectorOrConstantInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a07c9340d95cdcf1c45f24335dc2d7d76" name="a07c9340d95cdcf1c45f24335dc2d7d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c9340d95cdcf1c45f24335dc2d7d76">&#9670;&#160;</a></span>combineSubABS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSubABS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54463">54463</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54527">combineSub()</a>.</p>

</div>
</div>
<a id="a0bce091105ff422dbffc7677d698e455" name="a0bce091105ff422dbffc7677d698e455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bce091105ff422dbffc7677d698e455">&#9670;&#160;</a></span>combineSubSetcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineSubSetcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54500">54500</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03162">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54527">combineSub()</a>.</p>

</div>
</div>
<a id="a53cd0f4a0edeca08e9d588b27144727d" name="a53cd0f4a0edeca08e9d588b27144727d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53cd0f4a0edeca08e9d588b27144727d">&#9670;&#160;</a></span>combineTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to combine x86 target specific shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">39837</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39785">canonicalizeLaneShuffleWithRepeatedOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39564">combineCommutableSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39435">combineRedundantDWordShuffle()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l01342">llvm::ConstantVector::get()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01400">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01872">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01056">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="MachineValueType_8h_source.html#l00338">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00356">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39391">getPSHUFShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00202">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00080">llvm::MachinePointerInfo::getWithOffset()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03114">llvm::ISD::isEXTLoad()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03132">llvm::ISD::isUNINDEXEDLoad()</a>, <a class="el" href="Type_8cpp_source.html#l00683">llvm::VectorType::isValidElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38909">llvm::X86::MaxShuffleCombineDepth</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37051">narrowLoadToVZLoad()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01053">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10497">scaleVectorShuffleBlendMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00819">llvm::X86ISD::VZEXT_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>.</p>

</div>
</div>
<a id="a619d32c3e94bf8ee0348f9611590dd90" name="a619d32c3e94bf8ee0348f9611590dd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619d32c3e94bf8ee0348f9611590dd90">&#9670;&#160;</a></span>combineTESTP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTESTP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53251">53251</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a208df5267fac83f34e5dbb36815b17b4" name="a208df5267fac83f34e5dbb36815b17b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a208df5267fac83f34e5dbb36815b17b4">&#9670;&#160;</a></span>combineToConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07032">7032</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">EltsFromConsecutiveLoads()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06250">getShuffleScalarElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>.</p>

</div>
</div>
<a id="a70c5c088223e73d71c8971f218db7985" name="a70c5c088223e73d71c8971f218db7985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c5c088223e73d71c8971f218db7985">&#9670;&#160;</a></span>combineToExtendBoolVectorInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendBoolVectorInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44322">44322</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l00236">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>.</p>

</div>
</div>
<a id="ab039512652c2e46b69e54b91ba5d0dc3" name="ab039512652c2e46b69e54b91ba5d0dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab039512652c2e46b69e54b91ba5d0dc3">&#9670;&#160;</a></span>combineToExtendCMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToExtendCMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extend</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52521">52521</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>.</p>

</div>
</div>
<a id="aa2cc720ee13ee570307048e7940784be" name="aa2cc720ee13ee570307048e7940784be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cc720ee13ee570307048e7940784be">&#9670;&#160;</a></span>combineToFPTruncExtElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToFPTruncExtElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are converting a value to floating-point, try to replace scalar truncate of an extracted vector element with a bitcast. </p>
<p>This tries to keep the sequence on XMM registers rather than moving between vector and GPRs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53511">53511</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53606">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="a7af5f6d50f3be3168a1d91d056c78c8c" name="a7af5f6d50f3be3168a1d91d056c78c8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af5f6d50f3be3168a1d91d056c78c8c">&#9670;&#160;</a></span>combineToHorizontalAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineToHorizontalAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50870">50870</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">combineAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51051">combineFaddFsub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l54527">combineSub()</a>.</p>

</div>
</div>
<a id="ae1e707b863a71852badbab7870597d8f" name="ae1e707b863a71852badbab7870597d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e707b863a71852badbab7870597d8f">&#9670;&#160;</a></span>combineTruncate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51363">51363</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51148">combinePMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51067">combineTruncatedArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49686">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49789">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51232">detectPMADDUBSW()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00165">llvm::X86ISD::MMX_MOVD2W</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a68b7af58bc3486a7e1a872337cee003f" name="a68b7af58bc3486a7e1a872337cee003f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b7af58bc3486a7e1a872337cee003f">&#9670;&#160;</a></span>combineTruncatedArithmetic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncatedArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to pre-truncate inputs to arithmetic ops if it will simplify the codegen. </p>
<p>e.g. TRUNC( BINOP( X, Y ) ) --&gt; BINOP( TRUNC( X ), TRUNC( Y ) ) TODO: This overlaps with the generic combiner's visitTRUNCATE. Remove anything that is guaranteed to be transformed by DAGCombiner. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51067">51067</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00081">IsFreeTruncation</a>, <a class="el" href="TargetLowering_8h_source.html#l01384">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51363">combineTruncate()</a>.</p>

</div>
</div>
<a id="afa67e6dbc4f25b155ae19303e76819f6" name="afa67e6dbc4f25b155ae19303e76819f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa67e6dbc4f25b155ae19303e76819f6">&#9670;&#160;</a></span>combineTruncateWithSat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineTruncateWithSat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49686">49686</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49652">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49605">detectUSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51363">combineTruncate()</a>.</p>

</div>
</div>
<a id="a2e17548b90a1c18c6199a8f99c544dfc" name="a2e17548b90a1c18c6199a8f99c544dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e17548b90a1c18c6199a8f99c544dfc">&#9670;&#160;</a></span>combineUIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineUIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53543">53543</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aca03795fe4ea383d28dcf4433f994485" name="aca03795fe4ea383d28dcf4433f994485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca03795fe4ea383d28dcf4433f994485">&#9670;&#160;</a></span>combineVectorCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54595">54595</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a54b7a43507d8f339f806b8d1c9f12f29" name="a54b7a43507d8f339f806b8d1c9f12f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b7a43507d8f339f806b8d1c9f12f29">&#9670;&#160;</a></span>combineVectorCompareAndMaskUnaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorCompareAndMaskUnaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53453">53453</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12695">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53606">combineSIntToFP()</a>.</p>

</div>
</div>
<a id="ae65b165a9908b7b67d1bb6d3b93e8fd4" name="ae65b165a9908b7b67d1bb6d3b93e8fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65b165a9908b7b67d1bb6d3b93e8fd4">&#9670;&#160;</a></span>combineVectorHADDSUB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorHADDSUB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47432">47432</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">shouldUseHorizontalOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a611e5eca9f470030689ec3f7d71c8e20" name="a611e5eca9f470030689ec3f7d71c8e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611e5eca9f470030689ec3f7d71c8e20">&#9670;&#160;</a></span>combineVectorInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47662">47662</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="TargetLowering_8h_source.html#l04094">llvm::TargetLowering::DAGCombinerInfo::isAfterLegalizeDAG()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00189">llvm::X86ISD::PINSRW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a533da4363391fd2771229d01ac431230" name="a533da4363391fd2771229d01ac431230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533da4363391fd2771229d01ac431230">&#9670;&#160;</a></span>combineVectorPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">47281</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86InterleavedAccess_8cpp_source.html#l00235">Concat</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04377">getEXTEND_VECTOR_INREG()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00187">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00197">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00191">llvm::EVT::is64BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00410">llvm::APInt::isIntN()</a>, <a class="el" href="APInt_8h_source.html#l00307">llvm::APInt::isNegative()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="APInt_8h_source.html#l00413">llvm::APInt::isSignedIntN()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="APInt_8cpp_source.html#l00906">llvm::APInt::trunc()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="afb154334e7a7daa07012c210ddd77bc4" name="afb154334e7a7daa07012c210ddd77bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb154334e7a7daa07012c210ddd77bc4">&#9670;&#160;</a></span>combineVectorShiftImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47511">47511</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="APInt_8h_source.html#l00812">llvm::APInt::ashrInPlace()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09632">getV4X86ShuffleImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01398">llvm::ISD::isBitwiseLogicOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11839">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="APInt_8h_source.html#l00836">llvm::APInt::lshrInPlace()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a66295c004fc51403028ea1933b66642a" name="a66295c004fc51403028ea1933b66642a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66295c004fc51403028ea1933b66642a">&#9670;&#160;</a></span>combineVectorShiftVar()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorShiftVar </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47480">47480</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24947">getTargetVShiftUniformOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a57f2ddafb29f40fe83f17e93300e1a71" name="a57f2ddafb29f40fe83f17e93300e1a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57f2ddafb29f40fe83f17e93300e1a71">&#9670;&#160;</a></span>combineVectorSizedSetCCEquality()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVectorSizedSetCCEquality </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to map a 128-bit or larger integer comparison to vector instructions before type legalization splits it up into chunks. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21889">21889</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21862">emitOrXorXorTree()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01738">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="Function_8cpp_source.html#l00666">llvm::Function::hasFnAttribute()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21850">isOrXorXorTree()</a>, <a class="el" href="ValueTypes_8h_source.html#l00149">llvm::EVT::isScalarInteger()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52906">combineSetCC()</a>.</p>

</div>
</div>
<a id="a9ac1db32c7172ebb71d45a6ece209b53" name="a9ac1db32c7172ebb71d45a6ece209b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac1db32c7172ebb71d45a6ece209b53">&#9670;&#160;</a></span>combineVEXTRACT_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVEXTRACT_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50646">50646</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8389740010ccf99686a066f0bdc4dbdc" name="a8389740010ccf99686a066f0bdc4dbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8389740010ccf99686a066f0bdc4dbdc">&#9670;&#160;</a></span>combineVPDPBUSDPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVPDPBUSDPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Extract</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43494">43494</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43204">createVPDPBUSD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43153">detectExtMul()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11934">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="a5c6a560bbaa7931f6375fd838fcfbaa8" name="a5c6a560bbaa7931f6375fd838fcfbaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6a560bbaa7931f6375fd838fcfbaa8">&#9670;&#160;</a></span>combineVPMADD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVPMADD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55784">55784</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af03027dffa8f2c360eb300c0225ff270" name="af03027dffa8f2c360eb300c0225ff270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03027dffa8f2c360eb300c0225ff270">&#9670;&#160;</a></span>combineVSelectToBLENDV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectToBLENDV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If this is a <em>dynamic</em> select (non-constant condition) and we can match this node with one of the variable blend instructions, restructure the condition so that blends can use the high (sign) bit of each element. </p>
<p>This function will also call SimplifyDemandedBits on already created BLENDV to perform additional simplifications. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44633">44633</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01058">llvm::TargetLowering::DAGCombinerInfo::CommitTargetLoweringOpt()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l04092">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalize()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01276">llvm::TargetLoweringBase::isOperationLegalOrCustom()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00664">llvm::TargetLowering::SimplifyMultipleUseDemandedBits()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>.</p>

</div>
</div>
<a id="a67ef55e687abc3353fcaebe64d5d5fe6" name="a67ef55e687abc3353fcaebe64d5d5fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ef55e687abc3353fcaebe64d5d5fe6">&#9670;&#160;</a></span>combineVSelectWithAllOnesOrZeros()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVSelectWithAllOnesOrZeros </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a vector select has an operand that is -1 or 0, try to simplify the select to a bitwise logic operation. </p>
<p>TODO: Move to DAGCombiner, possibly using TargetLowering::hasAndNot()? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44422">44422</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00270">llvm::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00599">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>.</p>

</div>
</div>
<a id="a45f59ac6b0a55fb1b92f4b3bfd5ce327" name="a45f59ac6b0a55fb1b92f4b3bfd5ce327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45f59ac6b0a55fb1b92f4b3bfd5ce327">&#9670;&#160;</a></span>combineVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51400">51400</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l49652">detectSSatPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49605">detectUSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aa51b13f3d4866613aac6907835f51f83" name="aa51b13f3d4866613aac6907835f51f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51b13f3d4866613aac6907835f51f83">&#9670;&#160;</a></span>combinevXi1ConstantToInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combinevXi1ConstantToInteger </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42645">42645</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42662">combineCastedMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>.</p>

</div>
</div>
<a id="a90f672a2671de3dd21131ca8ae8145ad" name="a90f672a2671de3dd21131ca8ae8145ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f672a2671de3dd21131ca8ae8145ad">&#9670;&#160;</a></span>combineX86AddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86AddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53929">53929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">combineAddOrSubToADCOrSBB()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10637">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae6535f37686895d8ab294ce06ffe2f15" name="ae6535f37686895d8ab294ce06ffe2f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6535f37686895d8ab294ce06ffe2f15">&#9670;&#160;</a></span>combineX86GatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86GatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53266">53266</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="DAGCombiner_8cpp_source.html#l01033">llvm::TargetLowering::DAGCombinerInfo::AddToWorklist()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l01079">llvm::TargetLowering::SimplifyDemandedBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="ae0185d63d243a248f5bc69dfc943c88a" name="ae0185d63d243a248f5bc69dfc943c88a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0185d63d243a248f5bc69dfc943c88a">&#9670;&#160;</a></span>combineX86INT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86INT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52097">52097</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37051">narrowLoadToVZLoad()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01053">llvm::TargetLowering::DAGCombinerInfo::recursivelyDeleteUnusedNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l03003">llvm::TargetLowering::SimplifyDemandedVectorElts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="af29aa650f73d0ffdd74d33e6d4fef173" name="af29aa650f73d0ffdd74d33e6d4fef173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29aa650f73d0ffdd74d33e6d4fef173">&#9670;&#160;</a></span>combineX86SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53420">53420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46096">combineSetCCEFLAGS()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a8593ba64bae1cbd8bc4243743289dab9" name="a8593ba64bae1cbd8bc4243743289dab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8593ba64bae1cbd8bc4243743289dab9">&#9670;&#160;</a></span>combineX86ShuffleChain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>BaseMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariableCrossLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariablePerLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Combine an arbitrary chain of shuffles into a single instruction if possible. </p>
<p>This is the leaf of the recursive combine below. When we have found some chain of single-use x86 shuffle instructions and accumulated the combined shuffle mask represented by them, this will try to pattern match that mask into either a single instruction if there is a special purpose instruction for this operation, or into a PSHUFB instruction which is a fully general instruction but should only be used to replace chains over a certain depth. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">37743</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03836">insertSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03523">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02702">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03534">isUndefOrZeroInRange()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37370">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12546">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11664">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09917">matchShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02559">llvm::X86::mayFoldLoad()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="SPIRVModuleAnalysis_8cpp_source.html#l00048">OpIndex</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05625">resolveZeroablesFromTargetShuffle()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00814">llvm::SDNode::use_begin()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">combineX86ShuffleChainWithExtract()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aab7406f11829e7505acce1a7d4a7803d" name="aab7406f11829e7505acce1a7d4a7803d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7406f11829e7505acce1a7d4a7803d">&#9670;&#160;</a></span>combineX86ShuffleChainWithExtract()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShuffleChainWithExtract </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>BaseMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariableCrossLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariablePerLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">38489</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00321">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::back()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17358">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="ArrayRef_8h_source.html#l00154">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SmallVector_8h_source.html#l00312">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::front()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06130">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aaf1fb4b827e6776c860e56776c23d72b" name="aaf1fb4b827e6776c860e56776c23d72b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1fb4b827e6776c860e56776c23d72b">&#9670;&#160;</a></span>combineX86ShufflesConstants()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesConstants </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38820">38820</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="STLExtras_8h_source.html#l01745">llvm::none_of()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="ad50f91eadaf7ed9853086b05793ef467" name="ad50f91eadaf7ed9853086b05793ef467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50f91eadaf7ed9853086b05793ef467">&#9670;&#160;</a></span>combineX86ShufflesRecursively() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>SrcOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>SrcOpIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>RootMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt;&#160;</td>
          <td class="paramname"><em>SrcNodes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxDepth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasVariableMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariableCrossLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowVariablePerLaneMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fully generic combining of x86 shuffle instructions. </p>
<p>This should be the last combine run over the x86 shuffle instructions. Once they have been fully optimized, this will recursively consider all chains of single-use shuffle instructions, build a generic model of the cumulative shuffle operation, and check for simpler instructions which implement this operation. We use this primarily for two purposes:</p>
<p>1) Collapse generic shuffles to specialized single instructions when equivalent. In most cases, this is just an encoding size win, but sometimes we will collapse multiple generic shuffles into a single special-purpose shuffle. 2) Look for sequences of shuffle instructions with 3 or more total instructions, and replace them with the slightly more expensive SSSE3 PSHUFB instruction if available. We do this as the last combining step to ensure we avoid using PSHUFB if we can implement the shuffle with a suitable short sequence of other instructions. The PSHUFB will either use a register or have to read from memory and so is slightly (but only slightly) more expensive than the other shuffle instructions.</p>
<p>Because this is inherently a quadratic operation (for each shuffle in a chain, we recurse up the chain), the depth is limited to 8 instructions. This should never be an issue in practice as the shuffle lowering doesn't produce sequences of more than 8 instructions.</p>
<p>FIXME: We will currently miss some cases where the redundant shuffling would simplify under the threshold for PSHUFB formation because of combine-ordering. To fix this, we should do the redundant instruction combining in this recursive walk. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">38943</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11852">llvm::SDNode::areOnlyUsersOf()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="SmallVector_8h_source.html#l00321">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::back()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17358">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38820">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="bit_8h_source.html#l00215">llvm::countr_zero()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00154">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="STLExtras_8h_source.html#l02380">llvm::enumerate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00128">extractBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00312">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::front()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04367">getOnesVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="STLExtras_8h_source.html#l01888">llvm::is_contained()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02645">isTargetShuffleVariableMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="KnownBits_8h_source.html#l00072">llvm::KnownBits::isZero()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="InstCombineMulDivRem_8cpp_source.html#l01256">MaxDepth</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05608">resolveTargetShuffleFromZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06130">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="APInt_8cpp_source.html#l02986">llvm::APIntOps::ScaleBitMask()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l00931">llvm::TargetLowering::SimplifyMultipleUseDemandedVectorElts()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="APInt_8cpp_source.html#l00906">llvm::APInt::trunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>, and <a class="el" href="APInt_8cpp_source.html#l00981">llvm::APInt::zext()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52167">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55804">combineEXTEND_VECTOR_INREG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55246">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47662">combineVectorInsert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47511">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad29cb3e71655f02d6790e65d0f9f8b90" name="ad29cb3e71655f02d6790e65d0f9f8b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad29cb3e71655f02d6790e65d0f9f8b90">&#9670;&#160;</a></span>combineX86ShufflesRecursively() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineX86ShufflesRecursively </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper entry wrapper to combineX86ShufflesRecursively. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39378">39378</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l38909">llvm::X86::MaxShuffleCombineDepth</a>.</p>

</div>
</div>
<a id="a321df2422ee45cfd96e738928fb178f7" name="a321df2422ee45cfd96e738928fb178f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321df2422ee45cfd96e738928fb178f7">&#9670;&#160;</a></span>combineXor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineXor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">51772</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48081">combineBitOpWithMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48159">combineBitOpWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48116">combineBitOpWithShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48510">combineBMILogicOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51568">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49308">combineOrXorWithSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51715">combineXorSubCTLZ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48017">convertIntLogicToFPLogic()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l16495">foldVectorXorShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51701">foldXor1SetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49496">foldXorTruncShiftIntoCmp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="a08c370d762b14da77f453c98b738a000" name="a08c370d762b14da77f453c98b738a000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c370d762b14da77f453c98b738a000">&#9670;&#160;</a></span>combineXorSubCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineXorSubCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51715">51715</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00033">llvm::X86ISD::BSR</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00723">llvm::ISD::CTLZ_ZERO_UNDEF</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54527">combineSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="a108b26123f976ad2ab078287e4be83ef" name="a108b26123f976ad2ab078287e4be83ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108b26123f976ad2ab078287e4be83ef">&#9670;&#160;</a></span>combineZext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> combineZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">52827</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52568">combineExtSetcc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48971">combineOrCmpEqZeroToCtlzSrl()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44322">combineToExtendBoolVectorInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52521">combineToExtendCMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04352">concatSubVectors()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52446">promoteExtBeforeAdd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">PromoteMaskArithmetic()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56142">llvm::X86TargetLowering::PerformDAGCombine()</a>.</p>

</div>
</div>
<a id="aeaaf72d022a68600a27bf7a6682801ad" name="aeaaf72d022a68600a27bf7a6682801ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaaf72d022a68600a27bf7a6682801ad">&#9670;&#160;</a></span>commuteSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> commuteSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44786">44786</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l17420">canCombineAsMaskOperation()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00599">llvm::ISD::getSetCCInverse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>.</p>

</div>
</div>
<a id="a60bbb1660e18bba7223b13de13d481f3" name="a60bbb1660e18bba7223b13de13d481f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60bbb1660e18bba7223b13de13d481f3">&#9670;&#160;</a></span>computeInLaneShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void computeInLaneShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>LaneSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>InLaneMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to get compute inlane shuffle mask for a complete shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14730">14730</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>.</p>

</div>
</div>
<a id="ac21ca860de08b06c8c3d51c536ba0c90" name="ac21ca860de08b06c8c3d51c536ba0c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac21ca860de08b06c8c3d51c536ba0c90">&#9670;&#160;</a></span>computeZeroableShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void computeZeroableShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute whether each element of a shuffle is zeroable. </p>
<p>A "zeroable" vector shuffle element is one which can be lowered to zero. Either it is an undef element in the shuffle mask, the element of the input referenced is undef, or the element of the input referenced is known to be zero. Many x86 shuffles can zero lanes cheaply and we often want to handle as many lanes with this technique as possible to simplify the remaining shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05425">5425</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ac11671a35605d3033849a1e314831179" name="ac11671a35605d3033849a1e314831179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11671a35605d3033849a1e314831179">&#9670;&#160;</a></span>concatSubVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> concatSubVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04352">4352</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03836">insertSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">EltsFromConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a7cfe8d9a58f901933680033c4e04a39a" name="a7cfe8d9a58f901933680033c4e04a39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfe8d9a58f901933680033c4e04a39a">&#9670;&#160;</a></span>convertIntLogicToFPLogic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertIntLogicToFPLogic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both input operands of a logic op are being cast from floating-point types or FP compares, try to convert this into a floating-point logic node to avoid unnecessary moves from SSE to integer registers. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48017">48017</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22856">cheapX86FSETCC_SSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48003">convertIntLogicToFPLogicOpcode()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01738">llvm::SelectionDAG::getVectorIdxConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="TargetLowering_8h_source.html#l04093">llvm::TargetLowering::DAGCombinerInfo::isBeforeLegalizeOps()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="aa658a1c7327a6cc2990c545e936b40d2" name="aa658a1c7327a6cc2990c545e936b40d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa658a1c7327a6cc2990c545e936b40d2">&#9670;&#160;</a></span>convertIntLogicToFPLogicOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> convertIntLogicToFPLogicOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48003">48003</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48081">combineBitOpWithMOVMSK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48017">convertIntLogicToFPLogic()</a>.</p>

</div>
</div>
<a id="a3bbea4eec70051ce3e57b94badc624a2" name="a3bbea4eec70051ce3e57b94badc624a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bbea4eec70051ce3e57b94badc624a2">&#9670;&#160;</a></span>convertShiftLeftToScale()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> convertShiftLeftToScale </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Amt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">29103</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04481">getPack()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l00851">llvm::APInt::shl()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>.</p>

</div>
</div>
<a id="a71a49469d7d437afe471a050139f094f" name="a71a49469d7d437afe471a050139f094f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a49469d7d437afe471a050139f094f">&#9670;&#160;</a></span>createMMXBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createMMXBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42718">42718</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00922">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12471">llvm::BuildVectorSDNode::getSplatValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00184">llvm::ISD::INTRINSIC_WO_CHAIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00169">llvm::X86ISD::MMX_MOVW2D</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00161">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00651">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, and <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764a5b9bf50c6579a978e5c1104bf8787651">llvm::Splat</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">combineBitcast()</a>.</p>

</div>
</div>
<a id="ae7b3bd2cd0e9fba1b88684b186f08b0b" name="ae7b3bd2cd0e9fba1b88684b186f08b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b3bd2cd0e9fba1b88684b186f08b0b">&#9670;&#160;</a></span>createPackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void createPackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Unary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumStages</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a shuffle mask that matches the PACKSS/PACKUS truncation. </p>
<p>A multi-stage pack shuffle mask is created by specifying NumStages &gt; 1. Note: This ignores saturation, so inputs must be checked first. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05027">5027</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, and <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10220">matchShuffleWithPACK()</a>.</p>

</div>
</div>
<a id="a22444fb95050a5bef1c689e5bc9b064e" name="a22444fb95050a5bef1c689e5bc9b064e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22444fb95050a5bef1c689e5bc9b064e">&#9670;&#160;</a></span>createPHIsForCMOVsInSinkBB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> createPHIsForCMOVsInSinkBB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MIItBegin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MIItEnd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TrueMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FalseMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>SinkMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34345">34345</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00147">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00329">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00363">llvm::BuildMI()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="DenseMap_8h_source.html#l00145">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::contains()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03162">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00285">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00716">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

</div>
</div>
<a id="a05e32f779d033fe0757134346ba52aa2" name="a05e32f779d033fe0757134346ba52aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e32f779d033fe0757134346ba52aa2">&#9670;&#160;</a></span>createPSADBW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createPSADBW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Zext0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Zext1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43250">43250</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00151">RegSize</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43565">combineBasicSADPattern()</a>.</p>

</div>
</div>
<a id="a71b28164bbcd6832d520a41dcbdf7e34" name="a71b28164bbcd6832d520a41dcbdf7e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b28164bbcd6832d520a41dcbdf7e34">&#9670;&#160;</a></span>createSetFPEnvNodes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createSetFPEnvNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27621">27621</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00840">llvm::X86ISD::FLDENVm</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00199">llvm::ISD::INTRINSIC_VOID</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l27574">X87StateSize</a>.</p>

</div>
</div>
<a id="a7eda61e02d6245a6cbc5ec5c09f1198a" name="a7eda61e02d6245a6cbc5ec5c09f1198a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eda61e02d6245a6cbc5ec5c09f1198a">&#9670;&#160;</a></span>createShuffleMaskFromVSELECT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> createShuffleMaskFromVSELECT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsBLENDV</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05641">5641</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="Lint_8cpp_source.html#l00526">isZero()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17627">lowerVSELECTtoVectorShuffle()</a>.</p>

</div>
</div>
<a id="add5db80d29dfef7133b98ecb6a250666" name="add5db80d29dfef7133b98ecb6a250666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add5db80d29dfef7133b98ecb6a250666">&#9670;&#160;</a></span>createVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>IndicesVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Look for opportunities to create a VPERMV/VPERMILPV/PSHUFB variable permute from a vector of source values and a vector of extraction indices. </p>
<p>The vectors might be manipulated to match the type of the permute op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08317">8317</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08317">createVariablePermute()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01245">llvm::SelectionDAG::getSelectCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08317">createVariablePermute()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08586">LowerBUILD_VECTORAsVariablePermute()</a>.</p>

</div>
</div>
<a id="abdfa1a0a4242f9dfe9591c6be92c0178" name="abdfa1a0a4242f9dfe9591c6be92c0178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdfa1a0a4242f9dfe9591c6be92c0178">&#9670;&#160;</a></span>createVPDPBUSD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> createVPDPBUSD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>LogBias</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43204">43204</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="AArch64MIPeepholeOpt_8cpp_source.html#l00151">RegSize</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00545">llvm::X86ISD::VPDPBUSD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43494">combineVPDPBUSDPattern()</a>.</p>

</div>
</div>
<a id="a57fec4bf66e4b8b691fefa30e6db8dfd" name="a57fec4bf66e4b8b691fefa30e6db8dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fec4bf66e4b8b691fefa30e6db8dfd">&#9670;&#160;</a></span>detectAVGPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectAVGPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function detects the AVG pattern between vectors of unsigned i8/i16, which is c = (a + b + 1) / 2, and replace this operation with the efficient <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a8489c40b1b3f92b0c4fc98d06099c441">ISD::AVGCEILU</a> (AVG) instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49789">49789</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00663">llvm::ISD::AVGCEILU</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00287">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05417">llvm::SelectionDAG::haveNoCommonBitsSet()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03160">llvm::ISD::matchUnaryPredicate()</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00074">Operands</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="MathExtras_8h_source.html#l00361">llvm::PowerOf2Ceil()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51363">combineTruncate()</a>.</p>

</div>
</div>
<a id="ab60e9136a31f4054b79740f601cba282" name="ab60e9136a31f4054b79740f601cba282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab60e9136a31f4054b79740f601cba282">&#9670;&#160;</a></span>detectExtMul()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> detectExtMul </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Mul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43153">43153</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04899">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00287">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12695">llvm::BuildVectorSDNode::isConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00081">IsFreeTruncation</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43494">combineVPDPBUSDPattern()</a>.</p>

</div>
</div>
<a id="a0841165650bd49aa4995c4dfa3fdf650" name="a0841165650bd49aa4995c4dfa3fdf650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0841165650bd49aa4995c4dfa3fdf650">&#9670;&#160;</a></span>detectPMADDUBSW()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectPMADDUBSW </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51232">51232</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49652">detectSSatPattern()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00535">llvm::X86ISD::VPMADDUBSW</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51363">combineTruncate()</a>.</p>

</div>
</div>
<a id="a79f138356acaefc8e95c039faf25e07d" name="a79f138356acaefc8e95c039faf25e07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f138356acaefc8e95c039faf25e07d">&#9670;&#160;</a></span>detectSSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectSSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>MatchPackUS</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with signed saturation: (truncate (smin ((smax (x, signed_min_of_dest_type)), signed_max_of_dest_type)) to dest_type) or: (truncate (smax ((smin (x, signed_max_of_dest_type)), signed_min_of_dest_type)) to dest_type). </p>
<p>With MatchPackUS, the smax/smin range is [0, unsigned_max_of_dest_type]. Return the source value to be truncated or SDValue() if the pattern was not matched. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49652">49652</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00187">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00197">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00143">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8cpp_source.html#l00954">llvm::APInt::sext()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eabccd0de85dfbe7aef83629b318a4df6e">llvm::SMax</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ead6bb6a2eca7d60c75e349ea45e138d74">llvm::SMin</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, and <a class="el" href="APInt_8cpp_source.html#l00981">llvm::APInt::zext()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49686">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51400">combineVTRUNC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51232">detectPMADDUBSW()</a>.</p>

</div>
</div>
<a id="ab27661a31d59b1d509386b1269369c62" name="ab27661a31d59b1d509386b1269369c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27661a31d59b1d509386b1269369c62">&#9670;&#160;</a></span>detectUSatPattern()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> detectUSatPattern </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Detect patterns of truncation with unsigned saturation: </p>
<ol type="1">
<li>(truncate (umin (x, unsigned_max_of_dest_type)) to dest_type). Return the source value x to be truncated or SDValue() if the pattern was not matched.</li>
<li><p class="startli">(truncate (smin (smax (x, C1), C2)) to dest_type), where C1 &gt;= 0 and C2 is unsigned max of destination type.</p>
<p class="startli">(truncate (smax (smin (x, C2), C1)) to dest_type) where C1 &gt;= 0, C2 is unsigned max of destination type and C1 &lt;= C2.</p>
<p class="startli">These two patterns are equivalent to: (truncate (umin (smax(x, C1), unsigned_max_of_dest_type)) to dest_type) So return the smax(x, C1) value to be truncated or SDValue() if the pattern was not matched. </p>
</li>
</ol>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49605">49605</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00143">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="APInt_8h_source.html#l00466">llvm::APInt::isMask()</a>, <a class="el" href="APInt_8h_source.html#l00312">llvm::APInt::isNonNegative()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eabccd0de85dfbe7aef83629b318a4df6e">llvm::SMax</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00675">llvm::ISD::SMAX</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ead6bb6a2eca7d60c75e349ea45e138d74">llvm::SMin</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00674">llvm::ISD::SMIN</a>, <a class="el" href="APInt_8h_source.html#l01193">llvm::APInt::uge()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea1c692ed4bf463fb08fca4d8cb8201ac0">llvm::UMin</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49686">combineTruncateWithSat()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51400">combineVTRUNC()</a>.</p>

</div>
</div>
<a id="af95bcf95fcfc5d82d24423018024641e" name="af95bcf95fcfc5d82d24423018024641e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95bcf95fcfc5d82d24423018024641e">&#9670;&#160;</a></span>detectZextAbsDiff()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> detectZextAbsDiff </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Abs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43186">43186</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43565">combineBasicSADPattern()</a>.</p>

</div>
</div>
<a id="a13b5b432c1ab8d4774bfcfea2e7fc323" name="a13b5b432c1ab8d4774bfcfea2e7fc323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b5b432c1ab8d4774bfcfea2e7fc323">&#9670;&#160;</a></span>EltsFromConsecutiveLoads()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EltsFromConsecutiveLoads </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Elts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsAfterLegalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the initializing elements 'Elts' of a vector of type 'VT', see if the elements can be replaced by a single large load which has the same value as a build_vector or insert_subvector whose loaded operands are 'Elts'. </p>
<p>Example: &lt;load i32 *a, load i32 *a+4, zero, undef&gt; -&gt; zextload a </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">6750</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l12197">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00321">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::back()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04352">concatSubVectors()</a>, <a class="el" href="APInt_8h_source.html#l01583">llvm::APInt::countr_zero()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00210">llvm::ArrayRef&lt; T &gt;::drop_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">EltsFromConsecutiveLoads()</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06703">findEltLoadSrc()</a>, <a class="el" href="SmallVector_8h_source.html#l00312">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::front()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01313">llvm::MemSDNode::getAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00058">llvm::EVT::getFloatingPointVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00390">llvm::EVT::getStoreSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01041">llvm::MachinePointerInfo::isDereferenceable()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01335">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="TargetLowering_8h_source.html#l01384">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01029">llvm::ISD::LOAD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11469">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02578">llvm::X86::mayFoldLoadIntoBroadcastFromMem()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="APInt_8h_source.html#l01614">llvm::APInt::popcount()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00819">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07032">combineToConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">EltsFromConsecutiveLoads()</a>.</p>

</div>
</div>
<a id="af18843293b20477a5002cce9ce51ca48" name="af18843293b20477a5002cce9ce51ca48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18843293b20477a5002cce9ce51ca48">&#9670;&#160;</a></span>EmitAVX512Test()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitAVX512Test </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23496">23496</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00429">llvm::X86ISD::KORTEST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00430">llvm::X86ISD::KTEST</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>.</p>

</div>
</div>
<a id="aa4a1701790033b3d84938d44c913da11" name="aa4a1701790033b3d84938d44c913da11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4a1701790033b3d84938d44c913da11">&#9670;&#160;</a></span>EmitCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "cmp Op0,Op1", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22525">22525</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04899">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22417">EmitTest()</a>, <a class="el" href="APInt_8h_source.html#l01457">llvm::APInt::getActiveBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01662">llvm::SDNode::getAsAPIntVal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Function_8h_source.html#l00674">llvm::Function::hasMinSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="APInt_8h_source.html#l00413">llvm::APInt::isSignedIntN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02712">isX86CCSigned()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a50dbd5a76550f7eac8bc29cb7811b2d5" name="a50dbd5a76550f7eac8bc29cb7811b2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50dbd5a76550f7eac8bc29cb7811b2d5">&#9670;&#160;</a></span>emitLockedStackOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitLockedStackOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a locked operation on a stack location which does not change any memory location, but does involve a lock prefix. </p>
<p>Location is chosen to be a) very likely accessed only by a single thread to minimize cache traffic, and b) definitely dereferenceable. Returns the new Chain result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30642">30642</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86Subtarget_8h_source.html#l00131">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10491">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02228">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l01400">llvm::X86FrameLowering::has128ByteRedZone()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30703">LowerATOMIC_FENCE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31290">LowerATOMIC_STORE()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l31221">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="ac3c3b317364cf83334c0ea8844c3ce23" name="ac3c3b317364cf83334c0ea8844c3ce23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3c3b317364cf83334c0ea8844c3ce23">&#9670;&#160;</a></span>EmitMaskedTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitMaskedTruncSStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SignedSat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Masked Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26549">26549</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00884">llvm::X86ISD::VMTRUNCSTORES</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00883">llvm::X86ISD::VMTRUNCSTOREUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="adca311ff6b47b8e04776ca519d0c41c2" name="adca311ff6b47b8e04776ca519d0c41c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca311ff6b47b8e04776ca519d0c41c2">&#9670;&#160;</a></span>emitOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> emitOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VecVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>CmpVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>HasPT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>&#160;</td>
          <td class="paramname"><em>SToV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a57f2ddafb29f40fe83f17e93300e1a71" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to emit the memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21862">21862</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21862">emitOrXorXorTree()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21889">combineVectorSizedSetCCEquality()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21862">emitOrXorXorTree()</a>.</p>

</div>
</div>
<a id="a82e92ebfc4928d306bab0f2049c710c6" name="a82e92ebfc4928d306bab0f2049c710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e92ebfc4928d306bab0f2049c710c6">&#9670;&#160;</a></span>EmitTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit nodes that will be selected as "test Op0,Op0", or something equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22417">22417</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="M68kISelLowering_8cpp_source.html#l01848">hasNonFlagsUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22405">isProfitableToUseFlagOp()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22525">EmitCmp()</a>.</p>

</div>
</div>
<a id="a8bbeecac41958cf9b04f075b7500411b" name="a8bbeecac41958cf9b04f075b7500411b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbeecac41958cf9b04f075b7500411b">&#9670;&#160;</a></span>EmitTruncSStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> EmitTruncSStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SignedSat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit Truncating Store with signed or unsigned saturation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26538">26538</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00881">llvm::X86ISD::VTRUNCSTORES</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00880">llvm::X86ISD::VTRUNCSTOREUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a13a9214d6e92afcb3e956a5891522bed" name="a13a9214d6e92afcb3e956a5891522bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a9214d6e92afcb3e956a5891522bed">&#9670;&#160;</a></span>emitXBegin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * emitXBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Utility function to emit xbegin specifying the start of an RTM region. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33924">33924</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00428">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00147">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00790">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00329">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00363">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00461">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00331">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00233">llvm::MachineBasicBlock::getBasicBlock()</a>, <a class="el" href="ilist__node_8h_source.html#l00109">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00285">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00726">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineFunction_8h_source.html#l00939">llvm::MachineFunction::insert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l33903">isEFLAGSLiveAfter()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00072">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01067">llvm::MachineBasicBlock::splice()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00929">llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l35960">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="afac0f876f49fae503633b0dac2a3c812" name="afac0f876f49fae503633b0dac2a3c812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac0f876f49fae503633b0dac2a3c812">&#9670;&#160;</a></span>expandFP_TO_UINT_SSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> expandFP_TO_UINT_SSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20634">20634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00621">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a3e8b7d7b4d4abd86ab48a0f51f8a6c80" name="a3e8b7d7b4d4abd86ab48a0f51f8a6c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8b7d7b4d4abd86ab48a0f51f8a6c80">&#9670;&#160;</a></span>ExpandHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExpandHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isUndefLO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isUndefHI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a sequence of two 128-bit horizontal add/sub followed by a concat_vector. </p>
<p>This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>. This function expects two 256-bit vectors called V0 and V1. At first, each vector is split into two separate 128-bit vectors. Then, the resulting 128-bit vectors are used to implement two horizontal binary operations.</p>
<p>The kind of horizontal binary operation is defined by <code>X86Opcode</code>.</p>
<p><code>Mode</code> specifies how the 128-bit parts of V0 and V1 are passed in input to the two new horizontal binop. When Mode is set, the first horizontal binop dag node would take as input the lower 128-bit of V0 and the upper 128-bit of V0. The second horizontal binop dag node would take as input the lower 128-bit of V1 and the upper 128-bit of V1. Example: HADD V0_LO, V0_HI HADD V1_LO, V1_HI</p>
<p>Otherwise, the first horizontal binop dag node takes as input the lower 128-bit of V0 and the lower 128-bit of V1, and the second horizontal binop dag node takes the upper 128-bit of V0 and the upper 128-bit of V1. Example: HADD V0_LO, V1_LO HADD V0_HI, V1_HI</p>
<p>If <code>isUndefLO</code> is set, then the algorithm propagates UNDEF to the lower 128-bits of the result. If <code>isUndefHI</code> is set, then UNDEF is propagated to the upper 128-bits of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07729">7729</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00681">llvm::SDNode::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08090">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a53402f6e918f527e92ecdc700d88c472" name="a53402f6e918f527e92ecdc700d88c472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53402f6e918f527e92ecdc700d88c472">&#9670;&#160;</a></span>expandIntrinsicWChainHelper()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> expandIntrinsicWChainHelper </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TargetOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics with chain that return their value into registers EDX:EAX. </p>
<p>If operand ScrReg is a valid register identifier, then operand 2 of N is copied to SrcReg. The assumption is that SrcReg is an implicit input to TargetOpcode. Returns a Glue value which can be used to add extra copy-from-reg if the expanded intrinsics implicitly defines extra registers (i.e. not just EDX:EAX). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26415">26415</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00229">llvm::ISD::BUILD_PAIR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00771">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10491">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26470">getReadTimeStampCounter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a8c5470848197ac902e80545f0d08aa1c" name="a8c5470848197ac902e80545f0d08aa1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5470848197ac902e80545f0d08aa1c">&#9670;&#160;</a></span>ExtendToType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtendToType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>NVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>FillWithZeroes</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector input to a vector of NVT. </p>
<p>The input vector must have the same element type as NVT. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31453">31453</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00290">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31673">LowerMGATHER()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31565">LowerMLOAD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31502">LowerMSCATTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l31631">LowerMSTORE()</a>.</p>

</div>
</div>
<a id="af1235e2e2ca58b93e3b22bc6c8b3d9ab" name="af1235e2e2ca58b93e3b22bc6c8b3d9ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1235e2e2ca58b93e3b22bc6c8b3d9ab">&#9670;&#160;</a></span>extract128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 128-bits from a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VEXTRACTF128 / VEXTRACTI128 or AVX-512 VEXTRACTF32x4 / VEXTRACTI32x4 instructions or a simple subregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering EXTRACT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">3822</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43641">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07729">ExpandHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25019">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21548">lowerAddSubToHorizontalOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20429">LowerTruncateVecI1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55406">narrowExtractedVectorSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41707">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18930">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="a2433dc6459ebb75035c03803968a2cd7" name="a2433dc6459ebb75035c03803968a2cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2433dc6459ebb75035c03803968a2cd7">&#9670;&#160;</a></span>extract256BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extract256BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to grab 256-bits from a 512-bit vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03830">3830</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>.</p>

</div>
</div>
<a id="af4acdb0d749d0537888000052aadf256" name="af4acdb0d749d0537888000052aadf256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4acdb0d749d0537888000052aadf256">&#9670;&#160;</a></span>ExtractBitFromMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> ExtractBitFromMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extract one bit from mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17794">17794</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>.</p>

</div>
</div>
<a id="a3d2572a2d7cf0d8584f28c2c1c2e14c8" name="a3d2572a2d7cf0d8584f28c2c1c2e14c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d2572a2d7cf0d8584f28c2c1c2e14c8">&#9670;&#160;</a></span>extractSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> extractSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03785">3785</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00950">llvm::SDNode::ops()</a>.</p>

</div>
</div>
<a id="a9d13ace08d99a3db97ddf471924d6da5" name="a9d13ace08d99a3db97ddf471924d6da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d13ace08d99a3db97ddf471924d6da5">&#9670;&#160;</a></span>findEltLoadSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> findEltLoadSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Elt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&amp;&#160;</td>
          <td class="paramname"><em>Ld</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>ByteOffset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06703">6703</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06703">findEltLoadSrc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03108">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06750">EltsFromConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06703">findEltLoadSrc()</a>.</p>

</div>
</div>
<a id="aa27d7046675864f1e70a2db640d9e8ac" name="aa27d7046675864f1e70a2db640d9e8ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27d7046675864f1e70a2db640d9e8ac">&#9670;&#160;</a></span>FindSingleBitChange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1Value.html">Value</a> *, <a class="el" href="X86ISelLowering_8cpp.html#a0f9858d25f3972978a0c1fc3aaecd9b9">BitTestKind</a> &gt; FindSingleBitChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Value.html">Value</a> *&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30180">30180</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30174">ConstantBit</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="PatternMatch_8h_source.html#l00461">llvm::PatternMatch::m_AllOnes()</a>, <a class="el" href="PatternMatch_8h_source.html#l00278">llvm::PatternMatch::m_APInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l02402">llvm::PatternMatch::m_c_And()</a>, <a class="el" href="PatternMatch_8h_source.html#l02416">llvm::PatternMatch::m_c_Xor()</a>, <a class="el" href="PatternMatch_8h_source.html#l00994">llvm::PatternMatch::m_Sub()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30175">NotConstantBit</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30177">NotShiftBit</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30176">ShiftBit</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30173">UndefBit</a>.</p>

</div>
</div>
<a id="af91c2a3b14c738c31113158a698e0324" name="af91c2a3b14c738c31113158a698e0324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91c2a3b14c738c31113158a698e0324">&#9670;&#160;</a></span>foldMaskedMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldMaskedMerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold "masked merge" expressions like <code>(m &amp; x) | (~m &amp; y)</code> into the equivalent <code>((x ^ y) &amp; m) ^ y)</code> pattern. </p>
<p>This is typically a better representation for targets without a fused "and-not" operation. This function is intended to be called from a <code><a class="el" href="classllvm_1_1TargetLowering.html#ae68e9d64fc90ea5529fd680ffa730f93" title="This method will be invoked for all target nodes and for any target-independent nodes that the target...">TargetLowering::PerformDAGCombine</a></code> callback on <code><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a></code> nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49072">49072</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49046">foldMaskedMergeImpl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>.</p>

</div>
</div>
<a id="a70a3356be1e0bc8db5a2e2e5d8e6d7b1" name="a70a3356be1e0bc8db5a2e2e5d8e6d7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a3356be1e0bc8db5a2e2e5d8e6d7b1">&#9670;&#160;</a></span>foldMaskedMergeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldMaskedMergeImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And0_L</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And0_R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And1_L</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And1_R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49046">49046</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00216">llvm::ISD::FREEZE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11632">llvm::isBitwiseNot()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49072">foldMaskedMerge()</a>.</p>

</div>
</div>
<a id="a4f80d4b8b70f58b247193379a39d5541" name="a4f80d4b8b70f58b247193379a39d5541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f80d4b8b70f58b247193379a39d5541">&#9670;&#160;</a></span>foldVectorXorShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldVectorXorShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turn vector tests of the signbit in the form of: xor (sra X, elt_size(X)-1), -1 into: pcmpgt X, -1. </p>
<p>This should be called before type legalization because the pattern may not persist after that. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49551">49551</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11642">llvm::isConstOrConstSplat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>.</p>

</div>
</div>
<a id="adb73c9adac12d432923cc883aa607798" name="adb73c9adac12d432923cc883aa607798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb73c9adac12d432923cc883aa607798">&#9670;&#160;</a></span>foldXor1SetCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXor1SetCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold a xor(setcc cond, val), 1 --&gt; setcc (inverted(cond), val) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51701">51701</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03162">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="a974687eecfd14705774360c10e1c731a" name="a974687eecfd14705774360c10e1c731a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974687eecfd14705774360c10e1c731a">&#9670;&#160;</a></span>foldXorTruncShiftIntoCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> foldXorTruncShiftIntoCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to turn tests against the signbit in the form of: XOR(TRUNCATE(SRL(X, size(X)-1)), 1) into: SETGT(X, -1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l49496">49496</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51772">combineXor()</a>.</p>

</div>
</div>
<a id="a1aaf80606aacd8b3128f1fa1805c6f88" name="a1aaf80606aacd8b3128f1fa1805c6f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aaf80606aacd8b3128f1fa1805c6f88">&#9670;&#160;</a></span>getAltBitOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getAltBitOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42421">42421</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42432">adjustBitcastSrcVectorSSE1()</a>.</p>

</div>
</div>
<a id="aee0563473c2eed4e233b639b9ae36911" name="aee0563473c2eed4e233b639b9ae36911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0563473c2eed4e233b639b9ae36911">&#9670;&#160;</a></span>getAVX2GatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX2GatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26284">26284</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00887">llvm::X86ISD::MGATHER</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a9606293f9b700b964e76f7fd75a0b4c9" name="a9606293f9b700b964e76f7fd75a0b4c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9606293f9b700b964e76f7fd75a0b4c9">&#9670;&#160;</a></span>getAVX512Node()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX512Node </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04123">4123</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00154">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="AArch64ISelDAGToDAG_8cpp_source.html#l01167">Widen()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48793">canonicalizeBitSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>.</p>

</div>
</div>
<a id="ae764d3ee202a305acb0ce1f52b9719fa" name="ae764d3ee202a305acb0ce1f52b9719fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae764d3ee202a305acb0ce1f52b9719fa">&#9670;&#160;</a></span>getAVX512TruncNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getAVX512TruncNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroUppers</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09955">9955</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09955">getAVX512TruncNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09955">getAVX512TruncNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10016">lowerShuffleWithVPMOV()</a>.</p>

</div>
</div>
<a id="af562c13824c699d3ad285b58f77c23d8" name="af562c13824c699d3ad285b58f77c23d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af562c13824c699d3ad285b58f77c23d8">&#9670;&#160;</a></span>getBitSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBitSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04403">4403</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">LowerABD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">lowerShuffleAsBitBlend()</a>.</p>

</div>
</div>
<a id="a4c12f91ece9d610376d4655adfe7cd53" name="a4c12f91ece9d610376d4655adfe7cd53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c12f91ece9d610376d4655adfe7cd53">&#9670;&#160;</a></span>getBMIMatchingOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBMIMatchingOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>OpMustEq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48465">48465</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48465">getBMIMatchingOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48510">combineBMILogicOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l48465">getBMIMatchingOp()</a>.</p>

</div>
</div>
<a id="a61f23ea50bb7d5e61ca17b8d73bc7f7e" name="a61f23ea50bb7d5e61ca17b8d73bc7f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f23ea50bb7d5e61ca17b8d73bc7f7e">&#9670;&#160;</a></span>getBROADCAST_LOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBROADCAST_LOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *&#160;</td>
          <td class="paramname"><em>Mem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06225">6225</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01400">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00485">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01335">llvm::MemSDNode::isNonTemporal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11469">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01308">llvm::MemSDNode::readMem()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55246">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">lowerV2X128Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a8b9766fd6e7fa9f1d99f19fb8bcfe993" name="a8b9766fd6e7fa9f1d99f19fb8bcfe993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b9766fd6e7fa9f1d99f19fb8bcfe993">&#9670;&#160;</a></span>getBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>BitNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for attempting to create a <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa081ba89905b8c040bee9e6944233a6e1" title="X86 bit-test instructions.">X86ISD::BT</a> node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21801">21801</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00091">llvm::X86ISD::BT</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45629">combineCarryThroughADD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22788">LowerAndToBT()</a>.</p>

</div>
</div>
<a id="a1abbecb57e09bf906ab1503722015802" name="a1abbecb57e09bf906ab1503722015802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abbecb57e09bf906ab1503722015802">&#9670;&#160;</a></span>getConstantVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getConstantVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Undefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07049">7049</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="Constants_8cpp_source.html#l01342">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l01724">llvm::UndefValue::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00927">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00386">llvm::Constant::getIntegerValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00202">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="APFloat_8cpp_source.html#l00250">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEhalf()</a>, <a class="el" href="APFloat_8cpp_source.html#l00249">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07132">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="abee99e97f96cb26e6b8208e4d6c98fec" name="abee99e97f96cb26e6b8208e4d6c98fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abee99e97f96cb26e6b8208e4d6c98fec">&#9670;&#160;</a></span>getConstantVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getConstantVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>SplatValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SplatBitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07074">7074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="Constants_8cpp_source.html#l01342">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00927">llvm::ConstantFP::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00386">llvm::Constant::getIntegerValue()</a>, <a class="el" href="classllvm_1_1Type.html#a6a25ffe2ebf3154241881202468dca03">llvm::Type::getIntNTy()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="APFloat_8cpp_source.html#l00250">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00247">llvm::APFloatBase::IEEEhalf()</a>, <a class="el" href="APFloat_8cpp_source.html#l00249">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="afe7ad42a427fd0055f7f57f33b915252" name="afe7ad42a427fd0055f7f57f33b915252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe7ad42a427fd0055f7f57f33b915252">&#9670;&#160;</a></span>getConstVector() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Undefs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03687">3687</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APFloat_8cpp_source.html#l00250">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00249">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a4543bee5a482ba5cc2ca71b6ac93b920" name="a4543bee5a482ba5cc2ca71b6ac93b920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4543bee5a482ba5cc2ca71b6ac93b920">&#9670;&#160;</a></span>getConstVector() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td>
          <td class="paramname"><em>Bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03728">3728</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, and <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>.</p>

</div>
</div>
<a id="a2105859ef64dda1ac442681719f5c33b" name="a2105859ef64dda1ac442681719f5c33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2105859ef64dda1ac442681719f5c33b">&#9670;&#160;</a></span>getConstVector() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getConstVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Values</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsMask</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">3657</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52167">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47511">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38820">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03728">getConstVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a6d7162a570369a85f2a5238452e196e3" name="a6d7162a570369a85f2a5238452e196e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7162a570369a85f2a5238452e196e3">&#9670;&#160;</a></span>getEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04377">4377</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00922">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11757">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a1749d6a76a90f1117d344826f3e1e428" name="a1749d6a76a90f1117d344826f3e1e428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1749d6a76a90f1117d344826f3e1e428">&#9670;&#160;</a></span>getExtractedDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1APInt.html">APInt</a> getExtractedDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17840">17840</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17840">getExtractedDemandedElts()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="APInt_8cpp_source.html#l02986">llvm::APIntOps::ScaleBitMask()</a>, <a class="el" href="APInt_8h_source.html#l01291">llvm::APInt::setAllBits()</a>, and <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17840">getExtractedDemandedElts()</a>.</p>

</div>
</div>
<a id="a4fc43ca790e9a82ad51249f2e93d2e17" name="a4fc43ca790e9a82ad51249f2e93d2e17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fc43ca790e9a82ad51249f2e93d2e17">&#9670;&#160;</a></span>getFauxShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getFauxShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">5679</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00809">llvm::ISD::ANY_EXTEND_VECTOR_INREG</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="SmallVector_8h_source.html#l00623">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05027">createPackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05641">createShuffleMaskFromVSELECT()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00370">llvm::DecodeZeroExtendMask()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00154">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="ValueTypes_8h_source.html#l00359">llvm::EVT::getFixedSizeInBits()</a>, <a class="el" href="TypeSize_8h_source.html#l00187">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getFixedValue()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05049">getPackDemandedElts()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="ValueTypes_8h_source.html#l00226">llvm::EVT::isByteSized()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00177">llvm::X86ISD::PEXTRW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00185">llvm::X86ISD::PINSRB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00189">llvm::X86ISD::PINSRW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>, and <a class="el" href="APInt_8cpp_source.html#l01002">llvm::APInt::zextOrTrunc()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06174">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a75c0a729d679d7c1b8504537fbec5840" name="a75c0a729d679d7c1b8504537fbec5840"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75c0a729d679d7c1b8504537fbec5840">&#9670;&#160;</a></span>getGatherNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getGatherNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26316">26316</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00887">llvm::X86ISD::MGATHER</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a4f61cf26d62c676d9c56f47aff24c055" name="a4f61cf26d62c676d9c56f47aff24c055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f61cf26d62c676d9c56f47aff24c055">&#9670;&#160;</a></span>getHalfShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getHalfShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>HalfMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>HalfIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>HalfIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the input shuffle mask results in a vector that is undefined in all upper or lower half elements and that mask accesses only 2 halves of the shuffle's operands, return true. </p>
<p>A mask of half the width with mask indexes adjusted to access the extracted halves of the original shuffle operands is returned in HalfMask. HalfIdx1 and HalfIdx2 return whether the upper or lower half of each input operand is accessed. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15102">15102</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03448">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40807">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a178918533dcdc74ccc95c9ae8c43dcac" name="a178918533dcdc74ccc95c9ae8c43dcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178918533dcdc74ccc95c9ae8c43dcac">&#9670;&#160;</a></span>getHopForBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getHopForBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08052">8052</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01379">llvm::APInt::clearBit()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03836">insertSubVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="APInt_8h_source.html#l00829">llvm::APInt::lshr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08090">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="a8c620fc470731fdb2a41678c294a1e6c" name="a8c620fc470731fdb2a41678c294a1e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c620fc470731fdb2a41678c294a1e6c">&#9670;&#160;</a></span>getHorizDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getHorizDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedLHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedRHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05074">5074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, and <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae9857fae8de3da5730d5b06aca182624" name="ae9857fae8de3da5730d5b06aca182624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9857fae8de3da5730d5b06aca182624">&#9670;&#160;</a></span>getIndexFromUnindexedLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getIndexFromUnindexedLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Ld</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48264">48264</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02371">llvm::LSBaseSDNode::isIndexed()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48303">combineAndLoadToBZHI()</a>.</p>

</div>
</div>
<a id="a72580c3c077be0ea41a3636088e0e9d0" name="a72580c3c077be0ea41a3636088e0e9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72580c3c077be0ea41a3636088e0e9d0">&#9670;&#160;</a></span>getIndirectThunkSymbol()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * getIndirectThunkSymbol </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35071">35071</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="ad583c842b8bb943986245cd3dca82e46" name="ad583c842b8bb943986245cd3dca82e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad583c842b8bb943986245cd3dca82e46">&#9670;&#160;</a></span>getInstrStrFromOpNo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> getInstrStrFromOpNo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>AsmStrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31792">31792</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="StringRef_8h_source.html#l00052">llvm::StringRef::npos</a>, and <a class="el" href="DWARFFormValue_8h_source.html#l00179">llvm::dwarf::toString()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31835">llvm::X86TargetLowering::isInlineAsmTargetBranch()</a>.</p>

</div>
</div>
<a id="a999f6375546ae5d8aeb9024493fc118c" name="a999f6375546ae5d8aeb9024493fc118c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999f6375546ae5d8aeb9024493fc118c">&#9670;&#160;</a></span>getInvertedVectorForFMA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getInvertedVectorForFMA </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52669">52669</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10637">llvm::SelectionDAG::getNodeIfExists()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00290">llvm::ISD::isBuildVectorOfConstantFPSDNodes()</a>, <a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00405">llvm::ISD::STRICT_FMA</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52716">combineFMA()</a>.</p>

</div>
</div>
<a id="a7fb1a2451497dfdf1119bd9343bd3052" name="a7fb1a2451497dfdf1119bd9343bd3052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb1a2451497dfdf1119bd9343bd3052">&#9670;&#160;</a></span>getMaskNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getMaskNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return Mask with the necessary casting or extending for <code>Mask</code> according to <code>MaskVT</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">25116</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00421">llvm::MVT::bitsLE()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l12261">llvm::SelectionDAG::SplitScalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26316">getGatherNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26385">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26354">getScatterNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25150">getVectorMaskingNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="a09ae114d2f55d00d9ab5a397e0de0298" name="a09ae114d2f55d00d9ab5a397e0de0298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ae114d2f55d00d9ab5a397e0de0298">&#9670;&#160;</a></span>getNullFPConstForNullVal()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getNullFPConstForNullVal </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a value is a scalar FP zero or a vector FP zero (potentially including undefined elements), return a zero constant that may be used to fold away that value. </p>
<p>In the case of a vector, the returned constant will not contain undefined elements even if the input parameter does. This makes it suitable to be used as a replacement operand with operations (eg, bitwise-and) where an undef should not propagate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51916">51916</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51906">isNullFPScalarOrVectorConst()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51959">combineFAnd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51976">combineFAndn()</a>.</p>

</div>
</div>
<a id="a4a458b41b670c695bfe6c37217b7007c" name="a4a458b41b670c695bfe6c37217b7007c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a458b41b670c695bfe6c37217b7007c">&#9670;&#160;</a></span>getOnesVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getOnesVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all bits set. </p>
<p>Always build ones vectors as &lt;4 x i32&gt;, &lt;8 x i32&gt; or &lt;16 x i32&gt;. Then bitcast to their original type, ensuring they get CSE'd. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04367">4367</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55457">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l08292">materializeVectorConstant()</a>.</p>

</div>
</div>
<a id="afe1ee0c3600d3982d5dcb722f8079ebd" name="afe1ee0c3600d3982d5dcb722f8079ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1ee0c3600d3982d5dcb722f8079ebd">&#9670;&#160;</a></span>getOneTrueElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getOneTrueElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If V is a build vector of boolean constants and exactly one of those constants is true, return the operand index of that true element. </p>
<p>Otherwise, return -1. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50083">50083</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50118">getParamsForOneTrueMaskedElt()</a>.</p>

</div>
</div>
<a id="ac6f8d5cb14c373704b5faf9320598eb3" name="ac6f8d5cb14c373704b5faf9320598eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6f8d5cb14c373704b5faf9320598eb3">&#9670;&#160;</a></span>getOpcodeForIndirectThunk()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getOpcodeForIndirectThunk </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RPOpc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l35057">35057</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a4d4c97240f140a6a8c3003d0e19798be" name="a4d4c97240f140a6a8c3003d0e19798be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4c97240f140a6a8c3003d0e19798be">&#9670;&#160;</a></span>getPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>PackHiHalf</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a node that packs the LHS + RHS nodes together at half width. </p>
<p>May return <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>/PACKUS, packing the top/bottom half. TODO: Add subvector splitting if/when we have a need for it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04481">4481</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04899">llvm::SelectionDAG::ComputeMaxSignificantBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00287">llvm::KnownBits::countMaxActiveBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28241">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28384">LowervXi8MulWithUNPCK()</a>.</p>

</div>
</div>
<a id="a2e33cb0aa9b4fbae99810b4d70d29f25" name="a2e33cb0aa9b4fbae99810b4d70d29f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33cb0aa9b4fbae99810b4d70d29f25">&#9670;&#160;</a></span>getPackDemandedElts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getPackDemandedElts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedLHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedRHS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05049">5049</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, and <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l36527">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36874">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l41707">llvm::X86TargetLowering::SimplifyDemandedBitsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ab7458c4c1d0b716494b03ba16ee86ad2" name="ab7458c4c1d0b716494b03ba16ee86ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7458c4c1d0b716494b03ba16ee86ad2">&#9670;&#160;</a></span>getParamsForOneTrueMaskedElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getParamsForOneTrueMaskedElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadStoreSDNode.html">MaskedLoadStoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>MaskedOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a> &amp;&#160;</td>
          <td class="paramname"><em>Alignment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a masked memory load/store operation, return true if it has one mask bit set. </p>
<p>If it has one mask bit set, then also return the memory address of the scalar element to load/store, the vector index to insert/extract that scalar element, and the alignment for the scalar memory access. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50118">50118</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="Alignment_8h_source.html#l00212">llvm::commonAlignment()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01400">llvm::MemSDNode::getBasePtr()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02670">llvm::MaskedLoadStoreSDNode::getMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50083">getOneTrueElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, and <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50148">reduceMaskedLoadToScalarLoad()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l50284">reduceMaskedStoreToScalarStore()</a>.</p>

</div>
</div>
<a id="a2d9cc3992fa2c2c207bcbbba87b02760" name="a2d9cc3992fa2c2c207bcbbba87b02760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9cc3992fa2c2c207bcbbba87b02760">&#9670;&#160;</a></span>getPMOVMSKB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPMOVMSKB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">30765</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">getPMOVMSKB()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12321">llvm::SelectionDAG::SplitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43354">combinePredicateReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45688">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">getPMOVMSKB()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30793">LowerBITCAST()</a>.</p>

</div>
</div>
<a id="a5faf3b82955e9d3292cda43f3e23c706" name="a5faf3b82955e9d3292cda43f3e23c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5faf3b82955e9d3292cda43f3e23c706">&#9670;&#160;</a></span>getPrefetchNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getPrefetchNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26385">26385</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10491">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">getMaskNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02228">llvm::SelectionDAG::getRegister()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="aed7f179be3c007d1be442c9864380289" name="aed7f179be3c007d1be442c9864380289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7f179be3c007d1be442c9864380289">&#9670;&#160;</a></span>getPSHUFShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; int, 4 &gt; getPSHUFShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the PSHUF-style mask from PSHUF node. </p>
<p>This is a very minor wrapper around getTargetShuffleMask to easy forming v4 PSHUF-style masks that can be reused with such instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39391">39391</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39435">combineRedundantDWordShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="ae020054e3ff6b34b048afacab677d69b" name="ae020054e3ff6b34b048afacab677d69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae020054e3ff6b34b048afacab677d69b">&#9670;&#160;</a></span>getReadTimeStampCounter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void getReadTimeStampCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handles the lowering of builtin intrinsics that read the time stamp counter (x86_rdtsc and x86_rdtscp). </p>
<p>This function is also used to custom lower READCYCLECOUNTER nodes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26470">26470</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26415">expandIntrinsicWChainHelper()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26491">LowerREADCYCLECOUNTER()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a364f821dff38ffee838e1212ab490c9d" name="a364f821dff38ffee838e1212ab490c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a364f821dff38ffee838e1212ab490c9d">&#9670;&#160;</a></span>getScalarMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Creates an SDNode for a predicated scalar operation. </p>
<dl class="section return"><dt>Returns</dt><dd>(X86vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>). The mask is coming as MVT::i8 and it should be transformed to MVT::v1i1 while lowering masking intrinsics. The main difference between ScalarMaskingNode and VectorMaskingNode is using "X86select" instead of "vselect". We just can't create the "vselect" node for a scalar instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25176">25176</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00111">llvm::X86ISD::FSETCCM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00112">llvm::X86ISD::FSETCCM_SAE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00098">llvm::X86ISD::SELECTS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00504">llvm::X86ISD::VFPCLASSS</a>.</p>

</div>
</div>
<a id="ac6d9a708e0caf9a4220ab7563f7c2ea5" name="ac6d9a708e0caf9a4220ab7563f7c2ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d9a708e0caf9a4220ab7563f7c2ea5">&#9670;&#160;</a></span>getScalarValueForVectorElement()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScalarValueForVectorElement </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to get a scalar value for a specific element of a vector. </p>
<p>Looks through BUILD_VECTOR and SCALAR_TO_VECTOR nodes to find a scalar. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12040">12040</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>.</p>

</div>
</div>
<a id="a58f02653f9d350105b1ffc704762f90a" name="a58f02653f9d350105b1ffc704762f90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f02653f9d350105b1ffc704762f90a">&#9670;&#160;</a></span>getScatterNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getScatterNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ScaleOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26354">26354</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00888">llvm::X86ISD::MSCATTER</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a3638f5716ead3f20d8d8e348c10d8619" name="a3638f5716ead3f20d8d8e348c10d8619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3638f5716ead3f20d8d8e348c10d8619">&#9670;&#160;</a></span>getSEHRegistrationNodeSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getSEHRegistrationNodeSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25202">25202</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="EHPersonalities_8cpp_source.html#l00023">llvm::classifyEHPersonality()</a>, <a class="el" href="Function_8cpp_source.html#l01867">llvm::Function::getPersonalityFn()</a>, <a class="el" href="Function_8h_source.html#l00847">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aab34bedfd8d86f0adbefe4ae0e708f428">llvm::MSVC_CXX</a>, <a class="el" href="namespacellvm.html#a5d56157a385f8cd7d3e54ed87da1ba6aa1d0ce965d5884b3d11d6f26fac012613">llvm::MSVC_X86SEH</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l25225">recoverFramePointer()</a>.</p>

</div>
</div>
<a id="a10a82db92ba93d25912aaff75190896d" name="a10a82db92ba93d25912aaff75190896d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10a82db92ba93d25912aaff75190896d">&#9670;&#160;</a></span>getSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EFLAGS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for creating a <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21842">21842</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>.</p>

</div>
</div>
<a id="a0c4f8734623aa917fe30c3cce1abf4a3" name="a0c4f8734623aa917fe30c3cce1abf4a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c4f8734623aa917fe30c3cce1abf4a3">&#9670;&#160;</a></span>getShuffleHalfVectors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleHalfVectors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>HalfMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>HalfIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>HalfIdx2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UndefLower</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>UseConcat</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given the output values from <a class="el" href="X86ISelLowering_8cpp.html#a4f61cf26d62c676d9c56f47aff24c055" title="If the input shuffle mask results in a vector that is undefined in all upper or lower half elements a...">getHalfShuffleMask()</a>, create a half width shuffle of extracted vectors followed by an insert back to full width. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15153">15153</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40807">narrowShuffle()</a>.</p>

</div>
</div>
<a id="ada7f52028e75ee798b0fbbde2445b95e" name="ada7f52028e75ee798b0fbbde2445b95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7f52028e75ee798b0fbbde2445b95e">&#9670;&#160;</a></span>getShuffleScalarElt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleScalarElt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the scalar element that will make up the i'th element of the result of the vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06250">6250</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06250">getShuffleScalarElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00448">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07032">combineToConsecutiveLoads()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06250">getShuffleScalarElt()</a>.</p>

</div>
</div>
<a id="aadeaf4ecc93abb786c5e2aae78a5355c" name="aadeaf4ecc93abb786c5e2aae78a5355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadeaf4ecc93abb786c5e2aae78a5355c">&#9670;&#160;</a></span>getShuffleVectorZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getShuffleVectorZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector_shuffle of the specified vector of zero or undef vector. </p>
<p>This produces a shuffle where the low element of V2 is swizzled into the zero/undef vector, landing at element Idx. This produces a shuffle mask like 4,1,2,3 (idx=0) or 0,1,2,4 (idx=3). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04548">4548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19365">LowerUINT_TO_FP_i32()</a>.</p>

</div>
</div>
<a id="abf7fdf566795e8a3ba5a665bb8d3303f" name="abf7fdf566795e8a3ba5a665bb8d3303f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7fdf566795e8a3ba5a665bb8d3303f">&#9670;&#160;</a></span>getSplitVectorSrc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getSplitVectorSrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowCommute</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03764">3764</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45688">combinePTESTCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">combineSetCCMOVMSK()</a>.</p>

</div>
</div>
<a id="a5d39e675b72aafdb90b4ac24e229108d" name="a5d39e675b72aafdb90b4ac24e229108d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d39e675b72aafdb90b4ac24e229108d">&#9670;&#160;</a></span>getSUBriOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getSUBriOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLP64</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34695">34695</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ad9113ea8e53ba9c81f55f15c11c7a522" name="ad9113ea8e53ba9c81f55f15c11c7a522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9113ea8e53ba9c81f55f15c11c7a522">&#9670;&#160;</a></span>getTargetConstantBitsFromNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetConstantBitsFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>EltBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowWholeUndefs</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowPartialUndefs</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">4595</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00750">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="Constants_8cpp_source.html#l00418">llvm::Constant::getAggregateElement()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="ValueTracking_8cpp_source.html#l00093">getBitWidth()</a>, <a class="el" href="APInt_8h_source.html#l00449">llvm::APInt::getBoolValue()</a>, <a class="el" href="classllvm_1_1Type.html#ad076df2d159d18390589f69f60032ec4">llvm::Type::getPrimitiveSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="classllvm_1_1Type.html#a766db71cb4bfd7e802ac613ed98fc6b5">llvm::Type::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="APInt_8cpp_source.html#l00620">llvm::APInt::getSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04570">getTargetConstantFromBasePtr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, <a class="el" href="Value_8h_source.html#l00255">llvm::Value::getType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00368">llvm::APInt::insertBits()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03466">isAnyInRange()</a>, <a class="el" href="Type_8h_source.html#l00157">llvm::Type::isDoubleTy()</a>, <a class="el" href="Type_8h_source.html#l00154">llvm::Type::isFloatTy()</a>, <a class="el" href="Type_8h_source.html#l00143">llvm::Type::isHalfTy()</a>, <a class="el" href="Type_8h_source.html#l00228">llvm::Type::isIntegerTy()</a>, <a class="el" href="Type_8h_source.html#l00265">llvm::Type::isVectorTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00651">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8h_source.html#l01339">llvm::APInt::setBits()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48793">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52167">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42866">combineBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49937">combineLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53136">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">combineVectorPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47511">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47480">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38820">combineX86ShufflesConstants()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36527">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05641">createShuffleMaskFromVSELECT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04953">getTargetShuffleMaskIndices()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04926">llvm::X86::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51428">isFNEG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a9b587f36ca36e4b1ea00677b054254f3" name="a9b587f36ca36e4b1ea00677b054254f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b587f36ca36e4b1ea00677b054254f3">&#9670;&#160;</a></span>getTargetConstantFromBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getTargetConstantFromBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04570">4570</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01957">llvm::ConstantPoolSDNode::getConstVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01967">llvm::ConstantPoolSDNode::getOffset()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04563">getTargetConstantPoolFromBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01953">llvm::ConstantPoolSDNode::isMachineConstantPoolEntry()</a>, and <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49937">combineLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>.</p>

</div>
</div>
<a id="ab0bb270c4647dee5b3ba4ff11bf30016" name="ab0bb270c4647dee5b3ba4ff11bf30016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bb270c4647dee5b3ba4ff11bf30016">&#9670;&#160;</a></span>getTargetConstantFromNode() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>Load</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">4577</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04570">getTargetConstantFromBasePtr()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">canonicalizeShuffleWithOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combineMul()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04589">llvm::X86TargetLowering::getTargetConstantFromLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04583">getTargetConstantFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40899">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle()</a>.</p>

</div>
</div>
<a id="a65019b9eb5c8ddb340cd59e8e15470b0" name="a65019b9eb5c8ddb340cd59e8e15470b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65019b9eb5c8ddb340cd59e8e15470b0">&#9670;&#160;</a></span>getTargetConstantFromNode() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Constant.html">Constant</a> * getTargetConstantFromNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04583">4583</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>.</p>

</div>
</div>
<a id="ae2ec65243c8d75255ee9537d4040d0aa" name="ae2ec65243c8d75255ee9537d4040d0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ec65243c8d75255ee9537d4040d0aa">&#9670;&#160;</a></span>getTargetConstantPoolFromBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> * getTargetConstantPoolFromBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Ptr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04563">4563</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00149">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00153">llvm::X86ISD::WrapperRIP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04570">getTargetConstantFromBasePtr()</a>.</p>

</div>
</div>
<a id="af71303967827d0c63f1caa626e59aa38" name="af71303967827d0c63f1caa626e59aa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af71303967827d0c63f1caa626e59aa38">&#9670;&#160;</a></span>getTargetShuffleAndZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleAndZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Decode a target shuffle mask and inputs and see if any values are known to be undef or zero from their inputs. </p>
<p>Returns true if the target shuffle mask was decoded. FIXME: Merge this with computeZeroableShuffleElements? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">5508</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06174">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="acb74cb21d8fa460f25834fb226bfc6fa" name="acb74cb21d8fa460f25834fb226bfc6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb74cb21d8fa460f25834fb226bfc6fa">&#9670;&#160;</a></span>getTargetShuffleInputs() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calls getTargetShuffleAndZeroables to resolve a target shuffle mask's inputs and then sets the SM_SentinelUndef and SM_SentinelZero values. </p>
<p>Returns true if the target shuffle mask was decoded. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06174">6174</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">getTargetShuffleAndZeroables()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00448">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05608">resolveTargetShuffleFromZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05625">resolveZeroablesFromTargetShuffle()</a>.</p>

</div>
</div>
<a id="a27d46d110a0572a24271e707cbeebb79" name="a27d46d110a0572a24271e707cbeebb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d46d110a0572a24271e707cbeebb79">&#9670;&#160;</a></span>getTargetShuffleInputs() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>DemandedElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">6200</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55457">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43641">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42213">llvm::X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae903428eabca0546973c2695d608bbc9" name="ae903428eabca0546973c2695d608bbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae903428eabca0546973c2695d608bbc9">&#9670;&#160;</a></span>getTargetShuffleInputs() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownElts</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06210">6210</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>.</p>

</div>
</div>
<a id="a75ebe500aeb42d0daf4d8081db6fc6f4" name="a75ebe500aeb42d0daf4d8081db6fc6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ebe500aeb42d0daf4d8081db6fc6f4">&#9670;&#160;</a></span>getTargetShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowSentinelZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05410">5410</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a id="a75f658c75b135fdd8ffee5218e907db3" name="a75f658c75b135fdd8ffee5218e907db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f658c75b135fdd8ffee5218e907db3">&#9670;&#160;</a></span>getTargetShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowSentinelZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Calculates the shuffle mask corresponding to the target-specific opcode. </p>
<p>If the mask could be calculated, returns it in <code>Mask</code>, returns the shuffle operands in <code>Ops</code>, and returns true. Sets <code>IsUnary</code> to true if only one source is used. Note that this will set IsUnary for shuffles which use a single input multiple times, and in those cases it will adjust the mask to only have indices within that single input. It is an error to call this with non-empty Mask/Ops vectors. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">5108</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00314">llvm::DecodeBLENDMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00399">llvm::DecodeEXTRQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00026">llvm::DecodeINSERTPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00436">llvm::DecodeINSERTQIMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00091">llvm::DecodeMOVDDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00060">llvm::DecodeMOVHLPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00069">llvm::DecodeMOVLHPSMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00084">llvm::DecodeMOVSHDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00077">llvm::DecodeMOVSLDUPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00124">llvm::DecodePALIGNRMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00292">llvm::DecodePSHUFBMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00163">llvm::DecodePSHUFHWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00177">llvm::DecodePSHUFLWMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00147">llvm::DecodePSHUFMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00099">llvm::DecodePSLLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00111">llvm::DecodePSRLDQMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00390">llvm::DecodeScalarMoveMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00200">llvm::DecodeSHUFPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00217">llvm::DecodeUNPCKHMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00233">llvm::DecodeUNPCKLMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00138">llvm::DecodeVALIGNMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00249">llvm::DecodeVectorBroadcast()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00280">llvm::DecodeVPERM2X128Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00498">llvm::DecodeVPERMIL2PMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00476">llvm::DecodeVPERMILPMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00363">llvm::DecodeVPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00558">llvm::DecodeVPERMV3Mask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00544">llvm::DecodeVPERMVMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00324">llvm::DecodeVPPERMMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00263">llvm::decodeVSHUF64x2FamilyMask()</a>, <a class="el" href="X86ShuffleDecode_8cpp_source.html#l00384">llvm::DecodeZeroMoveLowMask()</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04953">getTargetShuffleMaskIndices()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">canonicalizeShuffleWithOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36527">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36874">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39391">getPSHUFShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06250">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">getTargetShuffleAndZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l05410">getTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="ab05ad372d1e6700f8125ad1fee07271b" name="ab05ad372d1e6700f8125ad1fee07271b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05ad372d1e6700f8125ad1fee07271b">&#9670;&#160;</a></span>getTargetShuffleMaskIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getTargetShuffleMaskIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>MaskNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaskEltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RawMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>UndefElts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04953">4953</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="a4cedb117165debe9de7d0a038f9da333" name="a4cedb117165debe9de7d0a038f9da333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cedb117165debe9de7d0a038f9da333">&#9670;&#160;</a></span>getTargetVShiftByConstNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftByConstNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>ShiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts where the shift amount is a constant. </p>
<p>Takes immediate version of shift as input. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">24967</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06051">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48202">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53136">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47480">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28241">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28463">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28570">LowerMULO()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28894">LowerShiftByScalarImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29039">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="a0f73140cd7f0b2c566b8ee7c1b86042d" name="a0f73140cd7f0b2c566b8ee7c1b86042d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f73140cd7f0b2c566b8ee7c1b86042d">&#9670;&#160;</a></span>getTargetVShiftNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getTargetVShiftNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ShAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>ShAmtIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle vector element shifts by a splat shift amount. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25019">25019</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06051">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24947">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00831">llvm::ISD::ZERO_EXTEND_VECTOR_INREG</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29039">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="adae1a1e766f05a764ea4cb9ca42212d7" name="adae1a1e766f05a764ea4cb9ca42212d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae1a1e766f05a764ea4cb9ca42212d7">&#9670;&#160;</a></span>getTargetVShiftUniformOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getTargetVShiftUniformOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsVariable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24947">24947</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00352">llvm::X86ISD::VSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00354">llvm::X86ISD::VSRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00353">llvm::X86ISD::VSRL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47480">combineVectorShiftVar()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25019">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28894">LowerShiftByScalarImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29039">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="a414463194c061b8046b0256a747be8c5" name="a414463194c061b8046b0256a747be8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414463194c061b8046b0256a747be8c5">&#9670;&#160;</a></span>GetTLSADDR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> GetTLSADDR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Chain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>InGlue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ReturnReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classchar.html">char</a>&#160;</td>
          <td class="paramname"><em>OperandFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>LocalDynamic</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18516">18516</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00732">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01810">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01811">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00720">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00610">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00614">llvm::MachineFrameInfo::setHasCalls()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00288">llvm::X86ISD::TLSADDR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00292">llvm::X86ISD::TLSBASEADDR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18548">LowerToTLSGeneralDynamicModel32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18562">LowerToTLSGeneralDynamicModel64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18570">LowerToTLSGeneralDynamicModelX32()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18576">LowerToTLSLocalDynamicModel()</a>.</p>

</div>
</div>
<a id="afaf1cbe4bd00ba18fb62321d5cbe4646" name="afaf1cbe4bd00ba18fb62321d5cbe4646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf1cbe4bd00ba18fb62321d5cbe4646">&#9670;&#160;</a></span>getUnderlyingExtractedFromVec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getUnderlyingExtractedFromVec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>ExtractedFromVec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExtIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For an EXTRACT_VECTOR_ELT with a constant index return the real underlying vector and index. </p>
<p>Modifies <code>ExtractedFromVec</code> to the real vector and returns the real index. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07373">7373</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01654">llvm::SDNode::getAsZExtVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01572">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07403">buildFromShuffleMostly()</a>.</p>

</div>
</div>
<a id="aa9589ec3f929c700043a0e16b512e41a" name="aa9589ec3f929c700043a0e16b512e41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9589ec3f929c700043a0e16b512e41a">&#9670;&#160;</a></span>getUnpackh()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackh </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackh operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">4471</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04410">llvm::createUnpackShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04442">getVectorShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19961">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30861">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28241">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28384">LowervXi8MulWithUNPCK()</a>.</p>

</div>
</div>
<a id="ac62da151f0f1229e0bdc97b26645bfc5" name="ac62da151f0f1229e0bdc97b26645bfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62da151f0f1229e0bdc97b26645bfc5">&#9670;&#160;</a></span>getUnpackl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getUnpackl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector_shuffle node for an unpackl operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">4463</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04410">llvm::createUnpackShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04442">getVectorShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30861">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28241">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19297">LowerUINT_TO_FP_i64()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28384">LowervXi8MulWithUNPCK()</a>.</p>

</div>
</div>
<a id="a72d002525e00017d195765b959cd0bc9" name="a72d002525e00017d195765b959cd0bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d002525e00017d195765b959cd0bc9">&#9670;&#160;</a></span>getV4X86ShuffleImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getV4X86ShuffleImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a 4-lane 8-bit shuffle immediate for a mask. </p>
<p>This helper function produces an 8-bit shuffle immediate corresponding to the ubiquitous shuffle encoding scheme used in x86 instructions for shuffling 4 lanes. It can be used with most of the PSHUF instructions for example.</p>
<p>NB: We rely heavily on "undef" masks preserving the input lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09632">9632</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="STLExtras_8h_source.html#l01758">llvm::find_if()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47511">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a6e1c868e1b38f5eb5034beb9ce6d7ef0" name="a6e1c868e1b38f5eb5034beb9ce6d7ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e1c868e1b38f5eb5034beb9ce6d7ef0">&#9670;&#160;</a></span>getV4X86ShuffleImm8ForMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getV4X86ShuffleImm8ForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">9656</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09632">getV4X86ShuffleImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39435">combineRedundantDWordShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47432">combineVectorHADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47511">combineVectorShiftImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11757">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a27efc9c5964a347b59ed81340d86e29e" name="a27efc9c5964a347b59ed81340d86e29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efc9c5964a347b59ed81340d86e29e">&#9670;&#160;</a></span>getVectorMaskingNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorMaskingNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>PreservedSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return (and <code>Op</code>, <code>Mask</code>) for compare instructions or (vselect <code>Mask</code>, <code>Op</code>, <code>PreservedSrc</code>) for others along with the necessary casting or extending for <code>Mask</code> when lowering masking intrinsics. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25150">25150</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>.</p>

</div>
</div>
<a id="a43be1b9abf919e872b51cfd766dbe8ed" name="a43be1b9abf919e872b51cfd766dbe8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43be1b9abf919e872b51cfd766dbe8ed">&#9670;&#160;</a></span>getVectorShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04442">4442</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>.</p>

</div>
</div>
<a id="a82ea3e3b3362aee4beee97df4ed04ec2" name="a82ea3e3b3362aee4beee97df4ed04ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ea3e3b3362aee4beee97df4ed04ec2">&#9670;&#160;</a></span>getVShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getVShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isLeft</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLowering.html">TargetLowering</a> &amp;&#160;</td>
          <td class="paramname"><em>TLI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a vector logical shift node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06616">6616</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

</div>
</div>
<a id="a651517ed6e7ef461a9ef4f78a060f18a" name="a651517ed6e7ef461a9ef4f78a060f18a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651517ed6e7ef461a9ef4f78a060f18a">&#9670;&#160;</a></span>getX86XALUOOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; getX86XALUOOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23741">23741</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::SMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00331">llvm::ISD::SMULO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00324">llvm::ISD::UADDO</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::UMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00332">llvm::ISD::UMULO</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00328">llvm::ISD::USUBO</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23786">LowerXALUO()</a>.</p>

</div>
</div>
<a id="ac007ab17eae964d8d0dc51a9cd535667" name="ac007ab17eae964d8d0dc51a9cd535667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac007ab17eae964d8d0dc51a9cd535667">&#9670;&#160;</a></span>getZeroVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> getZeroVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a vector of specified type with all zero elements. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03735">3735</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, and <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>.</p>

</div>
</div>
<a id="a4fcce77c24f1d3552f7251b1988ec310" name="a4fcce77c24f1d3552f7251b1988ec310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fcce77c24f1d3552f7251b1988ec310">&#9670;&#160;</a></span>hasBZHI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasBZHI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48282">48282</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::isScalarInteger()</a>, and <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l01865">true</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48303">combineAndLoadToBZHI()</a>.</p>

</div>
</div>
<a id="afd81b6b6c94f4d8bc640c9e18cf39186" name="afd81b6b6c94f4d8bc640c9e18cf39186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd81b6b6c94f4d8bc640c9e18cf39186">&#9670;&#160;</a></span>hasFPCMov()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasFPCMov </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is there a floating point cmov for the specific X86 condition code? Current x86 isa includes the following FP cmov instructions: fcmovb, fcomvbe, fcomve, fcmovu, fcmovae, fcmova, fcmovne, fcmovnu. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02831">2831</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46116">combineCMov()</a>.</p>

</div>
</div>
<a id="ac920f476758be52d3901976f91f26552" name="ac920f476758be52d3901976f91f26552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac920f476758be52d3901976f91f26552">&#9670;&#160;</a></span>hasIdenticalHalvesShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasIdenticalHalvesShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if a shuffle mask chooses elements identically in its top and bottom halves. </p>
<p>For example, any splat mask has the same top and bottom halves. If an element is undefined in only one half of the mask, the halves are not considered identical. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09614">9614</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19961">LowerAVXExtend()</a>.</p>

</div>
</div>
<a id="a37275b44ee2af4598d1782f93d9204f3" name="a37275b44ee2af4598d1782f93d9204f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37275b44ee2af4598d1782f93d9204f3">&#9670;&#160;</a></span>hasNonFlagsUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> hasNonFlagsUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>return true if <code>Op</code> has a use that doesn't just read flags. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22384">22384</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01068">llvm::ISD::BRCOND</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="Value_8h_source.html#l00360">llvm::Value::use_begin()</a>.</p>

</div>
</div>
<a id="a10bc55b7d7f53073cf539ae7a34a74ef" name="a10bc55b7d7f53073cf539ae7a34a74ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bc55b7d7f53073cf539ae7a34a74ef">&#9670;&#160;</a></span>incDecVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> incDecVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsInc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NSW</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a buildvector constant, return a new vector constant with each element incremented or decremented. </p>
<p>If incrementing or decrementing would result in unsigned overflow or underflow or this is not a simple vector constant, return an empty value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22973">22973</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00383">llvm::APInt::isMaxSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00377">llvm::APInt::isMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00401">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52906">combineSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l23007">LowerVSETCCWithSUBUS()</a>.</p>

</div>
</div>
<a id="a22d41ad70a90ca184815fa009b650b97" name="a22d41ad70a90ca184815fa009b650b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d41ad70a90ca184815fa009b650b97">&#9670;&#160;</a></span>insert128BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert128BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generate a DAG to put 128-bits into a vector &gt; 128 bits. </p>
<p>This sets things up to match to an AVX VINSERTF128/VINSERTI128 or AVX-512 VINSERTF32x4/VINSERTI32x4 instructions or a simple superregister reference. Idx is an index in the 128 bits we want. It need not be aligned to a 128-bit boundary. That makes lowering INSERT_VECTOR_ELT operations easier. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03866">3866</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03836">insertSubVector()</a>, and <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18266">LowerSCALAR_TO_VECTOR()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">lowerV4X128Shuffle()</a>.</p>

</div>
</div>
<a id="a1c34ea579237aedce7149724afc490ab" name="a1c34ea579237aedce7149724afc490ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c34ea579237aedce7149724afc490ab">&#9670;&#160;</a></span>insert1BitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insert1BitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert i1-subvector to i1-vector. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04187">4187</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8h_source.html#l01399">llvm::APInt::flipAllBits()</a>, <a class="el" href="APInt_8h_source.html#l00236">llvm::APInt::getBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00950">llvm::SDNode::ops()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03902">widenMaskVectorType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18305">LowerINSERT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a753b74cc2bc0353743c54e17f9e8acb3" name="a753b74cc2bc0353743c54e17f9e8acb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a753b74cc2bc0353743c54e17f9e8acb3">&#9670;&#160;</a></span>InsertBitToMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> InsertBitToMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Insert one bit to mask vector, like v16i1 or v8i1. </p>
<p>AVX-512 feature. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18030">18030</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a7cb0f27acb965339dde328392c1adaf7" name="a7cb0f27acb965339dde328392c1adaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cb0f27acb965339dde328392c1adaf7">&#9670;&#160;</a></span>insertSubVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> insertSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Result</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>IdxVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vectorWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03836">3836</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04352">concatSubVectors()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08052">getHopForBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03866">insert128BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="aa30164b8008b40271942859d6196d0d8" name="aa30164b8008b40271942859d6196d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30164b8008b40271942859d6196d0d8">&#9670;&#160;</a></span>is128BitLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing 128-bit lanes in this shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">9280</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09264">isLaneCrossingShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13672">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10906">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aab9703e1717da1bad9f8bbd3785517dc" name="aab9703e1717da1bad9f8bbd3785517dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab9703e1717da1bad9f8bbd3785517dc">&#9670;&#160;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09360">9360</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l09324">isRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="a2cd446e684755fec65fa6ed3647fbb05" name="a2cd446e684755fec65fa6ed3647fbb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd446e684755fec65fa6ed3647fbb05">&#9670;&#160;</a></span>is128BitLaneRepeatedShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">9354</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l09324">isRepeatedShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11290">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="ae0b6e8508f5bf0ae450bb0b77296f356" name="ae0b6e8508f5bf0ae450bb0b77296f356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b6e8508f5bf0ae450bb0b77296f356">&#9670;&#160;</a></span>is128BitUnpackShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is128BitUnpackShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09589">9589</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04410">llvm::createUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">lowerShuffleOfExtractsAsVperm()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a41f482a133174a75f0ba10057f7adbb5" name="a41f482a133174a75f0ba10057f7adbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f482a133174a75f0ba10057f7adbb5">&#9670;&#160;</a></span>is256BitLaneRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> is256BitLaneRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each 256-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09367">9367</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l09324">isRepeatedShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a10f0c9e6db4a0388d577d2da5a0487ca" name="a10f0c9e6db4a0388d577d2da5a0487ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10f0c9e6db4a0388d577d2da5a0487ca">&#9670;&#160;</a></span>isAddSubOrSubAdd() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NumExtracts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsSubAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff <code>BV</code> builds a vector with the result equivalent to the result of ADDSUB/SUBADD operation. </p>
<p>If true is returned then the operands of ADDSUB = Opnd0 +- Opnd1 (SUBADD = Opnd0 -+ Opnd1) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07770">7770</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00211">llvm::ISD::UNDEF</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40720">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07925">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="abcc89aad99c6a03adb5443eb5fa9f93c" name="abcc89aad99c6a03adb5443eb5fa9f93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc89aad99c6a03adb5443eb5fa9f93c">&#9670;&#160;</a></span>isAddSubOrSubAdd() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubOrSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsSubAdd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff the shuffle node <code>N</code> can be replaced with ADDSUB(SUBADD) operation. </p>
<p>If true is returned then the operands of ADDSUB(SUBADD) operation are written to the parameters <code>Opnd0</code> and <code>Opnd1</code>.</p>
<p>We combine shuffle to ADDSUB(SUBADD) directly on the abstract vector shuffle nodes so it is easier to generically match. We also insert dummy vector shuffle nodes for the operands which explicitly discard the lanes which are unused by this operation to try to flow through the rest of the combiner the fact that they're unused. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40617">40617</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40580">isAddSubOrSubAddMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>.</p>

</div>
</div>
<a id="adec1e608823a642d7ceb03c906e6d8f3" name="adec1e608823a642d7ceb03c906e6d8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec1e608823a642d7ceb03c906e6d8f3">&#9670;&#160;</a></span>isAddSubOrSubAddMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAddSubOrSubAddMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0Even</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks if the shuffle mask takes subsequent elements alternately from two vectors. </p>
<p>For example &lt;0, 5, 2, 7&gt; or &lt;8, 1, 10, 3, 12, 5, 14, 7&gt; are both correct. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40580">40580</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40677">combineShuffleToFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40617">isAddSubOrSubAdd()</a>.</p>

</div>
</div>
<a id="a20572d2a5543e9ee62228ec92cabc614" name="a20572d2a5543e9ee62228ec92cabc614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20572d2a5543e9ee62228ec92cabc614">&#9670;&#160;</a></span>isAndOrOfSetCCs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAndOrOfSetCCs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if node is an <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110ac513a7da1bf74fb3e3c594da8534f2d2" title="Bitwise operators - logical and, logical or, logical xor.">ISD::AND</a> or <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a7415ab9f2172c59a2ee7c7a02afa56a4">ISD::OR</a> of two <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa45f2ab1ba8d655b3fde883df17385b54" title="X86 SetCC.">X86ISD::SETCC</a> nodes each of which has no other use apart from the AND / OR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24578">24578</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>.</p>

</div>
</div>
<a id="a78e36e5bb680d0d59602e5ba15ad5bd3" name="a78e36e5bb680d0d59602e5ba15ad5bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e36e5bb680d0d59602e5ba15ad5bd3">&#9670;&#160;</a></span>isAnyInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAnyInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03466">3466</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, and <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>.</p>

</div>
</div>
<a id="ae99689589cdaf9234c2835f05623a842" name="ae99689589cdaf9234c2835f05623a842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99689589cdaf9234c2835f05623a842">&#9670;&#160;</a></span>isAnyZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAnyZero </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask is the zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">3471</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05108">getTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11290">matchShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aaa918c5d3579eabe089d56f7333b28d6" name="aaa918c5d3579eabe089d56f7333b28d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa918c5d3579eabe089d56f7333b28d6">&#9670;&#160;</a></span>isAnyZeroOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAnyZeroOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the value of any element in Mask is the zero or undef sentinel values. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03477">3477</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">combineSetCCMOVMSK()</a>.</p>

</div>
</div>
<a id="ad0dbaba301b3cd80185b8c6406fa1be6" name="ad0dbaba301b3cd80185b8c6406fa1be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0dbaba301b3cd80185b8c6406fa1be6">&#9670;&#160;</a></span>isBroadcastShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isBroadcastShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10990">10990</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">isUndefOrEqual()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10994">isNoopOrBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17218">lower1BitShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="a668dc2e56825f61a14fbb3116315668f" name="a668dc2e56825f61a14fbb3116315668f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668dc2e56825f61a14fbb3116315668f">&#9670;&#160;</a></span>isCMOVPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCMOVPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l34306">34306</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00112">MI</a>.</p>

</div>
</div>
<a id="af10cf44c8132db33091188f9530e9dee" name="af10cf44c8132db33091188f9530e9dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af10cf44c8132db33091188f9530e9dee">&#9670;&#160;</a></span>isEFLAGSLiveAfter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEFLAGSLiveAfter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>Itr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l33903">33903</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00331">llvm::MachineBasicBlock::end()</a>, <a class="el" href="iterator__range_8h_source.html#l00074">llvm::make_range()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00416">llvm::MachineBasicBlock::successors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l34291">checkAndUpdateEFLAGSKill()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l33924">emitXBegin()</a>.</p>

</div>
</div>
<a id="a9a574164d3518e850dc17bd9c7cea5ef" name="a9a574164d3518e850dc17bd9c7cea5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a574164d3518e850dc17bd9c7cea5ef">&#9670;&#160;</a></span>IsElementEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> IsElementEquivalent </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>MaskSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>ExpectedOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>ExpectedIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether the vector elements referenced by two shuffle masks are equivalent. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09420">9420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getNumOperands()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l10419">matchShuffleAsBlend()</a>.</p>

</div>
</div>
<a id="ababdb755e930b1b856496616c735a117" name="ababdb755e930b1b856496616c735a117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababdb755e930b1b856496616c735a117">&#9670;&#160;</a></span>isFMAddSubOrFMSubAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFMAddSubOrFMSubAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExpectedUses</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if is possible to fold MUL and an idiom that has already been recognized as ADDSUB/SUBADD(<code>Opnd0</code>, <code>Opnd1</code>) into FMADDSUB/FMSUBADD(x, y, <code>Opnd1</code>). </p>
<p>If (and only if) true is returned, the operands of FMADDSUB/FMSUBADD are written to parameters <code>Opnd0</code>, <code>Opnd1</code>, <code>Opnd2</code>.</p>
<p>Prior to calling this function it should be known that there is some SDNode that potentially can be replaced with an <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> operation using <code>Opnd0</code> and <code>Opnd1</code> as operands. Also, this method is called before replacement of such SDNode with ADDSUB operation. Thus the number of <code>Opnd0</code> uses is expected to be equal to 2. For example, this function may be called for the following IR: AB = fmul fast &lt;2 x double&gt; A, B Sub = fsub fast &lt;2 x double&gt; AB, C Add = fadd fast &lt;2 x double&gt; AB, C Addsub = shufflevector &lt;2 x double&gt; Sub, &lt;2 x double&gt; Add, &lt;2 x i32&gt; &lt;i32 0, i32 3&gt; There is a def for Addsub here, which potentially can be replaced by <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> operation: Addsub = <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> AB, C and such ADDSUB can further be replaced with FMADDSUB: Addsub = FMADDSUB A, B, C.</p>
<p>The main reason why this method is called before the replacement of the recognized ADDSUB idiom with ADDSUB operation is that such replacement is illegal sometimes. E.g. 512-bit ADDSUB is not available, while 512-bit FMADDSUB is. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07897">7897</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00213">llvm::X86Subtarget::hasAnyFMA()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11810">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, and <a class="el" href="LVOptions_8cpp_source.html#l00025">Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40720">combineShuffleToAddSubOrFMAddSub()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07925">lowerToAddSubOrFMAddSub()</a>.</p>

</div>
</div>
<a id="a37f06b796addd745c44af4546b84fe76" name="a37f06b796addd745c44af4546b84fe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f06b796addd745c44af4546b84fe76">&#9670;&#160;</a></span>isFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the negated value if the node <code>N</code> flips sign of FP value. </p>
<p>FP-negation node may have different forms: FNEG(x), FXOR (x, 0x80000000) or FSUB(0, x) AVX512F does not have FXOR, so FNEG is lowered as (bitcast (xor (bitcast x), (bitcast ConstantFP(0x80000000)))). In this case we go though all bitcasts. This also recognizes splat of a negated value and returns the splat of that value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51428">51428</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00928">llvm::ISD::FNEG</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51428">isFNEG()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00448">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51568">combineFneg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51605">llvm::X86TargetLowering::getNegatedExpression()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51428">isFNEG()</a>.</p>

</div>
</div>
<a id="a2740fb8073dd44c958e5ee272444fde8" name="a2740fb8073dd44c958e5ee272444fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2740fb8073dd44c958e5ee272444fde8">&#9670;&#160;</a></span>isFoldableUseOfShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFoldableUseOfShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07102">7102</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07102">isFoldableUseOfShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">isTargetShuffle()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00545">llvm::X86ISD::VPDPBUSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l07102">isFoldableUseOfShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07132">lowerBuildVectorAsBroadcast()</a>.</p>

</div>
</div>
<a id="a811049dc54f4a8053c0b34c8fa470a99" name="a811049dc54f4a8053c0b34c8fa470a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811049dc54f4a8053c0b34c8fa470a99">&#9670;&#160;</a></span>isFRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a vector register class. </p>
<p>I.e., FR* / VR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57074">57074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57096">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a83537c0760f3fe6e50ed6205bb999a59" name="a83537c0760f3fe6e50ed6205bb999a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83537c0760f3fe6e50ed6205bb999a59">&#9670;&#160;</a></span>isFreeToSplitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isFreeToSplitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03997">3997</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24455">LowerStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">matchTruncateWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55406">narrowExtractedVectorSelect()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44528">narrowVectorSelect()</a>.</p>

</div>
</div>
<a id="a0ae9685e0bfae51cfb048c3a2da8a06f" name="a0ae9685e0bfae51cfb048c3a2da8a06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ae9685e0bfae51cfb048c3a2da8a06f">&#9670;&#160;</a></span>isGRClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isGRClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a general purpose register class. </p>
<p>I.e., GR* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57064">57064</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57096">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a7deed7d39c19fcbc3252b3b0551d3c92" name="a7deed7d39c19fcbc3252b3b0551d3c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7deed7d39c19fcbc3252b3b0551d3c92">&#9670;&#160;</a></span>isHopBuildVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHopBuildVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07965">7965</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00044">llvm::ISD::DELETED_NODE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08090">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="ad2e0fe7139acc133abb4e80ac6b1be35" name="ad2e0fe7139acc133abb4e80ac6b1be35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e0fe7139acc133abb4e80ac6b1be35">&#9670;&#160;</a></span>isHorizontalBinOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHorizontalBinOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>HOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsCommutative</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>PostShuffleMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return 'true' if this vector operation is "horizontal" and return the operands for the horizontal operation in LHS and RHS. </p>
<p>A horizontal operation performs the binary operation on successive elements of its first operand, then on successive elements of its second operand, returning the resulting values in a vector. For example, if A = &lt; float a0, float a1, float a2, float a3 &gt; and B = &lt; float b0, float b1, float b2, float b3 &gt; then the result of doing a horizontal operation on A and B is A horizontal-op B = &lt; a0 op a1, a2 op a3, b0 op b1, b2 op b3 &gt;. In short, LHS and RHS are inspected to see if LHS op RHS is of the form A horizontal-op B, for some already available A and B, and if so then LHS is set to A, RHS to B, and the routine returns 'true'. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">50682</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SmallVector_8h_source.html#l00623">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a9cb3a7d37a9414f3dc2cdca773d6dee6">D</a>, <a class="el" href="SmallVector_8h_source.html#l00094">llvm::SmallVectorBase&lt; Size_T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06200">getTargetShuffleInputs()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09287">isMultiLaneShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06130">resolveTargetShuffleInputsAndMask()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">scaleShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">shouldUseHorizontalOp()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00195">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12321">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00820">llvm::SDNode::uses()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50870">combineToHorizontalAddSub()</a>.</p>

</div>
</div>
<a id="ab8b17ed3f1a97f1d8aa795465e732cf8" name="ab8b17ed3f1a97f1d8aa795465e732cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b17ed3f1a97f1d8aa795465e732cf8">&#9670;&#160;</a></span>isHorizontalBinOpPart()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isHorizontalBinOpPart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>BaseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a helper function of <a class="el" href="X86ISelLowering_8cpp.html#a2d9f20ebd030add135aa3cf106dbf993" title="Lower BUILD_VECTOR to a horizontal add/sub operation if possible.">LowerToHorizontalOp()</a>. </p>
<p>This function checks that the build_vector <code>N</code> in input implements a 128-bit partial horizontal operation on a 256-bit vector, but that operation may not match the layout of an x86 256-bit horizontal instruction. In other words, if this returns true, then some extraction/insertion will be required to produce a valid horizontal instruction.</p>
<p>Parameter <code>Opcode</code> defines the kind of horizontal operation to match. For example, if <code>Opcode</code> is equal to <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a269996b43a1f3e1d1f84a70fd4387535" title="Simple integer binary arithmetic operators.">ISD::ADD</a>, then this function checks if <code>N</code> implements a horizontal arithmetic add; if instead <code>Opcode</code> is equal to <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a9fa617e5567c3c2638938f7b9ddc3f1c">ISD::SUB</a>, then this function checks if this is a horizontal arithmetic sub.</p>
<p>This function only analyzes elements of <code>N</code> whose indices are in range [BaseIdx, LastIdx).</p>
<p>TODO: This function was originally used to match both real and fake partial horizontal operations, but the index-matching logic is incorrect for that. See the corrected implementation in <a class="el" href="X86ISelLowering_8cpp.html#a7deed7d39c19fcbc3252b3b0551d3c92">isHopBuildVector()</a>. Can we reduce this code because it is only used for partial h-op matching now? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07615">7615</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l08090">LowerToHorizontalOp()</a>.</p>

</div>
</div>
<a id="af30484061fcf2186114d7d176ae1dd90" name="af30484061fcf2186114d7d176ae1dd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30484061fcf2186114d7d176ae1dd90">&#9670;&#160;</a></span>isHorizOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="Compiler_8h.html#acc1c483f4b4ee2f17bb6643a3b353609">LLVM_ATTRIBUTE_UNUSED</a> <a class="el" href="classbool.html">bool</a> isHorizOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07582">7582</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>.</p>

</div>
</div>
<a id="a884776a595f070c30713cfdc12602ae3" name="a884776a595f070c30713cfdc12602ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884776a595f070c30713cfdc12602ae3">&#9670;&#160;</a></span>isInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">3460</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, and <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03466">isAnyInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">isUndefOrZeroOrInRange()</a>.</p>

</div>
</div>
<a id="a585054f95cdb1b92f7d0d74194936b3d" name="a585054f95cdb1b92f7d0d74194936b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a585054f95cdb1b92f7d0d74194936b3d">&#9670;&#160;</a></span>isLaneCrossingShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLaneCrossingShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether there are elements crossing LaneSizeInBits lanes in this shuffle mask. </p>
<p>X86 divides up its shuffles into in-lane and cross-lane shuffle operations and we routinely test for these. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09264">9264</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>.</p>

</div>
</div>
<a id="a90993742f3ff1c1fb493e0a771376bd1" name="a90993742f3ff1c1fb493e0a771376bd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90993742f3ff1c1fb493e0a771376bd1">&#9670;&#160;</a></span>isLegalConversion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isLegalConversion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19127">19127</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>.</p>

</div>
</div>
<a id="a2a981ec0928acc0cac38685c41dfae42" name="a2a981ec0928acc0cac38685c41dfae42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a981ec0928acc0cac38685c41dfae42">&#9670;&#160;</a></span>isMultiLaneShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isMultiLaneShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether elements in each LaneSizeInBits lane in this shuffle mask come from multiple lanes - this is different to isLaneCrossingShuffleMask to better support 'repeated mask + lane permute' style shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09287">9287</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="adbc45a2f128604768ee950e2e50b4b2c" name="adbc45a2f128604768ee950e2e50b4b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbc45a2f128604768ee950e2e50b4b2c">&#9670;&#160;</a></span>isNonZeroElementsInOrder()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNonZeroElementsInOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a> &amp;&#160;</td>
          <td class="paramname"><em>VectorType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsZeroSideLeft</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09668">9668</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>.</p>

</div>
</div>
<a id="a01377992bea3f58dac17c30755368c53" name="a01377992bea3f58dac17c30755368c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01377992bea3f58dac17c30755368c53">&#9670;&#160;</a></span>isNoopOrBroadcastShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNoopOrBroadcastShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10994">10994</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l10990">isBroadcastShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="aa78abc288ee7112f9f3df8f148a7e7af" name="aa78abc288ee7112f9f3df8f148a7e7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78abc288ee7112f9f3df8f148a7e7af">&#9670;&#160;</a></span>isNoopShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNoopShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Tiny helper function to identify a no-op mask. </p>
<p>This is a somewhat boring predicate function. It checks whether the mask array input, which is assumed to be a single-input shuffle mask of the kind used by the X86 shuffle instructions (not a fully general ShuffleVectorSDNode mask) requires any shuffles to occur. Both undef and an in-place shuffle are 'no-op's. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">9250</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10994">isNoopOrBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11420">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10795">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11141">matchShuffleAsBitRotate()</a>.</p>

</div>
</div>
<a id="a81759e8ae2c9ab3b98619cce9995ad74" name="a81759e8ae2c9ab3b98619cce9995ad74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81759e8ae2c9ab3b98619cce9995ad74">&#9670;&#160;</a></span>IsNOT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> IsNOT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">4975</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47808">combineAndNotIntoANDNP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52167">combineAndnp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47839">combineAndShuffleNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l53136">combineMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45688">combinePTESTCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47281">combineVectorPack()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04975">IsNOT()</a>.</p>

</div>
</div>
<a id="ac91b7f4570acc6bfdb6c81fd33d0c57a" name="ac91b7f4570acc6bfdb6c81fd33d0c57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91b7f4570acc6bfdb6c81fd33d0c57a">&#9670;&#160;</a></span>isNullFPScalarOrVectorConst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isNullFPScalarOrVectorConst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51906">51906</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11527">llvm::isNullFPConstant()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51976">combineFAndn()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51990">combineFOr()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52906">combineSetCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51916">getNullFPConstForNullVal()</a>.</p>

</div>
</div>
<a id="ae1c99a5ad2fefdb496ba998c9d87f4de" name="ae1c99a5ad2fefdb496ba998c9d87f4de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c99a5ad2fefdb496ba998c9d87f4de">&#9670;&#160;</a></span>isOrXorXorTree()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isOrXorXorTree </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Root</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Recursive helper for <a class="el" href="X86ISelLowering_8cpp.html#a57f2ddafb29f40fe83f17e93300e1a71" title="Try to map a 128-bit or larger integer comparison to vector instructions before type legalization spl...">combineVectorSizedSetCCEquality()</a> to see if we have a recognizable memcmp expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21850">21850</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l21850">isOrXorXorTree()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l21889">combineVectorSizedSetCCEquality()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l21850">isOrXorXorTree()</a>.</p>

</div>
</div>
<a id="ab22da37f57bbc851650a8f862d2d8446" name="ab22da37f57bbc851650a8f862d2d8446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22da37f57bbc851650a8f862d2d8446">&#9670;&#160;</a></span>isProfitableToUseFlagOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isProfitableToUseFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22405">22405</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00203">llvm::ISD::CopyToReg</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01030">llvm::ISD::STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22417">EmitTest()</a>.</p>

</div>
</div>
<a id="afc10bf9c359bf4ec9dee418334a39443" name="afc10bf9c359bf4ec9dee418334a39443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc10bf9c359bf4ec9dee418334a39443">&#9670;&#160;</a></span>isRepeatedShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isRepeatedShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a shuffle mask is equivalent within each sub-lane. </p>
<p>This checks a shuffle mask to see if it is performing the same lane-relative shuffle in each sub-lane. This trivially implies that it is also not lane-crossing. It may however involve a blend from the same lane of a second vector.</p>
<p>The specific repeated shuffle mask is populated in <code>RepeatedMask</code>, as it is non-trivial to compute in the face of undef lanes. The representation is suitable for use with existing 128-bit shuffles as entries from the second vector have been remapped to [LaneSize, 2*LaneSize). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09324">9324</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09367">is256BitLaneRepeatedShuffleMask()</a>.</p>

</div>
</div>
<a id="a606dcc597bd47391259bdb57694b8466" name="a606dcc597bd47391259bdb57694b8466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606dcc597bd47391259bdb57694b8466">&#9670;&#160;</a></span>isRepeatedTargetShuffleMask() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isRepeatedTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a target shuffle mask is equivalent within each sub-lane. </p>
<p>Unlike isRepeatedShuffleMask we must respect SM_SentinelZero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09411">9411</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09374">isRepeatedTargetShuffleMask()</a>.</p>

</div>
</div>
<a id="a5540ba5d97d02621fb9cd725d38655ef" name="a5540ba5d97d02621fb9cd725d38655ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5540ba5d97d02621fb9cd725d38655ef">&#9670;&#160;</a></span>isRepeatedTargetShuffleMask() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isRepeatedTargetShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LaneSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether a target shuffle mask is equivalent within each sub-lane. </p>
<p>Unlike isRepeatedShuffleMask we must respect SM_SentinelZero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09374">9374</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09411">isRepeatedTargetShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af62c6be38ef70e3cb785ca99e3642a52" name="af62c6be38ef70e3cb785ca99e3642a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62c6be38ef70e3cb785ca99e3642a52">&#9670;&#160;</a></span>isSequentialOrUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSequentialOrUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Step</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos + Size, falls within the specified sequence (Low, Low + Step, ..., Low + (Size - 1) * Step) or is undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">3512</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">isUndefOrEqual()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11420">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15575">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10016">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17184">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11664">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11507">matchShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09917">matchShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ad59c1884c0993f538346305371165751" name="ad59c1884c0993f538346305371165751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59c1884c0993f538346305371165751">&#9670;&#160;</a></span>isSequentialOrUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSequentialOrUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Step</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size, falls within the specified sequential range (Low, Low+Size], or is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03523">3523</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09775">matchShuffleWithUNPCK()</a>.</p>

</div>
</div>
<a id="ae3dc8b7983e80b5f9a0af208276e918a" name="ae3dc8b7983e80b5f9a0af208276e918a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3dc8b7983e80b5f9a0af208276e918a">&#9670;&#160;</a></span>isShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>ExpectedMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a shuffle mask is equivalent to an explicit list of arguments. </p>
<p>This is a fast way to test a shuffle mask against a fixed pattern:</p>
<p>if (isShuffleEquivalent(Mask, 3, 2, {1, 0})) { ... }</p>
<p>It returns true if the mask is exactly as wide as the argument list, and each element of the mask is either -1 (signifying undef) or the value given in the argument. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">9480</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09420">IsElementEquivalent()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09891">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="a308a98eacddb4eaa55f1ab3723416253" name="a308a98eacddb4eaa55f1ab3723416253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a308a98eacddb4eaa55f1ab3723416253">&#9670;&#160;</a></span>isShuffleFoldableLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleFoldableLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to test for a load that can be folded with x86 shuffles. </p>
<p>This is particularly important because the set of instructions varies significantly based on whether the operand is a load or not. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">12068</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l03108">llvm::ISD::isNON_EXTLoad()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">canonicalizeShuffleWithOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="a2a577e058575e5c1a377758eafcaf621" name="a2a577e058575e5c1a377758eafcaf621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a577e058575e5c1a377758eafcaf621">&#9670;&#160;</a></span>isShuffleMaskInputInPlace()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isShuffleMaskInputInPlace </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Input</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether the specified input (0 or 1) is in-place blended by the given mask. </p>
<p>This returns true if the elements from a particular input are already in the slot required by the given mask and require no permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12285">12285</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a921497cc1182f46147c037af0026a99a" name="a921497cc1182f46147c037af0026a99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a921497cc1182f46147c037af0026a99a">&#9670;&#160;</a></span>isSingleElementRepeatedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingleElementRepeatedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the Mask consists of the same element repeated multiple times. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10999">10999</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="a77d05d163b9fe668c6e62786abb5a53e" name="a77d05d163b9fe668c6e62786abb5a53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d05d163b9fe668c6e62786abb5a53e">&#9670;&#160;</a></span>isSingleSHUFPSMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSingleSHUFPSMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Test whether this can be lowered with a single SHUFPS instruction. </p>
<p>This is used to disable more specialized lowerings when the shufps lowering will happen to be efficient. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">12262</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a762f04a671b75c7b2465da246456e183" name="a762f04a671b75c7b2465da246456e183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762f04a671b75c7b2465da246456e183">&#9670;&#160;</a></span>isSoftF16()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="classT.html">T</a> &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSoftF16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classT.html">T</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12074">12074</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52031">combineFMinNumFMaxNum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a91e9ffc69ac314ed0568b4dff93aa60f" name="a91e9ffc69ac314ed0568b4dff93aa60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91e9ffc69ac314ed0568b4dff93aa60f">&#9670;&#160;</a></span>isTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02604">2604</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">canonicalizeShuffleWithOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55246">combineINSERT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36527">llvm::X86TargetLowering::computeKnownBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l36874">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06250">getShuffleScalarElt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">getTargetShuffleAndZeroables()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07102">isFoldableUseOfShuffle()</a>.</p>

</div>
</div>
<a id="af83ff96c157ea2db2a7f032cc9c80369" name="af83ff96c157ea2db2a7f032cc9c80369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83ff96c157ea2db2a7f032cc9c80369">&#9670;&#160;</a></span>isTargetShuffleEquivalent()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffleEquivalent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>ExpectedMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em> = <code><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Checks whether a target shuffle mask is equivalent to an explicit pattern. </p>
<p>The masks must be exactly the same width.</p>
<p>If an element in Mask matches SM_SentinelUndef (-1) then the corresponding value in ExpectedMask is always accepted. Otherwise the indices must match.</p>
<p>SM_SentinelZero is accepted as a valid negative index but must match in both, or via a known bits test. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">9512</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09420">IsElementEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">isUndefOrZeroOrInRange()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02666">llvm::SelectionDAG::MaskedVectorIsZero()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09589">is128BitUnpackShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09573">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37370">matchBinaryShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10220">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09775">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="aabb1c9be43724d8bd97c0292a22a9628" name="aabb1c9be43724d8bd97c0292a22a9628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb1c9be43724d8bd97c0292a22a9628">&#9670;&#160;</a></span>isTargetShuffleVariableMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTargetShuffleVariableMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02645">2645</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00525">llvm::X86ISD::VPERMIL2</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>.</p>

</div>
</div>
<a id="aecdf309a14a1e82cc28f67e6f45745b5" name="aecdf309a14a1e82cc28f67e6f45745b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdf309a14a1e82cc28f67e6f45745b5">&#9670;&#160;</a></span>isTruncWithZeroHighBitsInput()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isTruncWithZeroHighBitsInput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23816">23816</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="afbd063305592251ac10db161ce60f31f" name="afbd063305592251ac10db161ce60f31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd063305592251ac10db161ce60f31f">&#9670;&#160;</a></span>isUnaryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUnaryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l39617">39617</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00717">llvm::ISD::CTPOP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39629">canonicalizeShuffleWithOp()</a>.</p>

</div>
</div>
<a id="a6f70409be6aadf7e5967d643c821d44f" name="a6f70409be6aadf7e5967d643c821d44f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f70409be6aadf7e5967d643c821d44f">&#9670;&#160;</a></span>isUndefInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">3442</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03448">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10016">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11664">matchShuffleAsINSERTQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a4ac0f0c7139f1e0d84956fbdc78a5c8e" name="a4ac0f0c7139f1e0d84956fbdc78a5c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ac0f0c7139f1e0d84956fbdc78a5c8e">&#9670;&#160;</a></span>isUndefLowerHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefLowerHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose lower half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03448">3448</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15102">getHalfShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>.</p>

</div>
</div>
<a id="a725f58b715bca880b3653e565fe1ae74" name="a725f58b715bca880b3653e565fe1ae74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a725f58b715bca880b3653e565fe1ae74">&#9670;&#160;</a></span>isUndefOrEqual() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03421">3421</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

</div>
</div>
<a id="a90ffe79bb38686b4c283e3959fdf8b31" name="a90ffe79bb38686b4c283e3959fdf8b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ffe79bb38686b4c283e3959fdf8b31">&#9670;&#160;</a></span>isUndefOrEqual() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrEqual </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">3415</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10990">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="ae7b6b58a3407cac13302ba9083a34b54" name="ae7b6b58a3407cac13302ba9083a34b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7b6b58a3407cac13302ba9083a34b54">&#9670;&#160;</a></span>isUndefOrEqualInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrEqualInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is the undef sentinel value or equal to the specified value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03429">3429</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="acdc633e249c53dfc9c4ad4a7a3683307" name="acdc633e249c53dfc9c4ad4a7a3683307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc633e249c53dfc9c4ad4a7a3683307">&#9670;&#160;</a></span>isUndefOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03491">3491</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, and <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

</div>
</div>
<a id="a9e04027bce62ec4ab85683196cf97716" name="a9e04027bce62ec4ab85683196cf97716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e04027bce62ec4ab85683196cf97716">&#9670;&#160;</a></span>isUndefOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">3485</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05679">getFauxShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07373">getUnderlyingExtractedFromVec()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03491">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11420">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10712">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="aef8a120f777ff4dc79c2bcda21b9be9b" name="aef8a120f777ff4dc79c2bcda21b9be9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8a120f777ff4dc79c2bcda21b9be9b">&#9670;&#160;</a></span>isUndefOrZero()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZero </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Val is either the undef or zero sentinel value. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">3436</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05508">getTargetShuffleAndZeroables()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09374">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03523">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03534">isUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09775">matchShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>.</p>

</div>
</div>
<a id="a206d09d378fc9700fa93cd72adba2257" name="a206d09d378fc9700fa93cd72adba2257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206d09d378fc9700fa93cd72adba2257">&#9670;&#160;</a></span>isUndefOrZeroInRange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZeroInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask, beginning from position Pos and ending in Pos+Size is undef or is zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03534">3534</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43641">combineExtractWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">matchUnaryShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>.</p>

</div>
</div>
<a id="a8ccdcea2404253ccf30e5edeaeedd854" name="a8ccdcea2404253ccf30e5edeaeedd854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccdcea2404253ccf30e5edeaeedd854">&#9670;&#160;</a></span>isUndefOrZeroOrInRange() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if every element in Mask is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03504">3504</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">isUndefOrZeroOrInRange()</a>, and <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

</div>
</div>
<a id="a9b15fb1db61f62b231736ee83c5370b0" name="a9b15fb1db61f62b231736ee83c5370b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b15fb1db61f62b231736ee83c5370b0">&#9670;&#160;</a></span>isUndefOrZeroOrInRange() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefOrZeroOrInRange </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Hi</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if Val is undef, zero or if its value falls within the specified range (L, H]. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">3498</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03460">isInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, and <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03504">isUndefOrZeroOrInRange()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15503">matchShuffleWithSHUFPD()</a>.</p>

</div>
</div>
<a id="a61fff877cacd45bec356194e6bec57f2" name="a61fff877cacd45bec356194e6bec57f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61fff877cacd45bec356194e6bec57f2">&#9670;&#160;</a></span>isUndefUpperHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUndefUpperHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the mask creates a vector whose upper half is undefined. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">3454</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15102">getHalfShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11757">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">matchShuffleAsEXTRQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11664">matchShuffleAsINSERTQ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l40807">narrowShuffle()</a>.</p>

</div>
</div>
<a id="a333ddbb47b4f66dbeacb1f6ba6e90c51" name="a333ddbb47b4f66dbeacb1f6ba6e90c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333ddbb47b4f66dbeacb1f6ba6e90c51">&#9670;&#160;</a></span>isUnpackWdShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isUnpackWdShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09573">9573</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04410">llvm::createUnpackShuffleMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a9855e2b319987248786fd81ba1d8c35d" name="a9855e2b319987248786fd81ba1d8c35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9855e2b319987248786fd81ba1d8c35d">&#9670;&#160;</a></span>isUpperSubvectorUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> isUpperSubvectorUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03976">3976</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03922">collectConcatOps()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">LowerTruncateVecPack()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">LowerTruncateVecPackWithSignBits()</a>.</p>

</div>
</div>
<a id="a67e06f2d863f883613cc60086eb26493" name="a67e06f2d863f883613cc60086eb26493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e06f2d863f883613cc60086eb26493">&#9670;&#160;</a></span>isVKClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isVKClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if <code>RC</code> is a mask register class. </p>
<p>I.e., VK* or one of their variant. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l57085">57085</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00141">llvm::TargetRegisterClass::hasSuperClassEq()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57096">llvm::X86TargetLowering::getRegForInlineAsmConstraint()</a>.</p>

</div>
</div>
<a id="a1dac1d71afa3d79d42946a8fc81a77ab" name="a1dac1d71afa3d79d42946a8fc81a77ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dac1d71afa3d79d42946a8fc81a77ab">&#9670;&#160;</a></span>isX86CCSigned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isX86CCSigned </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>X86CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the condition is an signed comparison operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02712">2712</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l22525">EmitCmp()</a>.</p>

</div>
</div>
<a id="a78847db29ed7d2a85930f543e6e76843" name="a78847db29ed7d2a85930f543e6e76843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78847db29ed7d2a85930f543e6e76843">&#9670;&#160;</a></span>isX86LogicalCmp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isX86LogicalCmp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if opcode is a X86 logical comparison. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23802">23802</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00403">llvm::X86ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00087">llvm::X86ISD::COMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00086">llvm::X86ISD::FCMP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00401">llvm::X86ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00399">llvm::X86ISD::SMUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00088">llvm::X86ISD::UCOMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00400">llvm::X86ISD::UMUL</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>.</p>

</div>
</div>
<a id="a3750167f96cdf724a4be01f1cb6cb756" name="a3750167f96cdf724a4be01f1cb6cb756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3750167f96cdf724a4be01f1cb6cb756">&#9670;&#160;</a></span>lower128BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower128BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Dispatching routine to lower various 128-bit x86 vector shuffles. </p>
<p>This routine breaks down the specific type of 128-bit shuffle and dispatches to the lowering routines accordingly. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">14370</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13939">lowerV8F16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a70c4d94b8b92e288f152e1f1d9e2598d" name="a70c4d94b8b92e288f152e1f1d9e2598d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c4d94b8b92e288f152e1f1d9e2598d">&#9670;&#160;</a></span>lower1BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17218">17218</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00249">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="APInt_8h_source.html#l01559">llvm::APInt::countl_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00732">llvm::SDNode::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10990">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17143">lower1BitShuffleAsKSHIFTR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17184">match1BitShuffleAsKSHIFT()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00275">llvm::X86Subtarget::useBWIRegs()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a5330aee63fc1e1cf7f4f0889d64631d5" name="a5330aee63fc1e1cf7f4f0889d64631d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5330aee63fc1e1cf7f4f0889d64631d5">&#9670;&#160;</a></span>lower1BitShuffleAsKSHIFTR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower1BitShuffleAsKSHIFTR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17143">17143</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17218">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a96d6ff96109b9309efae5cbdbcb04fed" name="a96d6ff96109b9309efae5cbdbcb04fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d6ff96109b9309efae5cbdbcb04fed">&#9670;&#160;</a></span>lower256BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower256BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 256-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 256-bit x86 vector shuffle or splits it into two 128-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">16438</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ab470d50a207c5981bf85006f581a740b" name="ab470d50a207c5981bf85006f581a740b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab470d50a207c5981bf85006f581a740b">&#9670;&#160;</a></span>lower512BitShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lower512BitShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>High-level routine to lower various 512-bit x86 vector shuffles. </p>
<p>This routine either breaks down the specific type of a 512-bit x86 vector shuffle or splits it into two 256-bit shuffles and fuses the results back together based on the available instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">17069</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">lowerShuffleWithUndefHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="a1ad42ca57c3c3ab00dd66ca5870e7bb8" name="a1ad42ca57c3c3ab00dd66ca5870e7bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad42ca57c3c3ab00dd66ca5870e7bb8">&#9670;&#160;</a></span>LowerABD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerABD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">28194</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00669">llvm::ISD::ABDS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00688">llvm::ISD::ABS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04403">getBitSelect()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02359">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::isScalarInteger()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86Subtarget_8h_source.html#l00275">llvm::X86Subtarget::useBWIRegs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af9488f8e3a8bd2dafa658fc48419f3b2" name="af9488f8e3a8bd2dafa658fc48419f3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9488f8e3a8bd2dafa658fc48419f3b2">&#9670;&#160;</a></span>LowerABS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerABS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27979">27979</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00396">llvm::X86ISD::SUB</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8d3d665855cae4e412e40108809ea91d" name="a8d3d665855cae4e412e40108809ea91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3d665855cae4e412e40108809ea91d">&#9670;&#160;</a></span>LowerADDRSPACECAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDRSPACECAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31726">31726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86_8h_source.html#l00209">llvm::X86AS::PTR32_UPTR</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="ad9601b4bf1ad70c2fe4534ecf69c165f" name="ad9601b4bf1ad70c2fe4534ecf69c165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9601b4bf1ad70c2fe4534ecf69c165f">&#9670;&#160;</a></span>LowerADDSAT_SUBSAT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSAT_SUBSAT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27909">27909</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="APInt_8h_source.html#l00187">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00197">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11642">llvm::isConstOrConstSplat()</a>, <a class="el" href="TargetLowering_8h_source.html#l01384">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00323">llvm::ISD::SADDO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00340">llvm::ISD::SADDSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00327">llvm::ISD::SSUBO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00349">llvm::ISD::SSUBSAT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02847">useVPTERNLOG()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea76feb79109026728a20736a8c6504548">llvm::Xor</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a285bb9e7e94d9755aadf7680ebf4af97" name="a285bb9e7e94d9755aadf7680ebf4af97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285bb9e7e94d9755aadf7680ebf4af97">&#9670;&#160;</a></span>lowerAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27894">27894</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21548">lowerAddSubToHorizontalOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a72ab512faa829e90b3bac50641315497" name="a72ab512faa829e90b3bac50641315497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ab512faa829e90b3bac50641315497">&#9670;&#160;</a></span>LowerADDSUBO_CARRY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDSUBO_CARRY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31365">31365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00397">llvm::X86ISD::ADC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00395">llvm::X86ISD::ADD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00313">llvm::ISD::SADDO_CARRY</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00398">llvm::X86ISD::SBB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00314">llvm::ISD::SSUBO_CARRY</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00303">llvm::ISD::UADDO_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4d2767f8eee1081f134faf268a76b0d6" name="a4d2767f8eee1081f134faf268a76b0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d2767f8eee1081f134faf268a76b0d6">&#9670;&#160;</a></span>lowerAddSubToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAddSubToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21548">21548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">shouldUseHorizontalOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27894">lowerAddSub()</a>.</p>

</div>
</div>
<a id="a187168567f5f0395fd0a59b85c35342b" name="a187168567f5f0395fd0a59b85c35342b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187168567f5f0395fd0a59b85c35342b">&#9670;&#160;</a></span>LowerADJUST_TRAMPOLINE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerADJUST_TRAMPOLINE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27249">27249</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5a9400ffd60b322631432e54cb995b16" name="a5a9400ffd60b322631432e54cb995b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a9400ffd60b322631432e54cb995b16">&#9670;&#160;</a></span>LowerAndToBT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAndToBT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>And</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Result of 'and' is compared against zero. </p>
<p>Change to a BT node if possible. Returns the BT node and the condition code needed to use it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22788">22788</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="KnownBits_8h_source.html#l00239">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21801">getBT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01628">llvm::ConstantSDNode::getZExtValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11632">llvm::isBitwiseNot()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11537">llvm::isOneConstant()</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="MathExtras_8h_source.html#l00332">llvm::Log2_64_Ceil()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49103">combineAddOrSubToADCOrSBB()</a>.</p>

</div>
</div>
<a id="a14c1da0d6397508803e61b56652580f6" name="a14c1da0d6397508803e61b56652580f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c1da0d6397508803e61b56652580f6">&#9670;&#160;</a></span>LowerANY_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerANY_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">24195</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19961">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24138">LowerSIGN_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8679ab19e5fd70f2011394a4923d7c43" name="a8679ab19e5fd70f2011394a4923d7c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8679ab19e5fd70f2011394a4923d7c43">&#9670;&#160;</a></span>LowerAsSplatVectorLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAsSplatVectorLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>SrcOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06628">6628</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00732">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12225">llvm::SelectionDAG::InferPtrAlign()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05092">llvm::SelectionDAG::isBaseWithConstantOffset()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00497">llvm::MachineFrameInfo::setObjectAlignment()</a>, and <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>.</p>

</div>
</div>
<a id="a51119c288ceff3e4c55b87c3dbcedeb3" name="a51119c288ceff3e4c55b87c3dbcedeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51119c288ceff3e4c55b87c3dbcedeb3">&#9670;&#160;</a></span>LowerATOMIC_FENCE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_FENCE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30703">30703</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l30642">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00289">llvm::X86Subtarget::hasMFence()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01220">llvm::ISD::MEMBARRIER</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00670">llvm::X86ISD::MFENCE</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, and <a class="el" href="LLVMContext_8h_source.html#l00057">llvm::SyncScope::System</a>.</p>

</div>
</div>
<a id="a62712c499928ed783ba6329269bbc8f9" name="a62712c499928ed783ba6329269bbc8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62712c499928ed783ba6329269bbc8f9">&#9670;&#160;</a></span>LowerATOMIC_STORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_STORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31290">31290</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01254">llvm::ISD::ATOMIC_SWAP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02449">llvm::SelectionDAG::CreateStackTemporary()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30642">emitLockedStackOp()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00854">llvm::X86ISD::FILD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00860">llvm::X86ISD::FIST</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08270">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01062">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="Function_8cpp_source.html#l00666">llvm::Function::hasFnAttribute()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00137">llvm::MachineMemOperand::MOStore</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00822">llvm::X86ISD::VEXTRACT_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a3b7d14ce641064b70c1b921dd97afd3e" name="a3b7d14ce641064b70c1b921dd97afd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7d14ce641064b70c1b921dd97afd3e">&#9670;&#160;</a></span>lowerAtomicArith()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower atomic_load_ops into LOCK-prefixed operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31221">31221</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01255">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01259">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01256">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01260">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30642">emitLockedStackOp()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08270">llvm::SelectionDAG::getAtomic()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01354">llvm::MemSDNode::getSuccessOrdering()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01349">llvm::MemSDNode::getSyncScopeID()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11542">llvm::isMinSignedConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01334">llvm::MemSDNode::isVolatile()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31189">lowerAtomicArithWithLOCK()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01220">llvm::ISD::MEMBARRIER</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7ae3b0fa849dbd758b450f98fcfde936a2">llvm::SequentiallyConsistent</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, and <a class="el" href="LLVMContext_8h_source.html#l00057">llvm::SyncScope::System</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5271931ee931884bd81330b82a17f9f9" name="a5271931ee931884bd81330b82a17f9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5271931ee931884bd81330b82a17f9f9">&#9670;&#160;</a></span>lowerAtomicArithWithLOCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerAtomicArithWithLOCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31189">31189</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l01255">llvm::ISD::ATOMIC_LOAD_ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01257">llvm::ISD::ATOMIC_LOAD_AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01259">llvm::ISD::ATOMIC_LOAD_OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01256">llvm::ISD::ATOMIC_LOAD_SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01260">llvm::ISD::ATOMIC_LOAD_XOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00799">llvm::X86ISD::LADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00803">llvm::X86ISD::LAND</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00801">llvm::X86ISD::LOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00800">llvm::X86ISD::LSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00802">llvm::X86ISD::LXOR</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l45338">combineSetCCAtomicArith()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l31221">lowerAtomicArith()</a>.</p>

</div>
</div>
<a id="a66df6e2d29622075c45fb05c03727127" name="a66df6e2d29622075c45fb05c03727127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66df6e2d29622075c45fb05c03727127">&#9670;&#160;</a></span>LowerAVG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28016">28016</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ac500e16c74b6cb60304069a03b41a946" name="ac500e16c74b6cb60304069a03b41a946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac500e16c74b6cb60304069a03b41a946">&#9670;&#160;</a></span>LowerAVXCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09072">9072</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02359">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00349">llvm::ISD::isFreezeUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, and <a class="el" href="ArrayRef_8h_source.html#l00195">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09214">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a84d872d30f268db85a654038c87afa4a" name="a84d872d30f268db85a654038c87afa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d872d30f268db85a654038c87afa4a">&#9670;&#160;</a></span>LowerAVXExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerAVXExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19961">19961</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00922">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09614">hasIdenticalHalvesShuffleMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20095">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a3ce8ae9aaa34fdd7062856c126e18f43" name="a3ce8ae9aaa34fdd7062856c126e18f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce8ae9aaa34fdd7062856c126e18f43">&#9670;&#160;</a></span>LowerBITCAST()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30793">30793</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30765">getPMOVMSKB()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00103">llvm::MVT::isScalarInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00161">llvm::X86ISD::MOVDQ2Q</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l12261">llvm::SelectionDAG::SplitScalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab2689b832f03d85c8c3f2a096b653f75" name="ab2689b832f03d85c8c3f2a096b653f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2689b832f03d85c8c3f2a096b653f75">&#9670;&#160;</a></span>LowerBITREVERSE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31068">31068</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00723">llvm::X86ISD::GF2P8AFFINEQB</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31023">LowerBITREVERSE_XOP()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00044">Matrix</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="aada7984f8ada9c0d22fe9b269f60f614" name="aada7984f8ada9c0d22fe9b269f60f614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada7984f8ada9c0d22fe9b269f60f614">&#9670;&#160;</a></span>LowerBITREVERSE_XOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITREVERSE_XOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31023">31023</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00718">llvm::ISD::BITREVERSE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31068">LowerBITREVERSE()</a>.</p>

</div>
</div>
<a id="a67470d27f3c6deda45ad7fe5e6addb79" name="a67470d27f3c6deda45ad7fe5e6addb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67470d27f3c6deda45ad7fe5e6addb79">&#9670;&#160;</a></span>LowerBUILD_VECTORAsVariablePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORAsVariablePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08586">8586</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l08317">createVariablePermute()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="aedd54e8f3c3c8ea92b2ecedb4f86c487" name="aedd54e8f3c3c8ea92b2ecedb4f86c487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd54e8f3c3c8ea92b2ecedb4f86c487">&#9670;&#160;</a></span>LowerBUILD_VECTORvXbf16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORvXbf16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07476">7476</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00203">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>.</p>

</div>
</div>
<a id="a829630b309f5c67aa0425af36b41b745" name="a829630b309f5c67aa0425af36b41b745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a829630b309f5c67aa0425af36b41b745">&#9670;&#160;</a></span>LowerBUILD_VECTORvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTORvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07490">7490</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MathExtras_8h_source.html#l00136">llvm::Hi_32()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00141">llvm::Lo_32()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00046">Select</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>.</p>

</div>
</div>
<a id="aad3bd738a3a35386f7ca6f45b7d8bff3" name="aad3bd738a3a35386f7ca6f45b7d8bff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad3bd738a3a35386f7ca6f45b7d8bff3">&#9670;&#160;</a></span>lowerBuildVectorAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BVOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Attempt to use the vbroadcast instruction to generate a splat value from a splat BUILD_VECTOR which uses: a. </p>
<p>A single scalar load, or a constant. b. Repeated pattern of constants (e.g. &lt;0,1,0,1&gt; or &lt;0,1,2,3,0,1,2,3&gt;).</p>
<p>The VBROADCAST node is returned when a pattern is found, or SDValue() otherwise. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07132">7132</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00076">llvm::ISD::Constant</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00077">llvm::ISD::ConstantFP</a>, <a class="el" href="BitVector_8h_source.html#l00162">llvm::BitVector::count()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01872">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01056">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07049">getConstantVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12511">llvm::BuildVectorSDNode::getRepeatedSequence()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11810">llvm::SDNode::hasNUsesOfValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12395">llvm::BuildVectorSDNode::isConstantSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07102">isFoldableUseOfShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11839">llvm::SDNode::isOnlyUserOf()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11146">llvm::SelectionDAG::ReplaceAllUsesOfValueWith()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00510">llvm::X86ISD::VBROADCASTM</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a75a1ddb8f797e70b1547be36f8830507" name="a75a1ddb8f797e70b1547be36f8830507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a1ddb8f797e70b1547be36f8830507">&#9670;&#160;</a></span>LowerBuildVectorAsInsert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorAsInsert </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>NonZeroMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06352">6352</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm.html#a9eb4f5b98b70ee4fab9614ed58282c1fa7fb55ed0b7a30342ba6da306428cae04">llvm::First</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l06394">LowerBuildVectorv16i8()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06476">LowerBuildVectorv8i16()</a>.</p>

</div>
</div>
<a id="a95a7f57e28a59968ade9b2852d164df6" name="a95a7f57e28a59968ade9b2852d164df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a7f57e28a59968ade9b2852d164df6">&#9670;&#160;</a></span>lowerBuildVectorToBitOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerBuildVectorToBitOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If a BUILD_VECTOR's source elements all apply the same bit operation and one of their operands is constant, lower to a pair of BUILD_VECTOR and just apply the bit to the vectors. </p>
<p>NOTE: Its not in our interest to start make a general purpose vectorizer from this, but enough scalar bit operations are created from the later legalization + scalarization stages to need basic support. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08214">8214</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="TargetLowering_8h_source.html#l01290">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06643">LowerShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a02345bf295dd13c388b75db2aae81db6" name="a02345bf295dd13c388b75db2aae81db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02345bf295dd13c388b75db2aae81db6">&#9670;&#160;</a></span>LowerBuildVectorv16i8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv16i8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>NonZeroMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v16i8. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06394">6394</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06352">LowerBuildVectorAsInsert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

</div>
</div>
<a id="a24c05613343fb93ecfd517f7b20ce1e8" name="a24c05613343fb93ecfd517f7b20ce1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c05613343fb93ecfd517f7b20ce1e8">&#9670;&#160;</a></span>LowerBuildVectorv4x32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv4x32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v4i32 or v4f32. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06489">6489</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>.</p>

</div>
</div>
<a id="a74a5915c89097e4d916e5c641632882e" name="a74a5915c89097e4d916e5c641632882e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74a5915c89097e4d916e5c641632882e">&#9670;&#160;</a></span>LowerBuildVectorv8i16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerBuildVectorv8i16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>NonZeroMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumNonZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Custom lower build_vector of v8i16. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06476">6476</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06352">LowerBuildVectorAsInsert()</a>.</p>

</div>
</div>
<a id="af9f436f6b3196efa8801aadaaf8dd52e" name="af9f436f6b3196efa8801aadaaf8dd52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f436f6b3196efa8801aadaaf8dd52e">&#9670;&#160;</a></span>LowerCMP_SWAP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCMP_SWAP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30726">30726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00771">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00792">llvm::X86ISD::LCMPXCHG_DAG</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="STLExtras_8h_source.html#l01689">llvm::size()</a>, and <a class="el" href="AArch64Disassembler_8cpp_source.html#l00309">Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaff2581ea82c371cd3c4706d5f5a1cfb" name="aaff2581ea82c371cd3c4706d5f5a1cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff2581ea82c371cd3c4706d5f5a1cfb">&#9670;&#160;</a></span>LowerCONCAT_VECTORS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09214">9214</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09072">LowerAVXCONCAT_VECTORS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09139">LowerCONCAT_VECTORSvXi1()</a>.</p>

</div>
</div>
<a id="a20d2c4e634576e31a243b938a43112af" name="a20d2c4e634576e31a243b938a43112af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d2c4e634576e31a243b938a43112af">&#9670;&#160;</a></span>LowerCONCAT_VECTORSvXi1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORSvXi1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09139">9139</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="MathExtras_8h_source.html#l00269">llvm::isPowerOf2_64()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="MathExtras_8h_source.html#l00319">llvm::Log2_64()</a>, <a class="el" href="bit_8h_source.html#l00385">llvm::popcount()</a>, <a class="el" href="ArrayRef_8h_source.html#l00195">llvm::ArrayRef&lt; T &gt;::slice()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03902">widenMaskVectorType()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l09214">LowerCONCAT_VECTORS()</a>.</p>

</div>
</div>
<a id="a3bb99d43948db877f0e3482ae01b8a07" name="a3bb99d43948db877f0e3482ae01b8a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb99d43948db877f0e3482ae01b8a07">&#9670;&#160;</a></span>LowerCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27830">27830</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00033">llvm::X86ISD::BSR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTLZ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a3fc542a55f0fcdd04e45a769ea8fca8f" name="a3fc542a55f0fcdd04e45a769ea8fca8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc542a55f0fcdd04e45a769ea8fca8f">&#9670;&#160;</a></span>LowerCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31016">31016</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30972">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a5e895a2d7ffa6503288c78b2979ab0e8" name="a5e895a2d7ffa6503288c78b2979ab0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e895a2d7ffa6503288c78b2979ab0e8">&#9670;&#160;</a></span>LowerCTTZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27869">27869</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00031">llvm::X86ISD::BSF</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00715">llvm::ISD::CTTZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05234">llvm::SelectionDAG::isKnownNeverZero()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>.</p>

</div>
</div>
<a id="a9238cf9b77cdeb78b65281c229d2dfd0" name="a9238cf9b77cdeb78b65281c229d2dfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9238cf9b77cdeb78b65281c229d2dfd0">&#9670;&#160;</a></span>LowerCVTPS2PH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerCVTPS2PH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31767">31767</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12276">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, and <a class="el" href="SelectionDAG_8h_source.html#l02275">llvm::SelectionDAG::SplitVectorOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="ad1a2f745da12a487f957812160298aa7" name="ad1a2f745da12a487f957812160298aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a2f745da12a487f957812160298aa7">&#9670;&#160;</a></span>LowerEXTEND_VECTOR_INREG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTEND_VECTOR_INREG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24211">24211</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00338">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae9b17710e28f01fe6b3f57216670ca8a" name="ae9b17710e28f01fe6b3f57216670ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9b17710e28f01fe6b3f57216670ca8a">&#9670;&#160;</a></span>LowerEXTRACT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18312">18312</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>.</p>

</div>
</div>
<a id="a3d6a6ccf92180726bf08404b1e112fe3" name="a3d6a6ccf92180726bf08404b1e112fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6a6ccf92180726bf08404b1e112fe3">&#9670;&#160;</a></span>LowerEXTRACT_VECTOR_ELT_SSE4()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT_SSE4 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17743">17743</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02592">llvm::X86::mayFoldIntoStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02596">llvm::X86::mayFoldIntoZeroExtend()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00173">llvm::X86ISD::PEXTRB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01030">llvm::ISD::STORE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="ac05773b4901540ea7eaeb572cce9b00d" name="ac05773b4901540ea7eaeb572cce9b00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05773b4901540ea7eaeb572cce9b00d">&#9670;&#160;</a></span>LowerFABSorFNEG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFABSorFNEG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The only differences between FABS and FNEG are the mask and the logic op. </p>
<p>FNEG also has a folding opportunity for FNEG(FABS(x)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21652">21652</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01845">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00929">llvm::ISD::FABS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00928">llvm::ISD::FNEG</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00187">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="abc7ab426f010b3402a1e9e6a9fef1327" name="abc7ab426f010b3402a1e9e6a9fef1327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7ab426f010b3402a1e9e6a9fef1327">&#9670;&#160;</a></span>LowerFCOPYSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21713">21713</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00400">llvm::MVT::bitsGT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00414">llvm::MVT::bitsLT()</a>, <a class="el" href="APFloat_8h_source.html#l01159">llvm::APFloat::clearSign()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01845">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00888">llvm::ISD::FP_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00869">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00187">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11688">llvm::isConstOrConstSplatFP()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa1203a47f70c03c0125b4333f900452d" name="aa1203a47f70c03c0125b4333f900452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1203a47f70c03c0125b4333f900452d">&#9670;&#160;</a></span>LowerFGETSIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFGETSIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21782">21782</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="abe8a849f2fea1988803555cc45d24721" name="abe8a849f2fea1988803555cc45d24721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe8a849f2fea1988803555cc45d24721">&#9670;&#160;</a></span>LowerFMINIMUM_FMAXIMUM()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFMINIMUM_FMAXIMUM </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28046">28046</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ValueTypes_8h_source.html#l00113">llvm::EVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00983">llvm::ISD::FMAXIMUM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00982">llvm::ISD::FMINIMUM</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00299">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00473">llvm::SelectionDAG::getTarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05104">llvm::SelectionDAG::isKnownNeverNaN()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05225">llvm::SelectionDAG::isKnownNeverZeroFloat()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="TargetOptions_8h_source.html#l00184">llvm::TargetOptions::NoNaNsFPMath</a>, <a class="el" href="TargetOptions_8h_source.html#l00195">llvm::TargetOptions::NoSignedZerosFPMath</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="APInt_8h_source.html#l01312">llvm::APInt::setSignBit()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01516">llvm::ISD::SETUO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00627">llvm::ISD::SPLAT_VECTOR</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00504">llvm::X86ISD::VFPCLASSS</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5eb575c2fb66cdcd28cdb35faaf88621" name="a5eb575c2fb66cdcd28cdb35faaf88621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb575c2fb66cdcd28cdb35faaf88621">&#9670;&#160;</a></span>LowerFP16_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP16_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21464">21464</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00713">llvm::X86ISD::CVTPH2PS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00783">llvm::X86ISD::STRICT_CVTPH2PS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1dd78cdbc9a4862c30576152d2412277" name="a1dd78cdbc9a4862c30576152d2412277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd78cdbc9a4862c30576152d2412277">&#9670;&#160;</a></span>LowerFP_TO_FP16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_FP16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21493">21493</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00711">llvm::X86ISD::CVTPS2PH</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00782">llvm::X86ISD::STRICT_CVTPS2PH</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a9eaaa8f69ab6ebfdb866e186a9a73335" name="a9eaaa8f69ab6ebfdb866e186a9a73335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eaaa8f69ab6ebfdb866e186a9a73335">&#9670;&#160;</a></span>lowerFPToIntToFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerFPToIntToFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>CastToFP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast to FP with a cast to integer operand (almost an ftrunc), try to vectorize the cast ops. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18972">18972</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00632">llvm::X86ISD::CVTSI2P</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00621">llvm::X86ISD::CVTTP2SI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00836">llvm::ISD::FP_TO_SINT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, and <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>.</p>

</div>
</div>
<a id="ab2731249115c18b6fbd58ad75ce431f9" name="ab2731249115c18b6fbd58ad75ce431f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2731249115c18b6fbd58ad75ce431f9">&#9670;&#160;</a></span>LowerFROUND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFROUND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a87b7dd3d6a9b68d1558fc6b4706708b0">ISD::FROUND</a> is defined to round to nearest with ties rounding away from 0. </p>
<p>This mode isn't supported in hardware on X86. But as long as we aren't compiling with trapping math, we can emulate this with trunc(X + copysign(nextafter(0.5, 0.0), X)). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l21630">21630</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APFloat_8cpp_source.html#l05196">llvm::APFloat::convert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01845">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00493">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00951">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="APFloat_8h_source.html#l01115">llvm::APFloat::next()</a>, and <a class="el" href="APFloat_8h_source.html#l00230">llvm::APFloatBase::rmNearestTiesToEven</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a51e11fac59331e5e9704295214a2d5ee" name="a51e11fac59331e5e9704295214a2d5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e11fac59331e5e9704295214a2d5ee">&#9670;&#160;</a></span>LowerFSINCOS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31397">31397</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="Type_8cpp_source.html#l00373">llvm::StructType::get()</a>, <a class="el" href="Type_8cpp_source.html#l00692">llvm::FixedVectorType::get()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01954">llvm::SelectionDAG::getExternalSymbol()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="TargetLowering_8h_source.html#l03313">llvm::TargetLoweringBase::getLibcallName()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8cpp_source.html#l00202">llvm::EVT::getTypeForEVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00293">llvm::X86Subtarget::isTargetDarwin()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l10277">llvm::TargetLowering::LowerCallTo()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00362">RetTy</a>, <a class="el" href="TargetLowering_8h_source.html#l04410">llvm::TargetLowering::CallLoweringInfo::setChain()</a>, <a class="el" href="TargetLowering_8h_source.html#l04405">llvm::TargetLowering::CallLoweringInfo::setDebugLoc()</a>, and <a class="el" href="TargetLowering_8h_source.html#l04416">llvm::TargetLowering::CallLoweringInfo::setLibCallee()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a1278833d086e5f200fcc7e576d2efa17" name="a1278833d086e5f200fcc7e576d2efa17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1278833d086e5f200fcc7e576d2efa17">&#9670;&#160;</a></span>LowerFunnelShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerFunnelShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">29645</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00710">llvm::ISD::FSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00039">llvm::X86ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00711">llvm::ISD::FSHR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00040">llvm::X86ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04123">getAVX512Node()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04481">getPack()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01731">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02902">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25019">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04926">llvm::X86::isConstantSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04021">splitVectorOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28863">supportedVectorShiftWithBaseAmnt()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28837">supportedVectorShiftWithImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28870">supportedVectorVarShift()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8cpp_source.html#l01672">llvm::APInt::urem()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00275">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00448">llvm::X86ISD::VSHLD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00450">llvm::X86ISD::VSHLDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00449">llvm::X86ISD::VSHRD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00451">llvm::X86ISD::VSHRDV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a5dce3b2fe48f1863a7902d7c02692db5" name="a5dce3b2fe48f1863a7902d7c02692db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dce3b2fe48f1863a7902d7c02692db5">&#9670;&#160;</a></span>LowerHorizontalByteSum()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerHorizontalByteSum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Compute the horizontal sum of bytes in V for the elements of VT. </p>
<p>Requires V to be a byte vector and VT to be an integer vector type with wider elements than V's type. The width of the elements of VT determines how many bytes of V are summed horizontally to produce each element of the result. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30861">30861</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00195">llvm::X86ISD::PSADBW</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30972">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a13c5ccdb4b5c706c22d8fd175cf93d33" name="a13c5ccdb4b5c706c22d8fd175cf93d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c5ccdb4b5c706c22d8fd175cf93d33">&#9670;&#160;</a></span>LowerI64IntToFP16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerI64IntToFP16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18869">18869</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00450">llvm::ISD::STRICT_UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>.</p>

</div>
</div>
<a id="ad46ba9bbc15f412436d64a0c4197a624" name="ad46ba9bbc15f412436d64a0c4197a624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46ba9bbc15f412436d64a0c4197a624">&#9670;&#160;</a></span>LowerI64IntToFP_AVX512DQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerI64IntToFP_AVX512DQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18827">18827</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00450">llvm::ISD::STRICT_UINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>.</p>

</div>
</div>
<a id="a7ebfb235de18f6e17d6d5de0a8b90b55" name="a7ebfb235de18f6e17d6d5de0a8b90b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebfb235de18f6e17d6d5de0a8b90b55">&#9670;&#160;</a></span>LowerINSERT_SUBVECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18305">18305</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04187">insert1BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aa9d3eda20e8c2509c27df8a69efa727f" name="aa9d3eda20e8c2509c27df8a69efa727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d3eda20e8c2509c27df8a69efa727f">&#9670;&#160;</a></span>lowerINT_TO_FP_vXi64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerINT_TO_FP_vXi64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19019">19019</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00449">llvm::ISD::STRICT_SINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19626">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a25a5e94166cf78354826b46e402ebcd9" name="a25a5e94166cf78354826b46e402ebcd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a5e94166cf78354826b46e402ebcd9">&#9670;&#160;</a></span>LowerINTRINSIC_W_CHAIN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">26559</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00813">llvm::X86ISD::AADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00816">llvm::X86ISD::AAND</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00892">llvm::X86ISD::AESDEC128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00894">llvm::X86ISD::AESDEC256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00896">llvm::X86ISD::AESDECWIDE128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00898">llvm::X86ISD::AESDECWIDE256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00891">llvm::X86ISD::AESENC128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00893">llvm::X86ISD::AESENC256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00895">llvm::X86ISD::AESENCWIDE128KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00897">llvm::X86ISD::AESENCWIDE256KL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00814">llvm::X86ISD::AOR</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00815">llvm::X86ISD::AXOR</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00904">llvm::X86ISD::CMPCCXADD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00051">llvm::MachineFrameInfo::CreateStackObject()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26549">EmitMaskedTruncSStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26538">EmitTruncSStore()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00734">llvm::X86ISD::ENQCMD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00735">llvm::X86ISD::ENQCMDS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26415">expandIntrinsicWChainHelper()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::GATHER</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00039">llvm::GATHER_AVX2</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01654">llvm::SDNode::getAsZExtVal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26284">getAVX2GatherNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00797">llvm::SelectionDAG::getCopyFromReg()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01831">llvm::SelectionDAG::getFrameIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00732">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26316">getGatherNode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00814">llvm::MachineFunction::getInfo()</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00328">llvm::getIntrinsicWithChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10491">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09387">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26385">getPrefetchNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26470">getReadTimeStampCounter()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26354">getScatterNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01731">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08652">llvm::SelectionDAG::getTruncStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="RustDemangle_8cpp_source.html#l00181">isValid()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00799">llvm::X86ISD::LADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00803">llvm::X86ISD::LAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00805">llvm::X86ISD::LBTC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00808">llvm::X86ISD::LBTC_RM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00806">llvm::X86ISD::LBTR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00809">llvm::X86ISD::LBTR_RM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00804">llvm::X86ISD::LBTS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00807">llvm::X86ISD::LBTS_RM</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00801">llvm::X86ISD::LOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00800">llvm::X86ISD::LSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00727">llvm::X86ISD::LWPINS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00802">llvm::X86ISD::LXOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26518">MarkEHGuard()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26500">MarkEHRegistrationNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00047">llvm::IntrinsicData::Opc0</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00048">llvm::IntrinsicData::Opc1</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00735">Operation</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::PREFETCH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00683">llvm::X86ISD::RDPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDPMC</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00040">llvm::RDPRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDRAND</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDSEED</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::RDTSC</a>, <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::SCATTER</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00610">llvm::MachineFrameInfo::setAdjustsStack()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00372">llvm::MachineFrameInfo::setFrameAddressIsTaken()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00625">llvm::MachineFrameInfo::setHasCopyImplyingStackAdjustment()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00741">llvm::X86ISD::TESTUI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00731">llvm::X86ISD::TPAUSE</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::TRUNCATE_TO_MEM_VI16</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::TRUNCATE_TO_MEM_VI32</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00038">llvm::TRUNCATE_TO_MEM_VI8</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00046">llvm::IntrinsicData::Type</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00730">llvm::X86ISD::UMWAIT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01455">llvm::ISD::UNINDEXED</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00321">llvm::X86ISD::VTRUNCS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00320">llvm::X86ISD::VTRUNCUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00684">llvm::X86ISD::WRPKRU</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XGETBV</a>, <a class="el" href="X86IntrinsicsInfo_8h_source.html#l00024">llvm::XTEST</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a378cceaec077c863e95c8994ad9ba58b" name="a378cceaec077c863e95c8994ad9ba58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378cceaec077c863e95c8994ad9ba58b">&#9670;&#160;</a></span>LowerIntVSETCC_AVX512()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerIntVSETCC_AVX512 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22947">22947</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00576">llvm::ISD::getSetCCSwappedOperands()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="a47413709ef916baf36607da462d93ccc" name="a47413709ef916baf36607da462d93ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47413709ef916baf36607da462d93ccc">&#9670;&#160;</a></span>LowerLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24542">24542</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01375">llvm::MemSDNode::getMemoryVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01003">llvm::SDNode::getNumValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8245c7a15b6042f1346d528db83476a9" name="a8245c7a15b6042f1346d528db83476a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8245c7a15b6042f1346d528db83476a9">&#9670;&#160;</a></span>LowerMGATHER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMGATHER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31673">31673</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31453">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00887">llvm::X86ISD::MGATHER</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaffb1afd23a1f6c79ce9d84b3c380a4b" name="aaffb1afd23a1f6c79ce9d84b3c380a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaffb1afd23a1f6c79ce9d84b3c380a4b">&#9670;&#160;</a></span>LowerMINMAX()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMINMAX </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28031">28031</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af682dbf33bab9c483fe52d9edd85422c" name="af682dbf33bab9c483fe52d9edd85422c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af682dbf33bab9c483fe52d9edd85422c">&#9670;&#160;</a></span>LowerMLOAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMLOAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31565">31565</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31453">ExtendToType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09341">llvm::SelectionDAG::getMaskedLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="AMDGPURegBankSelect_8cpp_source.html#l00046">Select</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

</div>
</div>
<a id="a42f26c84bb612e3bd4acb003a3cdbdc7" name="a42f26c84bb612e3bd4acb003a3cdbdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f26c84bb612e3bd4acb003a3cdbdc7">&#9670;&#160;</a></span>LowerMSCATTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSCATTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31502">31502</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31453">ExtendToType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01094">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00888">llvm::X86ISD::MSCATTER</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a8cbf01443deb8406807eaf5afe109f56" name="a8cbf01443deb8406807eaf5afe109f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbf01443deb8406807eaf5afe109f56">&#9670;&#160;</a></span>LowerMSTORE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSTORE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31631">31631</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31453">ExtendToType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09387">llvm::SelectionDAG::getMaskedStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae3b5afe10336a33630e00f86fab07c87" name="ae3b5afe10336a33630e00f86fab07c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b5afe10336a33630e00f86fab07c87">&#9670;&#160;</a></span>LowerMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28241">28241</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00249">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04481">getPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="APInt_8h_source.html#l01229">llvm::APInt::isSubsetOf()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

</div>
</div>
<a id="a4b50dba6968ef240c092133600946ef9" name="a4b50dba6968ef240c092133600946ef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b50dba6968ef240c092133600946ef9">&#9670;&#160;</a></span>LowerMULH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMULH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28463">28463</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00249">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="PPCTLSDynamicCall_8cpp_source.html#l00230">Fixup</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28384">LowervXi8MulWithUNPCK()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00530">llvm::X86ISD::PMULDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00340">T1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5d48bc80fa2c6e61a0ad0dfedac1553a" name="a5d48bc80fa2c6e61a0ad0dfedac1553a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d48bc80fa2c6e61a0ad0dfedac1553a">&#9670;&#160;</a></span>LowerMULO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerMULO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28570">28570</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="X86Subtarget_8h_source.html#l00249">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="TargetLoweringBase_8cpp_source.html#l01579">llvm::TargetLoweringBase::getSetCCResultType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12276">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28384">LowervXi8MulWithUNPCK()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03936">LowerXALUO()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00331">llvm::ISD::SMULO</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="aaf26b08c5135c5ae2bc71189dff29b79" name="aaf26b08c5135c5ae2bc71189dff29b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf26b08c5135c5ae2bc71189dff29b79">&#9670;&#160;</a></span>LowerPARITY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPARITY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31133">31133</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00264">llvm::APInt::getBitsSetFrom()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00402">llvm::X86ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a33edc72fdd577f06e53aa8a522c0a4e3" name="a33edc72fdd577f06e53aa8a522c0a4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33edc72fdd577f06e53aa8a522c0a4e3">&#9670;&#160;</a></span>LowerPREFETCH()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerPREFETCH </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l31780">31780</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="a1b7e327f795df40244e9d4588012967e" name="a1b7e327f795df40244e9d4588012967e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7e327f795df40244e9d4588012967e">&#9670;&#160;</a></span>LowerREADCYCLECOUNTER()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerREADCYCLECOUNTER </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26491">26491</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l26470">getReadTimeStampCounter()</a>, and <a class="el" href="AliasAnalysis_8cpp_source.html#l00769">Results</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a4871d6290298d9eaae5b5da0160e5a21" name="a4871d6290298d9eaae5b5da0160e5a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4871d6290298d9eaae5b5da0160e5a21">&#9670;&#160;</a></span>LowerRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">29822</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l06051">llvm::SelectionDAG::FoldConstantArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00710">llvm::ISD::FSHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00711">llvm::ISD::FSHR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04481">getPack()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01731">llvm::SelectionDAG::getShiftAmountConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02902">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25019">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04926">llvm::X86::isConstantSplat()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02702">llvm::SelectionDAG::isSplatValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00528">llvm::X86ISD::PMULUDQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00708">llvm::ISD::ROTL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28837">supportedVectorShiftWithImm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28870">supportedVectorVarShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="APInt_8cpp_source.html#l01672">llvm::APInt::urem()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00275">llvm::X86Subtarget::useBWIRegs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02847">useVPTERNLOG()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00372">llvm::X86ISD::VROTRI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ae1e26c281236fd29f5a93e58a4397601" name="ae1e26c281236fd29f5a93e58a4397601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e26c281236fd29f5a93e58a4397601">&#9670;&#160;</a></span>LowerSCALAR_TO_VECTOR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18266">18266</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03866">insert128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03650">llvm::X86::isZeroNode()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a5b1dfb57da0320c661933ff2d6d7cde7" name="a5b1dfb57da0320c661933ff2d6d7cde7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b1dfb57da0320c661933ff2d6d7cde7">&#9670;&#160;</a></span>LowerShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">29158</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="CallingConv_8h_source.html#l00034">llvm::CallingConv::C</a>, <a class="el" href="X86Subtarget_8h_source.html#l00249">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29103">convertShiftLeftToScale()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00952">llvm::SelectionDAG::getExtOrTrunc()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24947">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l05234">llvm::SelectionDAG::isKnownNeverZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28894">LowerShiftByScalarImmediate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29039">LowerShiftByScalarVariable()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28870">supportedVectorVarShift()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00517">llvm::X86ISD::VPSHA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00518">llvm::X86ISD::VPSHL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="ae061deb7e1ce634d402090342aeccda7" name="ae061deb7e1ce634d402090342aeccda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae061deb7e1ce634d402090342aeccda7">&#9670;&#160;</a></span>LowerShiftByScalarImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftByScalarImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28894">28894</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02359">llvm::SelectionDAG::getFreeze()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24947">getTargetVShiftUniformOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l01485">llvm::APInt::getZExtValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04926">llvm::X86::isConstantSplat()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28837">supportedVectorShiftWithImm()</a>, <a class="el" href="APInt_8h_source.html#l01193">llvm::APInt::uge()</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0a19de5b94f7b83900d4b296d9fa491aec">llvm::Upper</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>.</p>

</div>
</div>
<a id="a436106704ad785d8842dad0b21489906" name="a436106704ad785d8842dad0b21489906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436106704ad785d8842dad0b21489906">&#9670;&#160;</a></span>LowerShiftByScalarVariable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftByScalarVariable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l29039">29039</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86Subtarget_8h_source.html#l00249">llvm::X86Subtarget::canExtendTo512BW()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02902">llvm::SelectionDAG::getSplatSourceVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24967">getTargetVShiftByConstNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25019">getTargetVShiftNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24947">getTargetVShiftUniformOpcode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28863">supportedVectorShiftWithBaseAmnt()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>.</p>

</div>
</div>
<a id="a63812eb1fe4e44df46b0b789597a8b5f" name="a63812eb1fe4e44df46b0b789597a8b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63812eb1fe4e44df46b0b789597a8b5f">&#9670;&#160;</a></span>LowerShiftParts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower SRA_PARTS and friends, which return two i32 values and take a 2 x i32 value to shift plus a shift amount. </p>
<p>TODO: Can this be moved to general expansion code? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18819">18819</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetLowering_8cpp_source.html#l07977">llvm::TargetLowering::expandShiftParts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, and <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="a52e4483d03d2add97c23c0c74c7ede61" name="a52e4483d03d2add97c23c0c74c7ede61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e4483d03d2add97c23c0c74c7ede61">&#9670;&#160;</a></span>lowerShuffleAsBitBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle using bit math. </p>
<p>This is used as a fallback approach when first class blend instructions are unavailable. Currently it is only suitable for integer vectors, but could be generalized for floating point vectors if desirable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">10396</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04403">getBitSelect()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a419747b6445cfb3e87ebb2905eb6ae3a" name="a419747b6445cfb3e87ebb2905eb6ae3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419747b6445cfb3e87ebb2905eb6ae3a">&#9670;&#160;</a></span>lowerShuffleAsBitMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a bitmask instruction for a shuffle. </p>
<p>This handles cases where we can model a blend exactly as a bitmask due to one of the inputs being zeroable. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">10340</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#af14335020a68db7b9f722810e4a05180a421c6b20238e6e6585270538188f15b9">llvm::AllOnes</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eac33315685a0cba3ce53be378b3c7874b">llvm::And</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l01845">llvm::SelectionDAG::EVTToAPFloatSemantics()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="APFloat_8cpp_source.html#l05221">llvm::APFloat::getAllOnesValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="aceafaa0dd0c305fcd694e3211db2f9c2" name="aceafaa0dd0c305fcd694e3211db2f9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceafaa0dd0c305fcd694e3211db2f9c2">&#9670;&#160;</a></span>lowerShuffleAsBitRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffle using <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aafdc80e4b94d055e1a1e9ec2c445fba9c">X86ISD::VROTLI</a> rotations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">11161</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="Instructions_8cpp_source.html#l02682">matchShuffleAsBitRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a9cca449265297eb5a0bde5f0e48b7c22" name="a9cca449265297eb5a0bde5f0e48b7c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cca449265297eb5a0bde5f0e48b7c22">&#9670;&#160;</a></span>lowerShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Original</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to emit a blend instruction for a shuffle. </p>
<p>This doesn't do any checks for the availability of instructions for blending these values. It relies on the availability of the <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa134343dc9302925cf314b9b891880380" title="Blend where the selector is an immediate.">X86ISD::BLENDI</a> pattern to be matched in the backend with the type given. What it does check for is that the shuffle mask is a blend, or convertible into a blend with zero. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">10512</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25150">getVectorMaskingNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10419">matchShuffleAsBlend()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a8dbaff79ac149c03dc9043429f143ac2" name="a8dbaff79ac149c03dc9043429f143ac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dbaff79ac149c03dc9043429f143ac2">&#9670;&#160;</a></span>lowerShuffleAsBlendAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ImmBlends</em> = <code>false</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as a blend of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can blend elements from two inputs and then reduce the shuffle to a single-input permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10673">10673</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="af54417063f7f8e0abb49ebde4ffd4857" name="af54417063f7f8e0abb49ebde4ffd4857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54417063f7f8e0abb49ebde4ffd4857">&#9670;&#160;</a></span>lowerShuffleAsBlendOfPSHUFBs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBlendOfPSHUFBs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>V1InUse</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>V2InUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PSHUFB-based shuffle+blend, opportunistically avoiding the blend if only one input is used. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13672">13672</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a699145421612880595f18dd1b31bf7cb" name="a699145421612880595f18dd1b31bf7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699145421612880595f18dd1b31bf7cb">&#9670;&#160;</a></span>lowerShuffleAsBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single element. </p>
<p>For convenience, this code also bundles all of the subtarget feature set filtering. While a little annoying to re-dispatch on type here, there isn't a convenient way to factor it out. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">12352</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00903">llvm::ISD::BITCAST</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00485">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00227">llvm::getSplatIndex()</a>, <a class="el" href="MachineValueType_8h_source.html#l00352">llvm::MVT::getStoreSize()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12068">isShuffleFoldableLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12209">lowerShuffleAsTruncBroadcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11469">llvm::SelectionDAG::makeEquivalentMemoryOrdering()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13939">lowerV8F16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">lowerVECTOR_SHUFFLE()</a>.</p>

</div>
</div>
<a id="ad564305780050370c351e4dfa35ca35a" name="ad564305780050370c351e4dfa35ca35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad564305780050370c351e4dfa35ca35a">&#9670;&#160;</a></span>lowerShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">11312</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11290">matchShuffleAsByteRotate()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ae64d5b5c5c822cce481fecad41374b43" name="ae64d5b5c5c822cce481fecad41374b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d5b5c5c822cce481fecad41374b43">&#9670;&#160;</a></span>lowerShuffleAsByteRotateAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteRotateAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to form a PALIGNR-based rotate+permute, merging 2 inputs and then permuting the elements of the result in place. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10906">10906</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="aaa54817a233f0f0b0e3fb5f733c0b273" name="aaa54817a233f0f0b0e3fb5f733c0b273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa54817a233f0f0b0e3fb5f733c0b273">&#9670;&#160;</a></span>lowerShuffleAsByteShiftMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsByteShiftMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte shift sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11420">11420</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01559">llvm::APInt::countl_one()</a>, <a class="el" href="APInt_8h_source.html#l01600">llvm::APInt::countr_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a1d2843be3b35d610d392a72dd5a8e154" name="a1d2843be3b35d610d392a72dd5a8e154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2843be3b35d610d392a72dd5a8e154">&#9670;&#160;</a></span>lowerShuffleAsDecomposedShuffleMerge()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsDecomposedShuffleMerge </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to decompose a shuffle and blend into independent blends and permutes. </p>
<p>This matches the extremely common pattern for handling combined shuffle+blend operations on newer X86 ISAs where we have very fast blend operations. It will try to pick the best arrangement of shuffles and blends. For vXi8/vXi16 shuffles we may use unpack instead of blend. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">11023</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00717">llvm::SmallVectorImpl&lt; T &gt;::assign()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="STLExtras_8h_source.html#l02380">llvm::enumerate()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10990">isBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10994">isNoopOrBroadcastShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10999">isSingleElementRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10673">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10906">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10795">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10712">lowerShuffleAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02559">llvm::X86::mayFoldLoad()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a31f002d1380244ed0e6fbd6af6d65881" name="a31f002d1380244ed0e6fbd6af6d65881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f002d1380244ed0e6fbd6af6d65881">&#9670;&#160;</a></span>lowerShuffleAsElementInsertion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsElementInsertion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower insertion of a single element into a zero vector. </p>
<p>This is a common pattern that we have especially efficient patterns to lower across all subtarget feature sets. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">12083</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="STLExtras_8h_source.html#l01758">llvm::find_if()</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12040">getScalarValueForVectorElement()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04577">getTargetConstantFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12074">isSoftF16()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13939">lowerV8F16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a0bc759db9e3d1280da2c27d3a473ead9" name="a0bc759db9e3d1280da2c27d3a473ead9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc759db9e3d1280da2c27d3a473ead9">&#9670;&#160;</a></span>lowerShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">12634</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12546">matchShuffleAsInsertPS()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>.</p>

</div>
</div>
<a id="a6cf260b0a7ee2cfa1e24f28b771a5f24" name="a6cf260b0a7ee2cfa1e24f28b771a5f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf260b0a7ee2cfa1e24f28b771a5f24">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes as a lane permutation followed by a per-lane permutation. </p>
<p>This is mainly for cases where we can have non-repeating permutes in each lane.</p>
<p>TODO: This is very similar to lowerShuffleAsLanePermuteAndRepeatedMask, we should investigate merging them. </p>
<p>Attempts to find a sublane permute with the given size that gets all elements into their target lanes.</p>
<p>If successful, fills CrossLaneMask and InLaneMask and returns true. If unsuccessful, returns false and may overwrite InLaneMask.</p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">14627</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">isUndefOrEqual()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a75e8de83af5610677bfb2759b16ed30a" name="a75e8de83af5610677bfb2759b16ed30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e8de83af5610677bfb2759b16ed30a">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndRepeatedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndRepeatedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle by first fixing the 128-bit lanes and then shuffling each lane. </p>
<p>This attempts to create a repeated lane shuffle where each lane uses one or two of the lanes of the inputs. The lanes of the input vectors are shuffled in one or two independent shuffles to get the lanes into the position needed by the final shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">14929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a270e46f49c0e0cb4e64e1dc05d4b60fd" name="a270e46f49c0e0cb4e64e1dc05d4b60fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270e46f49c0e0cb4e64e1dc05d4b60fd">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle crossing multiple 128-bit lanes by shuffling one source with a lane permutation. </p>
<p>This lowering strategy results in four instructions in the worst case for a single-input cross lane shuffle which is lower than any other fully general cross-lane shuffle strategy I'm aware of. Special cases for each particular shuffle pattern should be handled prior to trying this lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">14750</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14730">computeInLaneShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14591">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>.</p>

</div>
</div>
<a id="aa756e372b4d7da6ee89c3c01d5226f50" name="aa756e372b4d7da6ee89c3c01d5226f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa756e372b4d7da6ee89c3c01d5226f50">&#9670;&#160;</a></span>lowerShuffleAsLanePermuteAndSHUFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsLanePermuteAndSHUFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14591">14591</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>.</p>

</div>
</div>
<a id="add8099113c1625de3abb0a7cb0da3628" name="add8099113c1625de3abb0a7cb0da3628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8099113c1625de3abb0a7cb0da3628">&#9670;&#160;</a></span>lowerShuffleAsPermuteAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsPermuteAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle as a permute of the inputs followed by an UNPCK instruction. </p>
<p>This specifically targets cases where we end up with alternating between the two inputs, and so can permute them into something that feeds a single UNPCK instruction. Note that this routine only targets integer vectors because for floating point vectors we have a generalized SHUFPS lowering strategy that handles everything that doesn't <em>exactly</em> match an unpack, making this clever lowering unnecessary. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10795">10795</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a35209eee5fcb8ae6f7f27dcf1aad26f2" name="a35209eee5fcb8ae6f7f27dcf1aad26f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35209eee5fcb8ae6f7f27dcf1aad26f2">&#9670;&#160;</a></span>lowerShuffleAsRepeatedMaskAndLanePermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsRepeatedMaskAndLanePermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle case where shuffle sources are coming from the same 128-bit lane and every lane can be represented as the same repeating mask - allowing us to shuffle the sources with the repeating shuffle and then permute the result to the destination lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">15304</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="aabf79da57ade6e1af57d862d31d31847" name="aabf79da57ade6e1af57d862d31d31847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabf79da57ade6e1af57d862d31d31847">&#9670;&#160;</a></span>lowerShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>BitwiseOnly</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">11569</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11507">matchShuffleAsShift()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a48800ce6340e294183a533b91c1c6b60" name="a48800ce6340e294183a533b91c1c6b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48800ce6340e294183a533b91c1c6b60">&#9670;&#160;</a></span>lowerShuffleAsSpecificZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSpecificZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AnyExt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>InputV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle as a zero or any extension. </p>
<p>Given a specific number of elements, element bit width, and extension stride, produce either a zero or any extension based on the available features of the subtarget. The extended elements are consecutive and begin and can start from an offsetted element index in the input; to avoid excess shuffling the offset must either being in the bottom lane or at the start of a higher lane. All extended elements must be from the same lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11757">11757</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04377">getEXTEND_VECTOR_INREG()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>.</p>

</div>
</div>
<a id="a255d172a12765f42d8097c1a33e73f63" name="a255d172a12765f42d8097c1a33e73f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255d172a12765f42d8097c1a33e73f63">&#9670;&#160;</a></span>lowerShuffleAsSplitOrBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsSplitOrBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Either split a vector in halves or decompose the shuffles and the blend/unpack. </p>
<p>This is provided as a good fallback for many lowerings of non-single-input shuffles with more than one 128-bit lane. In those cases, we want to select between splitting the shuffle into 128-bit components and stitching those back together vs. extracting the single-input shuffles and blending those results. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">14537</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00200">llvm::SmallBitVector::count()</a>, <a class="el" href="STLExtras_8h_source.html#l01923">llvm::count()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="SmallBitVector_8h_source.html#l00332">llvm::SmallBitVector::resize()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a3dffd133ed36ade03df8e0b74619e7fc" name="a3dffd133ed36ade03df8e0b74619e7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dffd133ed36ade03df8e0b74619e7fc">&#9670;&#160;</a></span>lowerShuffleAsTruncBroadcast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsTruncBroadcast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>BroadcastIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower broadcast of a single - truncated - integer element, coming from a scalar_to_vector/build_vector node <code>V0</code> with larger elements. </p>
<p>This assumes we have AVX2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12209">12209</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00508">llvm::X86ISD::VBROADCAST</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>.</p>

</div>
</div>
<a id="aada1954ec063385c2412de5ae3f7912b" name="aada1954ec063385c2412de5ae3f7912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada1954ec063385c2412de5ae3f7912b">&#9670;&#160;</a></span>lowerShuffleAsUNPCKAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsUNPCKAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower as an unpack of elements from two inputs followed by a single-input permutation. </p>
<p>This matches the pattern where we can unpack elements from two inputs and then reduce the shuffle to a single-input (wider) permutation. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10712">10712</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>.</p>

</div>
</div>
<a id="ab1039cc78150f31678aae25affc5fbec" name="ab1039cc78150f31678aae25affc5fbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1039cc78150f31678aae25affc5fbec">&#9670;&#160;</a></span>lowerShuffleAsVALIGN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVALIGN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a dword/qword rotation. </p>
<p>AVX512 has a VALIGND/VALIGNQ instructions that will do an arbitrary rotation of the concatenation of two vectors; This routine will try to generically lower a vector shuffle through such an pattern.</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">11369</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01559">llvm::APInt::countl_one()</a>, <a class="el" href="APInt_8h_source.html#l01600">llvm::APInt::countr_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11205">matchShuffleAsElementRotate()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a91771a953d65aeb837eecfef355de17f" name="a91771a953d65aeb837eecfef355de17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91771a953d65aeb837eecfef355de17f">&#9670;&#160;</a></span>lowerShuffleAsVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">10066</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l12197">llvm::SelectionDAG::areNonVolatileConsecutiveLoads()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09955">getAVX512TruncNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03101">llvm::ISD::isNormalLoad()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a2fa56217f486efff0ef3cbf1b6a7f524" name="a2fa56217f486efff0ef3cbf1b6a7f524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa56217f486efff0ef3cbf1b6a7f524">&#9670;&#160;</a></span>lowerShuffleAsVTRUNCAndUnpack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsVTRUNCAndUnpack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15575">15575</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01559">llvm::APInt::countl_one()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00318">llvm::X86ISD::VTRUNC</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5b222d1c28274048f4f94c8df23038fc" name="a5b222d1c28274048f4f94c8df23038fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b222d1c28274048f4f94c8df23038fc">&#9670;&#160;</a></span>lowerShuffleAsZeroOrAnyExtend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleAsZeroOrAnyExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a zero extension on any microarch. </p>
<p>This routine will try to do everything in its power to cleverly lower a shuffle which happens to match the pattern of a zero extend. It doesn't check for the profitability of this lowering, it tries to aggressively match this pattern. It will use all of the micro-architectural details it can to emit an efficient lowering. It handles both blends with all-zero inputs to explicitly zero-extend and undef-lanes (sometimes undef due to masking out later).</p>
<p>The reason we have dedicated lowering for zext-style shuffles is that they are both incredibly common and often quite performance sensitive. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">11921</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a6893db19648a2dba0912d181aaa57ec0ab75fcdd2d72d9e000beab48622402d93">llvm::Lower</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11757">lowerShuffleAsSpecificZeroOrAnyExtend()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a94d14869834e07743880f9eac8f6d98b" name="a94d14869834e07743880f9eac8f6d98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d14869834e07743880f9eac8f6d98b">&#9670;&#160;</a></span>lowerShuffleOfExtractsAsVperm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleOfExtractsAsVperm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting two 128-bit halves of a vector and shuffling the result, match that to a 256-bit AVX2 vperm* instruction to avoid a multi-shuffle lowering. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">12298</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00696">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01177">llvm::SDValue::getConstantOperandAPInt()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09589">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">isSingleSHUFPSMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>.</p>

</div>
</div>
<a id="aeefb78459638421a22efc227acbf0a2a" name="aeefb78459638421a22efc227acbf0a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefb78459638421a22efc227acbf0a2a">&#9670;&#160;</a></span>lowerShufflePairAsUNPCKAndPermute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShufflePairAsUNPCKAndPermute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15623">15623</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10985">llvm::SelectionDAG::ReplaceAllUsesWith()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00820">llvm::SDNode::uses()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00600">llvm::ISD::VECTOR_SHUFFLE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="ae449eea2801b2319108d4d4f23500b45" name="ae449eea2801b2319108d4d4f23500b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae449eea2801b2319108d4d4f23500b45">&#9670;&#160;</a></span>lowerShuffleToEXPAND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleToEXPAND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">9752</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00596">llvm::X86ISD::EXPAND</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25116">getMaskNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09668">isNonZeroElementsInOrder()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a40aead6994aed6d0d353677bcbb632e9" name="a40aead6994aed6d0d353677bcbb632e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40aead6994aed6d0d353677bcbb632e9">&#9670;&#160;</a></span>lowerShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">10291</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10220">matchShuffleWithPACK()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a84ad8f979aea899a97964f16faad6f06" name="a84ad8f979aea899a97964f16faad6f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ad8f979aea899a97964f16faad6f06">&#9670;&#160;</a></span>lowerShuffleWithPERMV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPERMV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">13970</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::changeTypeToInteger()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00475">llvm::X86ISD::VPERMV3</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a1cf11dbde3c84d0f3867d8f25f738149" name="a1cf11dbde3c84d0f3867d8f25f738149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf11dbde3c84d0f3867d8f25f738149">&#9670;&#160;</a></span>lowerShuffleWithPSHUFB()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithPSHUFB </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a shuffle with a single PSHUFB of V1 or V2. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09694">9694</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>.</p>

</div>
</div>
<a id="a5d59f381efe14f0ff45673a947d5e752" name="a5d59f381efe14f0ff45673a947d5e752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d59f381efe14f0ff45673a947d5e752">&#9670;&#160;</a></span>lowerShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15548">15548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15503">matchShuffleWithSHUFPD()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>.</p>

</div>
</div>
<a id="af206105ce0e34fda78f7cc2398a3e948" name="af206105ce0e34fda78f7cc2398a3e948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af206105ce0e34fda78f7cc2398a3e948">&#9670;&#160;</a></span>lowerShuffleWithSHUFPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSHUFPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector shuffle using the SHUFPS instruction. </p>
<p>This is a helper routine dedicated to lowering vector shuffles using SHUFPS. It makes no assumptions about whether this is the <em>best</em> lowering, it simply uses it. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">12841</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="STLExtras_8h_source.html#l01758">llvm::find_if()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="a944d68a54d7d2b97bc900a1f6b2d2910" name="a944d68a54d7d2b97bc900a1f6b2d2910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a944d68a54d7d2b97bc900a1f6b2d2910">&#9670;&#160;</a></span>lowerShuffleWithSSE4A()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithSSE4A </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle using SSE4a EXTRQ/INSERTQ. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11730">11730</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00513">llvm::X86ISD::EXTRQI</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00514">llvm::X86ISD::INSERTQI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">matchShuffleAsEXTRQ()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11664">matchShuffleAsINSERTQ()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a3ae7a219ba4edae3c3b73ed2e34a4b01" name="a3ae7a219ba4edae3c3b73ed2e34a4b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae7a219ba4edae3c3b73ed2e34a4b01">&#9670;&#160;</a></span>lowerShuffleWithUndefHalf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUndefHalf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower shuffles where an entire half of a 256 or 512-bit vector is UNDEF. </p>
<p>This allows for fast cases such as subvector extraction/insertion or shuffling smaller vector types which can lower more efficiently. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15193">15193</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15102">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15153">getShuffleHalfVectors()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09589">is128BitUnpackShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03448">isUndefLowerHalf()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a766b151698176d3663cbbe4f5d56b272" name="a766b151698176d3663cbbe4f5d56b272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766b151698176d3663cbbe4f5d56b272">&#9670;&#160;</a></span>lowerShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">9864</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04410">llvm::createUnpackShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">lowerV16F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">lowerV16I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">lowerV2F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">lowerV2I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">lowerV4F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">lowerV4I32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="ab6abd9e2ada4d329511d45bb245bb5fe" name="ab6abd9e2ada4d329511d45bb245bb5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6abd9e2ada4d329511d45bb245bb5fe">&#9670;&#160;</a></span>lowerShuffleWithUNPCK256()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithUNPCK256 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if the mask can be mapped to a preliminary shuffle (vperm 64-bit) followed by unpack 256-bit. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09891">9891</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l04430">llvm::createSplat2ShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">lowerV32I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">lowerV8I32Shuffle()</a>.</p>

</div>
</div>
<a id="afe25313da4ec14f1e260d91672c31545" name="afe25313da4ec14f1e260d91672c31545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe25313da4ec14f1e260d91672c31545">&#9670;&#160;</a></span>lowerShuffleWithVPMOV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerShuffleWithVPMOV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10016">10016</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00239">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09955">getAVX512TruncNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">lowerV16I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a8b19574b3ca4ba61aec3275548e416e4" name="a8b19574b3ca4ba61aec3275548e416e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b19574b3ca4ba61aec3275548e416e4">&#9670;&#160;</a></span>LowerSIGN_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24334">24334</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24138">LowerSIGN_EXTEND_Mask()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="af14326d7be5cc69f8a745d0aed1af3ab" name="af14326d7be5cc69f8a745d0aed1af3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af14326d7be5cc69f8a745d0aed1af3ab">&#9670;&#160;</a></span>LowerSIGN_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerSIGN_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24138">24138</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20024">SplitAndExtendv16i1()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24195">LowerANY_EXTEND()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24334">LowerSIGN_EXTEND()</a>.</p>

</div>
</div>
<a id="a05914158f39e230548b1b743eee2e5f6" name="a05914158f39e230548b1b743eee2e5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05914158f39e230548b1b743eee2e5f6">&#9670;&#160;</a></span>LowerStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24455">24455</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02433">llvm::StoreSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="TargetLowering_8h_source.html#l01081">llvm::TargetLoweringBase::getTypeAction()</a>, <a class="el" href="TargetLowering_8h_source.html#l01094">llvm::TargetLoweringBase::getTypeToTransformTo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02432">llvm::StoreSDNode::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01522">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00142">llvm::MVT::is32BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00147">llvm::MVT::is64BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03997">isFreeToSplitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02427">llvm::StoreSDNode::isTruncatingStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24387">splitVectorStore()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="TargetLowering_8h_source.html#l00215">llvm::TargetLoweringBase::TypeWidenVector</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00822">llvm::X86ISD::VEXTRACT_STORE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab95322999c3b7eed83b5467bf0b929e3" name="ab95322999c3b7eed83b5467bf0b929e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95322999c3b7eed83b5467bf0b929e3">&#9670;&#160;</a></span>lowerToAddSubOrFMAddSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerToAddSubOrFMAddSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to fold a build_vector that performs an 'addsub' or 'fmaddsub' or 'fsubadd' operation accordingly to <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa278b7d83da7d0e71506a7544c6b23c4d" title="Combined add and sub on an FP vector.">X86ISD::ADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa58f003a627b6506ad2893c67204325e0">X86ISD::FMADDSUB</a> or <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aabeccad22b28fc7542e683776e90454d6">X86ISD::FMSUBADD</a> node. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l07925">7925</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00213">llvm::X86ISD::ADDSUB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07770">isAddSubOrSubAdd()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l07897">isFMAddSubOrFMSubAdd()</a>.</p>

</div>
</div>
<a id="a2d9f20ebd030add135aa3cf106dbf993" name="a2d9f20ebd030add135aa3cf106dbf993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9f20ebd030add135aa3cf106dbf993">&#9670;&#160;</a></span>LowerToHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BuildVectorSDNode.html">BuildVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>BV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower BUILD_VECTOR to a horizontal add/sub operation if possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08090">8090</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07729">ExpandHorizontalBinOp()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00258">llvm::X86ISD::FHSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08052">getHopForBuildVector()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01012">llvm::SDNode::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00253">llvm::X86ISD::HADD</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00254">llvm::X86ISD::HSUB</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07965">isHopBuildVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l07615">isHorizontalBinOpPart()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00681">llvm::SDNode::isUndef()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00964">llvm::SDNode::op_values()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a id="a7092b8371f80f3acf826e7bfc1e00d92" name="a7092b8371f80f3acf826e7bfc1e00d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7092b8371f80f3acf826e7bfc1e00d92">&#9670;&#160;</a></span>LowerToTLSExecModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSExecModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1TLSModel.html#a8911c5bfb68fc4ed3ac824f04f150120">TLSModel::Model</a>&#160;</td>
          <td class="paramname"><em>model</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>is64Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isPIC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18616">18616</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="classllvm_1_1PointerType.html#a8d7f800be5fd53dcfcdcbdc6fd9ccfe3">llvm::PointerType::get()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01810">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01071">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="Constants_8cpp_source.html#l00356">llvm::Constant::getNullValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01811">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00720">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="CodeGen_8h_source.html#l00048">llvm::TLSModel::InitialExec</a>, <a class="el" href="X86Disassembler_8cpp_source.html#l01068">is64Bit()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="CodeGen_8h_source.html#l00049">llvm::TLSModel::LocalExec</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00470">llvm::X86II::MO_GOTNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00439">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00446">llvm::X86II::MO_INDNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00464">llvm::X86II::MO_NTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00452">llvm::X86II::MO_TPOFF</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00149">llvm::X86ISD::Wrapper</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00153">llvm::X86ISD::WrapperRIP</a>.</p>

</div>
</div>
<a id="ae7e0473bcc59ce3b0c760f5a812be9ad" name="ae7e0473bcc59ce3b0c760f5a812be9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e0473bcc59ce3b0c760f5a812be9ad">&#9670;&#160;</a></span>LowerToTLSGeneralDynamicModel32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18548">18548</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00771">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18516">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::GlobalBaseReg</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00417">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="a81621636cd7b12b67d6770529cb5411f" name="a81621636cd7b12b67d6770529cb5411f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81621636cd7b12b67d6770529cb5411f">&#9670;&#160;</a></span>LowerToTLSGeneralDynamicModel64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModel64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18562">18562</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18516">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00417">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="a6f948e468cfd3a6d2898b393c3cd71ca" name="a6f948e468cfd3a6d2898b393c3cd71ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f948e468cfd3a6d2898b393c3cd71ca">&#9670;&#160;</a></span>LowerToTLSGeneralDynamicModelX32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSGeneralDynamicModelX32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18570">18570</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18516">GetTLSADDR()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00417">llvm::X86II::MO_TLSGD</a>.</p>

</div>
</div>
<a id="afa38de8a6bc68bdfd3aea0e8900c7745" name="afa38de8a6bc68bdfd3aea0e8900c7745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa38de8a6bc68bdfd3aea0e8900c7745">&#9670;&#160;</a></span>LowerToTLSLocalDynamicModel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerToTLSLocalDynamicModel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *&#160;</td>
          <td class="paramname"><em>GA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>PtrVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Is64Bit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Is64BitLP64</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18576">18576</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="SelectionDAG_8h_source.html#l00771">llvm::SelectionDAG::getCopyToReg()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01810">llvm::GlobalAddressSDNode::getGlobal()</a>, <a class="el" href="MachineFunction_8h_source.html#l00814">llvm::MachineFunction::getInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01811">llvm::GlobalAddressSDNode::getOffset()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00720">llvm::SelectionDAG::getTargetGlobalAddress()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l18516">GetTLSADDR()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00144">llvm::X86ISD::GlobalBaseReg</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00214">llvm::X86MachineFunctionInfo::incNumLocalDynamicTLSAccesses()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00458">llvm::X86II::MO_DTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00425">llvm::X86II::MO_TLSLD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00433">llvm::X86II::MO_TLSLDM</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00149">llvm::X86ISD::Wrapper</a>.</p>

</div>
</div>
<a id="a81ae18855aebf3ce81f6bfcd6b251c6b" name="a81ae18855aebf3ce81f6bfcd6b251c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ae18855aebf3ce81f6bfcd6b251c6b">&#9670;&#160;</a></span>LowerTruncateVecI1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVecI1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20429">20429</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00820">llvm::ISD::SIGN_EXTEND_VECTOR_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

</div>
</div>
<a id="a34d69e40066209fb1b0f3aff30360619" name="a34d69e40066209fb1b0f3aff30360619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d69e40066209fb1b0f3aff30360619">&#9670;&#160;</a></span>LowerTruncateVecPack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVecPack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function lowers a vector truncation from vXi32/vXi64 to vXi8/vXi16 into <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>/X86ISD::PACKSS operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">20378</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03976">isUpperSubvectorUndef()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">LowerTruncateVecPack()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20242">truncateVectorWithPACKSS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20234">truncateVectorWithPACKUS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">LowerTruncateVecPack()</a>.</p>

</div>
</div>
<a id="a161d911e44c9fa07835d80f7239b0de5" name="a161d911e44c9fa07835d80f7239b0de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a161d911e44c9fa07835d80f7239b0de5">&#9670;&#160;</a></span>LowerTruncateVecPackWithSignBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerTruncateVecPackWithSignBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function lowers a vector truncation of 'extended sign-bits' or 'extended zero-bits' values. </p>
<p>vXi16/vXi32/vXi64 to vXi8/vXi16/vXi32 into <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>/PACKUS operations. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">20344</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03976">isUpperSubvectorUndef()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">LowerTruncateVecPackWithSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">matchTruncateWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">LowerTruncateVecPackWithSignBits()</a>.</p>

</div>
</div>
<a id="ab788a4c731deb3197f1b67c44547dd2b" name="ab788a4c731deb3197f1b67c44547dd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab788a4c731deb3197f1b67c44547dd2b">&#9670;&#160;</a></span>LowerUINT_TO_FP_i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>32-bit unsigned integer to float expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19365">19365</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01429">llvm::SelectionDAG::getFPExtendOrRound()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04548">getShuffleVectorZeroOrUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01437">llvm::SelectionDAG::getStrictFPExtendOrRound()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>.</p>

</div>
</div>
<a id="a29641e3c24cbb1b35105b997e9c9706c" name="a29641e3c24cbb1b35105b997e9c9706c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29641e3c24cbb1b35105b997e9c9706c">&#9670;&#160;</a></span>LowerUINT_TO_FP_i64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerUINT_TO_FP_i64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>64-bit unsigned integer to double expansion. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19297">19297</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00066">Context</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00257">llvm::X86ISD::FHADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l01342">llvm::ConstantVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l02809">llvm::ConstantDataVector::get()</a>, <a class="el" href="Constants_8cpp_source.html#l00927">llvm::ConstantFP::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01872">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01056">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="APFloat_8cpp_source.html#l00250">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">shouldUseHorizontalOp()</a>.</p>

</div>
</div>
<a id="a877d2e5fee683a94bd9b3f900d4c4ec4" name="a877d2e5fee683a94bd9b3f900d4c4ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a877d2e5fee683a94bd9b3f900d4c4ec4">&#9670;&#160;</a></span>lowerUINT_TO_FP_v2i32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_v2i32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19415">19415</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00633">llvm::X86ISD::CVTUI2P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00774">llvm::X86ISD::STRICT_CVTUI2P</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19626">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="a37c2360d891e5990c6706c81b907294b" name="a37c2360d891e5990c6706c81b907294b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c2360d891e5990c6706c81b907294b">&#9670;&#160;</a></span>lowerUINT_TO_FP_vec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19626">19626</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19019">lowerINT_TO_FP_vXi64()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19415">lowerUINT_TO_FP_v2i32()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19468">lowerUINT_TO_FP_vXi32()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a id="a98731b22c0582184ad3b6b9594291fdc" name="a98731b22c0582184ad3b6b9594291fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98731b22c0582184ad3b6b9594291fdc">&#9670;&#160;</a></span>lowerUINT_TO_FP_vXi32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerUINT_TO_FP_vXi32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19468">19468</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="Constants_8cpp_source.html#l00927">llvm::ConstantFP::get()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01780">llvm::SelectionDAG::getConstantFP()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01872">llvm::SelectionDAG::getConstantPool()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01056">llvm::MachinePointerInfo::getConstantPool()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00061">High</a>, <a class="el" href="APFloat_8cpp_source.html#l00250">llvm::APFloatBase::IEEEdouble()</a>, <a class="el" href="APFloat_8cpp_source.html#l00249">llvm::APFloatBase::IEEEsingle()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea3a2d5fe857d8f9541136a124c2edec6c">llvm::Or</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00400">llvm::ISD::STRICT_FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00401">llvm::ISD::STRICT_FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00450">llvm::ISD::STRICT_UINT_TO_FP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00825">llvm::X86ISD::VBROADCAST_LOAD</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l19626">lowerUINT_TO_FP_vec()</a>.</p>

</div>
</div>
<a id="aafaf042072012185fe6b59d16b306644" name="aafaf042072012185fe6b59d16b306644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafaf042072012185fe6b59d16b306644">&#9670;&#160;</a></span>lowerV16F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16670">16670</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3a9825a4649a44796ca264c208c18860" name="a3a9825a4649a44796ca264c208c18860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9825a4649a44796ca264c208c18860">&#9670;&#160;</a></span>lowerV16I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 16-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v16i16 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">16193</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15623">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09694">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09891">lowerShuffleWithUNPCK256()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a764da3f6d8f5529a23fc52e4705d2fc8" name="a764da3f6d8f5529a23fc52e4705d2fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a764da3f6d8f5529a23fc52e4705d2fc8">&#9670;&#160;</a></span>lowerV16I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 16-lane 32-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16810">16810</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="ac7304188de3005e0d0f0a62cbff5ad31" name="ac7304188de3005e0d0f0a62cbff5ad31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7304188de3005e0d0f0a62cbff5ad31">&#9670;&#160;</a></span>lowerV16I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV16I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of v16i8 shuffles. </p>
<p>This is a hybrid strategy to lower v16i8 vectors. It first attempts to detect any complexity reducing interleaving. If that doesn't help, it uses UNPCK to spread the i8 elements across two i16-element vectors, and uses the existing lowering for v8i16 blends on each half, finally PACK-ing them back together. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14014">14014</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01616">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10170">canLowerByDroppingElements()</a>, <a class="el" href="STLExtras_8h_source.html#l01777">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00750">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13672">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10906">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11420">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10795">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11730">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10016">lowerShuffleWithVPMOV()</a>, <a class="el" href="STLExtras_8h_source.html#l01745">llvm::none_of()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00523">llvm::X86ISD::VPPERM</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a977d9d87a9acedc6deb64f7f666455c6" name="a977d9d87a9acedc6deb64f7f666455c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977d9d87a9acedc6deb64f7f666455c6">&#9670;&#160;</a></span>lowerV2F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit floating point shuffles. </p>
<p>This is the basis function for the 2-lane 64-bit shuffles as we have full support for floating point shuffles but not integer shuffles. These instructions will incur a domain crossing penalty on some chips though so it is better to avoid lowering through this for integer vectors where possible. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12657">12657</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12040">getScalarValueForVectorElement()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="ad875c7cc64de6e878b36609f1fd03bc6" name="ad875c7cc64de6e878b36609f1fd03bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad875c7cc64de6e878b36609f1fd03bc6">&#9670;&#160;</a></span>lowerV2I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 2-lane 64-bit integer shuffles. </p>
<p>Tries to lower a 2-lane 64-bit shuffle using shuffle operations provided by the integer unit to minimize domain crossing penalties. However, for blends it falls back to the floating point shuffle operation with appropriate bit casting. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12741">12741</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="abf10af4763fc3f16c6e810e203b343ee" name="abf10af4763fc3f16c6e810e203b343ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf10af4763fc3f16c6e810e203b343ee">&#9670;&#160;</a></span>lowerV2X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV2X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering 2-lane 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">14809</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l06225">getBROADCAST_LOAD()</a>, <a class="el" href="MachineValueType_8h_source.html#l00221">llvm::MVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00352">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02559">llvm::X86::mayFoldLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11614">llvm::peekThroughOneUseBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00828">llvm::X86ISD::SUBV_BROADCAST_LOAD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00467">llvm::X86ISD::VPERM2X128</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">lowerV4F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">lowerV4I64Shuffle()</a>.</p>

</div>
</div>
<a id="a5f422515233e6de0de7b3114bc268d68" name="a5f422515233e6de0de7b3114bc268d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f422515233e6de0de7b3114bc268d68">&#9670;&#160;</a></span>lowerV32I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 16-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">16907</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09694">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a3bd9ae65ec61dd5e07e5ed4b98c68312" name="a3bd9ae65ec61dd5e07e5ed4b98c68312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd9ae65ec61dd5e07e5ed4b98c68312">&#9670;&#160;</a></span>lowerV32I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV32I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 32-lane 8-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v32i8 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16316">16316</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15575">lowerShuffleAsVTRUNCAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15623">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09694">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09891">lowerShuffleWithUNPCK256()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a130eb4b069f1ba74f4b41396cbc33f83" name="a130eb4b069f1ba74f4b41396cbc33f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a130eb4b069f1ba74f4b41396cbc33f83">&#9670;&#160;</a></span>lowerV4F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane 32-bit floating point shuffles. </p>
<p>Uses instructions exclusively from the floating point unit to minimize domain crossing penalties, as these are sufficient to implement all v4f32 shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12933">12933</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10673">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">lowerShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a95949df6cb1d7bda100278739b387ae4" name="a95949df6cb1d7bda100278739b387ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95949df6cb1d7bda100278739b387ae4">&#9670;&#160;</a></span>lowerV4F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 4-lane 64-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15696">15696</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12285">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14591">lowerShuffleAsLanePermuteAndSHUFP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15548">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">lowerV2X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a84f17de21891f3bfb04410592e553b63" name="a84f17de21891f3bfb04410592e553b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f17de21891f3bfb04410592e553b63">&#9670;&#160;</a></span>lowerV4I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 4-lane i32 vector shuffles. </p>
<p>We try to handle these with integer-domain shuffles where we can, but for blends we use the floating point domain blend instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13037">13037</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="PassBuilderBindings_8cpp_source.html#l00071">if()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10795">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12298">lowerShuffleOfExtractsAsVperm()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="aa49b62c7c6aee5221b1edd2922d43463" name="aa49b62c7c6aee5221b1edd2922d43463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa49b62c7c6aee5221b1edd2922d43463">&#9670;&#160;</a></span>lowerV4I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 4-lane 64-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v4i64 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15816">15816</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12285">isShuffleMaskInputInPlace()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10673">lowerShuffleAsBlendAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14809">lowerV2X128Shuffle()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a1e7c6d51f5fc88c995098264f649357b" name="a1e7c6d51f5fc88c995098264f649357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e7c6d51f5fc88c995098264f649357b">&#9670;&#160;</a></span>lowerV4X128Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV4X128Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a 128-bit shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">16510</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="SmallVector_8h_source.html#l00623">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03866">insert128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="SPIRVModuleAnalysis_8cpp_source.html#l00048">OpIndex</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00453">llvm::X86ISD::SHUF128</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">lowerV8F64Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">lowerV8I64Shuffle()</a>.</p>

</div>
</div>
<a id="a6a6932db7c5cddedce4a015637df0efa" name="a6a6932db7c5cddedce4a015637df0efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a6932db7c5cddedce4a015637df0efa">&#9670;&#160;</a></span>lowerV64I8Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV64I8Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 64-lane 8-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">16971</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13672">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10906">lowerShuffleAsByteRotateAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14627">lowerShuffleAsLanePermuteAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09694">lowerShuffleWithPSHUFB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a518426bb40221830497a0fa345f3eb98" name="a518426bb40221830497a0fa345f3eb98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518426bb40221830497a0fa345f3eb98">&#9670;&#160;</a></span>lowerV8F16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower 8-lane 16-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13939">13939</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="ae4a4583d15a1549667880c7bfb8d1515" name="ae4a4583d15a1549667880c7bfb8d1515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a4583d15a1549667880c7bfb8d1515">&#9670;&#160;</a></span>lowerV8F32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit floating point shuffles. </p>
<p>Also ends up handling lowering of 8-lane 32-bit integer shuffles when AVX2 isn't available. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">15929</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14730">computeInLaneShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09573">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15623">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00464">llvm::X86ISD::VPERMILPV</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a80b2d4b16b821d90cb2506496f4fe1cf" name="a80b2d4b16b821d90cb2506496f4fe1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2d4b16b821d90cb2506496f4fe1cf">&#9670;&#160;</a></span>lowerV8F64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8F64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit floating point shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16616">16616</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09367">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09480">isShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15548">lowerShuffleWithSHUFPD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">lowerV4X128Shuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a96929c573ae5a98213a4d8c25554e53f" name="a96929c573ae5a98213a4d8c25554e53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96929c573ae5a98213a4d8c25554e53f">&#9670;&#160;</a></span>lowerV8I16GeneralSingleInputShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16GeneralSingleInputShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lowering of single-input v8i16 shuffles is the cornerstone of SSE2 shuffle lowering, and the most complex part. </p>
<p>The lowering strategy is to try to form pairs of input lanes which are targeted at the same half of the final vector, and then use a dword shuffle to place them onto the right half, and finally unpack the paired lanes into their final position.</p>
<p>The exact breakdown of how to form these dword pairs and align them on the correct sides is really tricky. See the comments within the function for more of the details.</p>
<p>This code also handles repeated 128-bit lanes of v8i16 shuffles, but each lane must shuffle the <em>exact</em> same way. In fact, you must pass a v8 Mask to this routine for it to work correctly. To shuffle a 256-bit or 512-bit i16 vector, form the analogous 128-bit 8-element Mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">13178</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01616">llvm::array_pod_sort()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ArrayRef_8h_source.html#l00153">llvm::ArrayRef&lt; T &gt;::begin()</a>, <a class="el" href="STLExtras_8h_source.html#l01777">llvm::copy_if()</a>, <a class="el" href="STLExtras_8h_source.html#l01923">llvm::count()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="SmallVector_8h_source.html#l00299">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::empty()</a>, <a class="el" href="SmallVector_8h_source.html#l00282">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ArrayRef_8h_source.html#l00154">llvm::ArrayRef&lt; T &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00750">llvm::SmallVectorImpl&lt; T &gt;::erase()</a>, <a class="el" href="STLExtras_8h_source.html#l01751">llvm::find()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="STLExtras_8h_source.html#l01888">llvm::is_contained()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="STLExtras_8h_source.html#l01950">llvm::lower_bound()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00651">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16193">lowerV16I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16907">lowerV32I16Shuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">lowerV8I16Shuffle()</a>.</p>

</div>
</div>
<a id="a6d418ee6f30e69c9e0bbb4c770995028" name="a6d418ee6f30e69c9e0bbb4c770995028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d418ee6f30e69c9e0bbb4c770995028">&#9670;&#160;</a></span>lowerV8I16Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I16Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic lowering of 8-lane i16 shuffles. </p>
<p>This handles both single-input shuffles and combined shuffle/blends with two inputs. The single input shuffles are immediately delegated to a dedicated lowering routine.</p>
<p>The blends are lowered in one of three fundamental ways. If there are few enough inputs, it delegates to a basic UNPCK-based strategy. If the shuffle of the input is significantly cheaper when lowered as an interleaving of the two inputs, try to interleave them. Otherwise, blend the low and high halves of the inputs separately (making them have relatively few inputs) and then concatenate them. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l13735">13735</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10170">canLowerByDroppingElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04352">concatSubVectors()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="VPlanSLP_8cpp_source.html#l00191">getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10396">lowerShuffleAsBitBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10340">lowerShuffleAsBitMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13672">lowerShuffleAsBlendOfPSHUFBs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11420">lowerShuffleAsByteShiftMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12083">lowerShuffleAsElementInsertion()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10795">lowerShuffleAsPermuteAndUnpack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10066">lowerShuffleAsVTRUNC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11730">lowerShuffleWithSSE4A()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10016">lowerShuffleWithVPMOV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13178">lowerV8I16GeneralSingleInputShuffle()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00364">llvm::X86ISD::VSRAI</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>.</p>

</div>
</div>
<a id="a18af24f5c6174c2b5745fb2df1f6681f" name="a18af24f5c6174c2b5745fb2df1f6681f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18af24f5c6174c2b5745fb2df1f6681f">&#9670;&#160;</a></span>lowerV8I32Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I32Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 32-bit integer shuffles. </p>
<p>This routine is only called when we have AVX2 and thus a reasonable instruction set for v8i32 shuffling.. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16051">16051</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="STLExtras_8h_source.html#l01930">llvm::count_if()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03657">getConstVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12262">isSingleSHUFPSMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09573">isUnpackWdShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11161">lowerShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11023">lowerShuffleAsDecomposedShuffleMerge()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14929">lowerShuffleAsLanePermuteAndRepeatedMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15304">lowerShuffleAsRepeatedMaskAndLanePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11921">lowerShuffleAsZeroOrAnyExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15623">lowerShufflePairAsUNPCKAndPermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12841">lowerShuffleWithSHUFPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09891">lowerShuffleWithUNPCK256()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00471">llvm::X86ISD::VPERMV</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>.</p>

</div>
</div>
<a id="a8f3532954b1c7887a8a0bc00311abd20" name="a8f3532954b1c7887a8a0bc00311abd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3532954b1c7887a8a0bc00311abd20">&#9670;&#160;</a></span>lowerV8I64Shuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerV8I64Shuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle lowering of 8-lane 64-bit integer shuffles. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l16737">16737</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09656">getV4X86ShuffleImm8ForMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09367">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09752">lowerShuffleToEXPAND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09864">lowerShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16510">lowerV4X128Shuffle()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>.</p>

</div>
</div>
<a id="a84269093cb913d8f68ea84f72d75dee1" name="a84269093cb913d8f68ea84f72d75dee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84269093cb913d8f68ea84f72d75dee1">&#9670;&#160;</a></span>LowerVACOPY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24922">24922</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02407">llvm::SelectionDAG::expandVACopy()</a>, <a class="el" href="Function_8h_source.html#l00262">llvm::Function::getCallingConv()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07891">llvm::SelectionDAG::getMemcpy()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00350">llvm::X86Subtarget::isCallingConvWin64()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00185">llvm::X86Subtarget::isTarget64BitLP64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="ab9c1fef093fb9dfcad2e86ddd0a2a4e6" name="ab9c1fef093fb9dfcad2e86ddd0a2a4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c1fef093fb9dfcad2e86ddd0a2a4e6">&#9670;&#160;</a></span>lowerVECTOR_SHUFFLE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_SHUFFLE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Top-level lowering for x86 vector shuffles. </p>
<p>This handles decomposition, canonicalization, and lowering of all x86 vector shuffles. Most of the specific lowering strategies are encapsulated above in helper routines. The canonicalization attempts to widen shuffles to involve fewer lanes of wider elements, consolidate symmetric patterns s.t. only one of the two inputs needs to be tested, etc. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17485">17485</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="STLExtras_8h_source.html#l01738">llvm::any_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17420">canCombineAsMaskOperation()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17358">canonicalizeShuffleMaskWithCommute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05425">computeZeroableShuffleElements()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02218">llvm::SelectionDAG::getCommutedVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00427">llvm::MVT::getFloatingPointVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01567">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="STLExtras_8h_source.html#l01888">llvm::is_contained()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14370">lower128BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17218">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12352">lowerShuffleAsBroadcast()</a>, <a class="el" href="ArrayRef_8h_source.html#l00165">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

</div>
</div>
<a id="ae0a759ab1a22390b2f549a138e92c20e" name="ae0a759ab1a22390b2f549a138e92c20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0a759ab1a22390b2f549a138e92c20e">&#9670;&#160;</a></span>LowerVectorAllEqual()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorAllEqual </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>OriginalMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22109">22109</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00203">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00085">llvm::X86ISD::CMP</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="KnownBits_8h_source.html#l00057">llvm::KnownBits::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01456">llvm::SelectionDAG::getSExtOrTrunc()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="KnownBits_8h_source.html#l00050">llvm::KnownBits::isConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00139">llvm::EVT::isFloatingPoint()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, <a class="el" href="KnownBits_8h_source.html#l00072">llvm::KnownBits::isZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00429">llvm::X86ISD::KORTEST</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00420">llvm::X86ISD::MOVMSK</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00423">llvm::X86ISD::PTEST</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12261">llvm::SelectionDAG::SplitScalar()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12321">llvm::SelectionDAG::SplitVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43354">combinePredicateReduction()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22257">MatchVectorAllEqualTest()</a>.</p>

</div>
</div>
<a id="ad4b7c811809d981b2f927c388aa43648" name="ad4b7c811809d981b2f927c388aa43648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b7c811809d981b2f927c388aa43648">&#9670;&#160;</a></span>LowerVectorCTLZ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">27808</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27696">LowerVectorCTLZ_AVX512CDI()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27726">LowerVectorCTLZInRegLUT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27830">LowerCTLZ()</a>.</p>

</div>
</div>
<a id="af4692dbbc5a351d59bc68fe4f3fa0ed3" name="af4692dbbc5a351d59bc68fe4f3fa0ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4692dbbc5a351d59bc68fe4f3fa0ed3">&#9670;&#160;</a></span>LowerVectorCTLZ_AVX512CDI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZ_AVX512CDI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Lower a vector CTLZ using native supported vector CTLZ instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27696">27696</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a18b1fa269a5cff8ff05a92e60a39427b" name="a18b1fa269a5cff8ff05a92e60a39427b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b1fa269a5cff8ff05a92e60a39427b">&#9670;&#160;</a></span>LowerVectorCTLZInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTLZInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27726">27726</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTLZ()</a>.</p>

</div>
</div>
<a id="a240e5690e86df4dda7eaf9a8788c0980" name="a240e5690e86df4dda7eaf9a8788c0980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a240e5690e86df4dda7eaf9a8788c0980">&#9670;&#160;</a></span>LowerVectorCTPOP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30972">30972</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00717">llvm::ISD::CTPOP</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30861">LowerHorizontalByteSum()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30925">LowerVectorCTPOPInRegLUT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31016">LowerCTPOP()</a>.</p>

</div>
</div>
<a id="a2e64ed34d142c2680648d09c25ee51e4" name="a2e64ed34d142c2680648d09c25ee51e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e64ed34d142c2680648d09c25ee51e4">&#9670;&#160;</a></span>LowerVectorCTPOPInRegLUT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorCTPOPInRegLUT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30925">30925</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00192">llvm::X86ISD::PSHUFB</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l30972">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="ac402e710afa6a0549f89ee90e9fa4cab" name="ac402e710afa6a0549f89ee90e9fa4cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac402e710afa6a0549f89ee90e9fa4cab">&#9670;&#160;</a></span>lowerVSELECTtoVectorShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerVSELECTtoVectorShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a VSELECT instruction to a vector shuffle. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17627">17627</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05641">createShuffleMaskFromVSELECT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, and <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>.</p>

</div>
</div>
<a id="abd57a066d3b3d5ca417117df41ca120c" name="abd57a066d3b3d5ca417117df41ca120c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd57a066d3b3d5ca417117df41ca120c">&#9670;&#160;</a></span>LowerVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">23062</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00191">llvm::BitWidth</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ValueTypes_8h_source.html#l00093">llvm::EVT::changeVectorElementTypeToInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22856">cheapX86FSETCC_SSE()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00388">llvm::X86ISD::CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00375">llvm::X86ISD::CMPP</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01627">llvm::ConstantSDNode::getAPIntValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00338">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08313">llvm::SelectionDAG::getMergeValues()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01557">llvm::SelectionDAG::getNOT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00207">llvm::APInt::getSignMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00674">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04595">getTargetConstantBitsFromNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00179">llvm::SDValue::getValue()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasSSE42()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22973">incDecVectorConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00143">llvm::ISD::isConstantSplatVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11642">llvm::isConstOrConstSplat()</a>, <a class="el" href="MachineValueType_8h_source.html#l00083">llvm::MVT::isFloatingPoint()</a>, <a class="el" href="APInt_8h_source.html#l00383">llvm::APInt::isMaxSignedValue()</a>, <a class="el" href="APInt_8h_source.html#l00401">llvm::APInt::isMinSignedValue()</a>, <a class="el" href="TargetLowering_8h_source.html#l01384">llvm::TargetLoweringBase::isOperationLegal()</a>, <a class="el" href="APInt_8h_source.html#l00418">llvm::APInt::isPowerOf2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12074">isSoftF16()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01564">llvm::ISD::isTrueWhenEqual()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01545">llvm::ISD::isUnsignedIntSetCC()</a>, <a class="el" href="APInt_8h_source.html#l00358">llvm::APInt::isZero()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="APInt_8h_source.html#l01696">llvm::APInt::logBase2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22947">LowerIntVSETCC_AVX512()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23007">LowerVSETCCWithSUBUS()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00379">llvm::X86ISD::PCMPGT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00993">llvm::SDNode::setFlags()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01514">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01517">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02642">llvm::SelectionDAG::SignBitIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22923">splitIntVSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00755">llvm::X86ISD::STRICT_CMPM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00751">llvm::X86ISD::STRICT_CMPP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00476">llvm::ISD::STRICT_FSETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00477">llvm::ISD::STRICT_FSETCCS</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22862">translateX86FSETCC()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00677">llvm::ISD::UMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00676">llvm::ISD::UMIN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00520">llvm::X86ISD::VPCOM</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00521">llvm::X86ISD::VPCOMU</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

</div>
</div>
<a id="a2accb7898d532d8c1ed1b70621dcf22d" name="a2accb7898d532d8c1ed1b70621dcf22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2accb7898d532d8c1ed1b70621dcf22d">&#9670;&#160;</a></span>LowerVSETCCWithSUBUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCCWithSUBUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>As another special case, use PSUBUS[BW] when it's profitable. </p>
<p>E.g. for Op0 u&lt;= Op1: t = psubus Op0, Op1 pcmpeq t, &lt;0..0&gt; </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23007">23007</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22973">incDecVectorConstant()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00378">llvm::X86ISD::PCMPEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00350">llvm::ISD::USUBSAT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="af501c536e39e504d53df2c0fa3d83f6d" name="af501c536e39e504d53df2c0fa3d83f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af501c536e39e504d53df2c0fa3d83f6d">&#9670;&#160;</a></span>LowervXi8MulWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowervXi8MulWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSigned</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> *&#160;</td>
          <td class="paramname"><em>Low</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28384">28384</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01450">llvm::SelectionDAG::getAnyExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00826">llvm::SelectionDAG::getBuildVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04481">getPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04471">getUnpackh()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04463">getUnpackl()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l28463">LowerMULH()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28570">LowerMULO()</a>.</p>

</div>
</div>
<a id="a611391ccebf150b7064f586835d388d3" name="a611391ccebf150b7064f586835d388d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611391ccebf150b7064f586835d388d3">&#9670;&#160;</a></span>lowerX86CmpEqZeroToCtlzSrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86CmpEqZeroToCtlzSrl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48950">48950</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00716">llvm::ISD::CTLZ</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01462">llvm::SelectionDAG::getZExtOrTrunc()</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48971">combineOrCmpEqZeroToCtlzSrl()</a>.</p>

</div>
</div>
<a id="aa65c843e4780db206567b16085cb229a" name="aa65c843e4780db206567b16085cb229a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65c843e4780db206567b16085cb229a">&#9670;&#160;</a></span>lowerX86FPLogicOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> lowerX86FPLogicOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51672">51672</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00044">llvm::X86ISD::FAND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00056">llvm::X86ISD::FANDN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00048">llvm::X86ISD::FOR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00052">llvm::X86ISD::FXOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l51959">combineFAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51976">combineFAndn()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l51990">combineFOr()</a>.</p>

</div>
</div>
<a id="aa5a86623773ed13c55fc451727aa234f" name="aa5a86623773ed13c55fc451727aa234f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a86623773ed13c55fc451727aa234f">&#9670;&#160;</a></span>LowerXALUO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerXALUO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l23786">23786</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l10545">getSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l23741">getX86XALUOOp()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00236">llvm::ISD::MERGE_VALUES</a>.</p>

</div>
</div>
<a id="a37beb02a4ace10bc841524083344c448" name="a37beb02a4ace10bc841524083344c448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37beb02a4ace10bc841524083344c448">&#9670;&#160;</a></span>LowerZERO_EXTEND()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20095">20095</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19961">LowerAVXExtend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20037">LowerZERO_EXTEND_Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l31847">llvm::X86TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a id="afd2ea32f73b6a5220cec5e5386cbd365" name="afd2ea32f73b6a5220cec5e5386cbd365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2ea32f73b6a5220cec5e5386cbd365">&#9670;&#160;</a></span>LowerZERO_EXTEND_Mask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_Mask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20037">20037</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20024">SplitAndExtendv16i1()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20095">LowerZERO_EXTEND()</a>.</p>

</div>
</div>
<a id="a60042ade4e9f78685951abca938adfbe" name="a60042ade4e9f78685951abca938adfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60042ade4e9f78685951abca938adfbe">&#9670;&#160;</a></span>MarkEHGuard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHGuard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26518">26518</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="WinEHFuncInfo_8h_source.html#l00112">llvm::WinEHFuncInfo::EHGuardFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00760">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="ab9e2f37a60e885bd69486129d21fa2e3" name="ab9e2f37a60e885bd69486129d21fa2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e2f37a60e885bd69486129d21fa2e3">&#9670;&#160;</a></span>MarkEHRegistrationNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MarkEHRegistrationNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l26500">26500</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="WinEHFuncInfo_8h_source.html#l00110">llvm::WinEHFuncInfo::EHRegNodeFrameIndex</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00760">llvm::MachineFunction::getWinEHFuncInfo()</a>, and <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00156">llvm::report_fatal_error()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l26559">LowerINTRINSIC_W_CHAIN()</a>.</p>

</div>
</div>
<a id="a0bdd7eb8543c78919acfa6775f750617" name="a0bdd7eb8543c78919acfa6775f750617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bdd7eb8543c78919acfa6775f750617">&#9670;&#160;</a></span>match1BitShuffleAsKSHIFT()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int match1BitShuffleAsKSHIFT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>MaskOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l17184">17184</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00367">llvm::X86ISD::KSHIFTL</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00368">llvm::X86ISD::KSHIFTR</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l17218">lower1BitShuffle()</a>.</p>

</div>
</div>
<a id="a6ded20d42a05e6478238dcfd3caceede" name="a6ded20d42a05e6478238dcfd3caceede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ded20d42a05e6478238dcfd3caceede">&#9670;&#160;</a></span>matchAsm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchAsm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>S</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt;&#160;</td>
          <td class="paramname"><em>Pieces</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56511">56511</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringRef_8h_source.html#l00134">llvm::StringRef::empty()</a>, <a class="el" href="StringRef_8cpp_source.html#l00251">llvm::StringRef::find_first_not_of()</a>, <a class="el" href="StringRef_8h_source.html#l00257">llvm::StringRef::starts_with()</a>, and <a class="el" href="StringRef_8h_source.html#l00567">llvm::StringRef::substr()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l56545">llvm::X86TargetLowering::ExpandInlineAsm()</a>.</p>

</div>
</div>
<a id="a0a69bfc728391a45832d24dca6c93abc" name="a0a69bfc728391a45832d24dca6c93abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a69bfc728391a45832d24dca6c93abc">&#9670;&#160;</a></span>matchBinaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchBinaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PermuteImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">37566</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00203">llvm::X86ISD::BLENDI</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09632">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00181">llvm::X86ISD::INSERTPS</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09374">isRepeatedTargetShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03534">isUndefOrZeroInRange()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="VE_8h_source.html#l00375">llvm::M0()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10419">matchShuffleAsBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11290">matchShuffleAsByteRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11205">matchShuffleAsElementRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12546">matchShuffleAsInsertPS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15503">matchShuffleWithSHUFPD()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00440">llvm::X86ISD::PALIGNR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00446">llvm::X86ISD::SHUFP</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00442">llvm::X86ISD::VALIGN</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="aad8006302bcaef8b07c0b8da5ea36fc2" name="aad8006302bcaef8b07c0b8da5ea36fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad8006302bcaef8b07c0b8da5ea36fc2">&#9670;&#160;</a></span>matchBinaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchBinaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsUnary</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37370">37370</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00213">llvm::MVT::changeTypeToInteger()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00239">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00217">llvm::APInt::getOneBitSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE1()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="KnownBits_8h_source.html#l00078">llvm::KnownBits::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="KnownBits_8h_source.html#l00072">llvm::KnownBits::isZero()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02666">llvm::SelectionDAG::MaskedVectorIsZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l10220">matchShuffleWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09775">matchShuffleWithUNPCK()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00458">llvm::X86ISD::MOVHLPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00457">llvm::X86ISD::MOVLHPS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00459">llvm::X86ISD::MOVSD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00461">llvm::X86ISD::MOVSH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00460">llvm::X86ISD::MOVSS</a>, <a class="el" href="KnownBits_8h_source.html#l00025">llvm::KnownBits::One</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="APInt_8h_source.html#l01339">llvm::APInt::setBits()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>, and <a class="el" href="KnownBits_8h_source.html#l00024">llvm::KnownBits::Zero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a01f930a0afc6b50e6351d21d012b724d" name="a01f930a0afc6b50e6351d21d012b724d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f930a0afc6b50e6351d21d012b724d">&#9670;&#160;</a></span>matchLogicBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchLogicBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>X</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Y</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l48856">48856</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00200">llvm::X86ISD::ANDNP</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48895">combineLogicBlendIntoPBLENDV()</a>.</p>

</div>
</div>
<a id="a43c86721d54ea24442f31fe419f7b7b1" name="a43c86721d54ea24442f31fe419f7b7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c86721d54ea24442f31fe419f7b7b1">&#9670;&#160;</a></span>matchPMADDWD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54047">54047</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46368">canReduceVMulWidth()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830ea62b6d55816cf737bfc6f42e60df1a3f2">llvm::Mul</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">combineAdd()</a>.</p>

</div>
</div>
<a id="a65983df0f713e72addd897c98b130554" name="a65983df0f713e72addd897c98b130554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65983df0f713e72addd897c98b130554">&#9670;&#160;</a></span>matchPMADDWD_2()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchPMADDWD_2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>N1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54155">54155</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00283">llvm::EVT::bitsLT()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01165">llvm::SDValue::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00536">llvm::X86ISD::VPMADDWD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">combineAdd()</a>.</p>

</div>
</div>
<a id="a079f719b6af4bba305e041821a1e3da0" name="a079f719b6af4bba305e041821a1e3da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a079f719b6af4bba305e041821a1e3da0">&#9670;&#160;</a></span>matchScalarReduction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchScalarReduction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>&#160;</td>
          <td class="paramname"><em>BinOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SrcOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt; *&#160;</td>
          <td class="paramname"><em>SrcMask</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper for matching BINOP(EXTRACTELT(X,0),BINOP(EXTRACTELT(X,1),...)) style scalarized (associative) reduction patterns. </p>
<p>Partial reductions are supported when the pointer SrcMask is non-null. TODO - move this to SelectionDAG? </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22040">22040</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="DenseMap_8h_source.html#l00075">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00280">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="DenseMap_8h_source.html#l00098">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::empty()</a>, <a class="el" href="DenseMap_8h_source.html#l00084">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="DenseMap_8h_source.html#l00155">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="DenseMap_8h_source.html#l00220">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48529">combineAnd()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49336">combineOr()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l22257">MatchVectorAllEqualTest()</a>.</p>

</div>
</div>
<a id="a82d33c0896d1afa7242d2984185d7432" name="a82d33c0896d1afa7242d2984185d7432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d33c0896d1afa7242d2984185d7432">&#9670;&#160;</a></span>matchShuffleAsBitRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsBitRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>RotateVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>EltSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11141">11141</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="Instructions_8cpp_source.html#l02703">llvm::ShuffleVectorInst::isBitRotateMask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l09250">isNoopShuffleMask()</a>.</p>

</div>
</div>
<a id="ac43e54f20b5c565358eec77519811795" name="ac43e54f20b5c565358eec77519811795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43e54f20b5c565358eec77519811795">&#9670;&#160;</a></span>matchShuffleAsBlend()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsBlend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV1Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV2Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BlendMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10419">10419</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09420">IsElementEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10512">lowerShuffleAsBlend()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="adcfb42fd1c2e2adbd26d6050f7979e05" name="adcfb42fd1c2e2adbd26d6050f7979e05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcfb42fd1c2e2adbd26d6050f7979e05">&#9670;&#160;</a></span>matchShuffleAsByteRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsByteRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a byte rotation. </p>
<p>SSSE3 has a generic PALIGNR instruction in x86 that will do an arbitrary byte-rotation of the concatenation of two vectors; pre-SSSE3 can use a PSRLDQ/PSLLDQ/POR pattern to get a similar effect. This routine will try to generically lower a vector shuffle through such an pattern. It does not check for the profitability of lowering either as PALIGNR or PSRLDQ/PSLLDQ/POR, only whether the mask is valid to lower in that form. This matches shuffle vectors that look like:</p>
<p>v8i16 [11, 12, 13, 14, 15, 0, 1, 2]</p>
<p>Essentially it concatenates V1 and V2, shifts right by some number of elements, and takes the low elements as the result. Note that while this is specified as a <em>right shift</em> because x86 is little-endian, it is a <em>left rotate</em> of the vector lanes. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11290">11290</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11205">matchShuffleAsElementRotate()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11312">lowerShuffleAsByteRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a9a8d92cd399108599c754d242288eadc" name="a9a8d92cd399108599c754d242288eadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8d92cd399108599c754d242288eadc">&#9670;&#160;</a></span>matchShuffleAsElementRotate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsElementRotate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to match a vector shuffle as an element rotation. </p>
<p>This is used for support PALIGNR for SSSE3 or VALIGND/Q for AVX512. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11205">11205</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11369">lowerShuffleAsVALIGN()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11290">matchShuffleAsByteRotate()</a>.</p>

</div>
</div>
<a id="a8e4e93889aaf56eb87af0a51dce84d0d" name="a8e4e93889aaf56eb87af0a51dce84d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4e93889aaf56eb87af0a51dce84d0d">&#9670;&#160;</a></span>matchShuffleAsEXTRQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsEXTRQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11608">11608</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11730">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="adb8e7c708b19e092719fd83ed67c8bfd" name="adb8e7c708b19e092719fd83ed67c8bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8e7c708b19e092719fd83ed67c8bfd">&#9670;&#160;</a></span>matchShuffleAsInsertPS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsInsertPS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertPSMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l12546">12546</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l12634">lowerShuffleAsInsertPS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="af55af9657dc82151b4fe283322a9db6d" name="af55af9657dc82151b4fe283322a9db6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55af9657dc82151b4fe283322a9db6d">&#9670;&#160;</a></span>matchShuffleAsINSERTQ()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsINSERTQ </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitLen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>BitIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11664">11664</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l11730">lowerShuffleWithSSE4A()</a>.</p>

</div>
</div>
<a id="ab3030662cab4f127ea42c4f8f5a0b907" name="ab3030662cab4f127ea42c4f8f5a0b907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3030662cab4f127ea42c4f8f5a0b907">&#9670;&#160;</a></span>matchShuffleAsShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int matchShuffleAsShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ScalarSizeInBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>MaskOffset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Try to lower a vector shuffle as a bit shift (shifts in zeros). </p>
<p>Attempts to match a shuffle mask against the PSLL(W/D/Q/DQ) and PSRL(W/D/Q/DQ) SSE2 and AVX2 logical bit-shift instructions. The function matches elements from one of the input vectors shuffled to the left or right with zeroable elements 'shifted in'. It handles both the strictly bit-wise element shifts and the byte shift across an entire 128-bit double quad word lane.</p>
<p>PSHL : (little-endian) left bit shift. [ zz, 0, zz, 2 ] [ -1, 4, zz, -1 ] PSRL : (little-endian) right bit shift. [ 1, zz, 3, zz] [ -1, -1, 7, zz] PSLLDQ : (little-endian) left byte shift [ zz, 0, 1, 2, 3, 4, 5, 6] [ zz, zz, -1, -1, 2, 3, 4, -1] [ zz, zz, zz, zz, zz, zz, -1, 1] PSRLDQ : (little-endian) right byte shift [ 5, 6, 7, zz, zz, zz, zz, zz] [ -1, 5, 6, 7, zz, zz, zz, zz] [ 1, 2, -1, -1, -1, -1, zz, zz] </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l11507">11507</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="namespacellvm.html#a2554a96c67bdd7d0a62855a844ec55b0a945d5e233cf7d6240f6b783b36a374ff">llvm::Left</a>, <a class="el" href="namespacellvm.html#a05609d049bfe3c5c2f64711566131a86a28d0edd045e05cf5af64e35ae0c4c6ef">llvm::Low</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00362">llvm::X86ISD::VSHLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00363">llvm::X86ISD::VSRLI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l11569">lowerShuffleAsShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">matchUnaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="acabdb7ba50c76e8a7a040985d783f507" name="acabdb7ba50c76e8a7a040985d783f507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acabdb7ba50c76e8a7a040985d783f507">&#9670;&#160;</a></span>matchShuffleAsVTRUNC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleAsVTRUNC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09917">9917</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8cpp_source.html#l00453">llvm::APInt::extractBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="APInt_8h_source.html#l00349">llvm::APInt::isAllOnes()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="ac96fedf3e39b8aa423770a2ff05b7991" name="ac96fedf3e39b8aa423770a2ff05b7991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96fedf3e39b8aa423770a2ff05b7991">&#9670;&#160;</a></span>matchShuffleWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MaxStages</em> = <code>1</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10220">10220</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l05027">createPackShuffleMask()</a>, <a class="el" href="APInt_8h_source.html#l00274">llvm::APInt::getHighBitsSet()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01416">llvm::isAllOnesOrAllOnesSplat()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01398">llvm::isNullOrNullSplat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01197">llvm::SDValue::isUndef()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02650">llvm::SelectionDAG::MaskedValueIsZero()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l10291">lowerShuffleWithPACK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37370">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a5126ab4b72405faf02b4f15471e44afa" name="a5126ab4b72405faf02b4f15471e44afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5126ab4b72405faf02b4f15471e44afa">&#9670;&#160;</a></span>matchShuffleWithSHUFPD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleWithSHUFPD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV1Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>ForceV2Zero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l15503">15503</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03498">isUndefOrZeroOrInRange()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l15548">lowerShuffleWithSHUFPD()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l37566">matchBinaryPermuteShuffle()</a>.</p>

</div>
</div>
<a id="a7a2586726258d4a6f1ee767165e7b64e" name="a7a2586726258d4a6f1ee767165e7b64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2586726258d4a6f1ee767165e7b64e">&#9670;&#160;</a></span>matchShuffleWithUNPCK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchShuffleWithUNPCK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>UnpackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsUnary</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>TargetMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l09775">9775</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01595">llvm::ShuffleVectorSDNode::commuteMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04410">llvm::createUnpackShuffleMask()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03523">isSequentialOrUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="VE_8h_source.html#l00376">llvm::M1()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00463">llvm::X86ISD::UNPCKH</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00462">llvm::X86ISD::UNPCKL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37370">matchBinaryShuffle()</a>.</p>

</div>
</div>
<a id="a7f8d2c2b57c0b4685300b1383e34da0d" name="a7f8d2c2b57c0b4685300b1383e34da0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f8d2c2b57c0b4685300b1383e34da0d">&#9670;&#160;</a></span>matchTruncateWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> matchTruncateWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PackOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to determine if <code>In</code> truncated to <code>DstVT</code> has the necessary signbits / leading zero bits to be truncated with PACKSS / PACKUS, possibly by converting a SRL node to SRA for sign extension. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20254">20254</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l03049">llvm::SelectionDAG::computeKnownBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="KnownBits_8h_source.html#l00239">llvm::KnownBits::countMinLeadingZeros()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02973">llvm::SelectionDAG::getValidShiftAmountConstant()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSSE3()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03997">isFreeToSplitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00313">llvm::Log2_32()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00707">llvm::ISD::SRL</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">LowerTruncateVecPackWithSignBits()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>.</p>

</div>
</div>
<a id="a53577fb6bbcd0c6556b4f8f0c71089cb" name="a53577fb6bbcd0c6556b4f8f0c71089cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53577fb6bbcd0c6556b4f8f0c71089cb">&#9670;&#160;</a></span>matchUnaryPermuteShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchUnaryPermuteShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>Zeroable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>ShuffleVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>PermuteImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37221">37221</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00299">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::data()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09632">getV4X86ShuffleImm()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09280">is128BitLaneCrossingShuffleMask()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09354">is128BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09367">is256BitLaneRepeatedShuffleMask()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03471">isAnyZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03512">isSequentialOrUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03485">isUndefOrInRange()</a>, <a class="el" href="Instructions_8cpp_source.html#l02682">matchShuffleAsBitRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l11507">matchShuffleAsShift()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00443">llvm::X86ISD::PSHUFD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00444">llvm::X86ISD::PSHUFHW</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00445">llvm::X86ISD::PSHUFLW</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00466">llvm::X86ISD::VPERMI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00465">llvm::X86ISD::VPERMILPI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00371">llvm::X86ISD::VROTLI</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00348">llvm::X86ISD::VSHLDQ</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00349">llvm::X86ISD::VSRLDQ</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a4e0d0e479e6b99c89bc353fb42d10da0" name="a4e0d0e479e6b99c89bc353fb42d10da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0d0e479e6b99c89bc353fb42d10da0">&#9670;&#160;</a></span>matchUnaryShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> matchUnaryShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MaskVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowFloatDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowIntDomain</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Shuffle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a> &amp;&#160;</td>
          <td class="paramname"><em>DstVT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37067">37067</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00203">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l04260">llvm::SelectionDAG::ComputeNumSignBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00437">llvm::MVT::getIntegerVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00922">llvm::SelectionDAG::getOpcode_EXTEND_VECTOR_INREG()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00202">llvm::X86Subtarget::hasSSE3()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00093">llvm::MVT::isInteger()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09512">isTargetShuffleEquivalent()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03442">isUndefInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03415">isUndefOrEqual()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03429">isUndefOrEqualInRange()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03436">isUndefOrZero()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03534">isUndefOrZeroInRange()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00454">llvm::X86ISD::MOVDDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00455">llvm::X86ISD::MOVSHDUP</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00456">llvm::X86ISD::MOVSLDUP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00620">llvm::ISD::SCALAR_TO_VECTOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00315">llvm::X86ISD::VZEXT_MOVL</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>.</p>

</div>
</div>
<a id="a6fbf492764a869e2539fbdaf90b259f3" name="a6fbf492764a869e2539fbdaf90b259f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fbf492764a869e2539fbdaf90b259f3">&#9670;&#160;</a></span>MatchVectorAllEqualTest()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> MatchVectorAllEqualTest </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> &amp;&#160;</td>
          <td class="paramname"><em>X86CC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22257">22257</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00321">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::back()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="APInt_8h_source.html#l00212">llvm::APInt::getAllOnes()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00659">llvm::SelectionDAG::getAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="APInt_8h_source.html#l00284">llvm::APInt::getLowBitsSet()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11532">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22109">LowerVectorAllEqual()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11934">llvm::SelectionDAG::matchBinOpReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22040">matchScalarReduction()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52906">combineSetCC()</a>.</p>

</div>
</div>
<a id="a4375fa908198f2e372148f631c5409b7" name="a4375fa908198f2e372148f631c5409b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4375fa908198f2e372148f631c5409b7">&#9670;&#160;</a></span>materializeVectorConstant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> materializeVectorConstant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Create a vector constant without a load. </p>
<p>SSE/AVX provide the bare minimum functionality to do this, so it's all zeros, all ones, or some derivation that is cheap to calculate. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l08292">8292</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04367">getOnesVector()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00269">llvm::ISD::isBuildVectorAllOnes()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l00273">llvm::ISD::isBuildVectorAllZeros()</a>.</p>

</div>
</div>
<a id="ab1bb588e451e1a822d677d2d913279ff" name="ab1bb588e451e1a822d677d2d913279ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1bb588e451e1a822d677d2d913279ff">&#9670;&#160;</a></span>narrowExtractedVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowExtractedVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Ext</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we are extracting a subvector of a vector select and the select condition is composed of concatenated vectors, try to narrow the select width. </p>
<p>This is a common pattern for AVX1 integer code because 256-bit selects may be legal, but there is almost no integer math/logic available for 256-bit. This function should only be called with legal types (otherwise, the calls to get simple value types will assert). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l55406">55406</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00157">llvm::MVT::is256BitVector()</a>, <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03997">isFreeToSplitVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55457">combineEXTRACT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="addb3e984dfd51a52d5ab5050a30cd4d4" name="addb3e984dfd51a52d5ab5050a30cd4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb3e984dfd51a52d5ab5050a30cd4d4">&#9670;&#160;</a></span>narrowLoadToVZLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowLoadToVZLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>LN</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>MemVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l37051">37051</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l02402">llvm::LoadSDNode::getBasePtr()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08324">llvm::SelectionDAG::getMemIntrinsicNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01312">llvm::MemSDNode::getOriginalAlign()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10053">llvm::SelectionDAG::getVTList()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01372">llvm::MemSDNode::isSimple()</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00819">llvm::X86ISD::VZEXT_LOAD</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52130">combineCVTP2I_CVTTP2I()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52297">combineCVTPH2PS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52097">combineX86INT_TO_FP()</a>.</p>

</div>
</div>
<a id="ab2a97ef0e99d8dd358ff9296a748e894" name="ab2a97ef0e99d8dd358ff9296a748e894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a97ef0e99d8dd358ff9296a748e894">&#9670;&#160;</a></span>narrowShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>Shuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we have a shuffle of AVX/AVX512 (256/512 bit) vectors that only uses the low half of each source vector and does not set any high half elements in the destination vector, narrow the shuffle to half its original size. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l40807">40807</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l15102">getHalfShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01567">llvm::ShuffleVectorSDNode::getMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l15153">getShuffleHalfVectors()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="TargetLowering_8h_source.html#l01031">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03454">isUndefUpperHalf()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l40837">combineShuffle()</a>.</p>

</div>
</div>
<a id="a9eb91475dc63be82f5f2b559356362fe" name="a9eb91475dc63be82f5f2b559356362fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eb91475dc63be82f5f2b559356362fe">&#9670;&#160;</a></span>narrowVectorSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> narrowVectorSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If both arms of a vector select are concatenated vectors, split the select, and concatenate the result to eliminate a wide (256-bit) vector instruction: vselect Cond, (concat T0, T1), (concat F0, F1) --&gt; concat (vselect (split Cond), T0, F0), (vselect (split Cond), T1, F1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l44528">44528</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8h_source.html#l00210">llvm::X86ISD::BLENDV</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03997">isFreeToSplitVector()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">SplitOpsAndApply()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44818">combineSelect()</a>, and <a class="el" href="InstCombineVectorOps_8cpp_source.html#l02767">llvm::InstCombinerImpl::visitShuffleVectorInst()</a>.</p>

</div>
</div>
<a id="a49795f7ac26b96f40f4acfd51cc1c822" name="a49795f7ac26b96f40f4acfd51cc1c822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49795f7ac26b96f40f4acfd51cc1c822">&#9670;&#160;</a></span>needCarryOrOverflowFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> needCarryOrOverflowFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53727">53727</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00123">llvm::X86ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53787">combineCMP()</a>.</p>

</div>
</div>
<a id="a49e5f8ab839a765abf68ec20251c549f" name="a49e5f8ab839a765abf68ec20251c549f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e5f8ab839a765abf68ec20251c549f">&#9670;&#160;</a></span>negateFMAOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> negateFMAOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NegMul</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NegRes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l51507">51507</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00559">llvm::X86ISD::FMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00555">llvm::X86ISD::FMADDSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00563">llvm::X86ISD::FMADDSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00553">llvm::X86ISD::FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00561">llvm::X86ISD::FMSUB_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00556">llvm::X86ISD::FMSUBADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00564">llvm::X86ISD::FMSUBADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00552">llvm::X86ISD::FNMADD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00560">llvm::X86ISD::FNMADD_RND</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00554">llvm::X86ISD::FNMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00562">llvm::X86ISD::FNMSUB_RND</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00405">llvm::ISD::STRICT_FMA</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00778">llvm::X86ISD::STRICT_FMSUB</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00777">llvm::X86ISD::STRICT_FNMADD</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00779">llvm::X86ISD::STRICT_FNMSUB</a>.</p>

</div>
</div>
<a id="a23e66d415d7d85df65edc042d54de8d6" name="a23e66d415d7d85df65edc042d54de8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e66d415d7d85df65edc042d54de8d6">&#9670;&#160;</a></span>onlyZeroFlagUsed()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> onlyZeroFlagUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Flags</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53760">53760</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00123">llvm::X86ISD::BRCOND</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00095">llvm::X86ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8h_source.html#l00102">llvm::X86ISD::SETCC_CARRY</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53787">combineCMP()</a>.</p>

</div>
</div>
<a id="aa7916a0e32a89dd12645d0c3941b1485" name="aa7916a0e32a89dd12645d0c3941b1485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7916a0e32a89dd12645d0c3941b1485">&#9670;&#160;</a></span>parseConstraintCode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> parseConstraintCode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">llvm::StringRef</a>&#160;</td>
          <td class="paramname"><em>Constraint</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l56621">56621</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringSwitch_8h_source.html#l00069">llvm::StringSwitch&lt; T, R &gt;::Case()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00100">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00077">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00076">llvm::X86::COND_O</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, and <a class="el" href="StringSwitch_8h_source.html#l00182">llvm::StringSwitch&lt; T, R &gt;::Default()</a>.</p>

</div>
</div>
<a id="ab09b742a61238fda0b9ae7fc26cb86fe" name="ab09b742a61238fda0b9ae7fc26cb86fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09b742a61238fda0b9ae7fc26cb86fe">&#9670;&#160;</a></span>promoteExtBeforeAdd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> promoteExtBeforeAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Ext</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>sext(add_nsw(x, C)) --&gt; add(sext(x), C_sext) zext(add_nuw(x, C)) --&gt; add(zext(x), C_zext) Promoting a sign/zero extension ahead of a no overflow 'add' exposes opportunities to combine math ops, use an LEA, or use a complex addressing mode. </p>
<p>This can eliminate extend, add, and shift instructions. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52446">52446</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#aac36edd0f1ce976f0025c98e88d3830eaec211f7c20af43e742bf2570c3cb84f9">llvm::Add</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00705">llvm::ISD::SHL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="SelectionDAG_8h_source.html#l02000">llvm::SelectionDAG::willNotOverflowAdd()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">combineSext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>.</p>

</div>
</div>
<a id="afb22d51826b89719de4bffb5d5cf3226" name="afb22d51826b89719de4bffb5d5cf3226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb22d51826b89719de4bffb5d5cf3226">&#9670;&#160;</a></span>PromoteMaskArithmetic() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Depth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">47918</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00036">llvm::Depth</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l00277">llvm::ISD::isBuildVectorOfConstantSDNodes()</a>, <a class="el" href="TargetLowering_8h_source.html#l01290">llvm::TargetLoweringBase::isOperationLegalOrPromote()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00448">llvm::SelectionDAG::MaxRecursionDepth</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52612">combineSext()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52399">combineSignExtendInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l52827">combineZext()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">PromoteMaskArithmetic()</a>.</p>

</div>
</div>
<a id="a7b40faaeef05c70d34f317c548e38c14" name="a7b40faaeef05c70d34f317c548e38c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b40faaeef05c70d34f317c548e38c14">&#9670;&#160;</a></span>PromoteMaskArithmetic() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> PromoteMaskArithmetic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l47974">47974</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00783">llvm::ISD::ANY_EXTEND</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00159">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01940">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01522">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47918">PromoteMaskArithmetic()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

</div>
</div>
<a id="a6d7e9d79446828a4911f4bbf15d3b4f6" name="a6d7e9d79446828a4911f4bbf15d3b4f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d7e9d79446828a4911f4bbf15d3b4f6">&#9670;&#160;</a></span>promoteXINT_TO_FP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> promoteXINT_TO_FP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19108">19108</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00203">llvm::MVT::changeVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00869">llvm::ISD::FP_ROUND</a>, <a class="el" href="SelectionDAG_8h_source.html#l00554">llvm::SelectionDAG::getEntryNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00109">llvm::MVT::isVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00465">llvm::ISD::STRICT_FP_ROUND</a>.</p>

</div>
</div>
<a id="ac4d9213a8da79e09e9da93c2ca90925f" name="ac4d9213a8da79e09e9da93c2ca90925f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4d9213a8da79e09e9da93c2ca90925f">&#9670;&#160;</a></span>pushAddIntoCmovOfConsts()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> pushAddIntoCmovOfConsts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CMOV of constants requires materializing constant operands in registers. </p>
<p>Try to fold those constants into an 'add' instruction to reduce instruction count. We do this with CMOV rather the generic 'select' because there are earlier folds that may be used to turn select-of-constants into logic hacks. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l54339">54339</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="STLExtras_8h_source.html#l01731">llvm::all_of()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00117">llvm::X86ISD::CMOV</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l02559">llvm::X86::mayFoldLoad()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, <a class="el" href="ErlangGCPrinter_8cpp.html#a7ad930f7345a8faa5e6132305e2a6f49">X</a>, and <a class="el" href="OcamlGCPrinter_8cpp.html#a93c84752b140ee7b31646fc34cfa0dc2">Y</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l54404">combineAdd()</a>.</p>

</div>
</div>
<a id="aec58a8de03ca0c202e7acb69dace69a7" name="aec58a8de03ca0c202e7acb69dace69a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec58a8de03ca0c202e7acb69dace69a7">&#9670;&#160;</a></span>rebuildGatherScatter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> rebuildGatherScatter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedGatherScatterSDNode.html">MaskedGatherScatterSDNode</a> *&#160;</td>
          <td class="paramname"><em>GorS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Index</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Scale</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l53285">53285</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09436">llvm::SelectionDAG::getMaskedGather()</a>, and <a class="el" href="SelectionDAG_8cpp_source.html#l09483">llvm::SelectionDAG::getMaskedScatter()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53309">combineGatherScatter()</a>.</p>

</div>
</div>
<a id="adfeaf9db4445cbd2d43f260218036006" name="adfeaf9db4445cbd2d43f260218036006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfeaf9db4445cbd2d43f260218036006">&#9670;&#160;</a></span>recoverFramePointer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> recoverFramePointer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> *&#160;</td>
          <td class="paramname"><em>Fn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>EntryEBP</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the MSVC runtime transfers control to us, either to an outlined function or when returning to a parent frame after catching an exception, we recover the parent frame pointer by doing arithmetic on the incoming EBP. </p>
<p>Here's the math: RegNodeBase = EntryEBP - RegNodeSize ParentFP = RegNodeBase - ParentFrameOffset Subtracting RegNodeSize takes us to the offset of the registration node, and subtracting the offset (negative on x86) takes us back to the parent FP. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l25225">25225</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00239">llvm::ISD::ADD</a>, <a class="el" href="GlobalValue_8h_source.html#l00566">llvm::GlobalValue::dropLLVMManglingEscape()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="MachineModuleInfo_8h_source.html#l00139">llvm::MachineModuleInfo::getContext()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00472">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01962">llvm::SelectionDAG::getMCSymbol()</a>, <a class="el" href="MachineFunction_8h_source.html#l00667">llvm::MachineFunction::getMMI()</a>, <a class="el" href="Value_8cpp_source.html#l00309">llvm::Value::getName()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MCContext_8cpp_source.html#l00219">llvm::MCContext::getOrCreateParentFrameOffsetSymbol()</a>, <a class="el" href="TargetLowering_8h_source.html#l00367">llvm::TargetLoweringBase::getPointerTy()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l25202">getSEHRegistrationNodeSize()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00474">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00478">llvm::SelectionDAG::getTargetLoweringInfo()</a>, <a class="el" href="Function_8h_source.html#l00847">llvm::Function::hasPersonalityFn()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00114">llvm::ISD::LOCAL_RECOVER</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00240">llvm::ISD::SUB</a>.</p>

</div>
</div>
<a id="a53300f43eec34fc01f85c153445e4a37" name="a53300f43eec34fc01f85c153445e4a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53300f43eec34fc01f85c153445e4a37">&#9670;&#160;</a></span>reduceMaskedLoadToScalarLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedLoadToScalarLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedLoadSDNode.html">MaskedLoadSDNode</a> *&#160;</td>
          <td class="paramname"><em>ML</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>DCI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-extending masked load, it is a scalar load and vector insert. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50148">50148</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="DAGCombiner_8cpp_source.html#l01038">llvm::TargetLowering::DAGCombinerInfo::CombineTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08550">llvm::SelectionDAG::getLoad()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50118">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00524">llvm::ISD::INSERT_VECTOR_ELT</a>, <a class="el" href="InlineOrder_8cpp.html#a7ee6f0cb51c3b9056199e9a0001fe8c3ad01fd9b01e9dde8bd3dc247afbfb7218">ML</a>, and <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50237">combineMaskedLoad()</a>.</p>

</div>
</div>
<a id="aa649493d03967e1898ad4354759d89f7" name="aa649493d03967e1898ad4354759d89f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa649493d03967e1898ad4354759d89f7">&#9670;&#160;</a></span>reduceMaskedStoreToScalarStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceMaskedStoreToScalarStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MaskedStoreSDNode.html">MaskedStoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>MS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If exactly one element of the mask is set for a non-truncating masked store, it is a vector extract and scalar store. </p>
<p>Note: It is expected that the degenerate cases of an all-zeros or all-ones mask have already been optimized in IR, so we don't bother with those here. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l50284">50284</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="ValueTypes_8h_source.html#l00101">llvm::EVT::changeVectorElementType()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01398">llvm::MemSDNode::getChain()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00222">llvm::MachineMemOperand::getFlags()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01379">llvm::MemSDNode::getMemOperand()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50118">getParamsForOneTrueMaskedElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01381">llvm::MemSDNode::getPointerInfo()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l02745">llvm::MaskedStoreSDNode::getValue()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00080">llvm::MachinePointerInfo::getWithOffset()</a>, and <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50316">combineMaskedStore()</a>.</p>

</div>
</div>
<a id="ad659e7d2c3d6db4f140708fa4bab2c0c" name="ad659e7d2c3d6db4f140708fa4bab2c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad659e7d2c3d6db4f140708fa4bab2c0c">&#9670;&#160;</a></span>reduceVMULWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> reduceVMULWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When the operands of vector mul are extended from smaller size values, like i8 and i16, the type of mul may be shrinked to generate more efficient code. </p>
<p>Two typical patterns are handled: Pattern1: %2 = sext/zext &lt;N x i8&gt; %1 to &lt;N x i32&gt; %4 = sext/zext &lt;N x i8&gt; %3 to &lt;N x i32&gt; %5 = mul &lt;N x i32&gt; %2, %4</p>
<p>Pattern2: %2 = zext/sext &lt;N x i16&gt; %1 to &lt;N x i32&gt; %4 = zext/sext &lt;N x i16&gt; %3 to &lt;N x i32&gt; or %4 = build_vector &lt;N x i32&gt; C1, ..., CN (C1..CN are constants) %5 = mul &lt;N x i32&gt; %2, %4</p>
<p>There are four mul shrinking modes: If %2 == sext32(trunc8(%2)), i.e., the scalar value range of %2 is -128 to 128, and the scalar value range of %4 is also -128 to 128, generate pmullw+sext32 for it (MULS8 mode). If %2 == zext32(trunc8(%2)), i.e., the scalar value range of %2 is 0 to 255, and the scalar value range of %4 is also 0 to 255, generate pmullw+zext32 for it (MULU8 mode). If %2 == sext32(trunc16(%2)), i.e., the scalar value range of %2 is -32768 to 32767, and the scalar value range of %4 is also -32768 to 32767, generate pmullw+pmulhw for it (MULS16 mode). If %2 == zext32(trunc16(%2)), i.e., the scalar value range of %2 is 0 to 65535, and the scalar value range of %4 is also 0 to 65535, generate pmullw+pmulhuw for it (MULU16 mode). </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l46430">46430</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l46368">canReduceVMulWidth()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getFunction()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00469">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="Function_8h_source.html#l00674">llvm::Function::hasMinSize()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00241">llvm::ISD::MUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00652">llvm::ISD::MULHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00651">llvm::ISD::MULHU</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00780">llvm::ISD::ZERO_EXTEND</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combineMul()</a>.</p>

</div>
</div>
<a id="a735ccd5c4f719f05d522e22a0ade0a26" name="a735ccd5c4f719f05d522e22a0ade0a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735ccd5c4f719f05d522e22a0ade0a26">&#9670;&#160;</a></span>resolveTargetShuffleFromZeroables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveTargetShuffleFromZeroables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ResolveKnownZeros</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05608">5608</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="APInt_8h_source.html#l01433">llvm::APInt::getBitWidth()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06174">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="a69ed119a74aa160e44fcd158476e353e" name="a69ed119a74aa160e44fcd158476e353e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ed119a74aa160e44fcd158476e353e">&#9670;&#160;</a></span>resolveTargetShuffleInputsAndMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveTargetShuffleInputsAndMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Inputs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Removes unused/repeated shuffle source inputs and adjusts the shuffle mask. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l06130">6130</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l01032">isUndef()</a>, <a class="el" href="STLExtras_8h_source.html#l01745">llvm::none_of()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38489">combineX86ShuffleChainWithExtract()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="aebf9c73db3d255463a574759f2ee030c" name="aebf9c73db3d255463a574759f2ee030c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf9c73db3d255463a574759f2ee030c">&#9670;&#160;</a></span>resolveZeroablesFromTargetShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void resolveZeroablesFromTargetShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownUndef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1APInt.html">APInt</a> &amp;&#160;</td>
          <td class="paramname"><em>KnownZero</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l05625">5625</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00178">llvm::APInt::getZero()</a>, <a class="el" href="APInt_8h_source.html#l01302">llvm::APInt::setBit()</a>, <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelUndef</a>, and <a class="el" href="X86ShuffleDecode_8h_source.html#l00028">llvm::SM_SentinelZero</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l06174">getTargetShuffleInputs()</a>.</p>

</div>
</div>
<a id="ad4f49aa2ba2c2cc5fee4f2a185e2d512" name="ad4f49aa2ba2c2cc5fee4f2a185e2d512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f49aa2ba2c2cc5fee4f2a185e2d512">&#9670;&#160;</a></span>scalarizeExtEltFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeExtEltFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>ExtElt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Extracting a scalar FP value from vector element 0 is free, so extract each operand first, then perform the math as a scalar op. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l43840">43840</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00929">llvm::ISD::FABS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00390">llvm::ISD::FADD</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00950">llvm::ISD::FCEIL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00493">llvm::ISD::FCOPYSIGN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00393">llvm::ISD::FDIV</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00956">llvm::ISD::FFLOOR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00483">llvm::ISD::FMA</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00487">llvm::ISD::FMAD</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00264">llvm::X86ISD::FMAX</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00983">llvm::ISD::FMAXIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00970">llvm::ISD::FMAXNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00977">llvm::ISD::FMAXNUM_IEEE</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00265">llvm::X86ISD::FMIN</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00982">llvm::ISD::FMINIMUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00969">llvm::ISD::FMINNUM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00976">llvm::ISD::FMINNUM_IEEE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00392">llvm::ISD::FMUL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00953">llvm::ISD::FNEARBYINT</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00279">llvm::X86ISD::FRCP</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00394">llvm::ISD::FREM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00952">llvm::ISD::FRINT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00954">llvm::ISD::FROUND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00955">llvm::ISD::FROUNDEVEN</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00278">llvm::X86ISD::FRSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00930">llvm::ISD::FSQRT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00391">llvm::ISD::FSUB</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00951">llvm::ISD::FTRUNC</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00658">llvm::SDNode::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00941">llvm::SDNode::getOperand()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01006">llvm::SDNode::getValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01205">llvm::SDValue::hasOneUse()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00950">llvm::SDNode::ops()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l44134">combineExtractVectorElt()</a>.</p>

</div>
</div>
<a id="aeda6315d246cafab6d912b425d4e7218" name="aeda6315d246cafab6d912b425d4e7218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda6315d246cafab6d912b425d4e7218">&#9670;&#160;</a></span>scalarizeVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> scalarizeVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>Store</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>StoreVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Scalarize a vector store, bitcasting to TargetVT to determine the scalar type. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24421">24421</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="MachineValueType_8h_source.html#l00352">llvm::MVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="MachineValueType_8h_source.html#l00152">llvm::MVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="DWP_8cpp_source.html#l00456">llvm::Offset</a>, <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00074">Ptr</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l09607">llvm::TargetLowering::expandUnalignedStore()</a>.</p>

</div>
</div>
<a id="a14321b844507103cd4de1f202c33f455" name="a14321b844507103cd4de1f202c33f455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14321b844507103cd4de1f202c33f455">&#9670;&#160;</a></span>scaleShuffleElements()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> scaleShuffleElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumDstElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; int &gt; &amp;&#160;</td>
          <td class="paramname"><em>ScaledMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03621">3621</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03548">canWidenShuffleElements()</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, and <a class="el" href="SmallVector_8h_source.html#l00091">llvm::SmallVectorBase&lt; Size_T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l55457">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47137">combineHorizOpWithShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l45852">combineSetCCMOVMSK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>.</p>

</div>
</div>
<a id="a773313738753b97c7efdf953cdc27477" name="a773313738753b97c7efdf953cdc27477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a773313738753b97c7efdf953cdc27477">&#9670;&#160;</a></span>scaleVectorShuffleBlendMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classuint64__t.html">uint64_t</a> scaleVectorShuffleBlendMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td>
          <td class="paramname"><em>BlendMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Scale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l10497">10497</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>.</p>

</div>
</div>
<a id="a53e9a46c5489f12eb459b3ecce3db181" name="a53e9a46c5489f12eb459b3ecce3db181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e9a46c5489f12eb459b3ecce3db181">&#9670;&#160;</a></span>shouldExpandCmpArithRMWInIR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldExpandCmpArithRMWInIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *&#160;</td>
          <td class="paramname"><em>AI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l30404">30404</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="Instructions_8h_source.html#l00742">llvm::AtomicRMWInst::Add</a>, <a class="el" href="Instructions_8h_source.html#l00746">llvm::AtomicRMWInst::And</a>, <a class="el" href="User_8h_source.html#l00169">llvm::User::getOperand()</a>, <a class="el" href="Instructions_8h_source.html#l00820">llvm::AtomicRMWInst::getOperation()</a>, <a class="el" href="Value_8h_source.html#l00434">llvm::Value::hasOneUse()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00801">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00802">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="InstrTypes_8h_source.html#l00807">llvm::CmpInst::ICMP_SGT</a>, <a class="el" href="InstrTypes_8h_source.html#l00809">llvm::CmpInst::ICMP_SLT</a>, <a class="el" href="PatternMatch_8h_source.html#l00461">llvm::PatternMatch::m_AllOnes()</a>, <a class="el" href="PatternMatch_8h_source.html#l02388">llvm::PatternMatch::m_c_Add()</a>, <a class="el" href="PatternMatch_8h_source.html#l02402">llvm::PatternMatch::m_c_And()</a>, <a class="el" href="PatternMatch_8h_source.html#l02374">llvm::PatternMatch::m_c_ICmp()</a>, <a class="el" href="PatternMatch_8h_source.html#l02409">llvm::PatternMatch::m_c_Or()</a>, <a class="el" href="PatternMatch_8h_source.html#l02416">llvm::PatternMatch::m_c_Xor()</a>, <a class="el" href="PatternMatch_8h_source.html#l01433">llvm::PatternMatch::m_ICmp()</a>, <a class="el" href="PatternMatch_8h_source.html#l00067">llvm::PatternMatch::m_OneUse()</a>, <a class="el" href="PatternMatch_8h_source.html#l00780">llvm::PatternMatch::m_Specific()</a>, <a class="el" href="PatternMatch_8h_source.html#l00994">llvm::PatternMatch::m_Sub()</a>, <a class="el" href="PatternMatch_8h_source.html#l00076">llvm::PatternMatch::m_Value()</a>, <a class="el" href="PatternMatch_8h_source.html#l00532">llvm::PatternMatch::m_ZeroInt()</a>, <a class="el" href="PatternMatch_8h_source.html#l00049">llvm::PatternMatch::match()</a>, <a class="el" href="Instructions_8h_source.html#l00750">llvm::AtomicRMWInst::Or</a>, <a class="el" href="Instructions_8h_source.html#l00744">llvm::AtomicRMWInst::Sub</a>, <a class="el" href="IR_2Instruction_8h_source.html#l00136">llvm::Instruction::user_back()</a>, and <a class="el" href="Instructions_8h_source.html#l00752">llvm::AtomicRMWInst::Xor</a>.</p>

</div>
</div>
<a id="a80b2ee23542d36ae5b3a1e92a0ba347b" name="a80b2ee23542d36ae5b3a1e92a0ba347b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2ee23542d36ae5b3a1e92a0ba347b">&#9670;&#160;</a></span>shouldUseHorizontalOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> shouldUseHorizontalOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsSingleSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Horizontal vector math instructions may be slower than normal math with shuffles. </p>
<p>Limit horizontal op codegen based on size/speed trade-offs, uarch implementation, and likely shuffle complexity of the alternate sequence. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l19289">19289</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8cpp_source.html#l01352">llvm::SelectionDAG::shouldOptForSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47432">combineVectorHADDSUB()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50682">isHorizontalBinOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l21548">lowerAddSubToHorizontalOp()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l19297">LowerUINT_TO_FP_i64()</a>.</p>

</div>
</div>
<a id="a9b8ea24c55ea399c7b818fcb67887f27" name="a9b8ea24c55ea399c7b818fcb67887f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8ea24c55ea399c7b818fcb67887f27">&#9670;&#160;</a></span>signExtendBitcastSrcVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> signExtendBitcastSrcVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>SExtVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l42466">42466</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00680">llvm::ISD::AND</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00515">llvm::ISD::BUILD_VECTOR</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01235">llvm::SelectionDAG::getSelect()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00681">llvm::ISD::OR</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00727">llvm::ISD::SELECT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00774">llvm::ISD::SIGN_EXTEND</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42466">signExtendBitcastSrcVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00736">llvm::ISD::VSELECT</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00682">llvm::ISD::XOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l42466">signExtendBitcastSrcVector()</a>.</p>

</div>
</div>
<a id="a0c1071afbf745020c496e125cc4b4951" name="a0c1071afbf745020c496e125cc4b4951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1071afbf745020c496e125cc4b4951">&#9670;&#160;</a></span>SplitAndExtendv16i1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitAndExtendv16i1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20024">20024</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00573">llvm::ISD::EXTRACT_SUBVECTOR</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l24138">LowerSIGN_EXTEND_Mask()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20037">LowerZERO_EXTEND_Mask()</a>.</p>

</div>
</div>
<a id="a81449374d51a7780b04779f5db47fa6b" name="a81449374d51a7780b04779f5db47fa6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81449374d51a7780b04779f5db47fa6b">&#9670;&#160;</a></span>splitAndLowerShuffle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitAndLowerShuffle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>V2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;&#160;</td>
          <td class="paramname"><em>Mask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SimpleOnly</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Generic routine to split vector shuffle into half-sized shuffles. </p>
<p>This routine just extracts two subvectors, shuffles them independently, and then concatenates them back together. This should work effectively with all AVX vector shuffle types. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">14408</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00304">llvm::MVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11608">llvm::peekThroughBitcasts()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l16438">lower256BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17069">lower512BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14750">lowerShuffleAsLanePermuteAndShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14537">lowerShuffleAsSplitOrBlend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l16971">lowerV64I8Shuffle()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l15929">lowerV8F32Shuffle()</a>.</p>

</div>
</div>
<a id="ab6159a8dd1a53ffd767e42e31291995f" name="ab6159a8dd1a53ffd767e42e31291995f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6159a8dd1a53ffd767e42e31291995f">&#9670;&#160;</a></span>splitIntVSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitIntVSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a VSETCC 256-bit integer VSETCC into two new 128 ones and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22923">22923</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01981">llvm::SelectionDAG::getCondCode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12276">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="ValueTypes_8h_source.html#l00144">llvm::EVT::isInteger()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00750">llvm::ISD::SETCC</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="af0409fb04e071cd7a523f022dffec2a3" name="af0409fb04e071cd7a523f022dffec2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0409fb04e071cd7a523f022dffec2a3">&#9670;&#160;</a></span>SplitOpsAndApply()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename <a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> SplitOpsAndApply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>&#160;</td>
          <td class="paramname"><em>Builder</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CheckBWI</em> = <code><a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04081">4081</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="SmallVector_8h_source.html#l00426">llvm::SmallVectorTemplateBase&lt; T, bool &gt;::push_back()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00275">llvm::X86Subtarget::useBWIRegs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46589">combineMulToPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l46701">combineMulToPMULDQ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l50870">combineToHorizontalAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43250">createPSADBW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43204">createVPDPBUSD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l49789">detectAVGPattern()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l51232">detectPMADDUBSW()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54047">matchPMADDWD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54155">matchPMADDWD_2()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l44528">narrowVectorSelect()</a>.</p>

</div>
</div>
<a id="a8b77cecfc2091e2d9c9116ca578983e2" name="a8b77cecfc2091e2d9c9116ca578983e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b77cecfc2091e2d9c9116ca578983e2">&#9670;&#160;</a></span>splitVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::pair&lt; <a class="el" href="classllvm_1_1SDValue.html">SDValue</a>, <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &gt; splitVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">4002</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02702">llvm::SelectionDAG::isSplatValue()</a>, and <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l47839">combineAndShuffleNot()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43941">combineArithReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l43280">combineMinMaxReduction()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28570">LowerMULO()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l14408">splitAndLowerShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l22923">splitIntVSETCC()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04021">splitVectorOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24387">splitVectorStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>.</p>

</div>
</div>
<a id="ab373f17a297501bd5b475e98b1b67b81" name="ab373f17a297501bd5b475e98b1b67b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab373f17a297501bd5b475e98b1b67b81">&#9670;&#160;</a></span>splitVectorIntBinary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorIntBinary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break a binary integer operation into 2 half sized ops and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">4063</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04021">splitVectorOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l55457">combineEXTRACT_SUBVECTOR()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28194">LowerABD()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27909">LowerADDSAT_SUBSAT()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27894">lowerAddSub()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28016">LowerAVG()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28031">LowerMINMAX()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28241">LowerMUL()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28463">LowerMULH()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>.</p>

</div>
</div>
<a id="a1756190e422665c39bfae034c2a44eb7" name="a1756190e422665c39bfae034c2a44eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1756190e422665c39bfae034c2a44eb7">&#9670;&#160;</a></span>splitVectorIntUnary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorIntUnary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break an unary integer operation into 2 half sized ops and then concatenate the result back. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">4047</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04021">splitVectorOp()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27979">LowerABS()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l19961">LowerAVXExtend()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31068">LowerBITREVERSE()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31023">LowerBITREVERSE_XOP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l24334">LowerSIGN_EXTEND()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27808">LowerVectorCTLZ()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27696">LowerVectorCTLZ_AVX512CDI()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l30972">LowerVectorCTPOP()</a>.</p>

</div>
</div>
<a id="a9bcd2df8826153c4293867897a27c054" name="a9bcd2df8826153c4293867897a27c054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcd2df8826153c4293867897a27c054">&#9670;&#160;</a></span>splitVectorOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Break an operation into 2 half sized ops and then concatenate the results. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l04021">4021</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="DWARFExpression_8h_source.html#l00090">llvm::DWARFExpression::Operation::getNumOperands()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l12276">llvm::SelectionDAG::GetSplitDestVTs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04063">splitVectorIntBinary()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l04047">splitVectorIntUnary()</a>.</p>

</div>
</div>
<a id="a6e73a48328462ff271d3a9bb6c4694af" name="a6e73a48328462ff271d3a9bb6c4694af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e73a48328462ff271d3a9bb6c4694af">&#9670;&#160;</a></span>splitVectorStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> splitVectorStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StoreSDNode.html">StoreSDNode</a> *&#160;</td>
          <td class="paramname"><em>Store</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Change a vector store into a pair of half-size vector stores. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l24387">24387</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00332">llvm::TypeSize::getFixed()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l07360">llvm::SelectionDAG::getMemBasePlusOffset()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08600">llvm::SelectionDAG::getStore()</a>, <a class="el" href="ValueTypes_8h_source.html#l00373">llvm::EVT::getStoreSize()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00052">llvm::ISD::TokenFactor</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l50364">combineStore()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l24455">LowerStore()</a>.</p>

</div>
</div>
<a id="a5c47060809668e8cc442d1adf10889fc" name="a5c47060809668e8cc442d1adf10889fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c47060809668e8cc442d1adf10889fc">&#9670;&#160;</a></span>supportedVectorShiftWithBaseAmnt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> supportedVectorShiftWithBaseAmnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28863">28863</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86ISelLowering_8cpp_source.html#l28837">supportedVectorShiftWithImm()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29039">LowerShiftByScalarVariable()</a>.</p>

</div>
</div>
<a id="a70ab6e6fcc6015c6cdce1aa4497cd7f5" name="a70ab6e6fcc6015c6cdce1aa4497cd7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ab6e6fcc6015c6cdce1aa4497cd7f5">&#9670;&#160;</a></span>supportedVectorShiftWithImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> supportedVectorShiftWithImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28837">28837</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48202">combineAndMaskToShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l28894">LowerShiftByScalarImmediate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l28863">supportedVectorShiftWithBaseAmnt()</a>.</p>

</div>
</div>
<a id="a6f5f3de82cbdb6a05c7f49ecf791382e" name="a6f5f3de82cbdb6a05c7f49ecf791382e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5f3de82cbdb6a05c7f49ecf791382e">&#9670;&#160;</a></span>supportedVectorVarShift()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> supportedVectorVarShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l28870">28870</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00129">llvm::EVT::isSimple()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00706">llvm::ISD::SRA</a>, and <a class="el" href="X86Subtarget_8h_source.html#l00266">llvm::X86Subtarget::useAVX512Regs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l29645">LowerFunnelShift()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29158">LowerShift()</a>.</p>

</div>
</div>
<a id="ab8208dbb5e1bd820d048068a9c7e41bb" name="ab8208dbb5e1bd820d048068a9c7e41bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8208dbb5e1bd820d048068a9c7e41bb">&#9670;&#160;</a></span>TranslateIntegerX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateIntegerX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02731">2731</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l02750">TranslateX86CC()</a>.</p>

</div>
</div>
<a id="ab2e4cb621551faefc62d285fd35db6a8" name="ab2e4cb621551faefc62d285fd35db6a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e4cb621551faefc62d285fd35db6a8">&#9670;&#160;</a></span>TranslateX86CC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1X86.html#a1a356a51a1fb4cc3c427599082cf1d2e">X86::CondCode</a> TranslateX86CC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isFP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do a one-to-one translation of a <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> to the X86-specific condition code, returning the condition code and the LHS/RHS of the comparison to make. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02750">2750</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00079">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00078">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00080">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00100">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_S</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01601">llvm::SelectionDAG::getConstant()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l03108">llvm::ISD::isNON_EXTLoad()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01515">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01509">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01511">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01510">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01513">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01512">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01514">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01517">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01522">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01516">llvm::ISD::SETUO</a>, <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02731">TranslateIntegerX86CC()</a>.</p>

</div>
</div>
<a id="a081a9e42036b3abfc6817945874ad750" name="a081a9e42036b3abfc6817945874ad750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081a9e42036b3abfc6817945874ad750">&#9670;&#160;</a></span>translateX86FSETCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> translateX86FSETCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>SetCCOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> &amp;&#160;</td>
          <td class="paramname"><em>Op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsAlwaysSignaling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Turns an <a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07" title="ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...">ISD::CondCode</a> into a value suitable for SSE floating-point mask CMPs. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l22862">22862</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01526">llvm::ISD::SETEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01528">llvm::ISD::SETGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01527">llvm::ISD::SETGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01530">llvm::ISD::SETLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01529">llvm::ISD::SETLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01531">llvm::ISD::SETNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01515">llvm::ISD::SETO</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01509">llvm::ISD::SETOEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01511">llvm::ISD::SETOGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01510">llvm::ISD::SETOGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01513">llvm::ISD::SETOLE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01512">llvm::ISD::SETOLT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01514">llvm::ISD::SETONE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01517">llvm::ISD::SETUEQ</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01519">llvm::ISD::SETUGE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01518">llvm::ISD::SETUGT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01521">llvm::ISD::SETULE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01520">llvm::ISD::SETULT</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01522">llvm::ISD::SETUNE</a>, <a class="el" href="ISDOpcodes_8h_source.html#l01516">llvm::ISD::SETUO</a>, and <a class="el" href="BitVector_8h_source.html#l00860">std::swap()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l23062">LowerVSETCC()</a>.</p>

</div>
</div>
<a id="adcd2433bf37019679f7e14d3b8cd7708" name="adcd2433bf37019679f7e14d3b8cd7708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd2433bf37019679f7e14d3b8cd7708">&#9670;&#160;</a></span>truncateAVX512SetCCNoBWI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateAVX512SetCCNoBWI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>OpVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>LHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>RHS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a>&#160;</td>
          <td class="paramname"><em>CC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If we have AVX512, but not BWI and this is a vXi16/vXi8 setcc, just pre-promote its result type since vXi1 vectors don't get promoted during type legalization. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l52892">52892</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01206">llvm::SelectionDAG::getSetCC()</a>, <a class="el" href="ValueTypes_8h_source.html#l00311">llvm::EVT::getVectorElementType()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00786">llvm::ISD::TRUNCATE</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l52906">combineSetCC()</a>.</p>

</div>
</div>
<a id="aa038574a2252340dd1eb6885856717ce" name="aa038574a2252340dd1eb6885856717ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa038574a2252340dd1eb6885856717ce">&#9670;&#160;</a></span>truncateVectorWithPACK()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateVectorWithPACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Helper to recursively truncate vector elements in half with PACKSS/PACKUS. </p>
<p>It makes use of the fact that vectors with enough leading sign/zero bits prevent the PACKSS/PACKUS from saturating the results. AVX2 (Int256) sub-targets require extra shuffling as the PACK*S operates within each 128-bit lane. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">20112</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00543">llvm::ISD::CONCAT_VECTORS</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l02679">extractSubVector()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02331">llvm::SelectionDAG::getBitcast()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00485">llvm::SelectionDAG::getContext()</a>, <a class="el" href="ValueTypes_8h_source.html#l00431">llvm::EVT::getHalfNumVectorElementsVT()</a>, <a class="el" href="ValueTypes_8h_source.html#l00064">llvm::EVT::getIntegerVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00363">llvm::EVT::getScalarSizeInBits()</a>, <a class="el" href="ValueTypes_8h_source.html#l00351">llvm::EVT::getSizeInBits()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="ValueTypes_8h_source.html#l00319">llvm::EVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="ValueTypes_8h_source.html#l00073">llvm::EVT::getVectorVT()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00209">llvm::X86Subtarget::hasInt256()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00204">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2bac1a5298f939e87e8f962a5edfc206918">llvm::Hi</a>, <a class="el" href="ValueTypes_8h_source.html#l00196">llvm::EVT::is128BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00201">llvm::EVT::is256BitVector()</a>, <a class="el" href="ValueTypes_8h_source.html#l00206">llvm::EVT::is512BitVector()</a>, <a class="el" href="MathExtras_8h_source.html#l00264">llvm::isPowerOf2_32()</a>, <a class="el" href="ValueTypes_8h_source.html#l00160">llvm::EVT::isVector()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="namespacellvm.html#a9ac8e4e13ad96a39c3f8db9ed633ad2baff50b4aa1c9cc2197ef898436641c911">llvm::Lo</a>, <a class="el" href="VectorUtils_8cpp_source.html#l00347">llvm::narrowShuffleMaskElts()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04002">splitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l49686">combineTruncateWithSat()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">LowerTruncateVecPackWithSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20242">truncateVectorWithPACKSS()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20234">truncateVectorWithPACKUS()</a>.</p>

</div>
</div>
<a id="a2a10540f4a78cb6231bb4d648e6f961d" name="a2a10540f4a78cb6231bb4d648e6f961d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a10540f4a78cb6231bb4d648e6f961d">&#9670;&#160;</a></span>truncateVectorWithPACKSS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateVectorWithPACKSS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate using inreg sign extension and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa0e447f5393ad6797e4af00c9401ca6d3">X86ISD::PACKSS</a>. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20242">20242</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01940">llvm::SelectionDAG::getValueType()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00437">llvm::X86ISD::PACKSS</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00798">llvm::ISD::SIGN_EXTEND_INREG</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">LowerTruncateVecPack()</a>.</p>

</div>
</div>
<a id="ae9c92f835d11e4c75aabfc8540d71f12" name="ae9c92f835d11e4c75aabfc8540d71f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c92f835d11e4c75aabfc8540d71f12">&#9670;&#160;</a></span>truncateVectorWithPACKUS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> truncateVectorWithPACKUS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1EVT.html">EVT</a>&#160;</td>
          <td class="paramname"><em>DstVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>In</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Truncate using inreg zero extension (AND mask) and <a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aae3abaac16c2c7818508b6e93d170c6b3">X86ISD::PACKUS</a>. </p>
<p>e.g. trunc &lt;8 x i32&gt; X to &lt;8 x i16&gt; --&gt; MaskX = X &amp; 0xffff (clear high bits to prevent saturation) packus (extract_subv MaskX, 0), (extract_subv MaskX, 1) </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l20234">20234</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01522">llvm::SelectionDAG::getZeroExtendInReg()</a>, <a class="el" href="X86ISelLowering_8h_source.html#l00438">llvm::X86ISD::PACKUS</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">LowerTruncateVecPack()</a>.</p>

</div>
</div>
<a id="a1da15799bcbc2b44ff28821c1d6d8938" name="a1da15799bcbc2b44ff28821c1d6d8938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da15799bcbc2b44ff28821c1d6d8938">&#9670;&#160;</a></span>useVectorCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> useVectorCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>FromVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>ToVT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18905">18905</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00208">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00201">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00790">llvm::ISD::SINT_TO_FP</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00791">llvm::ISD::UINT_TO_FP</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l18930">vectorizeExtractedCast()</a>.</p>

</div>
</div>
<a id="acfd31a321ede677580cf581e388b4d7c" name="acfd31a321ede677580cf581e388b4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd31a321ede677580cf581e388b4d7c">&#9670;&#160;</a></span>useVPTERNLOG()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> useVPTERNLOG </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l02847">2847</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00246">llvm::X86Subtarget::canExtendTo512DQ()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00162">llvm::MVT::is512BitVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l48793">canonicalizeBitSelect()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l27909">LowerADDSAT_SUBSAT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l29822">LowerRotate()</a>.</p>

</div>
</div>
<a id="a20d9ecf254874e64ccf965ac120225b2" name="a20d9ecf254874e64ccf965ac120225b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d9ecf254874e64ccf965ac120225b2">&#9670;&#160;</a></span>vectorizeExtractedCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> vectorizeExtractedCast </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Cast</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a scalar cast operation that is extracted from a vector, try to vectorize the cast op followed by extraction. </p>
<p>This will avoid an expensive round-trip between XMM and GPR. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l18930">18930</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">DL</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03822">extract128BitVector()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00535">llvm::ISD::EXTRACT_VECTOR_ELT</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01173">llvm::SDValue::getConstantOperandVal()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01157">llvm::SDValue::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01169">llvm::SDValue::getOperand()</a>, <a class="el" href="MachineValueType_8h_source.html#l00342">llvm::MVT::getScalarSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l02048">llvm::SelectionDAG::getVectorShuffle()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l11522">llvm::isNullConstant()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18905">useVectorCast()</a>.</p>

</div>
</div>
<a id="a85b17581b493f2c651fb54fa87031559" name="a85b17581b493f2c651fb54fa87031559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b17581b493f2c651fb54fa87031559">&#9670;&#160;</a></span>widenMaskVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenMaskVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a mask vector to a minimum of v8i1/v16i1 to allow use of KSHIFT and bitcast with integer types. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">3912</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03902">widenMaskVectorType()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l53787">combineCMP()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17794">ExtractBitFromMaskVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17218">lower1BitShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l17143">lower1BitShuffleAsKSHIFTR()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l18312">LowerEXTRACT_SUBVECTOR()</a>.</p>

</div>
</div>
<a id="a023952b98d2ea0726b78adb9894335ed" name="a023952b98d2ea0726b78adb9894335ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a023952b98d2ea0726b78adb9894335ed">&#9670;&#160;</a></span>widenMaskVectorType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MVT.html">MVT</a> widenMaskVectorType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a mask vector type to a minimum of v8i1/v16i1 to allow use of KSHIFT and bitcast with integer types. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03902">3902</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00259">llvm::MVT::getVectorElementType()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00290">llvm::MVT::getVectorNumElements()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l04187">insert1BitVector()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09139">LowerCONCAT_VECTORSvXi1()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>.</p>

</div>
</div>
<a id="a6edfdb2ee22d183ae51d57796e56f8e3" name="a6edfdb2ee22d183ae51d57796e56f8e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6edfdb2ee22d183ae51d57796e56f8e3">&#9670;&#160;</a></span>widenSubVector() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">3874</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00338">llvm::MVT::getFixedSizeInBits()</a>, <a class="el" href="TypeSize_8h_source.html#l00187">llvm::details::FixedOrScalableQuantity&lt; LeafTy, ValueTy &gt;::getFixedValue()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l01726">llvm::SelectionDAG::getIntPtrConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09688">llvm::SelectionDAG::getNode()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="ValueTypes_8h_source.html#l00306">llvm::EVT::getScalarType()</a>, <a class="el" href="SelectionDAG_8h_source.html#l01097">llvm::SelectionDAG::getUNDEF()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01161">llvm::SDValue::getValueType()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l06293">getZeroVector()</a>, and <a class="el" href="ISDOpcodes_8h_source.html#l00559">llvm::ISD::INSERT_SUBVECTOR</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l38611">canonicalizeShuffleMaskWithHorizOp()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l42496">combineBitcastvxi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l54613">combineConcatVectorOps()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l39837">combineTargetShuffle()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l37743">combineX86ShuffleChain()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l38943">combineX86ShufflesRecursively()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l08317">createVariablePermute()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l04123">getAVX512Node()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09955">getAVX512TruncNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l09139">LowerCONCAT_VECTORSvXi1()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l13970">lowerShuffleWithPERMV()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20378">LowerTruncateVecPack()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20344">LowerTruncateVecPackWithSignBits()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32005">llvm::X86TargetLowering::ReplaceNodeResults()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l40966">llvm::X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l20112">truncateVectorWithPACK()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03912">widenMaskVector()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03888">widenSubVector()</a>.</p>

</div>
</div>
<a id="a52454f48bb708641ee0dd9853e5f1558" name="a52454f48bb708641ee0dd9853e5f1558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52454f48bb708641ee0dd9853e5f1558">&#9670;&#160;</a></span>widenSubVector() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1SDValue.html">SDValue</a> widenSubVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td>
          <td class="paramname"><em>Vec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>ZeroNewElements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>dl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WideSizeInBits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Widen a vector to a larger size with the same scalar type, with the new elements either zero or undef. </p>

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l03888">3888</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00255">llvm::MVT::getScalarType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00203">llvm::SDValue::getScalarValueSizeInBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00190">llvm::SDValue::getSimpleValueType()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00199">llvm::SDValue::getValueSizeInBits()</a>, <a class="el" href="MachineValueType_8h_source.html#l00447">llvm::MVT::getVectorVT()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l03874">widenSubVector()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a4748c1336e7a78a7ca86402d788f39cb" name="a4748c1336e7a78a7ca86402d788f39cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4748c1336e7a78a7ca86402d788f39cb">&#9670;&#160;</a></span>ExperimentalPrefInnermostLoopAlignment</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; int &gt; ExperimentalPrefInnermostLoopAlignment(&quot;x86-experimental-pref-innermost-loop-alignment&quot;, cl::init(4), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the preferable loop alignment <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> experiments (as log2 bytes) &quot; &quot;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> innermost <a class="el" href="LoopInfo_8cpp.html#a49ae40a9c91d665793aaed656c26ca30">loops</a> only. If specified, this option overrides &quot; &quot;alignment set by x86-experimental-pref-loop-alignment.&quot;), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;x86-experimental-pref-innermost-loop-alignment&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(4)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>( &quot;Sets the preferable loop alignment <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> experiments (as log2 bytes) &quot; &quot;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> innermost <a class="el" href="LoopInfo_8cpp.html#a49ae40a9c91d665793aaed656c26ca30">loops</a> only. If specified, this option overrides &quot; &quot;alignment set by x86-experimental-pref-loop-alignment.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l57743">llvm::X86TargetLowering::getPrefLoopAlignment()</a>.</p>

</div>
</div>
<a id="a7a25287dd71fe7a7160af0ac79d20e91" name="a7a25287dd71fe7a7160af0ac79d20e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a25287dd71fe7a7160af0ac79d20e91">&#9670;&#160;</a></span>FPStateSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> FPStateSize = 32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27575">27575</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="aa642f1df4ce8980ac662ef99f9a52d04" name="aa642f1df4ce8980ac662ef99f9a52d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa642f1df4ce8980ac662ef99f9a52d04">&#9670;&#160;</a></span>FPStateSizeInBits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> FPStateSizeInBits = <a class="el" href="X86ISelLowering_8cpp.html#a7a25287dd71fe7a7160af0ac79d20e91">FPStateSize</a> * 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27576">27576</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

</div>
</div>
<a id="ae92007c0cea0c65de2e94c36aa0a0be5" name="ae92007c0cea0c65de2e94c36aa0a0be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92007c0cea0c65de2e94c36aa0a0be5">&#9670;&#160;</a></span>MulConstantOptimization</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; MulConstantOptimization(&quot;mul-constant-optimization&quot;, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul x, Const' with more effective <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> like &quot; &quot;SHIFT, LEA, etc.&quot;), cl::Hidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;mul-constant-optimization&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Replace 'mul x, Const' with more effective <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> like &quot; &quot;SHIFT, LEA, etc.&quot;)&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l46743">combineMul()</a>.</p>

</div>
</div>
<a id="a8e62a8cda0a05bd79a20e45b804d0bb8" name="a8e62a8cda0a05bd79a20e45b804d0bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e62a8cda0a05bd79a20e45b804d0bb8">&#9670;&#160;</a></span>X87StateSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> X87StateSize = 28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86ISelLowering_8cpp_source.html#l27574">27574</a> of file <a class="el" href="X86ISelLowering_8cpp_source.html">X86ISelLowering.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l27621">createSetFPEnvNodes()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:12:29 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
