{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1d2bc3c7-5dc5-4c35-98c0-ad4f921eda77",
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "\n",
    "from pynq import Overlay\n",
    "import numpy as np\n",
    "\n",
    "from qsystem_2 import *\n",
    "from qsystem2_asm import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "dbde19a4-af24-43b6-bbd7-044c868425e8",
   "metadata": {},
   "outputs": [],
   "source": [
    "outputChannel = 5 # choose 1 through 7 here\n",
    "inputChannel = 0 # choose 0 or 1 here"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "e8f26f7b-a120-4891-bb55-ecab24053f2e",
   "metadata": {},
   "outputs": [],
   "source": [
    "with ASM_Program() as p:\n",
    "    p.memri(1,0,0, \"Number of frequencies\") \n",
    "    p.memri(0,1,1, \"Start/current DAC Frequency\")\n",
    "    p.memri(0,2,2, \"Delta DAC Frequency\")\n",
    "    p.memri(0,3,3, \"Output Gain\")\n",
    "    p.memri(0,4,4, \"Pulse Width\")\n",
    "    p.memri(0,5,5, \"Delay Width\")\n",
    "    p.memri(0,6,6, \"Start/current ADC Frequency\")\n",
    "    p.memri(0,7,7, \"Delta ADC Frequency\")\n",
    "    p.memri(0,8,8, \"Readout Trigger Offset\")\n",
    "    p.memri(0,9,9, \"Readout Trigger Duration\")\n",
    "    p.math(0,9,8,\"+\",9) #Add the trigger offset to the trigger duration to get the time when we want to turn the trigger off. \n",
    "    p.memri(1,1,10 \"Number of iterations per frequency\")\n",
    "    \n",
    "    p.regwi(0,10, 0xC001) #Trigger value\n",
    "    p.regwi(0,11,0b1001,\"0b1001, stdysel = 1 (zero value), mode = 0 (nsamp), outsel = 01 (DDS).\") #Output Mode\n",
    "    p.bitwi(0,11,11, \"<<\", 16)\n",
    "    p.bitw(0,11,11,\"|\",4)\n",
    "    \n",
    "    p.synci(1000) #This is actually really nice because the processor will que up all the outputs before actually starting anything. \n",
    "    \n",
    "    p.label(\"FREQ_LOOP\")\n",
    "    \n",
    "    p.label(\"ITTR_LOOP\")\n",
    "    \n",
    "    p.set(outputChannel,0,1,0,0,3,11,0) #Start the output pulse\n",
    "    p.set(inputChannel + 6,0,6,0,0,0,0,0) #Set the freuqnecy of the input DDS\n",
    "    p.set(0,0,10,0,0,0,0,8) #Start the readout pulse after trigger offset\n",
    "    p.set(0,0,0,0,0,0,0,9) #End the trigger after the trigger druation\n",
    "    p.sync(0,4) #Wait for the pulse to be sent. \n",
    "    p.sync(0,5) #Wait for the inter-pulse delay\n",
    "    \n",
    "    p.loopnz(1,1,\"ITTR_LOOP\")\n",
    "    \n",
    "    p.math(0,1,1,\"+\",2) #Add the delta output frequency to the output frequency register\n",
    "    p.math(0,6,6,\"+\",7) #Add the delta adc frequency ot the adc frequency register\n",
    "    \n",
    "    p.loopnz(1,0,\"FREQ_LOOP\")\n",
    "    \n",
    "soc.tproc.load_asm_program(p)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "d17c8d59-a434-4740-97eb-7a5b187a8b87",
   "metadata": {},
   "outputs": [],
   "source": [
    "def freqSweep(\n",
    "    freqStart = 1000,\n",
    "    deltaFreq = 1,\n",
    "    nFreqs = 1000,\n",
    "    iterations = 10,\n",
    "    gain = 32767,\n",
    "    pulseWidth = 100,\n",
    "    delayWidth = 50,\n",
    "    tOffset = 214, \n",
    "    tDuration = 5, \n",
    "    ):\n",
    "    \n",
    "    freqStartDAC = freq2reg(soc.fs_dac, freqStart, B=32)\n",
    "    freqDeltaDAC = freq2reg(soc.fs_dac, deltaFreq, B=32)\n",
    "    freqStartADC = None ######################################TODO: Find out how to format this code...\n",
    "    freqDeltaADC = None ######################################TODO: Find out how to format this code...\n",
    "    \n",
    "    soc.tproc.single_write(addr = 0, data = nFreqs)\n",
    "    soc.tproc.single_write(addr = 1, data = freqStartDAC)\n",
    "    soc.tproc.single_write(addr = 2, data = freqDeltaDAC)\n",
    "    soc.tproc.single_write(addr = 3, data = gain)\n",
    "    soc.tproc.single_write(addr = 4, data = pulseWidth)\n",
    "    soc.tproc.single_write(addr = 5, data = delayWidth)\n",
    "    soc.tproc.single_write(addr = 6, data = freqStartADC)\n",
    "    soc.tproc.single_write(addr = 7, data = freqDeltaADC)\n",
    "    soc.tproc.single_write(addr = 8, data = tOffset)\n",
    "    soc.tproc.single_write(addr = 9, data = tDuration)\n",
    "    soc.tproc.single_write(addr = 10, data = iterations)\n",
    "    \n",
    "    bufLen = iterations * nFreqs\n",
    "    \n",
    "    soc.readouts[inputChannel].set_out(\"product\")\n",
    "    soc.readouts[inputChannel].set_freq(cavFreq) #########################TODO: Change this to onfly\n",
    "    soc.avg_bufs[inputChannel].config(address=inputChannel, length=pulseWidth)\n",
    "    soc.avg_bufs[inputChannel].enable()\n",
    "    \n",
    "    soc.tproc.stop()\n",
    "    soc.tproc.start()\n",
    "    \n",
    "    time.sleep(1)\n",
    "    \n",
    "    iacc, qacc = soc.get_accumulated(ch=inputChannel, length=bufLen)\n",
    "    \n",
    "    return iacc, qacc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1106ad8d-ba4a-4296-ae87-fec1239c188b",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
