--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml flow_led.twx flow_led.ncd -o flow_led.twr flow_led.pcf

Design file:              flow_led.ncd
Physical constraint file: flow_led.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11769 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.394ns.
--------------------------------------------------------------------------------

Paths for end point counter_25 (SLICE_X6Y15.CIN), 774 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.354ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.525   counter<11>
                                                       counter_9
    SLICE_X4Y10.A1       net (fanout=3)        1.456   counter<9>
    SLICE_X4Y10.COUT     Topcya                0.495   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lutdi
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.COUT     Tbyp                  0.093   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X6Y15.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X6Y15.CLK      Tcinck                0.303   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      5.354ns (2.541ns logic, 2.813ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.331ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.525   counter<11>
                                                       counter_9
    SLICE_X4Y10.A1       net (fanout=3)        1.456   counter<9>
    SLICE_X4Y10.COUT     Topcya                0.472   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lut<0>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.COUT     Tbyp                  0.093   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X6Y15.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X6Y15.CLK      Tcinck                0.303   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      5.331ns (2.518ns logic, 2.813ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.132ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_20 to counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.525   counter<23>
                                                       counter_20
    SLICE_X4Y10.C1       net (fanout=3)        1.381   counter<20>
    SLICE_X4Y10.COUT     Topcyc                0.348   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lutdi1
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.COUT     Tbyp                  0.093   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X6Y15.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X6Y15.CLK      Tcinck                0.303   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_25
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (2.394ns logic, 2.738ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X6Y14.CIN), 650 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.525   counter<11>
                                                       counter_9
    SLICE_X4Y10.A1       net (fanout=3)        1.456   counter<9>
    SLICE_X4Y10.COUT     Topcya                0.495   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lutdi
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.CLK      Tcinck                0.313   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (2.458ns logic, 2.810ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.245ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.525   counter<11>
                                                       counter_9
    SLICE_X4Y10.A1       net (fanout=3)        1.456   counter<9>
    SLICE_X4Y10.COUT     Topcya                0.472   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lut<0>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.CLK      Tcinck                0.313   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (2.435ns logic, 2.810ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          counter_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_20 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.525   counter<23>
                                                       counter_20
    SLICE_X4Y10.C1       net (fanout=3)        1.381   counter<20>
    SLICE_X4Y10.COUT     Topcyc                0.348   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lutdi1
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.CLK      Tcinck                0.313   counter<23>
                                                       Mcount_counter_cy<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (2.311ns logic, 2.735ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_24 (SLICE_X6Y15.CIN), 774 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.264ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.525   counter<11>
                                                       counter_9
    SLICE_X4Y10.A1       net (fanout=3)        1.456   counter<9>
    SLICE_X4Y10.COUT     Topcya                0.495   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lutdi
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.COUT     Tbyp                  0.093   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X6Y15.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X6Y15.CLK      Tcinck                0.213   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (2.451ns logic, 2.813ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_9 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 10)
  Clock Path Skew:      -0.005ns (0.197 - 0.202)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_9 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.525   counter<11>
                                                       counter_9
    SLICE_X4Y10.A1       net (fanout=3)        1.456   counter<9>
    SLICE_X4Y10.COUT     Topcya                0.472   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lut<0>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.COUT     Tbyp                  0.093   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X6Y15.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X6Y15.CLK      Tcinck                0.213   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (2.428ns logic, 2.813ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_20 (FF)
  Destination:          counter_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.042ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.197 - 0.207)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_20 to counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y14.AQ       Tcko                  0.525   counter<23>
                                                       counter_20
    SLICE_X4Y10.C1       net (fanout=3)        1.381   counter<20>
    SLICE_X4Y10.COUT     Topcyc                0.348   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_lutdi1
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<3>
    SLICE_X4Y11.AMUX     Tcina                 0.240   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A4        net (fanout=27)       0.850   Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>
    SLICE_X6Y8.A         Tilo                  0.254   counter[27]_GND_1_o_equal_5_o<27>2
                                                       Mcompar_counter[27]_GND_1_o_LessThan_1_o_cy<4>_inv1_INV_0
    SLICE_X6Y9.AX        net (fanout=1)        0.486   counter[27]_GND_1_o_LessThan_1_o_inv_inv
    SLICE_X6Y9.COUT      Taxcy                 0.259   counter<3>
                                                       Mcount_counter_cy<3>
    SLICE_X6Y10.CIN      net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X6Y10.COUT     Tbyp                  0.093   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X6Y11.CIN      net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X6Y11.COUT     Tbyp                  0.093   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X6Y12.CIN      net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X6Y12.COUT     Tbyp                  0.093   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X6Y13.CIN      net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X6Y13.COUT     Tbyp                  0.093   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X6Y14.CIN      net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X6Y14.COUT     Tbyp                  0.093   counter<23>
                                                       Mcount_counter_cy<23>
    SLICE_X6Y15.CIN      net (fanout=1)        0.003   Mcount_counter_cy<23>
    SLICE_X6Y15.CLK      Tcinck                0.213   counter<25>
                                                       Mcount_counter_xor<25>
                                                       counter_24
    -------------------------------------------------  ---------------------------
    Total                                      5.042ns (2.304ns logic, 2.738ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led_3 (SLICE_X5Y10.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led_2 (FF)
  Destination:          led_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led_2 to led_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y10.CQ       Tcko                  0.198   led_3
                                                       led_2
    SLICE_X5Y10.DX       net (fanout=2)        0.151   led_2
    SLICE_X5Y10.CLK      Tckdi       (-Th)    -0.059   led_3
                                                       led_3
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X6Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y9.BQ        Tcko                  0.234   counter<3>
                                                       counter_1
    SLICE_X6Y9.B5        net (fanout=2)        0.065   counter<1>
    SLICE_X6Y9.CLK       Tah         (-Th)    -0.237   counter<3>
                                                       Mcount_counter_lut<1>
                                                       Mcount_counter_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point counter_5 (SLICE_X6Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_5 (FF)
  Destination:          counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_5 to counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y10.BQ       Tcko                  0.234   counter<7>
                                                       counter_5
    SLICE_X6Y10.B5       net (fanout=2)        0.067   counter<5>
    SLICE_X6Y10.CLK      Tah         (-Th)    -0.237   counter<7>
                                                       Mcount_counter_lut<5>
                                                       Mcount_counter_cy<7>
                                                       counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clk_BUFGP/BUFG/I0
  Logical resource: sys_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: sys_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X6Y9.CLK
  Clock network: sys_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: counter<3>/SR
  Logical resource: counter_0/SR
  Location pin: SLICE_X6Y9.SR
  Clock network: rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    5.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11769 paths, 0 nets, and 125 connections

Design statistics:
   Minimum period:   5.394ns{1}   (Maximum frequency: 185.391MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 02 11:37:05 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



