// Seed: 2172945360
module module_0 #(
    parameter id_2 = 32'd26
);
  `define pp_1 0
  logic _id_2;
  ;
  wire [-1 : 1 'b0] id_3;
  assign `pp_1[id_2] = 1 - -1;
  parameter id_4 = 1;
  assign `pp_1 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    output supply1 id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4
    , id_12,
    input tri id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    output supply0 id_9,
    input supply0 id_10
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
