
---------- Begin Simulation Statistics ----------
final_tick                                18766686000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    981                       # Simulator instruction rate (inst/s)
host_mem_usage                                8429720                       # Number of bytes of host memory used
host_op_rate                                     1009                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25198.58                       # Real time elapsed on the host
host_tick_rate                                 198988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24725046                       # Number of instructions simulated
sim_ops                                      25420274                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005014                       # Number of seconds simulated
sim_ticks                                  5014226625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.983333                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360135                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               371337                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4844                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            370266                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2860                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4102                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1242                       # Number of indirect misses.
system.cpu.branchPred.lookups                  393432                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7201                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1217                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2301576                       # Number of instructions committed
system.cpu.committedOps                       2334148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.432442                       # CPI: cycles per instruction
system.cpu.discardedOps                         14588                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1182562                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97917                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           712269                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2580014                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.291338                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       15                       # number of quiesce instructions executed
system.cpu.numCycles                          7900027                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        15                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1517936     65.03%     65.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1658      0.07%     65.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                  91310      3.91%     69.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                723244     30.99%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2334148                       # Class of committed instruction
system.cpu.quiesceCycles                       122733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5320013                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        661383                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              217114                       # Transaction distribution
system.membus.trans_dist::ReadResp             217850                       # Transaction distribution
system.membus.trans_dist::WriteReq             116818                       # Transaction distribution
system.membus.trans_dist::WriteResp            116818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          440                       # Transaction distribution
system.membus.trans_dist::CleanEvict              449                       # Transaction distribution
system.membus.trans_dist::ReadExReq               303                       # Transaction distribution
system.membus.trans_dist::ReadExResp              303                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           504                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       329723                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        329722                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       661818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       671732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       657990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       657990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1330284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3988                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        78528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10971                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        94767                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     21054776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     21054776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21164903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            994776                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000018                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004254                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  994758    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              994776                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1660245888                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              33.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            10025250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              521031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1997000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9857455                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1310651278                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1205250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      4146020                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      1507328                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      5653348                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2269576                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      3342336                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      5611912                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      1036505                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        47104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      1083609                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       567394                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       104448                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       671842                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    826851339                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    300610266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1127461605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    452627328                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    666570590                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1119197918                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1279478667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    967180856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2246659523                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      4063232                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      5636096                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      2293760                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      3276800                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      5570560                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      1015808                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      1064960                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       573440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       102400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       675840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    810340717                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    313680278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1124020995                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    457450405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    653500578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1110950983                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1267791122                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    967180856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2234971978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       233472                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       233472                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       445845                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       445844                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          716                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1034                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          696                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1036                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          182                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7872                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        20504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       303104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       303104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       301865                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       301865                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       303104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       303104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       303104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       303104                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        66560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        23824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        23824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1358633                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           82                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           82                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          790                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1627                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          768                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10971                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       327980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       393516                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      4829856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      4829856                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1064960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       380960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       380960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     21622771                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2303740500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             45.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1848183145                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1152404000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13070012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     13070012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     78420069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma    104560093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    209120185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0    104560093                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     78420069                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    182980162                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13070012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     13070012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    182980162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    182980162                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    392100347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       245760                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         7680                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     29407526                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    182980162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     49012543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      261400231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     78420069                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     26963281                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total     105383350                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     29407526                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    261400231                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma     75975824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     366783582                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       216615                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       216607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       112384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       112384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8204                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         8204                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       150942                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       151552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        24064                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        11920                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       657990                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       262444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      4829888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      4849664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       770048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       380960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     21054776                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       504608                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       504608    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       504608                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1025470050                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1195389000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      8778592                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      8909664                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       178768                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       196908                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       375676                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2194648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      2198744                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        44692                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6156                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        50848                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1750736984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     26140023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1776877007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35652158                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39269864                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     74922022                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1786389142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     65409888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1851799030                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1572864                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3276800                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5636096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      1048576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        49152                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1097728                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       102400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       692224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    836480740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    313680278                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1150161018                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    470520416                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    653500578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1124020995                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1307001157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    967180856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2274182013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      8617936                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma       131072                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      8749008                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       175520                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       196908                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       372428                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      2154484                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         4096                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      2158580                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        43880                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         6156                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        50036                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1718696949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     26140023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1744836972                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     35004401                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     39269864                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     74274266                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1753701350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     65409888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1819111237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4194304                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      1507328                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2293760                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3322528                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5616288                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1048576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        47104                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1095680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       573440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       103829                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       677269                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    836480740                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    300610266                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1137091007                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    457450405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    662620230                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1120070635                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1293931145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    963230496                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2257161642                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1280                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16640                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          240                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           20                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          260                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      3063284                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       255274                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        3318558                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      3063284                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      3063284                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      3063284                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       255274                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       3318558                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma       131372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      3276800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3322752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      3342336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      3276800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       245760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          50368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13912760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      1507328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      1507328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      1572864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       245760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7220736                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         2054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        51200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        51918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        52224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        51200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         3840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              217397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        23552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        23552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        24576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         3840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             112824                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     26199853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     26199853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    653500578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    662664903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    666570590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    653500578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     49012543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     26963281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10045019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2774657199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        5616021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     26140023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     26140023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    313680278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    300610266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    300610266                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    313680278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma    104560093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     49012543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1440049790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        5616021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52339876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     52339876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    967180856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    963275169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    967180856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    967180856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    153572636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma     75975824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10045019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4214706989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      4102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     75746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     75444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     75729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     75711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     11949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      5960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000562765750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1029                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1029                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              398185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      217402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     112824                       # Number of write requests accepted
system.mem_ctrls.readBursts                    217402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   112824                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    257                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7057                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7251275145                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1085725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12951331395                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33393.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59643.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       350                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   202273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                217394                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               112824                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  186653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    964                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    922.349159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.722377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.666299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          825      3.60%      3.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          505      2.21%      5.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          434      1.90%      7.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          320      1.40%      9.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          730      3.19%     12.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          303      1.32%     13.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          338      1.48%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          315      1.38%     16.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        19125     83.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     210.242954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1053.764748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           964     93.68%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.10%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.10%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      0.39%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           16      1.55%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.39%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           10      0.97%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      0.29%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.49%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.10%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.10%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.19%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.10%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.19%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.10%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            2      0.19%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            5      0.49%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.10%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            3      0.29%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1029                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1029                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     109.642371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.595390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    124.485659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            321     31.20%     31.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            80      7.77%     38.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           259     25.17%     64.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          147     14.29%     78.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           22      2.14%     80.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           18      1.75%     82.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           17      1.65%     83.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           31      3.01%     86.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           56      5.44%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           27      2.62%     95.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           17      1.65%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.29%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            7      0.68%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            7      0.68%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.29%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.19%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.10%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.10%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            3      0.29%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.19%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.10%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.10%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            3      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1029                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13897280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7220608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13913080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7220736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2771.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1440.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2774.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1440.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5014529625                       # Total gap between requests
system.mem_ctrls.avgGap                      15185.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma       131372                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      3274880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3321088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      3339328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      3272640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       240448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        50304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28480                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1506880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      1507328                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      1572864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       245760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 26199852.903537243605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 26199852.903537243605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 653117667.971379399300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 662333047.222411870956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 665970696.926766872406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 652670939.060318231583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 47953157.681619547307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 26963280.703332789242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10032254.974115774035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5679839.012063002214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 26140023.138662986457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 26140023.138662986457                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 313680277.663955807686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 300520920.312412083149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 300610266.094624340534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 313680277.663955807686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 104560092.554651945829                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 49012543.384993098676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         2054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        51200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        51923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        52224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        51200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         3840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          440                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        23552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        23552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        24576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         3840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    120398110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma    119759935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   3014098425                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   3076153790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   3102553885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   3049070420                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    232385480                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    171122555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65788795                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11990192675                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1544914125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   2988255250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  24385356500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  13101831345                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  11808983040                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  26349775750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   5294854800                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   7404297335                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58616.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58305.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58869.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     59244.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     59408.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     59552.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60517.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     80718.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     83594.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27250437.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    754352.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma   1459109.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    992242.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    556293.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    501400.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1072175.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    646344.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1928202.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1074887585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    271320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3670165415                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  30                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            15                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5114191.666667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2621161.765694                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1333625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      7301375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              15                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     18689973125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     76712875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1210979                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1210979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1210979                       # number of overall hits
system.cpu.icache.overall_hits::total         1210979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          240                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            240                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          240                       # number of overall misses
system.cpu.icache.overall_misses::total           240                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10410000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10410000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10410000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10410000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1211219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1211219                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1211219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1211219                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000198                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000198                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        43375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        43375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        43375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        43375                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          240                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          240                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          240                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10035625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10035625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10035625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10035625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41815.104167                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41815.104167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41815.104167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41815.104167                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1210979                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1210979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          240                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           240                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10410000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1211219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1211219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        43375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        43375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          240                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10035625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10035625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41815.104167                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41815.104167                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           407.070795                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7137284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               494                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14447.943320                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   407.070795                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.795060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.795060                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2422678                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2422678                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       149743                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           149743                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       149743                       # number of overall hits
system.cpu.dcache.overall_hits::total          149743                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1092                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1092                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1092                       # number of overall misses
system.cpu.dcache.overall_misses::total          1092                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    126648125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    126648125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    126648125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    126648125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       150835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       150835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       150835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       150835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007240                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007240                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 115978.136447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115978.136447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 115978.136447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115978.136447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          440                       # number of writebacks
system.cpu.dcache.writebacks::total               440                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          807                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4933                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4933                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     92880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     92880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     92880000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     92880000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10876625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10876625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005350                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005350                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005350                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 115092.936803                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 115092.936803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 115092.936803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 115092.936803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2204.870262                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2204.870262                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        91971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           91971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     58230250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     58230250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        92481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        92481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 114176.960784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 114176.960784                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          499                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          499                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     57128125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     57128125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10876625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10876625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113349.454365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113349.454365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21796.843687                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21796.843687                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        57772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     68417875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68417875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        58354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        58354                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117556.486254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117556.486254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          303                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4434                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4434                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35751875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35751875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117992.986799                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117992.986799                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       329723                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       329723                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   3471462875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   3471462875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10528.421963                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10528.421963                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       114918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       114918                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       214805                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       214805                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   3400485463                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   3400485463                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15830.569414                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 15830.569414                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              153382                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            116.286581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3241931                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3241931                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  18766686000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
