# mips32
This is  behavioural description of a 5 stage pipelined processor implementation of a subset of a MIPS32 architecture and verifying is functional correctness using a TestBench.
