// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "GeniusVGA")
  (DATE "07/27/2015 18:24:22")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (385:385:385))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2214:2214:2214))
        (PORT d[1] (2453:2453:2453) (2405:2405:2405))
        (PORT d[2] (2481:2481:2481) (2469:2469:2469))
        (PORT d[3] (2186:2186:2186) (2196:2196:2196))
        (PORT d[4] (1961:1961:1961) (1996:1996:1996))
        (PORT d[5] (2520:2520:2520) (2439:2439:2439))
        (PORT d[6] (2160:2160:2160) (2140:2140:2140))
        (PORT d[7] (2190:2190:2190) (2198:2198:2198))
        (PORT d[8] (1919:1919:1919) (1959:1959:1959))
        (PORT d[9] (2774:2774:2774) (2723:2723:2723))
        (PORT d[10] (1861:1861:1861) (1870:1870:1870))
        (PORT d[11] (2080:2080:2080) (2074:2074:2074))
        (PORT d[12] (1842:1842:1842) (1852:1852:1852))
        (PORT clk (2216:2216:2216) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (PORT d[0] (1927:1927:1927) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2120:2120:2120))
        (PORT d[1] (1778:1778:1778) (1711:1711:1711))
        (PORT d[2] (2112:2112:2112) (2066:2066:2066))
        (PORT d[3] (1841:1841:1841) (1837:1837:1837))
        (PORT d[4] (2159:2159:2159) (2165:2165:2165))
        (PORT d[5] (2306:2306:2306) (2225:2225:2225))
        (PORT d[6] (1806:1806:1806) (1758:1758:1758))
        (PORT d[7] (1797:1797:1797) (1785:1785:1785))
        (PORT d[8] (2429:2429:2429) (2410:2410:2410))
        (PORT d[9] (2174:2174:2174) (2123:2123:2123))
        (PORT d[10] (1403:1403:1403) (1377:1377:1377))
        (PORT d[11] (1754:1754:1754) (1701:1701:1701))
        (PORT d[12] (1485:1485:1485) (1500:1500:1500))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (PORT d[0] (1301:1301:1301) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2260:2260:2260))
        (PORT d[1] (2306:2306:2306) (2355:2355:2355))
        (PORT d[2] (1781:1781:1781) (1757:1757:1757))
        (PORT d[3] (2258:2258:2258) (2269:2269:2269))
        (PORT d[4] (2239:2239:2239) (2172:2172:2172))
        (PORT d[5] (2550:2550:2550) (2489:2489:2489))
        (PORT d[6] (1983:1983:1983) (2014:2014:2014))
        (PORT d[7] (2383:2383:2383) (2454:2454:2454))
        (PORT d[8] (2081:2081:2081) (2059:2059:2059))
        (PORT d[9] (2274:2274:2274) (2320:2320:2320))
        (PORT d[10] (2070:2070:2070) (2063:2063:2063))
        (PORT d[11] (2435:2435:2435) (2407:2407:2407))
        (PORT d[12] (2629:2629:2629) (2575:2575:2575))
        (PORT clk (2200:2200:2200) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (PORT d[0] (1534:1534:1534) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3085:3085:3085))
        (PORT d[1] (2942:2942:2942) (2988:2988:2988))
        (PORT d[2] (2136:2136:2136) (2112:2112:2112))
        (PORT d[3] (3015:3015:3015) (3078:3078:3078))
        (PORT d[4] (2717:2717:2717) (2785:2785:2785))
        (PORT d[5] (2336:2336:2336) (2301:2301:2301))
        (PORT d[6] (2210:2210:2210) (2214:2214:2214))
        (PORT d[7] (2131:2131:2131) (2085:2085:2085))
        (PORT d[8] (2866:2866:2866) (2886:2886:2886))
        (PORT d[9] (2870:2870:2870) (2859:2859:2859))
        (PORT d[10] (2043:2043:2043) (2022:2022:2022))
        (PORT d[11] (2115:2115:2115) (2088:2088:2088))
        (PORT d[12] (3004:3004:3004) (2909:2909:2909))
        (PORT clk (2219:2219:2219) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2244:2244:2244))
        (PORT d[0] (1871:1871:1871) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2810:2810:2810))
        (PORT d[1] (2123:2123:2123) (2099:2099:2099))
        (PORT d[2] (2378:2378:2378) (2339:2339:2339))
        (PORT d[3] (3013:3013:3013) (3068:3068:3068))
        (PORT d[4] (2628:2628:2628) (2588:2588:2588))
        (PORT d[5] (2303:2303:2303) (2267:2267:2267))
        (PORT d[6] (1910:1910:1910) (1931:1931:1931))
        (PORT d[7] (2458:2458:2458) (2391:2391:2391))
        (PORT d[8] (2547:2547:2547) (2467:2467:2467))
        (PORT d[9] (2790:2790:2790) (2780:2780:2780))
        (PORT d[10] (2376:2376:2376) (2332:2332:2332))
        (PORT d[11] (2351:2351:2351) (2307:2307:2307))
        (PORT d[12] (3157:3157:3157) (3174:3174:3174))
        (PORT clk (2225:2225:2225) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2248:2248:2248))
        (PORT d[0] (1838:1838:1838) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1824:1824:1824))
        (PORT d[1] (2671:2671:2671) (2732:2732:2732))
        (PORT d[2] (1860:1860:1860) (1844:1844:1844))
        (PORT d[3] (2137:2137:2137) (2114:2114:2114))
        (PORT d[4] (2506:2506:2506) (2471:2471:2471))
        (PORT d[5] (2269:2269:2269) (2187:2187:2187))
        (PORT d[6] (2198:2198:2198) (2196:2196:2196))
        (PORT d[7] (2217:2217:2217) (2228:2228:2228))
        (PORT d[8] (2493:2493:2493) (2499:2499:2499))
        (PORT d[9] (2832:2832:2832) (2762:2762:2762))
        (PORT d[10] (1776:1776:1776) (1748:1748:1748))
        (PORT d[11] (2491:2491:2491) (2508:2508:2508))
        (PORT d[12] (1898:1898:1898) (1928:1928:1928))
        (PORT clk (2206:2206:2206) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2229:2229:2229))
        (PORT d[0] (1862:1862:1862) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2127:2127:2127))
        (PORT d[1] (3111:3111:3111) (3161:3161:3161))
        (PORT d[2] (1858:1858:1858) (1871:1871:1871))
        (PORT d[3] (2222:2222:2222) (2201:2201:2201))
        (PORT d[4] (2450:2450:2450) (2411:2411:2411))
        (PORT d[5] (2789:2789:2789) (2777:2777:2777))
        (PORT d[6] (1939:1939:1939) (1949:1949:1949))
        (PORT d[7] (2448:2448:2448) (2430:2430:2430))
        (PORT d[8] (2837:2837:2837) (2834:2834:2834))
        (PORT d[9] (2997:2997:2997) (3047:3047:3047))
        (PORT d[10] (1851:1851:1851) (1857:1857:1857))
        (PORT d[11] (2852:2852:2852) (2884:2884:2884))
        (PORT d[12] (1848:1848:1848) (1878:1878:1878))
        (PORT clk (2178:2178:2178) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2200:2200:2200))
        (PORT d[0] (1641:1641:1641) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2645:2645:2645))
        (PORT d[1] (2486:2486:2486) (2464:2464:2464))
        (PORT d[2] (2728:2728:2728) (2669:2669:2669))
        (PORT d[3] (2518:2518:2518) (2515:2515:2515))
        (PORT d[4] (2431:2431:2431) (2413:2413:2413))
        (PORT d[5] (2818:2818:2818) (2825:2825:2825))
        (PORT d[6] (2583:2583:2583) (2618:2618:2618))
        (PORT d[7] (3053:3053:3053) (3116:3116:3116))
        (PORT d[8] (2460:2460:2460) (2429:2429:2429))
        (PORT d[9] (2298:2298:2298) (2315:2315:2315))
        (PORT d[10] (2602:2602:2602) (2639:2639:2639))
        (PORT d[11] (2144:2144:2144) (2135:2135:2135))
        (PORT d[12] (2196:2196:2196) (2204:2204:2204))
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (PORT d[0] (1932:1932:1932) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2178:2178:2178))
        (PORT d[1] (2432:2432:2432) (2376:2376:2376))
        (PORT d[2] (2365:2365:2365) (2325:2325:2325))
        (PORT d[3] (2635:2635:2635) (2651:2651:2651))
        (PORT d[4] (2181:2181:2181) (2201:2201:2201))
        (PORT d[5] (2653:2653:2653) (2603:2603:2603))
        (PORT d[6] (2510:2510:2510) (2499:2499:2499))
        (PORT d[7] (2275:2275:2275) (2320:2320:2320))
        (PORT d[8] (2398:2398:2398) (2360:2360:2360))
        (PORT d[9] (1988:1988:1988) (2018:2018:2018))
        (PORT d[10] (2217:2217:2217) (2244:2244:2244))
        (PORT d[11] (2098:2098:2098) (2085:2085:2085))
        (PORT d[12] (2128:2128:2128) (2116:2116:2116))
        (PORT clk (2187:2187:2187) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (PORT d[0] (1918:1918:1918) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2168:2168:2168))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2461:2461:2461))
        (PORT d[1] (3038:3038:3038) (3089:3089:3089))
        (PORT d[2] (2169:2169:2169) (2165:2165:2165))
        (PORT d[3] (2208:2208:2208) (2216:2216:2216))
        (PORT d[4] (2172:2172:2172) (2160:2160:2160))
        (PORT d[5] (2991:2991:2991) (2974:2974:2974))
        (PORT d[6] (1979:1979:1979) (2000:2000:2000))
        (PORT d[7] (2257:2257:2257) (2265:2265:2265))
        (PORT d[8] (2794:2794:2794) (2788:2788:2788))
        (PORT d[9] (2994:2994:2994) (3052:3052:3052))
        (PORT d[10] (1811:1811:1811) (1812:1812:1812))
        (PORT d[11] (2814:2814:2814) (2810:2810:2810))
        (PORT d[12] (1876:1876:1876) (1908:1908:1908))
        (PORT clk (2186:2186:2186) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2209:2209:2209))
        (PORT d[0] (1881:1881:1881) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2198:2198:2198))
        (PORT d[1] (2452:2452:2452) (2409:2409:2409))
        (PORT d[2] (2474:2474:2474) (2465:2465:2465))
        (PORT d[3] (2257:2257:2257) (2293:2293:2293))
        (PORT d[4] (2480:2480:2480) (2474:2474:2474))
        (PORT d[5] (2669:2669:2669) (2621:2621:2621))
        (PORT d[6] (2568:2568:2568) (2558:2558:2558))
        (PORT d[7] (2633:2633:2633) (2665:2665:2665))
        (PORT d[8] (2478:2478:2478) (2471:2471:2471))
        (PORT d[9] (1987:1987:1987) (2021:2021:2021))
        (PORT d[10] (2269:2269:2269) (2299:2299:2299))
        (PORT d[11] (2140:2140:2140) (2138:2138:2138))
        (PORT d[12] (2486:2486:2486) (2474:2474:2474))
        (PORT clk (2148:2148:2148) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2170:2170:2170))
        (PORT d[0] (1934:1934:1934) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2188:2188:2188))
        (PORT d[1] (2098:2098:2098) (2056:2056:2056))
        (PORT d[2] (2387:2387:2387) (2381:2381:2381))
        (PORT d[3] (2057:2057:2057) (2011:2011:2011))
        (PORT d[4] (2134:2134:2134) (2119:2119:2119))
        (PORT d[5] (2698:2698:2698) (2648:2648:2648))
        (PORT d[6] (2538:2538:2538) (2528:2528:2528))
        (PORT d[7] (2591:2591:2591) (2625:2625:2625))
        (PORT d[8] (2067:2067:2067) (2040:2040:2040))
        (PORT d[9] (1919:1919:1919) (1948:1948:1948))
        (PORT d[10] (2228:2228:2228) (2258:2258:2258))
        (PORT d[11] (2103:2103:2103) (2072:2072:2072))
        (PORT d[12] (2147:2147:2147) (2116:2116:2116))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT d[0] (1633:1633:1633) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1378:1378:1378))
        (PORT d[1] (1748:1748:1748) (1710:1710:1710))
        (PORT d[2] (2301:2301:2301) (2225:2225:2225))
        (PORT d[3] (1485:1485:1485) (1447:1447:1447))
        (PORT d[4] (2327:2327:2327) (2391:2391:2391))
        (PORT d[5] (2219:2219:2219) (2141:2141:2141))
        (PORT d[6] (2148:2148:2148) (2123:2123:2123))
        (PORT d[7] (2022:2022:2022) (1960:1960:1960))
        (PORT d[8] (1909:1909:1909) (1819:1819:1819))
        (PORT d[9] (2143:2143:2143) (2126:2126:2126))
        (PORT d[10] (2055:2055:2055) (1996:1996:1996))
        (PORT d[11] (2425:2425:2425) (2376:2376:2376))
        (PORT d[12] (1439:1439:1439) (1406:1406:1406))
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (PORT d[0] (1374:1374:1374) (1260:1260:1260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2354:2354:2354))
        (PORT d[1] (2675:2675:2675) (2737:2737:2737))
        (PORT d[2] (2663:2663:2663) (2636:2636:2636))
        (PORT d[3] (2314:2314:2314) (2368:2368:2368))
        (PORT d[4] (2369:2369:2369) (2317:2317:2317))
        (PORT d[5] (2693:2693:2693) (2681:2681:2681))
        (PORT d[6] (2382:2382:2382) (2430:2430:2430))
        (PORT d[7] (2715:2715:2715) (2798:2798:2798))
        (PORT d[8] (2296:2296:2296) (2348:2348:2348))
        (PORT d[9] (2703:2703:2703) (2685:2685:2685))
        (PORT d[10] (2475:2475:2475) (2480:2480:2480))
        (PORT d[11] (2737:2737:2737) (2701:2701:2701))
        (PORT d[12] (2655:2655:2655) (2617:2617:2617))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (PORT d[0] (1951:1951:1951) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3068:3068:3068))
        (PORT d[1] (2415:2415:2415) (2379:2379:2379))
        (PORT d[2] (2077:2077:2077) (2059:2059:2059))
        (PORT d[3] (3357:3357:3357) (3407:3407:3407))
        (PORT d[4] (2941:2941:2941) (2876:2876:2876))
        (PORT d[5] (2623:2623:2623) (2560:2560:2560))
        (PORT d[6] (2243:2243:2243) (2246:2246:2246))
        (PORT d[7] (2137:2137:2137) (2097:2097:2097))
        (PORT d[8] (2330:2330:2330) (2251:2251:2251))
        (PORT d[9] (2195:2195:2195) (2179:2179:2179))
        (PORT d[10] (2044:2044:2044) (2024:2024:2024))
        (PORT d[11] (2040:2040:2040) (1999:1999:1999))
        (PORT d[12] (2844:2844:2844) (2879:2879:2879))
        (PORT clk (2212:2212:2212) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (PORT d[0] (1599:1599:1599) (1547:1547:1547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2197:2197:2197))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2287:2287:2287))
        (PORT d[1] (2331:2331:2331) (2382:2382:2382))
        (PORT d[2] (1923:1923:1923) (1879:1879:1879))
        (PORT d[3] (2252:2252:2252) (2250:2250:2250))
        (PORT d[4] (2300:2300:2300) (2233:2233:2233))
        (PORT d[5] (2674:2674:2674) (2659:2659:2659))
        (PORT d[6] (2034:2034:2034) (2072:2072:2072))
        (PORT d[7] (2712:2712:2712) (2792:2792:2792))
        (PORT d[8] (2565:2565:2565) (2584:2584:2584))
        (PORT d[9] (2316:2316:2316) (2372:2372:2372))
        (PORT d[10] (2138:2138:2138) (2149:2149:2149))
        (PORT d[11] (2447:2447:2447) (2419:2419:2419))
        (PORT d[12] (2633:2633:2633) (2572:2572:2572))
        (PORT clk (2178:2178:2178) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2201:2201:2201))
        (PORT d[0] (1916:1916:1916) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2217:2217:2217))
        (PORT d[1] (2426:2426:2426) (2364:2364:2364))
        (PORT d[2] (2311:2311:2311) (2214:2214:2214))
        (PORT d[3] (2186:2186:2186) (2185:2185:2185))
        (PORT d[4] (1956:1956:1956) (1984:1984:1984))
        (PORT d[5] (2624:2624:2624) (2555:2555:2555))
        (PORT d[6] (2115:2115:2115) (2092:2092:2092))
        (PORT d[7] (2183:2183:2183) (2210:2210:2210))
        (PORT d[8] (2106:2106:2106) (2109:2109:2109))
        (PORT d[9] (2449:2449:2449) (2413:2413:2413))
        (PORT d[10] (2145:2145:2145) (2140:2140:2140))
        (PORT d[11] (2088:2088:2088) (2092:2092:2092))
        (PORT d[12] (2250:2250:2250) (2290:2290:2290))
        (PORT clk (2234:2234:2234) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (PORT d[0] (1793:1793:1793) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2217:2217:2217))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2303:2303:2303))
        (PORT d[1] (2932:2932:2932) (2969:2969:2969))
        (PORT d[2] (2512:2512:2512) (2512:2512:2512))
        (PORT d[3] (2587:2587:2587) (2618:2618:2618))
        (PORT d[4] (2337:2337:2337) (2290:2290:2290))
        (PORT d[5] (3002:3002:3002) (2976:2976:2976))
        (PORT d[6] (2348:2348:2348) (2381:2381:2381))
        (PORT d[7] (2680:2680:2680) (2769:2769:2769))
        (PORT d[8] (2230:2230:2230) (2285:2285:2285))
        (PORT d[9] (2717:2717:2717) (2688:2688:2688))
        (PORT d[10] (2455:2455:2455) (2454:2454:2454))
        (PORT d[11] (2743:2743:2743) (2702:2702:2702))
        (PORT d[12] (2367:2367:2367) (2331:2331:2331))
        (PORT clk (2203:2203:2203) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (PORT d[0] (1938:1938:1938) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2338:2338:2338))
        (PORT d[1] (2666:2666:2666) (2728:2728:2728))
        (PORT d[2] (2360:2360:2360) (2342:2342:2342))
        (PORT d[3] (2637:2637:2637) (2675:2675:2675))
        (PORT d[4] (2607:2607:2607) (2548:2548:2548))
        (PORT d[5] (2695:2695:2695) (2684:2684:2684))
        (PORT d[6] (2374:2374:2374) (2421:2421:2421))
        (PORT d[7] (2739:2739:2739) (2820:2820:2820))
        (PORT d[8] (2609:2609:2609) (2647:2647:2647))
        (PORT d[9] (2685:2685:2685) (2666:2666:2666))
        (PORT d[10] (2451:2451:2451) (2459:2459:2459))
        (PORT d[11] (2485:2485:2485) (2494:2494:2494))
        (PORT d[12] (2717:2717:2717) (2672:2672:2672))
        (PORT clk (2214:2214:2214) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (PORT d[0] (1971:1971:1971) (1946:1946:1946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1414:1414:1414))
        (PORT d[1] (2071:2071:2071) (2006:2006:2006))
        (PORT d[2] (1699:1699:1699) (1656:1656:1656))
        (PORT d[3] (1434:1434:1434) (1397:1397:1397))
        (PORT d[4] (2352:2352:2352) (2406:2406:2406))
        (PORT d[5] (2249:2249:2249) (2186:2186:2186))
        (PORT d[6] (1836:1836:1836) (1823:1823:1823))
        (PORT d[7] (1458:1458:1458) (1425:1425:1425))
        (PORT d[8] (2002:2002:2002) (1924:1924:1924))
        (PORT d[9] (1835:1835:1835) (1796:1796:1796))
        (PORT d[10] (1669:1669:1669) (1634:1634:1634))
        (PORT d[11] (1764:1764:1764) (1726:1726:1726))
        (PORT d[12] (1405:1405:1405) (1375:1375:1375))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT d[0] (1493:1493:1493) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2668:2668:2668))
        (PORT d[1] (2950:2950:2950) (2990:2990:2990))
        (PORT d[2] (2468:2468:2468) (2470:2470:2470))
        (PORT d[3] (2620:2620:2620) (2651:2651:2651))
        (PORT d[4] (2278:2278:2278) (2196:2196:2196))
        (PORT d[5] (2633:2633:2633) (2613:2613:2613))
        (PORT d[6] (2367:2367:2367) (2412:2412:2412))
        (PORT d[7] (2695:2695:2695) (2774:2774:2774))
        (PORT d[8] (2597:2597:2597) (2640:2640:2640))
        (PORT d[9] (2585:2585:2585) (2589:2589:2589))
        (PORT d[10] (2482:2482:2482) (2477:2477:2477))
        (PORT d[11] (2454:2454:2454) (2460:2460:2460))
        (PORT d[12] (2318:2318:2318) (2280:2280:2280))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
        (PORT d[0] (1787:1787:1787) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2137:2137:2137))
        (PORT d[1] (2706:2706:2706) (2768:2768:2768))
        (PORT d[2] (1829:1829:1829) (1814:1814:1814))
        (PORT d[3] (1857:1857:1857) (1854:1854:1854))
        (PORT d[4] (2470:2470:2470) (2434:2434:2434))
        (PORT d[5] (2534:2534:2534) (2559:2559:2559))
        (PORT d[6] (2197:2197:2197) (2195:2195:2195))
        (PORT d[7] (2223:2223:2223) (2227:2227:2227))
        (PORT d[8] (2512:2512:2512) (2514:2514:2514))
        (PORT d[9] (2801:2801:2801) (2731:2731:2731))
        (PORT d[10] (2130:2130:2130) (2120:2120:2120))
        (PORT d[11] (2504:2504:2504) (2522:2522:2522))
        (PORT d[12] (1877:1877:1877) (1907:1907:1907))
        (PORT clk (2199:2199:2199) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (PORT d[0] (1832:1832:1832) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1832:1832:1832))
        (PORT d[1] (2372:2372:2372) (2277:2277:2277))
        (PORT d[2] (1767:1767:1767) (1739:1739:1739))
        (PORT d[3] (2174:2174:2174) (2151:2151:2151))
        (PORT d[4] (2272:2272:2272) (2294:2294:2294))
        (PORT d[5] (2561:2561:2561) (2589:2589:2589))
        (PORT d[6] (2105:2105:2105) (2065:2065:2065))
        (PORT d[7] (1881:1881:1881) (1911:1911:1911))
        (PORT d[8] (2526:2526:2526) (2531:2531:2531))
        (PORT d[9] (2804:2804:2804) (2731:2731:2731))
        (PORT d[10] (1769:1769:1769) (1741:1741:1741))
        (PORT d[11] (2469:2469:2469) (2488:2488:2488))
        (PORT d[12] (1905:1905:1905) (1935:1935:1935))
        (PORT clk (2216:2216:2216) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2239:2239:2239))
        (PORT d[0] (1840:1840:1840) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1351:1351:1351))
        (PORT d[1] (1392:1392:1392) (1338:1338:1338))
        (PORT d[2] (1443:1443:1443) (1399:1399:1399))
        (PORT d[3] (1497:1497:1497) (1458:1458:1458))
        (PORT d[4] (1939:1939:1939) (1995:1995:1995))
        (PORT d[5] (1688:1688:1688) (1626:1626:1626))
        (PORT d[6] (1492:1492:1492) (1459:1459:1459))
        (PORT d[7] (1393:1393:1393) (1350:1350:1350))
        (PORT d[8] (1806:1806:1806) (1800:1800:1800))
        (PORT d[9] (1790:1790:1790) (1746:1746:1746))
        (PORT d[10] (1779:1779:1779) (1751:1751:1751))
        (PORT d[11] (1409:1409:1409) (1372:1372:1372))
        (PORT d[12] (1424:1424:1424) (1397:1397:1397))
        (PORT clk (2256:2256:2256) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2280:2280:2280))
        (PORT d[0] (1288:1288:1288) (1220:1220:1220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1574:1574:1574))
        (PORT d[1] (1877:1877:1877) (1860:1860:1860))
        (PORT d[2] (1955:1955:1955) (1857:1857:1857))
        (PORT d[3] (1552:1552:1552) (1570:1570:1570))
        (PORT d[4] (2341:2341:2341) (2375:2375:2375))
        (PORT d[5] (1281:1281:1281) (1213:1213:1213))
        (PORT d[6] (1686:1686:1686) (1670:1670:1670))
        (PORT d[7] (2489:2489:2489) (2489:2489:2489))
        (PORT d[8] (1765:1765:1765) (1746:1746:1746))
        (PORT d[9] (2093:2093:2093) (2060:2060:2060))
        (PORT d[10] (1899:1899:1899) (1790:1790:1790))
        (PORT d[11] (1723:1723:1723) (1709:1709:1709))
        (PORT d[12] (1747:1747:1747) (1711:1711:1711))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
        (PORT d[0] (1141:1141:1141) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2112:2112:2112))
        (PORT d[1] (2692:2692:2692) (2754:2754:2754))
        (PORT d[2] (2133:2133:2133) (2126:2126:2126))
        (PORT d[3] (2090:2090:2090) (2066:2066:2066))
        (PORT d[4] (2204:2204:2204) (2187:2187:2187))
        (PORT d[5] (2521:2521:2521) (2546:2546:2546))
        (PORT d[6] (1986:1986:1986) (2006:2006:2006))
        (PORT d[7] (2454:2454:2454) (2438:2438:2438))
        (PORT d[8] (2188:2188:2188) (2202:2202:2202))
        (PORT d[9] (3096:3096:3096) (3009:3009:3009))
        (PORT d[10] (1787:1787:1787) (1785:1785:1785))
        (PORT d[11] (2477:2477:2477) (2498:2498:2498))
        (PORT d[12] (1846:1846:1846) (1883:1883:1883))
        (PORT clk (2193:2193:2193) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2215:2215:2215))
        (PORT d[0] (1835:1835:1835) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2677:2677:2677))
        (PORT d[1] (2623:2623:2623) (2626:2626:2626))
        (PORT d[2] (2460:2460:2460) (2459:2459:2459))
        (PORT d[3] (2323:2323:2323) (2381:2381:2381))
        (PORT d[4] (2734:2734:2734) (2686:2686:2686))
        (PORT d[5] (2773:2773:2773) (2755:2755:2755))
        (PORT d[6] (2418:2418:2418) (2422:2422:2422))
        (PORT d[7] (2810:2810:2810) (2794:2794:2794))
        (PORT d[8] (2501:2501:2501) (2520:2520:2520))
        (PORT d[9] (2535:2535:2535) (2551:2551:2551))
        (PORT d[10] (2757:2757:2757) (2745:2745:2745))
        (PORT d[11] (2574:2574:2574) (2596:2596:2596))
        (PORT d[12] (2546:2546:2546) (2566:2566:2566))
        (PORT clk (2181:2181:2181) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2207:2207:2207))
        (PORT d[0] (2009:2009:2009) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2826:2826:2826))
        (PORT d[1] (2440:2440:2440) (2403:2403:2403))
        (PORT d[2] (2404:2404:2404) (2365:2365:2365))
        (PORT d[3] (3087:3087:3087) (3148:3148:3148))
        (PORT d[4] (2951:2951:2951) (2876:2876:2876))
        (PORT d[5] (2269:2269:2269) (2225:2225:2225))
        (PORT d[6] (2217:2217:2217) (2222:2222:2222))
        (PORT d[7] (2411:2411:2411) (2341:2341:2341))
        (PORT d[8] (2895:2895:2895) (2768:2768:2768))
        (PORT d[9] (2838:2838:2838) (2828:2828:2828))
        (PORT d[10] (2359:2359:2359) (2317:2317:2317))
        (PORT d[11] (2349:2349:2349) (2290:2290:2290))
        (PORT d[12] (3114:3114:3114) (3131:3131:3131))
        (PORT clk (2216:2216:2216) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (PORT d[0] (1875:1875:1875) (1781:1781:1781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2621:2621:2621))
        (PORT d[1] (1739:1739:1739) (1702:1702:1702))
        (PORT d[2] (2024:2024:2024) (1960:1960:1960))
        (PORT d[3] (2085:2085:2085) (2018:2018:2018))
        (PORT d[4] (2834:2834:2834) (2821:2821:2821))
        (PORT d[5] (2285:2285:2285) (2202:2202:2202))
        (PORT d[6] (2177:2177:2177) (2150:2150:2150))
        (PORT d[7] (2311:2311:2311) (2236:2236:2236))
        (PORT d[8] (2342:2342:2342) (2251:2251:2251))
        (PORT d[9] (2131:2131:2131) (2109:2109:2109))
        (PORT d[10] (2022:2022:2022) (1971:1971:1971))
        (PORT d[11] (2112:2112:2112) (2077:2077:2077))
        (PORT d[12] (2055:2055:2055) (1999:1999:1999))
        (PORT clk (2166:2166:2166) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2187:2187:2187))
        (PORT d[0] (1742:1742:1742) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2480:2480:2480))
        (PORT d[1] (2723:2723:2723) (2664:2664:2664))
        (PORT d[2] (2417:2417:2417) (2416:2416:2416))
        (PORT d[3] (2580:2580:2580) (2624:2624:2624))
        (PORT d[4] (2507:2507:2507) (2507:2507:2507))
        (PORT d[5] (2666:2666:2666) (2635:2635:2635))
        (PORT d[6] (2276:2276:2276) (2307:2307:2307))
        (PORT d[7] (2592:2592:2592) (2661:2661:2661))
        (PORT d[8] (2482:2482:2482) (2472:2472:2472))
        (PORT d[9] (2296:2296:2296) (2346:2346:2346))
        (PORT d[10] (2571:2571:2571) (2626:2626:2626))
        (PORT d[11] (2160:2160:2160) (2160:2160:2160))
        (PORT d[12] (2752:2752:2752) (2741:2741:2741))
        (PORT clk (2195:2195:2195) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2220:2220:2220))
        (PORT d[0] (1999:1999:1999) (1977:1977:1977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2180:2180:2180))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2281:2281:2281))
        (PORT d[1] (2549:2549:2549) (2548:2548:2548))
        (PORT d[2] (2389:2389:2389) (2338:2338:2338))
        (PORT d[3] (2259:2259:2259) (2286:2286:2286))
        (PORT d[4] (2180:2180:2180) (2178:2178:2178))
        (PORT d[5] (2650:2650:2650) (2607:2607:2607))
        (PORT d[6] (2335:2335:2335) (2376:2376:2376))
        (PORT d[7] (2606:2606:2606) (2650:2650:2650))
        (PORT d[8] (2481:2481:2481) (2502:2502:2502))
        (PORT d[9] (2824:2824:2824) (2795:2795:2795))
        (PORT d[10] (2547:2547:2547) (2558:2558:2558))
        (PORT d[11] (2127:2127:2127) (2132:2132:2132))
        (PORT d[12] (2172:2172:2172) (2218:2218:2218))
        (PORT clk (2184:2184:2184) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (PORT d[0] (2094:2094:2094) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1957:1957:1957))
        (PORT d[1] (2487:2487:2487) (2429:2429:2429))
        (PORT d[2] (1952:1952:1952) (1987:1987:1987))
        (PORT d[3] (2189:2189:2189) (2196:2196:2196))
        (PORT d[4] (2002:2002:2002) (2036:2036:2036))
        (PORT d[5] (2633:2633:2633) (2574:2574:2574))
        (PORT d[6] (2439:2439:2439) (2399:2399:2399))
        (PORT d[7] (2161:2161:2161) (2170:2170:2170))
        (PORT d[8] (2088:2088:2088) (2091:2091:2091))
        (PORT d[9] (2438:2438:2438) (2404:2404:2404))
        (PORT d[10] (2459:2459:2459) (2436:2436:2436))
        (PORT d[11] (2096:2096:2096) (2092:2092:2092))
        (PORT d[12] (1946:1946:1946) (1998:1998:1998))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
        (PORT d[0] (1800:1800:1800) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1908:1908:1908))
        (PORT d[1] (1610:1610:1610) (1624:1624:1624))
        (PORT d[2] (1685:1685:1685) (1644:1644:1644))
        (PORT d[3] (1872:1872:1872) (1881:1881:1881))
        (PORT d[4] (2201:2201:2201) (2098:2098:2098))
        (PORT d[5] (1586:1586:1586) (1503:1503:1503))
        (PORT d[6] (1968:1968:1968) (2001:2001:2001))
        (PORT d[7] (2352:2352:2352) (2416:2416:2416))
        (PORT d[8] (1761:1761:1761) (1749:1749:1749))
        (PORT d[9] (2345:2345:2345) (2398:2398:2398))
        (PORT d[10] (1867:1867:1867) (1757:1757:1757))
        (PORT d[11] (2091:2091:2091) (2067:2067:2067))
        (PORT d[12] (2010:2010:2010) (1969:1969:1969))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (PORT d[0] (1225:1225:1225) (1139:1139:1139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2584:2584:2584))
        (PORT d[1] (2452:2452:2452) (2430:2430:2430))
        (PORT d[2] (2385:2385:2385) (2368:2368:2368))
        (PORT d[3] (2261:2261:2261) (2274:2274:2274))
        (PORT d[4] (2336:2336:2336) (2381:2381:2381))
        (PORT d[5] (2691:2691:2691) (2633:2633:2633))
        (PORT d[6] (2861:2861:2861) (2865:2865:2865))
        (PORT d[7] (2301:2301:2301) (2363:2363:2363))
        (PORT d[8] (2500:2500:2500) (2506:2506:2506))
        (PORT d[9] (2358:2358:2358) (2400:2400:2400))
        (PORT d[10] (2241:2241:2241) (2260:2260:2260))
        (PORT d[11] (2541:2541:2541) (2547:2547:2547))
        (PORT d[12] (2446:2446:2446) (2465:2465:2465))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (PORT d[0] (1987:1987:1987) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2334:2334:2334))
        (PORT d[1] (2716:2716:2716) (2774:2774:2774))
        (PORT d[2] (2735:2735:2735) (2686:2686:2686))
        (PORT d[3] (2545:2545:2545) (2566:2566:2566))
        (PORT d[4] (2278:2278:2278) (2317:2317:2317))
        (PORT d[5] (3025:3025:3025) (2970:2970:2970))
        (PORT d[6] (2369:2369:2369) (2412:2412:2412))
        (PORT d[7] (2545:2545:2545) (2579:2579:2579))
        (PORT d[8] (2454:2454:2454) (2476:2476:2476))
        (PORT d[9] (3120:3120:3120) (3079:3079:3079))
        (PORT d[10] (2594:2594:2594) (2518:2518:2518))
        (PORT d[11] (2486:2486:2486) (2502:2502:2502))
        (PORT d[12] (2473:2473:2473) (2513:2513:2513))
        (PORT clk (2184:2184:2184) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (PORT d[0] (1917:1917:1917) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2551:2551:2551))
        (PORT d[1] (2543:2543:2543) (2556:2556:2556))
        (PORT d[2] (2261:2261:2261) (2294:2294:2294))
        (PORT d[3] (2552:2552:2552) (2555:2555:2555))
        (PORT d[4] (2330:2330:2330) (2376:2376:2376))
        (PORT d[5] (2749:2749:2749) (2724:2724:2724))
        (PORT d[6] (2623:2623:2623) (2675:2675:2675))
        (PORT d[7] (2623:2623:2623) (2663:2663:2663))
        (PORT d[8] (1955:1955:1955) (2004:2004:2004))
        (PORT d[9] (2494:2494:2494) (2482:2482:2482))
        (PORT d[10] (2241:2241:2241) (2261:2261:2261))
        (PORT d[11] (2761:2761:2761) (2749:2749:2749))
        (PORT d[12] (2177:2177:2177) (2204:2204:2204))
        (PORT clk (2166:2166:2166) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (PORT d[0] (2047:2047:2047) (2006:2006:2006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1057:1057:1057))
        (PORT d[1] (1036:1036:1036) (989:989:989))
        (PORT d[2] (1101:1101:1101) (1068:1068:1068))
        (PORT d[3] (1141:1141:1141) (1109:1109:1109))
        (PORT d[4] (1791:1791:1791) (1785:1785:1785))
        (PORT d[5] (1356:1356:1356) (1311:1311:1311))
        (PORT d[6] (1175:1175:1175) (1144:1144:1144))
        (PORT d[7] (1406:1406:1406) (1358:1358:1358))
        (PORT d[8] (1692:1692:1692) (1624:1624:1624))
        (PORT d[9] (1094:1094:1094) (1071:1071:1071))
        (PORT d[10] (2061:2061:2061) (2018:2018:2018))
        (PORT d[11] (1082:1082:1082) (1054:1054:1054))
        (PORT d[12] (1087:1087:1087) (1073:1073:1073))
        (PORT clk (2239:2239:2239) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2263:2263:2263))
        (PORT d[0] (1422:1422:1422) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (789:789:789))
        (PORT d[1] (780:780:780) (751:751:751))
        (PORT d[2] (790:790:790) (764:764:764))
        (PORT d[3] (780:780:780) (751:751:751))
        (PORT d[4] (1790:1790:1790) (1784:1784:1784))
        (PORT d[5] (1652:1652:1652) (1603:1603:1603))
        (PORT d[6] (2190:2190:2190) (2178:2178:2178))
        (PORT d[7] (1636:1636:1636) (1554:1554:1554))
        (PORT d[8] (1691:1691:1691) (1624:1624:1624))
        (PORT d[9] (749:749:749) (729:729:729))
        (PORT d[10] (802:802:802) (771:771:771))
        (PORT d[11] (780:780:780) (766:766:766))
        (PORT d[12] (1049:1049:1049) (1031:1031:1031))
        (PORT clk (2238:2238:2238) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2261:2261:2261))
        (PORT d[0] (1440:1440:1440) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2221:2221:2221))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2564:2564:2564))
        (PORT d[1] (2796:2796:2796) (2765:2765:2765))
        (PORT d[2] (2845:2845:2845) (2834:2834:2834))
        (PORT d[3] (2649:2649:2649) (2705:2705:2705))
        (PORT d[4] (2359:2359:2359) (2416:2416:2416))
        (PORT d[5] (2498:2498:2498) (2521:2521:2521))
        (PORT d[6] (2311:2311:2311) (2349:2349:2349))
        (PORT d[7] (2600:2600:2600) (2637:2637:2637))
        (PORT d[8] (2832:2832:2832) (2834:2834:2834))
        (PORT d[9] (2641:2641:2641) (2659:2659:2659))
        (PORT d[10] (2511:2511:2511) (2520:2520:2520))
        (PORT d[11] (2560:2560:2560) (2577:2577:2577))
        (PORT d[12] (2511:2511:2511) (2513:2513:2513))
        (PORT clk (2176:2176:2176) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2198:2198:2198))
        (PORT d[0] (1981:1981:1981) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2380:2380:2380))
        (PORT d[1] (2846:2846:2846) (2821:2821:2821))
        (PORT d[2] (2228:2228:2228) (2242:2242:2242))
        (PORT d[3] (1991:1991:1991) (2035:2035:2035))
        (PORT d[4] (2005:2005:2005) (2042:2042:2042))
        (PORT d[5] (2733:2733:2733) (2698:2698:2698))
        (PORT d[6] (2088:2088:2088) (2069:2069:2069))
        (PORT d[7] (2227:2227:2227) (2276:2276:2276))
        (PORT d[8] (1961:1961:1961) (2001:2001:2001))
        (PORT d[9] (2114:2114:2114) (2104:2104:2104))
        (PORT d[10] (2210:2210:2210) (2233:2233:2233))
        (PORT d[11] (2463:2463:2463) (2446:2446:2446))
        (PORT d[12] (1857:1857:1857) (1868:1868:1868))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2214:2214:2214))
        (PORT d[0] (1727:1727:1727) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2283:2283:2283))
        (PORT d[1] (1956:1956:1956) (1975:1975:1975))
        (PORT d[2] (2329:2329:2329) (2280:2280:2280))
        (PORT d[3] (2273:2273:2273) (2297:2297:2297))
        (PORT d[4] (1994:1994:1994) (2029:2029:2029))
        (PORT d[5] (2641:2641:2641) (2582:2582:2582))
        (PORT d[6] (2434:2434:2434) (2410:2410:2410))
        (PORT d[7] (2194:2194:2194) (2203:2203:2203))
        (PORT d[8] (2109:2109:2109) (2108:2108:2108))
        (PORT d[9] (2801:2801:2801) (2771:2771:2771))
        (PORT d[10] (2504:2504:2504) (2486:2486:2486))
        (PORT d[11] (2079:2079:2079) (2078:2078:2078))
        (PORT d[12] (1819:1819:1819) (1853:1853:1853))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (PORT d[0] (1743:1743:1743) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1584:1584:1584))
        (PORT d[1] (2253:2253:2253) (2262:2262:2262))
        (PORT d[2] (1706:1706:1706) (1676:1676:1676))
        (PORT d[3] (1878:1878:1878) (1872:1872:1872))
        (PORT d[4] (2012:2012:2012) (2052:2052:2052))
        (PORT d[5] (2623:2623:2623) (2563:2563:2563))
        (PORT d[6] (1788:1788:1788) (1779:1779:1779))
        (PORT d[7] (2638:2638:2638) (2670:2670:2670))
        (PORT d[8] (1555:1555:1555) (1582:1582:1582))
        (PORT d[9] (1771:1771:1771) (1738:1738:1738))
        (PORT d[10] (1876:1876:1876) (1891:1891:1891))
        (PORT d[11] (2010:2010:2010) (1974:1974:1974))
        (PORT d[12] (2095:2095:2095) (2091:2091:2091))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (1510:1510:1510) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2024:2024:2024))
        (PORT d[1] (2336:2336:2336) (2348:2348:2348))
        (PORT d[2] (2716:2716:2716) (2675:2675:2675))
        (PORT d[3] (1989:1989:1989) (2029:2029:2029))
        (PORT d[4] (2766:2766:2766) (2731:2731:2731))
        (PORT d[5] (2751:2751:2751) (2720:2720:2720))
        (PORT d[6] (2177:2177:2177) (2179:2179:2179))
        (PORT d[7] (2711:2711:2711) (2669:2669:2669))
        (PORT d[8] (1937:1937:1937) (1976:1976:1976))
        (PORT d[9] (2179:2179:2179) (2170:2170:2170))
        (PORT d[10] (2254:2254:2254) (2290:2290:2290))
        (PORT d[11] (2161:2161:2161) (2161:2161:2161))
        (PORT d[12] (1891:1891:1891) (1917:1917:1917))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT d[0] (1935:1935:1935) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (1773:1773:1773))
        (PORT d[1] (2052:2052:2052) (2001:2001:2001))
        (PORT d[2] (2031:2031:2031) (1959:1959:1959))
        (PORT d[3] (1525:1525:1525) (1522:1522:1522))
        (PORT d[4] (2329:2329:2329) (2383:2383:2383))
        (PORT d[5] (1941:1941:1941) (1881:1881:1881))
        (PORT d[6] (1940:1940:1940) (1971:1971:1971))
        (PORT d[7] (1890:1890:1890) (1920:1920:1920))
        (PORT d[8] (1744:1744:1744) (1739:1739:1739))
        (PORT d[9] (1594:1594:1594) (1613:1613:1613))
        (PORT d[10] (1856:1856:1856) (1872:1872:1872))
        (PORT d[11] (2119:2119:2119) (2118:2118:2118))
        (PORT d[12] (2175:2175:2175) (2202:2202:2202))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (1690:1690:1690) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2180:2180:2180))
        (PORT d[1] (2033:2033:2033) (1959:1959:1959))
        (PORT d[2] (2005:2005:2005) (1952:1952:1952))
        (PORT d[3] (1732:1732:1732) (1702:1702:1702))
        (PORT d[4] (2375:2375:2375) (2440:2440:2440))
        (PORT d[5] (2468:2468:2468) (2448:2448:2448))
        (PORT d[6] (2522:2522:2522) (2523:2523:2523))
        (PORT d[7] (2261:2261:2261) (2313:2313:2313))
        (PORT d[8] (2010:2010:2010) (1987:1987:1987))
        (PORT d[9] (1931:1931:1931) (1961:1961:1961))
        (PORT d[10] (2232:2232:2232) (2267:2267:2267))
        (PORT d[11] (1769:1769:1769) (1751:1751:1751))
        (PORT d[12] (1773:1773:1773) (1757:1757:1757))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (PORT d[0] (1637:1637:1637) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2119:2119:2119))
        (PORT d[1] (1733:1733:1733) (1665:1665:1665))
        (PORT d[2] (1775:1775:1775) (1754:1754:1754))
        (PORT d[3] (2139:2139:2139) (2132:2132:2132))
        (PORT d[4] (2164:2164:2164) (2171:2171:2171))
        (PORT d[5] (1985:1985:1985) (1920:1920:1920))
        (PORT d[6] (1828:1828:1828) (1785:1785:1785))
        (PORT d[7] (1808:1808:1808) (1799:1799:1799))
        (PORT d[8] (2043:2043:2043) (2017:2017:2017))
        (PORT d[9] (1845:1845:1845) (1806:1806:1806))
        (PORT d[10] (1791:1791:1791) (1754:1754:1754))
        (PORT d[11] (1714:1714:1714) (1664:1664:1664))
        (PORT d[12] (1467:1467:1467) (1482:1482:1482))
        (PORT clk (2242:2242:2242) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2266:2266:2266))
        (PORT d[0] (1748:1748:1748) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2226:2226:2226))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2693:2693:2693))
        (PORT d[1] (2337:2337:2337) (2380:2380:2380))
        (PORT d[2] (2510:2510:2510) (2522:2522:2522))
        (PORT d[3] (2016:2016:2016) (2058:2058:2058))
        (PORT d[4] (2384:2384:2384) (2363:2363:2363))
        (PORT d[5] (2974:2974:2974) (2948:2948:2948))
        (PORT d[6] (2163:2163:2163) (2166:2166:2166))
        (PORT d[7] (3068:3068:3068) (3008:3008:3008))
        (PORT d[8] (2166:2166:2166) (2165:2165:2165))
        (PORT d[9] (2585:2585:2585) (2603:2603:2603))
        (PORT d[10] (2648:2648:2648) (2696:2696:2696))
        (PORT d[11] (2525:2525:2525) (2521:2521:2521))
        (PORT d[12] (1851:1851:1851) (1873:1873:1873))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (1928:1928:1928) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2201:2201:2201))
        (PORT d[1] (2156:2156:2156) (2137:2137:2137))
        (PORT d[2] (2399:2399:2399) (2360:2360:2360))
        (PORT d[3] (2213:2213:2213) (2210:2210:2210))
        (PORT d[4] (2497:2497:2497) (2489:2489:2489))
        (PORT d[5] (2665:2665:2665) (2602:2602:2602))
        (PORT d[6] (2886:2886:2886) (2906:2906:2906))
        (PORT d[7] (2663:2663:2663) (2740:2740:2740))
        (PORT d[8] (2110:2110:2110) (2113:2113:2113))
        (PORT d[9] (1970:1970:1970) (2001:2001:2001))
        (PORT d[10] (2591:2591:2591) (2610:2610:2610))
        (PORT d[11] (2123:2123:2123) (2115:2115:2115))
        (PORT d[12] (2474:2474:2474) (2457:2457:2457))
        (PORT clk (2208:2208:2208) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2233:2233:2233))
        (PORT d[0] (1741:1741:1741) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2181:2181:2181))
        (PORT d[1] (2040:2040:2040) (1973:1973:1973))
        (PORT d[2] (2310:2310:2310) (2238:2238:2238))
        (PORT d[3] (1728:1728:1728) (1695:1695:1695))
        (PORT d[4] (1828:1828:1828) (1820:1820:1820))
        (PORT d[5] (2449:2449:2449) (2431:2431:2431))
        (PORT d[6] (2262:2262:2262) (2280:2280:2280))
        (PORT d[7] (2548:2548:2548) (2591:2591:2591))
        (PORT d[8] (2025:2025:2025) (1995:1995:1995))
        (PORT d[9] (1962:1962:1962) (1992:1992:1992))
        (PORT d[10] (2233:2233:2233) (2268:2268:2268))
        (PORT d[11] (1683:1683:1683) (1649:1649:1649))
        (PORT d[12] (1759:1759:1759) (1727:1727:1727))
        (PORT clk (2217:2217:2217) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2243:2243:2243))
        (PORT d[0] (1854:1854:1854) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1315:1315:1315))
        (PORT d[1] (1320:1320:1320) (1256:1256:1256))
        (PORT d[2] (2031:2031:2031) (1961:1961:1961))
        (PORT d[3] (1110:1110:1110) (1075:1075:1075))
        (PORT d[4] (1791:1791:1791) (1783:1783:1783))
        (PORT d[5] (1731:1731:1731) (1681:1681:1681))
        (PORT d[6] (1860:1860:1860) (1859:1859:1859))
        (PORT d[7] (1087:1087:1087) (1056:1056:1056))
        (PORT d[8] (1672:1672:1672) (1602:1602:1602))
        (PORT d[9] (1522:1522:1522) (1498:1498:1498))
        (PORT d[10] (1365:1365:1365) (1304:1304:1304))
        (PORT d[11] (1810:1810:1810) (1754:1754:1754))
        (PORT d[12] (1070:1070:1070) (1039:1039:1039))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (PORT d[0] (836:836:836) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (1775:1775:1775))
        (PORT d[1] (2035:2035:2035) (1965:1965:1965))
        (PORT d[2] (2549:2549:2549) (2562:2562:2562))
        (PORT d[3] (1516:1516:1516) (1510:1510:1510))
        (PORT d[4] (2387:2387:2387) (2441:2441:2441))
        (PORT d[5] (1975:1975:1975) (1915:1915:1915))
        (PORT d[6] (1948:1948:1948) (1980:1980:1980))
        (PORT d[7] (2577:2577:2577) (2620:2620:2620))
        (PORT d[8] (1718:1718:1718) (1704:1704:1704))
        (PORT d[9] (1470:1470:1470) (1467:1467:1467))
        (PORT d[10] (1865:1865:1865) (1882:1882:1882))
        (PORT d[11] (1781:1781:1781) (1761:1761:1761))
        (PORT d[12] (1773:1773:1773) (1755:1755:1755))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (PORT d[0] (1267:1267:1267) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2704:2704:2704))
        (PORT d[1] (2575:2575:2575) (2585:2585:2585))
        (PORT d[2] (2531:2531:2531) (2561:2561:2561))
        (PORT d[3] (2236:2236:2236) (2253:2253:2253))
        (PORT d[4] (2394:2394:2394) (2350:2350:2350))
        (PORT d[5] (2397:2397:2397) (2370:2370:2370))
        (PORT d[6] (2786:2786:2786) (2753:2753:2753))
        (PORT d[7] (2622:2622:2622) (2564:2564:2564))
        (PORT d[8] (2637:2637:2637) (2676:2676:2676))
        (PORT d[9] (2755:2755:2755) (2835:2835:2835))
        (PORT d[10] (2434:2434:2434) (2420:2420:2420))
        (PORT d[11] (2164:2164:2164) (2166:2166:2166))
        (PORT d[12] (2400:2400:2400) (2394:2394:2394))
        (PORT clk (2166:2166:2166) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (PORT d[0] (1963:1963:1963) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1033:1033:1033))
        (PORT d[1] (1086:1086:1086) (1028:1028:1028))
        (PORT d[2] (1118:1118:1118) (1086:1086:1086))
        (PORT d[3] (1159:1159:1159) (1129:1129:1129))
        (PORT d[4] (2145:2145:2145) (2128:2128:2128))
        (PORT d[5] (1647:1647:1647) (1596:1596:1596))
        (PORT d[6] (1153:1153:1153) (1126:1126:1126))
        (PORT d[7] (1078:1078:1078) (1053:1053:1053))
        (PORT d[8] (1294:1294:1294) (1253:1253:1253))
        (PORT d[9] (1434:1434:1434) (1396:1396:1396))
        (PORT d[10] (2091:2091:2091) (2042:2042:2042))
        (PORT d[11] (1095:1095:1095) (1070:1070:1070))
        (PORT d[12] (1102:1102:1102) (1088:1088:1088))
        (PORT clk (2241:2241:2241) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2264:2264:2264))
        (PORT d[0] (1206:1206:1206) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2292:2292:2292))
        (PORT d[1] (2264:2264:2264) (2276:2276:2276))
        (PORT d[2] (2441:2441:2441) (2427:2427:2427))
        (PORT d[3] (2237:2237:2237) (2252:2252:2252))
        (PORT d[4] (2760:2760:2760) (2725:2725:2725))
        (PORT d[5] (2758:2758:2758) (2732:2732:2732))
        (PORT d[6] (2355:2355:2355) (2322:2322:2322))
        (PORT d[7] (2753:2753:2753) (2702:2702:2702))
        (PORT d[8] (2159:2159:2159) (2162:2162:2162))
        (PORT d[9] (2484:2484:2484) (2466:2466:2466))
        (PORT d[10] (2587:2587:2587) (2606:2606:2606))
        (PORT d[11] (2096:2096:2096) (2094:2094:2094))
        (PORT d[12] (1921:1921:1921) (1951:1951:1951))
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (PORT d[0] (1922:1922:1922) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1099:1099:1099))
        (PORT d[1] (1348:1348:1348) (1282:1282:1282))
        (PORT d[2] (1989:1989:1989) (1930:1930:1930))
        (PORT d[3] (1094:1094:1094) (1061:1061:1061))
        (PORT d[4] (1768:1768:1768) (1767:1767:1767))
        (PORT d[5] (1699:1699:1699) (1651:1651:1651))
        (PORT d[6] (1860:1860:1860) (1858:1858:1858))
        (PORT d[7] (1103:1103:1103) (1073:1073:1073))
        (PORT d[8] (1346:1346:1346) (1291:1291:1291))
        (PORT d[9] (1493:1493:1493) (1466:1466:1466))
        (PORT d[10] (1372:1372:1372) (1312:1312:1312))
        (PORT d[11] (1777:1777:1777) (1721:1721:1721))
        (PORT d[12] (1094:1094:1094) (1080:1080:1080))
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (PORT d[0] (1427:1427:1427) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1074:1074:1074))
        (PORT d[1] (2065:2065:2065) (2003:2003:2003))
        (PORT d[2] (1976:1976:1976) (1916:1916:1916))
        (PORT d[3] (1145:1145:1145) (1111:1111:1111))
        (PORT d[4] (1741:1741:1741) (1732:1732:1732))
        (PORT d[5] (1969:1969:1969) (1907:1907:1907))
        (PORT d[6] (1884:1884:1884) (1881:1881:1881))
        (PORT d[7] (1437:1437:1437) (1406:1406:1406))
        (PORT d[8] (1690:1690:1690) (1618:1618:1618))
        (PORT d[9] (1786:1786:1786) (1748:1748:1748))
        (PORT d[10] (1373:1373:1373) (1313:1313:1313))
        (PORT d[11] (1770:1770:1770) (1714:1714:1714))
        (PORT d[12] (1127:1127:1127) (1112:1112:1112))
        (PORT clk (2216:2216:2216) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (PORT d[0] (1075:1075:1075) (979:979:979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2252:2252:2252) (2284:2284:2284))
        (PORT d[1] (2619:2619:2619) (2645:2645:2645))
        (PORT d[2] (2210:2210:2210) (2225:2225:2225))
        (PORT d[3] (2239:2239:2239) (2253:2253:2253))
        (PORT d[4] (2013:2013:2013) (2049:2049:2049))
        (PORT d[5] (2702:2702:2702) (2667:2667:2667))
        (PORT d[6] (2378:2378:2378) (2337:2337:2337))
        (PORT d[7] (2612:2612:2612) (2660:2660:2660))
        (PORT d[8] (1966:1966:1966) (2011:2011:2011))
        (PORT d[9] (2431:2431:2431) (2407:2407:2407))
        (PORT d[10] (2228:2228:2228) (2249:2249:2249))
        (PORT d[11] (2438:2438:2438) (2422:2422:2422))
        (PORT d[12] (1831:1831:1831) (1843:1843:1843))
        (PORT clk (2185:2185:2185) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2210:2210:2210))
        (PORT d[0] (1911:1911:1911) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2170:2170:2170))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2189:2189:2189))
        (PORT d[1] (2145:2145:2145) (2113:2113:2113))
        (PORT d[2] (2407:2407:2407) (2403:2403:2403))
        (PORT d[3] (2225:2225:2225) (2244:2244:2244))
        (PORT d[4] (2198:2198:2198) (2220:2220:2220))
        (PORT d[5] (2727:2727:2727) (2676:2676:2676))
        (PORT d[6] (2544:2544:2544) (2535:2535:2535))
        (PORT d[7] (2532:2532:2532) (2564:2564:2564))
        (PORT d[8] (2502:2502:2502) (2494:2494:2494))
        (PORT d[9] (1959:1959:1959) (1981:1981:1981))
        (PORT d[10] (2245:2245:2245) (2276:2276:2276))
        (PORT d[11] (2183:2183:2183) (2178:2178:2178))
        (PORT d[12] (2133:2133:2133) (2131:2131:2131))
        (PORT clk (2154:2154:2154) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2178:2178:2178))
        (PORT d[0] (1655:1655:1655) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2138:2138:2138))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2448:2448:2448))
        (PORT d[1] (2098:2098:2098) (2070:2070:2070))
        (PORT d[2] (2235:2235:2235) (2262:2262:2262))
        (PORT d[3] (2282:2282:2282) (2309:2309:2309))
        (PORT d[4] (2181:2181:2181) (2180:2180:2180))
        (PORT d[5] (2449:2449:2449) (2445:2445:2445))
        (PORT d[6] (2285:2285:2285) (2310:2310:2310))
        (PORT d[7] (2192:2192:2192) (2196:2196:2196))
        (PORT d[8] (2209:2209:2209) (2212:2212:2212))
        (PORT d[9] (2246:2246:2246) (2262:2262:2262))
        (PORT d[10] (1883:1883:1883) (1888:1888:1888))
        (PORT d[11] (2178:2178:2178) (2181:2181:2181))
        (PORT d[12] (2167:2167:2167) (2182:2182:2182))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2259:2259:2259))
        (PORT d[0] (1939:1939:1939) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2419:2419:2419))
        (PORT d[1] (2167:2167:2167) (2148:2148:2148))
        (PORT d[2] (2188:2188:2188) (2195:2195:2195))
        (PORT d[3] (1876:1876:1876) (1865:1865:1865))
        (PORT d[4] (2497:2497:2497) (2496:2496:2496))
        (PORT d[5] (2106:2106:2106) (2085:2085:2085))
        (PORT d[6] (1983:1983:1983) (2015:2015:2015))
        (PORT d[7] (2198:2198:2198) (2224:2224:2224))
        (PORT d[8] (1872:1872:1872) (1885:1885:1885))
        (PORT d[9] (1920:1920:1920) (1926:1926:1926))
        (PORT d[10] (1828:1828:1828) (1837:1837:1837))
        (PORT d[11] (2173:2173:2173) (2178:2178:2178))
        (PORT d[12] (1890:1890:1890) (1937:1937:1937))
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (PORT d[0] (1645:1645:1645) (1600:1600:1600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2309:2309:2309))
        (PORT d[1] (2330:2330:2330) (2341:2341:2341))
        (PORT d[2] (2674:2674:2674) (2630:2630:2630))
        (PORT d[3] (2002:2002:2002) (2041:2041:2041))
        (PORT d[4] (2720:2720:2720) (2685:2685:2685))
        (PORT d[5] (3289:3289:3289) (3247:3247:3247))
        (PORT d[6] (2160:2160:2160) (2162:2162:2162))
        (PORT d[7] (2800:2800:2800) (2780:2780:2780))
        (PORT d[8] (2183:2183:2183) (2185:2185:2185))
        (PORT d[9] (2466:2466:2466) (2450:2450:2450))
        (PORT d[10] (2568:2568:2568) (2589:2589:2589))
        (PORT d[11] (2203:2203:2203) (2204:2204:2204))
        (PORT d[12] (1907:1907:1907) (1931:1931:1931))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (PORT d[0] (1945:1945:1945) (1902:1902:1902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1407:1407:1407))
        (PORT d[1] (1449:1449:1449) (1395:1395:1395))
        (PORT d[2] (1717:1717:1717) (1634:1634:1634))
        (PORT d[3] (1440:1440:1440) (1392:1392:1392))
        (PORT d[4] (2137:2137:2137) (2146:2146:2146))
        (PORT d[5] (1986:1986:1986) (1917:1917:1917))
        (PORT d[6] (1493:1493:1493) (1460:1460:1460))
        (PORT d[7] (1838:1838:1838) (1823:1823:1823))
        (PORT d[8] (2060:2060:2060) (2024:2024:2024))
        (PORT d[9] (1835:1835:1835) (1796:1796:1796))
        (PORT d[10] (1387:1387:1387) (1327:1327:1327))
        (PORT d[11] (1441:1441:1441) (1405:1405:1405))
        (PORT d[12] (1450:1450:1450) (1462:1462:1462))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2280:2280:2280))
        (PORT d[0] (1501:1501:1501) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2230:2230:2230))
        (PORT d[1] (2539:2539:2539) (2541:2541:2541))
        (PORT d[2] (2433:2433:2433) (2409:2409:2409))
        (PORT d[3] (2579:2579:2579) (2593:2593:2593))
        (PORT d[4] (2375:2375:2375) (2435:2435:2435))
        (PORT d[5] (2371:2371:2371) (2332:2332:2332))
        (PORT d[6] (2513:2513:2513) (2482:2482:2482))
        (PORT d[7] (2681:2681:2681) (2738:2738:2738))
        (PORT d[8] (2110:2110:2110) (2116:2116:2116))
        (PORT d[9] (2006:2006:2006) (2036:2036:2036))
        (PORT d[10] (2209:2209:2209) (2236:2236:2236))
        (PORT d[11] (2554:2554:2554) (2564:2564:2564))
        (PORT d[12] (2508:2508:2508) (2508:2508:2508))
        (PORT clk (2227:2227:2227) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (PORT d[0] (1759:1759:1759) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1090:1090:1090))
        (PORT d[1] (1108:1108:1108) (1062:1062:1062))
        (PORT d[2] (1413:1413:1413) (1343:1343:1343))
        (PORT d[3] (1092:1092:1092) (1066:1066:1066))
        (PORT d[4] (2102:2102:2102) (2106:2106:2106))
        (PORT d[5] (1685:1685:1685) (1633:1633:1633))
        (PORT d[6] (1080:1080:1080) (1041:1041:1041))
        (PORT d[7] (1606:1606:1606) (1529:1529:1529))
        (PORT d[8] (1605:1605:1605) (1550:1550:1550))
        (PORT d[9] (1424:1424:1424) (1388:1388:1388))
        (PORT d[10] (1087:1087:1087) (1044:1044:1044))
        (PORT d[11] (1102:1102:1102) (1076:1076:1076))
        (PORT d[12] (1109:1109:1109) (1096:1096:1096))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (PORT d[0] (1482:1482:1482) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2188:2188:2188))
        (PORT d[1] (2660:2660:2660) (2722:2722:2722))
        (PORT d[2] (2392:2392:2392) (2359:2359:2359))
        (PORT d[3] (2284:2284:2284) (2311:2311:2311))
        (PORT d[4] (2314:2314:2314) (2333:2333:2333))
        (PORT d[5] (2639:2639:2639) (2600:2600:2600))
        (PORT d[6] (2413:2413:2413) (2375:2375:2375))
        (PORT d[7] (2275:2275:2275) (2337:2337:2337))
        (PORT d[8] (2479:2479:2479) (2502:2502:2502))
        (PORT d[9] (2856:2856:2856) (2834:2834:2834))
        (PORT d[10] (2529:2529:2529) (2542:2542:2542))
        (PORT d[11] (2121:2121:2121) (2124:2124:2124))
        (PORT d[12] (2524:2524:2524) (2562:2562:2562))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2214:2214:2214))
        (PORT d[0] (1901:1901:1901) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2290:2290:2290))
        (PORT d[1] (2008:2008:2008) (1947:1947:1947))
        (PORT d[2] (1716:1716:1716) (1672:1672:1672))
        (PORT d[3] (1818:1818:1818) (1771:1771:1771))
        (PORT d[4] (2860:2860:2860) (2847:2847:2847))
        (PORT d[5] (1962:1962:1962) (1902:1902:1902))
        (PORT d[6] (1842:1842:1842) (1827:1827:1827))
        (PORT d[7] (1996:1996:1996) (1937:1937:1937))
        (PORT d[8] (2210:2210:2210) (2109:2109:2109))
        (PORT d[9] (2136:2136:2136) (2118:2118:2118))
        (PORT d[10] (1778:1778:1778) (1744:1744:1744))
        (PORT d[11] (2093:2093:2093) (2062:2062:2062))
        (PORT d[12] (2046:2046:2046) (1989:1989:1989))
        (PORT clk (2171:2171:2171) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2195:2195:2195))
        (PORT d[0] (1442:1442:1442) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2158:2158:2158))
        (PORT d[1] (2048:2048:2048) (1969:1969:1969))
        (PORT d[2] (2154:2154:2154) (2108:2108:2108))
        (PORT d[3] (2266:2266:2266) (2293:2293:2293))
        (PORT d[4] (2165:2165:2165) (2172:2172:2172))
        (PORT d[5] (2327:2327:2327) (2245:2245:2245))
        (PORT d[6] (1532:1532:1532) (1531:1531:1531))
        (PORT d[7] (2207:2207:2207) (2217:2217:2217))
        (PORT d[8] (2117:2117:2117) (2132:2132:2132))
        (PORT d[9] (2465:2465:2465) (2403:2403:2403))
        (PORT d[10] (1776:1776:1776) (1749:1749:1749))
        (PORT d[11] (2855:2855:2855) (2864:2864:2864))
        (PORT d[12] (1480:1480:1480) (1500:1500:1500))
        (PORT clk (2232:2232:2232) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
        (PORT d[0] (1292:1292:1292) (1229:1229:1229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2215:2215:2215))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2629:2629:2629))
        (PORT d[1] (2166:2166:2166) (2149:2149:2149))
        (PORT d[2] (2446:2446:2446) (2438:2438:2438))
        (PORT d[3] (2223:2223:2223) (2245:2245:2245))
        (PORT d[4] (2455:2455:2455) (2454:2454:2454))
        (PORT d[5] (2858:2858:2858) (2864:2864:2864))
        (PORT d[6] (2583:2583:2583) (2619:2619:2619))
        (PORT d[7] (2744:2744:2744) (2819:2819:2819))
        (PORT d[8] (2454:2454:2454) (2423:2423:2423))
        (PORT d[9] (2323:2323:2323) (2339:2339:2339))
        (PORT d[10] (2562:2562:2562) (2601:2601:2601))
        (PORT d[11] (2143:2143:2143) (2134:2134:2134))
        (PORT d[12] (2195:2195:2195) (2204:2204:2204))
        (PORT clk (2201:2201:2201) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2226:2226:2226))
        (PORT d[0] (1701:1701:1701) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2542:2542:2542))
        (PORT d[1] (2708:2708:2708) (2675:2675:2675))
        (PORT d[2] (3113:3113:3113) (3085:3085:3085))
        (PORT d[3] (2605:2605:2605) (2645:2645:2645))
        (PORT d[4] (2744:2744:2744) (2823:2823:2823))
        (PORT d[5] (2712:2712:2712) (2682:2682:2682))
        (PORT d[6] (2578:2578:2578) (2599:2599:2599))
        (PORT d[7] (2641:2641:2641) (2706:2706:2706))
        (PORT d[8] (2814:2814:2814) (2794:2794:2794))
        (PORT d[9] (2376:2376:2376) (2424:2424:2424))
        (PORT d[10] (2592:2592:2592) (2640:2640:2640))
        (PORT d[11] (2501:2501:2501) (2497:2497:2497))
        (PORT d[12] (2732:2732:2732) (2722:2722:2722))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (PORT d[0] (1940:1940:1940) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (3036:3036:3036))
        (PORT d[1] (2112:2112:2112) (2084:2084:2084))
        (PORT d[2] (2448:2448:2448) (2411:2411:2411))
        (PORT d[3] (3333:3333:3333) (3383:3383:3383))
        (PORT d[4] (2611:2611:2611) (2649:2649:2649))
        (PORT d[5] (2285:2285:2285) (2240:2240:2240))
        (PORT d[6] (1881:1881:1881) (1875:1875:1875))
        (PORT d[7] (2098:2098:2098) (2059:2059:2059))
        (PORT d[8] (2585:2585:2585) (2488:2488:2488))
        (PORT d[9] (2169:2169:2169) (2154:2154:2154))
        (PORT d[10] (2412:2412:2412) (2370:2370:2370))
        (PORT d[11] (2341:2341:2341) (2282:2282:2282))
        (PORT d[12] (2695:2695:2695) (2616:2616:2616))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (PORT d[0] (1301:1301:1301) (1241:1241:1241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2337:2337:2337))
        (PORT d[1] (2628:2628:2628) (2654:2654:2654))
        (PORT d[2] (2296:2296:2296) (2345:2345:2345))
        (PORT d[3] (2288:2288:2288) (2338:2338:2338))
        (PORT d[4] (2361:2361:2361) (2405:2405:2405))
        (PORT d[5] (2742:2742:2742) (2716:2716:2716))
        (PORT d[6] (2396:2396:2396) (2398:2398:2398))
        (PORT d[7] (2291:2291:2291) (2349:2349:2349))
        (PORT d[8] (1952:1952:1952) (2001:2001:2001))
        (PORT d[9] (2526:2526:2526) (2513:2513:2513))
        (PORT d[10] (2287:2287:2287) (2312:2312:2312))
        (PORT d[11] (2738:2738:2738) (2726:2726:2726))
        (PORT d[12] (2188:2188:2188) (2212:2212:2212))
        (PORT clk (2152:2152:2152) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2175:2175:2175))
        (PORT d[0] (2131:2131:2131) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2135:2135:2135))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2042:2042:2042))
        (PORT d[1] (2331:2331:2331) (2376:2376:2376))
        (PORT d[2] (2466:2466:2466) (2498:2498:2498))
        (PORT d[3] (2007:2007:2007) (2051:2051:2051))
        (PORT d[4] (2407:2407:2407) (2364:2364:2364))
        (PORT d[5] (2659:2659:2659) (2612:2612:2612))
        (PORT d[6] (2151:2151:2151) (2150:2150:2150))
        (PORT d[7] (2060:2060:2060) (2038:2038:2038))
        (PORT d[8] (1938:1938:1938) (1978:1978:1978))
        (PORT d[9] (2866:2866:2866) (2866:2866:2866))
        (PORT d[10] (2405:2405:2405) (2392:2392:2392))
        (PORT d[11] (2150:2150:2150) (2148:2148:2148))
        (PORT d[12] (2181:2181:2181) (2200:2200:2200))
        (PORT clk (2145:2145:2145) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2170:2170:2170))
        (PORT d[0] (1908:1908:1908) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2012:2012:2012))
        (PORT d[1] (2315:2315:2315) (2343:2343:2343))
        (PORT d[2] (2005:2005:2005) (1956:1956:1956))
        (PORT d[3] (2219:2219:2219) (2234:2234:2234))
        (PORT d[4] (2058:2058:2058) (2029:2029:2029))
        (PORT d[5] (2579:2579:2579) (2531:2531:2531))
        (PORT d[6] (2415:2415:2415) (2395:2395:2395))
        (PORT d[7] (2465:2465:2465) (2456:2456:2456))
        (PORT d[8] (1948:1948:1948) (1980:1980:1980))
        (PORT d[9] (2540:2540:2540) (2552:2552:2552))
        (PORT d[10] (2716:2716:2716) (2686:2686:2686))
        (PORT d[11] (2174:2174:2174) (2173:2173:2173))
        (PORT d[12] (1773:1773:1773) (1759:1759:1759))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (PORT d[0] (1890:1890:1890) (1814:1814:1814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2393:2393:2393))
        (PORT d[1] (2692:2692:2692) (2734:2734:2734))
        (PORT d[2] (2818:2818:2818) (2816:2816:2816))
        (PORT d[3] (2654:2654:2654) (2699:2699:2699))
        (PORT d[4] (2994:2994:2994) (2943:2943:2943))
        (PORT d[5] (3002:3002:3002) (2978:2978:2978))
        (PORT d[6] (2799:2799:2799) (2798:2798:2798))
        (PORT d[7] (2716:2716:2716) (2682:2682:2682))
        (PORT d[8] (2321:2321:2321) (2370:2370:2370))
        (PORT d[9] (2894:2894:2894) (2922:2922:2922))
        (PORT d[10] (2481:2481:2481) (2502:2502:2502))
        (PORT d[11] (2555:2555:2555) (2564:2564:2564))
        (PORT d[12] (3032:3032:3032) (2999:2999:2999))
        (PORT clk (2196:2196:2196) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2222:2222:2222))
        (PORT d[0] (1973:1973:1973) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2161:2161:2161))
        (PORT d[1] (2481:2481:2481) (2475:2475:2475))
        (PORT d[2] (2262:2262:2262) (2266:2266:2266))
        (PORT d[3] (2272:2272:2272) (2301:2301:2301))
        (PORT d[4] (2008:2008:2008) (2042:2042:2042))
        (PORT d[5] (2653:2653:2653) (2614:2614:2614))
        (PORT d[6] (2261:2261:2261) (2276:2276:2276))
        (PORT d[7] (2224:2224:2224) (2235:2235:2235))
        (PORT d[8] (1956:1956:1956) (1997:1997:1997))
        (PORT d[9] (2118:2118:2118) (2117:2117:2117))
        (PORT d[10] (2240:2240:2240) (2261:2261:2261))
        (PORT d[11] (2414:2414:2414) (2387:2387:2387))
        (PORT d[12] (1793:1793:1793) (1805:1805:1805))
        (PORT clk (2211:2211:2211) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2235:2235:2235))
        (PORT d[0] (1709:1709:1709) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2040:2040:2040))
        (PORT d[1] (2616:2616:2616) (2627:2627:2627))
        (PORT d[2] (2379:2379:2379) (2319:2319:2319))
        (PORT d[3] (2242:2242:2242) (2262:2262:2262))
        (PORT d[4] (2362:2362:2362) (2303:2303:2303))
        (PORT d[5] (2632:2632:2632) (2584:2584:2584))
        (PORT d[6] (2572:2572:2572) (2562:2562:2562))
        (PORT d[7] (2061:2061:2061) (2039:2039:2039))
        (PORT d[8] (1900:1900:1900) (1940:1940:1940))
        (PORT d[9] (2545:2545:2545) (2563:2563:2563))
        (PORT d[10] (2419:2419:2419) (2405:2405:2405))
        (PORT d[11] (2407:2407:2407) (2375:2375:2375))
        (PORT d[12] (2157:2157:2157) (2177:2177:2177))
        (PORT clk (2160:2160:2160) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2184:2184:2184))
        (PORT d[0] (1932:1932:1932) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1583:1583:1583))
        (PORT d[1] (1582:1582:1582) (1584:1584:1584))
        (PORT d[2] (1917:1917:1917) (1818:1818:1818))
        (PORT d[3] (2164:2164:2164) (2157:2157:2157))
        (PORT d[4] (1215:1215:1215) (1135:1135:1135))
        (PORT d[5] (1613:1613:1613) (1526:1526:1526))
        (PORT d[6] (1737:1737:1737) (1713:1713:1713))
        (PORT d[7] (2304:2304:2304) (2365:2365:2365))
        (PORT d[8] (1713:1713:1713) (1695:1695:1695))
        (PORT d[9] (2101:2101:2101) (2068:2068:2068))
        (PORT d[10] (1849:1849:1849) (1739:1739:1739))
        (PORT d[11] (1747:1747:1747) (1735:1735:1735))
        (PORT d[12] (1968:1968:1968) (1920:1920:1920))
        (PORT clk (2229:2229:2229) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (PORT d[0] (897:897:897) (823:823:823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2213:2213:2213))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2402:2402:2402))
        (PORT d[1] (2384:2384:2384) (2444:2444:2444))
        (PORT d[2] (2511:2511:2511) (2545:2545:2545))
        (PORT d[3] (2305:2305:2305) (2361:2361:2361))
        (PORT d[4] (2690:2690:2690) (2647:2647:2647))
        (PORT d[5] (3025:3025:3025) (2962:2962:2962))
        (PORT d[6] (2471:2471:2471) (2482:2482:2482))
        (PORT d[7] (2689:2689:2689) (2650:2650:2650))
        (PORT d[8] (2654:2654:2654) (2690:2690:2690))
        (PORT d[9] (3179:3179:3179) (3190:3190:3190))
        (PORT d[10] (2841:2841:2841) (2837:2837:2837))
        (PORT d[11] (2474:2474:2474) (2461:2461:2461))
        (PORT d[12] (2493:2493:2493) (2517:2517:2517))
        (PORT clk (2182:2182:2182) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2207:2207:2207))
        (PORT d[0] (2050:2050:2050) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2274:2274:2274))
        (PORT d[1] (2174:2174:2174) (2167:2167:2167))
        (PORT d[2] (1959:1959:1959) (2005:2005:2005))
        (PORT d[3] (1923:1923:1923) (1952:1952:1952))
        (PORT d[4] (1958:1958:1958) (1984:1984:1984))
        (PORT d[5] (2688:2688:2688) (2649:2649:2649))
        (PORT d[6] (1944:1944:1944) (1976:1976:1976))
        (PORT d[7] (2666:2666:2666) (2697:2697:2697))
        (PORT d[8] (1972:1972:1972) (2010:2010:2010))
        (PORT d[9] (2434:2434:2434) (2422:2422:2422))
        (PORT d[10] (2170:2170:2170) (2166:2166:2166))
        (PORT d[11] (2384:2384:2384) (2360:2360:2360))
        (PORT d[12] (1801:1801:1801) (1811:1811:1811))
        (PORT clk (2199:2199:2199) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (PORT d[0] (2011:2011:2011) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2362:2362:2362))
        (PORT d[1] (2638:2638:2638) (2660:2660:2660))
        (PORT d[2] (2439:2439:2439) (2432:2432:2432))
        (PORT d[3] (2222:2222:2222) (2240:2240:2240))
        (PORT d[4] (2351:2351:2351) (2318:2318:2318))
        (PORT d[5] (2666:2666:2666) (2621:2621:2621))
        (PORT d[6] (2433:2433:2433) (2415:2415:2415))
        (PORT d[7] (2320:2320:2320) (2279:2279:2279))
        (PORT d[8] (2116:2116:2116) (2122:2122:2122))
        (PORT d[9] (2733:2733:2733) (2810:2810:2810))
        (PORT d[10] (2385:2385:2385) (2355:2355:2355))
        (PORT d[11] (2188:2188:2188) (2191:2191:2191))
        (PORT d[12] (2379:2379:2379) (2369:2369:2369))
        (PORT clk (2153:2153:2153) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2179:2179:2179))
        (PORT d[0] (1919:1919:1919) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2362:2362:2362))
        (PORT d[1] (2315:2315:2315) (2342:2342:2342))
        (PORT d[2] (2169:2169:2169) (2183:2183:2183))
        (PORT d[3] (1973:1973:1973) (2013:2013:2013))
        (PORT d[4] (2270:2270:2270) (2211:2211:2211))
        (PORT d[5] (2310:2310:2310) (2270:2270:2270))
        (PORT d[6] (2121:2121:2121) (2098:2098:2098))
        (PORT d[7] (2442:2442:2442) (2409:2409:2409))
        (PORT d[8] (2203:2203:2203) (2225:2225:2225))
        (PORT d[9] (1806:1806:1806) (1792:1792:1792))
        (PORT d[10] (2750:2750:2750) (2717:2717:2717))
        (PORT d[11] (2386:2386:2386) (2354:2354:2354))
        (PORT d[12] (1777:1777:1777) (1768:1768:1768))
        (PORT clk (2191:2191:2191) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2221:2221:2221))
        (PORT d[0] (1807:1807:1807) (1711:1711:1711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2407:2407:2407))
        (PORT d[1] (2716:2716:2716) (2760:2760:2760))
        (PORT d[2] (2809:2809:2809) (2818:2818:2818))
        (PORT d[3] (2699:2699:2699) (2744:2744:2744))
        (PORT d[4] (2696:2696:2696) (2651:2651:2651))
        (PORT d[5] (2712:2712:2712) (2668:2668:2668))
        (PORT d[6] (2711:2711:2711) (2775:2775:2775))
        (PORT d[7] (2364:2364:2364) (2357:2357:2357))
        (PORT d[8] (2313:2313:2313) (2360:2360:2360))
        (PORT d[9] (3194:3194:3194) (3206:3206:3206))
        (PORT d[10] (2508:2508:2508) (2522:2522:2522))
        (PORT d[11] (2479:2479:2479) (2467:2467:2467))
        (PORT d[12] (2473:2473:2473) (2499:2499:2499))
        (PORT clk (2186:2186:2186) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2212:2212:2212))
        (PORT d[0] (1967:1967:1967) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2155:2155:2155))
        (PORT d[1] (3037:3037:3037) (3088:3088:3088))
        (PORT d[2] (1872:1872:1872) (1886:1886:1886))
        (PORT d[3] (2615:2615:2615) (2674:2674:2674))
        (PORT d[4] (2452:2452:2452) (2420:2420:2420))
        (PORT d[5] (2578:2578:2578) (2489:2489:2489))
        (PORT d[6] (2220:2220:2220) (2228:2228:2228))
        (PORT d[7] (1914:1914:1914) (1949:1949:1949))
        (PORT d[8] (2513:2513:2513) (2524:2524:2524))
        (PORT d[9] (2704:2704:2704) (2778:2778:2778))
        (PORT d[10] (2148:2148:2148) (2120:2120:2120))
        (PORT d[11] (2799:2799:2799) (2832:2832:2832))
        (PORT d[12] (1895:1895:1895) (1925:1925:1925))
        (PORT clk (2178:2178:2178) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2200:2200:2200))
        (PORT d[0] (1894:1894:1894) (1818:1818:1818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2698:2698:2698))
        (PORT d[1] (2654:2654:2654) (2681:2681:2681))
        (PORT d[2] (2790:2790:2790) (2773:2773:2773))
        (PORT d[3] (2368:2368:2368) (2425:2425:2425))
        (PORT d[4] (2705:2705:2705) (2668:2668:2668))
        (PORT d[5] (3082:3082:3082) (3045:3045:3045))
        (PORT d[6] (2523:2523:2523) (2541:2541:2541))
        (PORT d[7] (2738:2738:2738) (2734:2734:2734))
        (PORT d[8] (2774:2774:2774) (2776:2776:2776))
        (PORT d[9] (2540:2540:2540) (2558:2558:2558))
        (PORT d[10] (2623:2623:2623) (2674:2674:2674))
        (PORT d[11] (2557:2557:2557) (2578:2578:2578))
        (PORT d[12] (2169:2169:2169) (2177:2177:2177))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2226:2226:2226))
        (PORT d[0] (1995:1995:1995) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2327:2327:2327))
        (PORT d[1] (2333:2333:2333) (2359:2359:2359))
        (PORT d[2] (2364:2364:2364) (2302:2302:2302))
        (PORT d[3] (2204:2204:2204) (2216:2216:2216))
        (PORT d[4] (2050:2050:2050) (2018:2018:2018))
        (PORT d[5] (2600:2600:2600) (2549:2549:2549))
        (PORT d[6] (2145:2145:2145) (2121:2121:2121))
        (PORT d[7] (2032:2032:2032) (2003:2003:2003))
        (PORT d[8] (2268:2268:2268) (2288:2288:2288))
        (PORT d[9] (2674:2674:2674) (2600:2600:2600))
        (PORT d[10] (2031:2031:2031) (2019:2019:2019))
        (PORT d[11] (2400:2400:2400) (2368:2368:2368))
        (PORT d[12] (1771:1771:1771) (1761:1761:1761))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (PORT d[0] (1914:1914:1914) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2265:2265:2265))
        (PORT d[1] (2641:2641:2641) (2667:2667:2667))
        (PORT d[2] (2061:2061:2061) (2019:2019:2019))
        (PORT d[3] (1903:1903:1903) (1926:1926:1926))
        (PORT d[4] (2331:2331:2331) (2261:2261:2261))
        (PORT d[5] (2247:2247:2247) (2143:2143:2143))
        (PORT d[6] (2035:2035:2035) (2070:2070:2070))
        (PORT d[7] (2721:2721:2721) (2782:2782:2782))
        (PORT d[8] (2226:2226:2226) (2254:2254:2254))
        (PORT d[9] (2648:2648:2648) (2675:2675:2675))
        (PORT d[10] (2418:2418:2418) (2411:2411:2411))
        (PORT d[11] (2091:2091:2091) (2092:2092:2092))
        (PORT d[12] (1999:1999:1999) (1973:1973:1973))
        (PORT clk (2182:2182:2182) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2209:2209:2209))
        (PORT d[0] (1547:1547:1547) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2668:2668:2668))
        (PORT d[1] (2053:2053:2053) (1995:1995:1995))
        (PORT d[2] (2346:2346:2346) (2268:2268:2268))
        (PORT d[3] (1769:1769:1769) (1719:1719:1719))
        (PORT d[4] (2115:2115:2115) (2120:2120:2120))
        (PORT d[5] (1965:1965:1965) (1913:1913:1913))
        (PORT d[6] (1861:1861:1861) (1854:1854:1854))
        (PORT d[7] (1731:1731:1731) (1686:1686:1686))
        (PORT d[8] (2023:2023:2023) (1948:1948:1948))
        (PORT d[9] (2143:2143:2143) (2126:2126:2126))
        (PORT d[10] (2011:2011:2011) (1925:1925:1925))
        (PORT d[11] (2077:2077:2077) (2065:2065:2065))
        (PORT d[12] (2023:2023:2023) (1955:1955:1955))
        (PORT clk (2204:2204:2204) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2225:2225:2225))
        (PORT d[0] (1476:1476:1476) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2186:2186:2186))
        (PORT d[1] (1771:1771:1771) (1734:1734:1734))
        (PORT d[2] (1990:1990:1990) (1936:1936:1936))
        (PORT d[3] (1790:1790:1790) (1759:1759:1759))
        (PORT d[4] (1848:1848:1848) (1847:1847:1847))
        (PORT d[5] (2301:2301:2301) (2223:2223:2223))
        (PORT d[6] (2216:2216:2216) (2234:2234:2234))
        (PORT d[7] (2260:2260:2260) (2308:2308:2308))
        (PORT d[8] (2350:2350:2350) (2309:2309:2309))
        (PORT d[9] (1965:1965:1965) (1995:1995:1995))
        (PORT d[10] (2192:2192:2192) (2219:2219:2219))
        (PORT d[11] (2061:2061:2061) (2026:2026:2026))
        (PORT d[12] (1793:1793:1793) (1778:1778:1778))
        (PORT clk (2199:2199:2199) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (PORT d[0] (1558:1558:1558) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2460:2460:2460))
        (PORT d[1] (2439:2439:2439) (2400:2400:2400))
        (PORT d[2] (1933:1933:1933) (1968:1968:1968))
        (PORT d[3] (2276:2276:2276) (2306:2306:2306))
        (PORT d[4] (2311:2311:2311) (2337:2337:2337))
        (PORT d[5] (2152:2152:2152) (2158:2158:2158))
        (PORT d[6] (2326:2326:2326) (2370:2370:2370))
        (PORT d[7] (2508:2508:2508) (2521:2521:2521))
        (PORT d[8] (2511:2511:2511) (2518:2518:2518))
        (PORT d[9] (1974:1974:1974) (2003:2003:2003))
        (PORT d[10] (1852:1852:1852) (1860:1860:1860))
        (PORT d[11] (2165:2165:2165) (2169:2169:2169))
        (PORT d[12] (2521:2521:2521) (2560:2560:2560))
        (PORT clk (2199:2199:2199) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2222:2222:2222))
        (PORT d[0] (1645:1645:1645) (1610:1610:1610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2257:2257:2257))
        (PORT d[1] (2716:2716:2716) (2779:2779:2779))
        (PORT d[2] (2697:2697:2697) (2646:2646:2646))
        (PORT d[3] (2246:2246:2246) (2291:2291:2291))
        (PORT d[4] (2421:2421:2421) (2476:2476:2476))
        (PORT d[5] (2847:2847:2847) (2762:2762:2762))
        (PORT d[6] (2428:2428:2428) (2421:2421:2421))
        (PORT d[7] (2555:2555:2555) (2596:2596:2596))
        (PORT d[8] (2508:2508:2508) (2529:2529:2529))
        (PORT d[9] (2843:2843:2843) (2815:2815:2815))
        (PORT d[10] (2197:2197:2197) (2222:2222:2222))
        (PORT d[11] (2407:2407:2407) (2395:2395:2395))
        (PORT d[12] (2510:2510:2510) (2551:2551:2551))
        (PORT clk (2170:2170:2170) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2192:2192:2192))
        (PORT d[0] (2099:2099:2099) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2104:2104:2104))
        (PORT d[1] (2397:2397:2397) (2352:2352:2352))
        (PORT d[2] (2207:2207:2207) (2208:2208:2208))
        (PORT d[3] (1875:1875:1875) (1864:1864:1864))
        (PORT d[4] (2553:2553:2553) (2551:2551:2551))
        (PORT d[5] (2106:2106:2106) (2074:2074:2074))
        (PORT d[6] (1967:1967:1967) (1997:1997:1997))
        (PORT d[7] (2229:2229:2229) (2255:2255:2255))
        (PORT d[8] (1890:1890:1890) (1901:1901:1901))
        (PORT d[9] (1941:1941:1941) (1944:1944:1944))
        (PORT d[10] (2120:2120:2120) (2115:2115:2115))
        (PORT d[11] (2193:2193:2193) (2197:2197:2197))
        (PORT d[12] (2468:2468:2468) (2457:2457:2457))
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (PORT d[0] (1663:1663:1663) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2699:2699:2699))
        (PORT d[1] (2003:2003:2003) (1940:1940:1940))
        (PORT d[2] (1705:1705:1705) (1653:1653:1653))
        (PORT d[3] (2962:2962:2962) (3011:3011:3011))
        (PORT d[4] (2505:2505:2505) (2508:2508:2508))
        (PORT d[5] (2250:2250:2250) (2167:2167:2167))
        (PORT d[6] (1813:1813:1813) (1798:1798:1798))
        (PORT d[7] (2052:2052:2052) (2008:2008:2008))
        (PORT d[8] (2221:2221:2221) (2121:2121:2121))
        (PORT d[9] (2126:2126:2126) (2109:2109:2109))
        (PORT d[10] (1757:1757:1757) (1721:1721:1721))
        (PORT d[11] (2050:2050:2050) (1981:1981:1981))
        (PORT d[12] (2362:2362:2362) (2295:2295:2295))
        (PORT clk (2180:2180:2180) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2204:2204:2204))
        (PORT d[0] (1746:1746:1746) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2491:2491:2491) (2469:2469:2469))
        (PORT d[1] (2467:2467:2467) (2444:2444:2444))
        (PORT d[2] (2196:2196:2196) (2207:2207:2207))
        (PORT d[3] (2546:2546:2546) (2547:2547:2547))
        (PORT d[4] (2391:2391:2391) (2446:2446:2446))
        (PORT d[5] (2336:2336:2336) (2282:2282:2282))
        (PORT d[6] (2325:2325:2325) (2369:2369:2369))
        (PORT d[7] (2571:2571:2571) (2608:2608:2608))
        (PORT d[8] (2240:2240:2240) (2260:2260:2260))
        (PORT d[9] (2236:2236:2236) (2241:2241:2241))
        (PORT d[10] (2241:2241:2241) (2261:2261:2261))
        (PORT d[11] (2507:2507:2507) (2525:2525:2525))
        (PORT d[12] (2514:2514:2514) (2553:2553:2553))
        (PORT clk (2195:2195:2195) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2218:2218:2218))
        (PORT d[0] (1662:1662:1662) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1438:1438:1438))
        (PORT d[1] (1779:1779:1779) (1737:1737:1737))
        (PORT d[2] (2009:2009:2009) (1947:1947:1947))
        (PORT d[3] (1450:1450:1450) (1410:1410:1410))
        (PORT d[4] (1348:1348:1348) (1290:1290:1290))
        (PORT d[5] (2045:2045:2045) (1978:1978:1978))
        (PORT d[6] (1542:1542:1542) (1553:1553:1553))
        (PORT d[7] (1754:1754:1754) (1689:1689:1689))
        (PORT d[8] (1679:1679:1679) (1609:1609:1609))
        (PORT d[9] (1866:1866:1866) (1827:1827:1827))
        (PORT d[10] (1988:1988:1988) (1929:1929:1929))
        (PORT d[11] (1423:1423:1423) (1379:1379:1379))
        (PORT d[12] (1398:1398:1398) (1359:1359:1359))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (1424:1424:1424) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2206:2206:2206))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2300:2300:2300))
        (PORT d[1] (2257:2257:2257) (2269:2269:2269))
        (PORT d[2] (2753:2753:2753) (2725:2725:2725))
        (PORT d[3] (1997:1997:1997) (2038:2038:2038))
        (PORT d[4] (2458:2458:2458) (2437:2437:2437))
        (PORT d[5] (3080:3080:3080) (3044:3044:3044))
        (PORT d[6] (2140:2140:2140) (2142:2142:2142))
        (PORT d[7] (2859:2859:2859) (2835:2835:2835))
        (PORT d[8] (2151:2151:2151) (2154:2154:2154))
        (PORT d[9] (2473:2473:2473) (2457:2457:2457))
        (PORT d[10] (2569:2569:2569) (2589:2589:2589))
        (PORT d[11] (2162:2162:2162) (2165:2165:2165))
        (PORT d[12] (1864:1864:1864) (1888:1888:1888))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (PORT d[0] (1666:1666:1666) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2300:2300:2300))
        (PORT d[1] (1948:1948:1948) (1953:1953:1953))
        (PORT d[2] (1733:1733:1733) (1703:1703:1703))
        (PORT d[3] (2266:2266:2266) (2274:2274:2274))
        (PORT d[4] (1891:1891:1891) (1790:1790:1790))
        (PORT d[5] (1611:1611:1611) (1533:1533:1533))
        (PORT d[6] (1947:1947:1947) (1978:1978:1978))
        (PORT d[7] (2311:2311:2311) (2382:2382:2382))
        (PORT d[8] (1780:1780:1780) (1769:1769:1769))
        (PORT d[9] (2290:2290:2290) (2342:2342:2342))
        (PORT d[10] (2058:2058:2058) (2053:2053:2053))
        (PORT d[11] (2053:2053:2053) (2028:2028:2028))
        (PORT d[12] (1955:1955:1955) (1904:1904:1904))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (PORT d[0] (1509:1509:1509) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2289:2289:2289))
        (PORT d[1] (2300:2300:2300) (2324:2324:2324))
        (PORT d[2] (2372:2372:2372) (2311:2311:2311))
        (PORT d[3] (2276:2276:2276) (2291:2291:2291))
        (PORT d[4] (2371:2371:2371) (2323:2323:2323))
        (PORT d[5] (2625:2625:2625) (2576:2576:2576))
        (PORT d[6] (2421:2421:2421) (2402:2402:2402))
        (PORT d[7] (2603:2603:2603) (2553:2553:2553))
        (PORT d[8] (2267:2267:2267) (2293:2293:2293))
        (PORT d[9] (2859:2859:2859) (2856:2856:2856))
        (PORT d[10] (2702:2702:2702) (2671:2671:2671))
        (PORT d[11] (2420:2420:2420) (2384:2384:2384))
        (PORT d[12] (1773:1773:1773) (1760:1760:1760))
        (PORT clk (2183:2183:2183) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2211:2211:2211))
        (PORT d[0] (1901:1901:1901) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2361:2361:2361))
        (PORT d[1] (2315:2315:2315) (2361:2361:2361))
        (PORT d[2] (2053:2053:2053) (2022:2022:2022))
        (PORT d[3] (2539:2539:2539) (2545:2545:2545))
        (PORT d[4] (2382:2382:2382) (2339:2339:2339))
        (PORT d[5] (2397:2397:2397) (2369:2369:2369))
        (PORT d[6] (2426:2426:2426) (2403:2403:2403))
        (PORT d[7] (2610:2610:2610) (2552:2552:2552))
        (PORT d[8] (2303:2303:2303) (2327:2327:2327))
        (PORT d[9] (2748:2748:2748) (2827:2827:2827))
        (PORT d[10] (2400:2400:2400) (2389:2389:2389))
        (PORT d[11] (2452:2452:2452) (2434:2434:2434))
        (PORT d[12] (2119:2119:2119) (2135:2135:2135))
        (PORT clk (2160:2160:2160) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2184:2184:2184))
        (PORT d[0] (1921:1921:1921) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2189:2189:2189))
        (PORT d[1] (2425:2425:2425) (2374:2374:2374))
        (PORT d[2] (2513:2513:2513) (2518:2518:2518))
        (PORT d[3] (2281:2281:2281) (2311:2311:2311))
        (PORT d[4] (2209:2209:2209) (2232:2232:2232))
        (PORT d[5] (2665:2665:2665) (2631:2631:2631))
        (PORT d[6] (2198:2198:2198) (2204:2204:2204))
        (PORT d[7] (2948:2948:2948) (3001:3001:3001))
        (PORT d[8] (2156:2156:2156) (2161:2161:2161))
        (PORT d[9] (1998:1998:1998) (2031:2031:2031))
        (PORT d[10] (2570:2570:2570) (2617:2617:2617))
        (PORT d[11] (2114:2114:2114) (2098:2098:2098))
        (PORT d[12] (2184:2184:2184) (2183:2183:2183))
        (PORT clk (2175:2175:2175) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2198:2198:2198))
        (PORT d[0] (1955:1955:1955) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2630:2630:2630))
        (PORT d[1] (2140:2140:2140) (2124:2124:2124))
        (PORT d[2] (2377:2377:2377) (2336:2336:2336))
        (PORT d[3] (2221:2221:2221) (2229:2229:2229))
        (PORT d[4] (2084:2084:2084) (2080:2080:2080))
        (PORT d[5] (2826:2826:2826) (2834:2834:2834))
        (PORT d[6] (2912:2912:2912) (2912:2912:2912))
        (PORT d[7] (2979:2979:2979) (3042:3042:3042))
        (PORT d[8] (2132:2132:2132) (2112:2112:2112))
        (PORT d[9] (2303:2303:2303) (2318:2318:2318))
        (PORT d[10] (2854:2854:2854) (2855:2855:2855))
        (PORT d[11] (2162:2162:2162) (2151:2151:2151))
        (PORT d[12] (2221:2221:2221) (2227:2227:2227))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT d[0] (1725:1725:1725) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2968:2968:2968))
        (PORT d[1] (2654:2654:2654) (2681:2681:2681))
        (PORT d[2] (2441:2441:2441) (2442:2442:2442))
        (PORT d[3] (2357:2357:2357) (2414:2414:2414))
        (PORT d[4] (2416:2416:2416) (2384:2384:2384))
        (PORT d[5] (3060:3060:3060) (3027:3027:3027))
        (PORT d[6] (2784:2784:2784) (2784:2784:2784))
        (PORT d[7] (2499:2499:2499) (2513:2513:2513))
        (PORT d[8] (2523:2523:2523) (2545:2545:2545))
        (PORT d[9] (2550:2550:2550) (2569:2569:2569))
        (PORT d[10] (2581:2581:2581) (2628:2628:2628))
        (PORT d[11] (2543:2543:2543) (2565:2565:2565))
        (PORT d[12] (2170:2170:2170) (2179:2179:2179))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (PORT d[0] (2003:2003:2003) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2192:2192:2192))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2328:2328:2328))
        (PORT d[1] (1744:1744:1744) (1711:1711:1711))
        (PORT d[2] (2013:2013:2013) (1952:1952:1952))
        (PORT d[3] (2065:2065:2065) (1999:1999:1999))
        (PORT d[4] (2125:2125:2125) (2130:2130:2130))
        (PORT d[5] (2264:2264:2264) (2182:2182:2182))
        (PORT d[6] (1554:1554:1554) (1565:1565:1565))
        (PORT d[7] (2316:2316:2316) (2242:2242:2242))
        (PORT d[8] (2375:2375:2375) (2282:2282:2282))
        (PORT d[9] (2118:2118:2118) (2099:2099:2099))
        (PORT d[10] (2068:2068:2068) (2011:2011:2011))
        (PORT d[11] (1750:1750:1750) (1728:1728:1728))
        (PORT d[12] (2056:2056:2056) (2000:2000:2000))
        (PORT clk (2171:2171:2171) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2195:2195:2195))
        (PORT d[0] (1886:1886:1886) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2222:2222:2222))
        (PORT d[1] (2761:2761:2761) (2707:2707:2707))
        (PORT d[2] (2455:2455:2455) (2445:2445:2445))
        (PORT d[3] (2600:2600:2600) (2644:2644:2644))
        (PORT d[4] (2220:2220:2220) (2248:2248:2248))
        (PORT d[5] (2683:2683:2683) (2656:2656:2656))
        (PORT d[6] (2261:2261:2261) (2302:2302:2302))
        (PORT d[7] (2897:2897:2897) (2953:2953:2953))
        (PORT d[8] (2462:2462:2462) (2450:2450:2450))
        (PORT d[9] (2273:2273:2273) (2319:2319:2319))
        (PORT d[10] (2575:2575:2575) (2623:2623:2623))
        (PORT d[11] (2177:2177:2177) (2175:2175:2175))
        (PORT d[12] (2428:2428:2428) (2405:2405:2405))
        (PORT clk (2186:2186:2186) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2211:2211:2211))
        (PORT d[0] (1883:1883:1883) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2115:2115:2115))
        (PORT d[1] (2060:2060:2060) (1979:1979:1979))
        (PORT d[2] (2145:2145:2145) (2109:2109:2109))
        (PORT d[3] (1848:1848:1848) (1831:1831:1831))
        (PORT d[4] (2152:2152:2152) (2157:2157:2157))
        (PORT d[5] (2301:2301:2301) (2221:2221:2221))
        (PORT d[6] (1578:1578:1578) (1580:1580:1580))
        (PORT d[7] (2075:2075:2075) (2031:2031:2031))
        (PORT d[8] (1995:1995:1995) (1986:1986:1986))
        (PORT d[9] (2126:2126:2126) (2077:2077:2077))
        (PORT d[10] (1783:1783:1783) (1757:1757:1757))
        (PORT d[11] (2862:2862:2862) (2872:2872:2872))
        (PORT d[12] (1532:1532:1532) (1541:1541:1541))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (PORT d[0] (1816:1816:1816) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2383:2383:2383))
        (PORT d[1] (1994:1994:1994) (2033:2033:2033))
        (PORT d[2] (1729:1729:1729) (1701:1701:1701))
        (PORT d[3] (2301:2301:2301) (2330:2330:2330))
        (PORT d[4] (2015:2015:2015) (1981:1981:1981))
        (PORT d[5] (2651:2651:2651) (2607:2607:2607))
        (PORT d[6] (2117:2117:2117) (2099:2099:2099))
        (PORT d[7] (2101:2101:2101) (2068:2068:2068))
        (PORT d[8] (1884:1884:1884) (1889:1889:1889))
        (PORT d[9] (2393:2393:2393) (2330:2330:2330))
        (PORT d[10] (2642:2642:2642) (2598:2598:2598))
        (PORT d[11] (2440:2440:2440) (2406:2406:2406))
        (PORT d[12] (1461:1461:1461) (1461:1461:1461))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT d[0] (1553:1553:1553) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1872:1872:1872))
        (PORT d[1] (1619:1619:1619) (1634:1634:1634))
        (PORT d[2] (1680:1680:1680) (1653:1653:1653))
        (PORT d[3] (2207:2207:2207) (2214:2214:2214))
        (PORT d[4] (1569:1569:1569) (1495:1495:1495))
        (PORT d[5] (1614:1614:1614) (1533:1533:1533))
        (PORT d[6] (2000:2000:2000) (2031:2031:2031))
        (PORT d[7] (2319:2319:2319) (2385:2385:2385))
        (PORT d[8] (1236:1236:1236) (1168:1168:1168))
        (PORT d[9] (2344:2344:2344) (2397:2397:2397))
        (PORT d[10] (2417:2417:2417) (2396:2396:2396))
        (PORT d[11] (2066:2066:2066) (2044:2044:2044))
        (PORT d[12] (2043:2043:2043) (2000:2000:2000))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (1210:1210:1210) (1125:1125:1125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1949:1949:1949))
        (PORT d[1] (2316:2316:2316) (2363:2363:2363))
        (PORT d[2] (1755:1755:1755) (1731:1731:1731))
        (PORT d[3] (2232:2232:2232) (2250:2250:2250))
        (PORT d[4] (1949:1949:1949) (1896:1896:1896))
        (PORT d[5] (2571:2571:2571) (2505:2505:2505))
        (PORT d[6] (2317:2317:2317) (2338:2338:2338))
        (PORT d[7] (2329:2329:2329) (2400:2400:2400))
        (PORT d[8] (2074:2074:2074) (2051:2051:2051))
        (PORT d[9] (2318:2318:2318) (2286:2286:2286))
        (PORT d[10] (2097:2097:2097) (2087:2087:2087))
        (PORT d[11] (2154:2154:2154) (2146:2146:2146))
        (PORT d[12] (1995:1995:1995) (1943:1943:1943))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (1606:1606:1606) (1569:1569:1569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2161:2161:2161))
        (PORT d[1] (2535:2535:2535) (2547:2547:2547))
        (PORT d[2] (2210:2210:2210) (2215:2215:2215))
        (PORT d[3] (2312:2312:2312) (2326:2326:2326))
        (PORT d[4] (2039:2039:2039) (2075:2075:2075))
        (PORT d[5] (2689:2689:2689) (2655:2655:2655))
        (PORT d[6] (2362:2362:2362) (2330:2330:2330))
        (PORT d[7] (2657:2657:2657) (2702:2702:2702))
        (PORT d[8] (1947:1947:1947) (1995:1995:1995))
        (PORT d[9] (2145:2145:2145) (2150:2150:2150))
        (PORT d[10] (2215:2215:2215) (2238:2238:2238))
        (PORT d[11] (2438:2438:2438) (2423:2423:2423))
        (PORT d[12] (2143:2143:2143) (2168:2168:2168))
        (PORT clk (2179:2179:2179) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2204:2204:2204))
        (PORT d[0] (2040:2040:2040) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2164:2164:2164))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2082:2082:2082))
        (PORT d[1] (2087:2087:2087) (2055:2055:2055))
        (PORT d[2] (2102:2102:2102) (2082:2082:2082))
        (PORT d[3] (2259:2259:2259) (2269:2269:2269))
        (PORT d[4] (2691:2691:2691) (2743:2743:2743))
        (PORT d[5] (2345:2345:2345) (2302:2302:2302))
        (PORT d[6] (2617:2617:2617) (2645:2645:2645))
        (PORT d[7] (2997:2997:2997) (3040:3040:3040))
        (PORT d[8] (2089:2089:2089) (2091:2091:2091))
        (PORT d[9] (1947:1947:1947) (1977:1977:1977))
        (PORT d[10] (2552:2552:2552) (2588:2588:2588))
        (PORT d[11] (2143:2143:2143) (2134:2134:2134))
        (PORT d[12] (2184:2184:2184) (2195:2195:2195))
        (PORT clk (2224:2224:2224) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (PORT d[0] (1749:1749:1749) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2681:2681:2681))
        (PORT d[1] (2264:2264:2264) (2271:2271:2271))
        (PORT d[2] (2477:2477:2477) (2479:2479:2479))
        (PORT d[3] (2320:2320:2320) (2343:2343:2343))
        (PORT d[4] (2354:2354:2354) (2332:2332:2332))
        (PORT d[5] (2973:2973:2973) (2947:2947:2947))
        (PORT d[6] (2542:2542:2542) (2559:2559:2559))
        (PORT d[7] (2795:2795:2795) (2796:2796:2796))
        (PORT d[8] (2147:2147:2147) (2148:2148:2148))
        (PORT d[9] (2604:2604:2604) (2621:2621:2621))
        (PORT d[10] (2609:2609:2609) (2659:2659:2659))
        (PORT d[11] (2532:2532:2532) (2528:2528:2528))
        (PORT d[12] (1891:1891:1891) (1915:1915:1915))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (PORT d[0] (1926:1926:1926) (1879:1879:1879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2704:2704:2704))
        (PORT d[1] (2638:2638:2638) (2664:2664:2664))
        (PORT d[2] (2318:2318:2318) (2369:2369:2369))
        (PORT d[3] (2302:2302:2302) (2346:2346:2346))
        (PORT d[4] (2348:2348:2348) (2395:2395:2395))
        (PORT d[5] (3096:3096:3096) (3056:3056:3056))
        (PORT d[6] (2411:2411:2411) (2417:2417:2417))
        (PORT d[7] (2626:2626:2626) (2664:2664:2664))
        (PORT d[8] (2315:2315:2315) (2368:2368:2368))
        (PORT d[9] (2481:2481:2481) (2487:2487:2487))
        (PORT d[10] (2223:2223:2223) (2243:2243:2243))
        (PORT d[11] (2715:2715:2715) (2701:2701:2701))
        (PORT d[12] (2180:2180:2180) (2205:2205:2205))
        (PORT clk (2173:2173:2173) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2198:2198:2198))
        (PORT d[0] (2029:2029:2029) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2628:2628:2628))
        (PORT d[1] (2698:2698:2698) (2763:2763:2763))
        (PORT d[2] (2703:2703:2703) (2652:2652:2652))
        (PORT d[3] (2606:2606:2606) (2641:2641:2641))
        (PORT d[4] (2245:2245:2245) (2239:2239:2239))
        (PORT d[5] (2679:2679:2679) (2635:2635:2635))
        (PORT d[6] (2707:2707:2707) (2737:2737:2737))
        (PORT d[7] (2260:2260:2260) (2315:2315:2315))
        (PORT d[8] (2508:2508:2508) (2528:2528:2528))
        (PORT d[9] (2844:2844:2844) (2816:2816:2816))
        (PORT d[10] (2630:2630:2630) (2554:2554:2554))
        (PORT d[11] (2459:2459:2459) (2473:2473:2473))
        (PORT d[12] (2255:2255:2255) (2304:2304:2304))
        (PORT clk (2160:2160:2160) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2183:2183:2183))
        (PORT d[0] (2169:2169:2169) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2143:2143:2143))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1572:1572:1572))
        (PORT d[1] (1953:1953:1953) (1958:1958:1958))
        (PORT d[2] (1987:1987:1987) (1905:1905:1905))
        (PORT d[3] (1852:1852:1852) (1845:1845:1845))
        (PORT d[4] (1997:1997:1997) (2039:2039:2039))
        (PORT d[5] (2331:2331:2331) (2281:2281:2281))
        (PORT d[6] (1772:1772:1772) (1759:1759:1759))
        (PORT d[7] (2133:2133:2133) (2098:2098:2098))
        (PORT d[8] (1978:1978:1978) (1908:1908:1908))
        (PORT d[9] (2107:2107:2107) (2085:2085:2085))
        (PORT d[10] (2200:2200:2200) (2200:2200:2200))
        (PORT d[11] (1776:1776:1776) (1759:1759:1759))
        (PORT d[12] (2019:2019:2019) (1980:1980:1980))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (PORT d[0] (1486:1486:1486) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2172:2172:2172))
        (PORT d[1] (2166:2166:2166) (2144:2144:2144))
        (PORT d[2] (2449:2449:2449) (2444:2444:2444))
        (PORT d[3] (2286:2286:2286) (2315:2315:2315))
        (PORT d[4] (1957:1957:1957) (1992:1992:1992))
        (PORT d[5] (2665:2665:2665) (2626:2626:2626))
        (PORT d[6] (2298:2298:2298) (2260:2260:2260))
        (PORT d[7] (2152:2152:2152) (2170:2170:2170))
        (PORT d[8] (1906:1906:1906) (1947:1947:1947))
        (PORT d[9] (2397:2397:2397) (2359:2359:2359))
        (PORT d[10] (1889:1889:1889) (1899:1899:1899))
        (PORT d[11] (2124:2124:2124) (2122:2122:2122))
        (PORT d[12] (1816:1816:1816) (1822:1822:1822))
        (PORT clk (2213:2213:2213) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2237:2237:2237))
        (PORT d[0] (1715:1715:1715) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2197:2197:2197))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2265:2265:2265))
        (PORT d[1] (1965:1965:1965) (1979:1979:1979))
        (PORT d[2] (2356:2356:2356) (2311:2311:2311))
        (PORT d[3] (1896:1896:1896) (1927:1927:1927))
        (PORT d[4] (1849:1849:1849) (1867:1867:1867))
        (PORT d[5] (2847:2847:2847) (2861:2861:2861))
        (PORT d[6] (1992:1992:1992) (2020:2020:2020))
        (PORT d[7] (2258:2258:2258) (2317:2317:2317))
        (PORT d[8] (2097:2097:2097) (2102:2102:2102))
        (PORT d[9] (2820:2820:2820) (2790:2790:2790))
        (PORT d[10] (2816:2816:2816) (2775:2775:2775))
        (PORT d[11] (2095:2095:2095) (2095:2095:2095))
        (PORT d[12] (1941:1941:1941) (1991:1991:1991))
        (PORT clk (2217:2217:2217) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2240:2240:2240))
        (PORT d[0] (1800:1800:1800) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2684:2684:2684))
        (PORT d[1] (2072:2072:2072) (2009:2009:2009))
        (PORT d[2] (2399:2399:2399) (2347:2347:2347))
        (PORT d[3] (2969:2969:2969) (3017:3017:3017))
        (PORT d[4] (2532:2532:2532) (2522:2522:2522))
        (PORT d[5] (2603:2603:2603) (2549:2549:2549))
        (PORT d[6] (2130:2130:2130) (2101:2101:2101))
        (PORT d[7] (2677:2677:2677) (2585:2585:2585))
        (PORT d[8] (2479:2479:2479) (2483:2483:2483))
        (PORT d[9] (2164:2164:2164) (2141:2141:2141))
        (PORT d[10] (2059:2059:2059) (2007:2007:2007))
        (PORT d[11] (2095:2095:2095) (2080:2080:2080))
        (PORT d[12] (2594:2594:2594) (2490:2490:2490))
        (PORT clk (2192:2192:2192) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2215:2215:2215))
        (PORT d[0] (1672:1672:1672) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2204:2204:2204))
        (PORT d[1] (2826:2826:2826) (2813:2813:2813))
        (PORT d[2] (2217:2217:2217) (2225:2225:2225))
        (PORT d[3] (2155:2155:2155) (2167:2167:2167))
        (PORT d[4] (2703:2703:2703) (2745:2745:2745))
        (PORT d[5] (2483:2483:2483) (2473:2473:2473))
        (PORT d[6] (2336:2336:2336) (2377:2377:2377))
        (PORT d[7] (2643:2643:2643) (2686:2686:2686))
        (PORT d[8] (2859:2859:2859) (2864:2864:2864))
        (PORT d[9] (2237:2237:2237) (2245:2245:2245))
        (PORT d[10] (2191:2191:2191) (2215:2215:2215))
        (PORT d[11] (2474:2474:2474) (2492:2492:2492))
        (PORT d[12] (2246:2246:2246) (2301:2301:2301))
        (PORT clk (2182:2182:2182) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2206:2206:2206))
        (PORT d[0] (1965:1965:1965) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2166:2166:2166))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2173:2173:2173))
        (PORT d[1] (2514:2514:2514) (2503:2503:2503))
        (PORT d[2] (2468:2468:2468) (2459:2459:2459))
        (PORT d[3] (1969:1969:1969) (2003:2003:2003))
        (PORT d[4] (1975:1975:1975) (2010:2010:2010))
        (PORT d[5] (2670:2670:2670) (2632:2632:2632))
        (PORT d[6] (2154:2154:2154) (2134:2134:2134))
        (PORT d[7] (2004:2004:2004) (2057:2057:2057))
        (PORT d[8] (1879:1879:1879) (1918:1918:1918))
        (PORT d[9] (2148:2148:2148) (2138:2138:2138))
        (PORT d[10] (1850:1850:1850) (1860:1860:1860))
        (PORT d[11] (2364:2364:2364) (2339:2339:2339))
        (PORT d[12] (1843:1843:1843) (1853:1853:1853))
        (PORT clk (2215:2215:2215) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (PORT d[0] (1953:1953:1953) (1883:1883:1883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2199:2199:2199))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2107:2107:2107))
        (PORT d[1] (1740:1740:1740) (1675:1675:1675))
        (PORT d[2] (1787:1787:1787) (1768:1768:1768))
        (PORT d[3] (1439:1439:1439) (1392:1392:1392))
        (PORT d[4] (2195:2195:2195) (2202:2202:2202))
        (PORT d[5] (2336:2336:2336) (2254:2254:2254))
        (PORT d[6] (1788:1788:1788) (1741:1741:1741))
        (PORT d[7] (1850:1850:1850) (1834:1834:1834))
        (PORT d[8] (1954:1954:1954) (1936:1936:1936))
        (PORT d[9] (1813:1813:1813) (1770:1770:1770))
        (PORT d[10] (1449:1449:1449) (1432:1432:1432))
        (PORT d[11] (1718:1718:1718) (1668:1668:1668))
        (PORT d[12] (1461:1461:1461) (1473:1473:1473))
        (PORT clk (2255:2255:2255) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2280:2280:2280))
        (PORT d[0] (1468:1468:1468) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2463:2463:2463))
        (PORT d[1] (2149:2149:2149) (2140:2140:2140))
        (PORT d[2] (2193:2193:2193) (2231:2231:2231))
        (PORT d[3] (2281:2281:2281) (2307:2307:2307))
        (PORT d[4] (2335:2335:2335) (2357:2357:2357))
        (PORT d[5] (2480:2480:2480) (2478:2478:2478))
        (PORT d[6] (2625:2625:2625) (2652:2652:2652))
        (PORT d[7] (2209:2209:2209) (2239:2239:2239))
        (PORT d[8] (2531:2531:2531) (2538:2538:2538))
        (PORT d[9] (2266:2266:2266) (2280:2280:2280))
        (PORT d[10] (2089:2089:2089) (2078:2078:2078))
        (PORT d[11] (2148:2148:2148) (2152:2152:2152))
        (PORT d[12] (1909:1909:1909) (1944:1944:1944))
        (PORT clk (2208:2208:2208) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (PORT d[0] (1603:1603:1603) (1560:1560:1560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1817:1817:1817))
        (PORT d[1] (2236:2236:2236) (2249:2249:2249))
        (PORT d[2] (1708:1708:1708) (1669:1669:1669))
        (PORT d[3] (1851:1851:1851) (1846:1846:1846))
        (PORT d[4] (2357:2357:2357) (2391:2391:2391))
        (PORT d[5] (2013:2013:2013) (1980:1980:1980))
        (PORT d[6] (1764:1764:1764) (1752:1752:1752))
        (PORT d[7] (2422:2422:2422) (2384:2384:2384))
        (PORT d[8] (1538:1538:1538) (1563:1563:1563))
        (PORT d[9] (2097:2097:2097) (2056:2056:2056))
        (PORT d[10] (2513:2513:2513) (2494:2494:2494))
        (PORT d[11] (2019:2019:2019) (1990:1990:1990))
        (PORT d[12] (1437:1437:1437) (1426:1426:1426))
        (PORT clk (2213:2213:2213) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2238:2238:2238))
        (PORT d[0] (1637:1637:1637) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2135:2135:2135))
        (PORT d[1] (1901:1901:1901) (1920:1920:1920))
        (PORT d[2] (1444:1444:1444) (1431:1431:1431))
        (PORT d[3] (1913:1913:1913) (1908:1908:1908))
        (PORT d[4] (2343:2343:2343) (2296:2296:2296))
        (PORT d[5] (2299:2299:2299) (2228:2228:2228))
        (PORT d[6] (1781:1781:1781) (1769:1769:1769))
        (PORT d[7] (2681:2681:2681) (2627:2627:2627))
        (PORT d[8] (1752:1752:1752) (1739:1739:1739))
        (PORT d[9] (2367:2367:2367) (2314:2314:2314))
        (PORT d[10] (2663:2663:2663) (2621:2621:2621))
        (PORT d[11] (2026:2026:2026) (1998:1998:1998))
        (PORT d[12] (1494:1494:1494) (1485:1485:1485))
        (PORT clk (2211:2211:2211) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2236:2236:2236))
        (PORT d[0] (1452:1452:1452) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2119:2119:2119))
        (PORT d[1] (2769:2769:2769) (2840:2840:2840))
        (PORT d[2] (1896:1896:1896) (1909:1909:1909))
        (PORT d[3] (2174:2174:2174) (2187:2187:2187))
        (PORT d[4] (2439:2439:2439) (2408:2408:2408))
        (PORT d[5] (2885:2885:2885) (2780:2780:2780))
        (PORT d[6] (1946:1946:1946) (1957:1957:1957))
        (PORT d[7] (2479:2479:2479) (2458:2458:2458))
        (PORT d[8] (2848:2848:2848) (2853:2853:2853))
        (PORT d[9] (2980:2980:2980) (3042:3042:3042))
        (PORT d[10] (1840:1840:1840) (1845:1845:1845))
        (PORT d[11] (2827:2827:2827) (2853:2853:2853))
        (PORT d[12] (1916:1916:1916) (1947:1947:1947))
        (PORT clk (2199:2199:2199) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (PORT d[0] (1881:1881:1881) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2537:2537:2537))
        (PORT d[1] (2428:2428:2428) (2408:2408:2408))
        (PORT d[2] (2784:2784:2784) (2772:2772:2772))
        (PORT d[3] (2610:2610:2610) (2651:2651:2651))
        (PORT d[4] (2505:2505:2505) (2516:2516:2516))
        (PORT d[5] (3007:3007:3007) (2968:2968:2968))
        (PORT d[6] (2529:2529:2529) (2542:2542:2542))
        (PORT d[7] (2640:2640:2640) (2700:2700:2700))
        (PORT d[8] (2494:2494:2494) (2489:2489:2489))
        (PORT d[9] (2284:2284:2284) (2329:2329:2329))
        (PORT d[10] (2567:2567:2567) (2615:2615:2615))
        (PORT d[11] (2813:2813:2813) (2788:2788:2788))
        (PORT d[12] (2459:2459:2459) (2463:2463:2463))
        (PORT clk (2208:2208:2208) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (PORT d[0] (1994:1994:1994) (1969:1969:1969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (413:413:413))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (420:420:420))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (410:410:410))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (408:408:408))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (587:587:587))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (570:570:570))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (633:633:633) (579:579:579))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (519:519:519) (543:543:543))
        (PORT datac (487:487:487) (527:527:527))
        (PORT datad (451:451:451) (478:478:478))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (705:705:705))
        (PORT datab (490:490:490) (529:529:529))
        (PORT datac (483:483:483) (521:521:521))
        (PORT datad (446:446:446) (474:474:474))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (458:458:458) (490:490:490))
        (PORT datad (452:452:452) (482:482:482))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (779:779:779))
        (PORT datab (483:483:483) (525:525:525))
        (PORT datac (478:478:478) (512:512:512))
        (PORT datad (482:482:482) (516:516:516))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (397:397:397))
        (PORT datab (318:318:318) (395:395:395))
        (PORT datac (4081:4081:4081) (4285:4285:4285))
        (PORT datad (729:729:729) (745:745:745))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (538:538:538) (566:566:566))
        (PORT datac (197:197:197) (230:230:230))
        (PORT datad (408:408:408) (392:392:392))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (483:483:483) (525:525:525))
        (PORT datac (478:478:478) (512:512:512))
        (PORT datad (409:409:409) (392:392:392))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (702:702:702))
        (PORT datab (807:807:807) (812:812:812))
        (PORT datac (653:653:653) (650:650:650))
        (PORT datad (383:383:383) (364:364:364))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (705:705:705))
        (PORT datab (491:491:491) (530:530:530))
        (PORT datac (483:483:483) (522:522:522))
        (PORT datad (447:447:447) (474:474:474))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (520:520:520) (547:547:547))
        (PORT datac (458:458:458) (491:491:491))
        (PORT datad (451:451:451) (481:481:481))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (685:685:685))
        (PORT datab (807:807:807) (813:813:813))
        (PORT datac (734:734:734) (747:747:747))
        (PORT datad (672:672:672) (662:662:662))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (979:979:979) (955:955:955))
        (PORT datac (953:953:953) (936:936:936))
        (PORT datad (3752:3752:3752) (3951:3951:3951))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (547:547:547))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (670:670:670) (635:635:635))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datac (201:201:201) (237:237:237))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (916:916:916))
        (PORT datab (2357:2357:2357) (2326:2326:2326))
        (PORT datac (2848:2848:2848) (2785:2785:2785))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2883:2883:2883) (2794:2794:2794))
        (PORT datab (2092:2092:2092) (2097:2097:2097))
        (PORT datac (951:951:951) (893:893:893))
        (PORT datad (2032:2032:2032) (2005:2005:2005))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2976:2976:2976) (2900:2900:2900))
        (PORT datab (2360:2360:2360) (2341:2341:2341))
        (PORT datac (1984:1984:1984) (1966:1966:1966))
        (PORT datad (942:942:942) (878:878:878))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (517:517:517))
        (PORT datab (526:526:526) (551:551:551))
        (PORT datac (460:460:460) (501:501:501))
        (PORT datad (476:476:476) (508:508:508))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1447:1447:1447))
        (PORT datab (1144:1144:1144) (1130:1130:1130))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (391:391:391) (372:372:372))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2414:2414:2414))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1005:1005:1005) (958:958:958))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1046:1046:1046))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1275:1275:1275) (1236:1236:1236))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2219:2219:2219) (2146:2146:2146))
        (PORT datab (1389:1389:1389) (1329:1329:1329))
        (PORT datac (719:719:719) (689:689:689))
        (PORT datad (673:673:673) (645:645:645))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1296:1296:1296) (1246:1246:1246))
        (PORT datab (384:384:384) (378:378:378))
        (PORT datac (945:945:945) (899:899:899))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (1150:1150:1150) (1160:1160:1160))
        (PORT datac (1003:1003:1003) (973:973:973))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1196:1196:1196))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (1004:1004:1004) (974:974:974))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1315:1315:1315) (1283:1283:1283))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1003:1003:1003) (972:972:972))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (351:351:351) (331:331:331))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (997:997:997))
        (PORT datab (1919:1919:1919) (1872:1872:1872))
        (PORT datac (206:206:206) (233:233:233))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1904:1904:1904))
        (PORT datab (872:872:872) (870:870:870))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1272:1272:1272))
        (PORT datab (1033:1033:1033) (978:978:978))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (1035:1035:1035) (1004:1004:1004))
        (PORT datac (818:818:818) (824:824:824))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1083:1083:1083))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (813:813:813) (818:818:818))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (354:354:354) (335:335:335))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1232:1232:1232))
        (PORT datab (1048:1048:1048) (1001:1001:1001))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (583:583:583))
        (PORT datab (393:393:393) (384:384:384))
        (PORT datac (2470:2470:2470) (2367:2367:2367))
        (PORT datad (391:391:391) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (891:891:891))
        (PORT datab (1237:1237:1237) (1184:1184:1184))
        (PORT datac (376:376:376) (369:369:369))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (739:739:739))
        (PORT datab (2393:2393:2393) (2270:2270:2270))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (626:626:626) (574:574:574))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1239:1239:1239))
        (PORT datab (1097:1097:1097) (1049:1049:1049))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1019:1019:1019))
        (PORT datab (1272:1272:1272) (1242:1242:1242))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1903:1903:1903))
        (PORT datab (871:871:871) (869:869:869))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (382:382:382))
        (PORT datac (203:203:203) (237:237:237))
        (PORT datad (488:488:488) (525:525:525))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (927:927:927))
        (PORT datab (1138:1138:1138) (1132:1132:1132))
        (PORT datac (1448:1448:1448) (1328:1328:1328))
        (PORT datad (1579:1579:1579) (1497:1497:1497))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (926:926:926))
        (PORT datab (1825:1825:1825) (1717:1717:1717))
        (PORT datac (1879:1879:1879) (1835:1835:1835))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[48\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1146:1146:1146))
        (PORT datab (1250:1250:1250) (1229:1229:1229))
        (PORT datac (1763:1763:1763) (1752:1752:1752))
        (PORT datad (1699:1699:1699) (1543:1543:1543))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[48\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1072:1072:1072))
        (PORT datab (1676:1676:1676) (1642:1642:1642))
        (PORT datac (2065:2065:2065) (2038:2038:2038))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[56\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1146:1146:1146))
        (PORT datab (1441:1441:1441) (1409:1409:1409))
        (PORT datac (1050:1050:1050) (1051:1051:1051))
        (PORT datad (709:709:709) (673:673:673))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[56\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1949:1949:1949))
        (PORT datab (1111:1111:1111) (1106:1106:1106))
        (PORT datac (2027:2027:2027) (1985:1985:1985))
        (PORT datad (362:362:362) (346:346:346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1267:1267:1267) (1240:1240:1240))
        (PORT datad (847:847:847) (774:774:774))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1419:1419:1419))
        (PORT datab (889:889:889) (925:925:925))
        (PORT datac (1517:1517:1517) (1436:1436:1436))
        (PORT datad (1587:1587:1587) (1502:1502:1502))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1711:1711:1711))
        (PORT datab (807:807:807) (824:824:824))
        (PORT datac (1736:1736:1736) (1624:1624:1624))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[46\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1180:1180:1180))
        (PORT datab (1120:1120:1120) (1124:1124:1124))
        (PORT datac (1652:1652:1652) (1621:1621:1621))
        (PORT datad (1315:1315:1315) (1283:1283:1283))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[46\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (1953:1953:1953))
        (PORT datab (1125:1125:1125) (1130:1130:1130))
        (PORT datac (1289:1289:1289) (1240:1240:1240))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[54\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (933:933:933))
        (PORT datab (1137:1137:1137) (1131:1131:1131))
        (PORT datac (1246:1246:1246) (1158:1158:1158))
        (PORT datad (1508:1508:1508) (1423:1423:1423))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[54\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1277:1277:1277))
        (PORT datab (216:216:216) (243:243:243))
        (PORT datac (1737:1737:1737) (1724:1724:1724))
        (PORT datad (2051:2051:2051) (2029:2029:2029))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (942:942:942))
        (PORT datab (1079:1079:1079) (1067:1067:1067))
        (PORT datac (1304:1304:1304) (1281:1281:1281))
        (PORT datad (1624:1624:1624) (1600:1600:1600))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2118:2118:2118))
        (PORT datab (1078:1078:1078) (1065:1065:1065))
        (PORT datac (2187:2187:2187) (2192:2192:2192))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[49\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (946:946:946))
        (PORT datab (1007:1007:1007) (923:923:923))
        (PORT datad (1327:1327:1327) (1309:1309:1309))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[49\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1470:1470:1470))
        (PORT datab (658:658:658) (591:591:591))
        (PORT datac (2090:2090:2090) (2085:2085:2085))
        (PORT datad (2301:2301:2301) (2281:2281:2281))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1471:1471:1471))
        (PORT datab (1078:1078:1078) (1078:1078:1078))
        (PORT datac (1419:1419:1419) (1404:1404:1404))
        (PORT datad (1824:1824:1824) (1750:1750:1750))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1470:1470:1470))
        (PORT datab (2021:2021:2021) (1967:1967:1967))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2201:2201:2201) (2115:2115:2115))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[33\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1144:1144:1144))
        (PORT datab (1114:1114:1114) (1139:1139:1139))
        (PORT datac (1338:1338:1338) (1298:1298:1298))
        (PORT datad (1590:1590:1590) (1490:1490:1490))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[33\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1750:1750:1750) (1714:1714:1714))
        (PORT datab (1112:1112:1112) (1136:1136:1136))
        (PORT datac (1587:1587:1587) (1541:1541:1541))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[41\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1141:1141:1141))
        (PORT datab (1112:1112:1112) (1136:1136:1136))
        (PORT datac (1493:1493:1493) (1422:1422:1422))
        (PORT datad (612:612:612) (554:554:554))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[41\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1141:1141:1141))
        (PORT datab (1429:1429:1429) (1398:1398:1398))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (1940:1940:1940) (1891:1891:1891))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (881:881:881))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datac (1608:1608:1608) (1576:1576:1576))
        (PORT datad (1330:1330:1330) (1313:1313:1313))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1193:1193:1193))
        (PORT datab (795:795:795) (818:818:818))
        (PORT datac (669:669:669) (640:640:640))
        (PORT datad (378:378:378) (356:356:356))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (690:690:690))
        (PORT datab (1093:1093:1093) (1110:1110:1110))
        (PORT datac (1735:1735:1735) (1716:1716:1716))
        (PORT datad (1763:1763:1763) (1753:1753:1753))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[55\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1147:1147:1147))
        (PORT datab (1087:1087:1087) (1104:1104:1104))
        (PORT datac (1718:1718:1718) (1686:1686:1686))
        (PORT datad (1806:1806:1806) (1793:1793:1793))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[55\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1902:1902:1902))
        (PORT datab (1091:1091:1091) (1109:1109:1109))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1960:1960:1960) (1911:1911:1911))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1459:1459:1459))
        (PORT datab (1009:1009:1009) (933:933:933))
        (PORT datac (1383:1383:1383) (1370:1370:1370))
        (PORT datad (2064:2064:2064) (2018:2018:2018))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1408:1408:1408))
        (PORT datab (1079:1079:1079) (1021:1021:1021))
        (PORT datac (1998:1998:1998) (1958:1958:1958))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1203:1203:1203))
        (PORT datab (802:802:802) (826:826:826))
        (PORT datac (1315:1315:1315) (1253:1253:1253))
        (PORT datad (1763:1763:1763) (1762:1762:1762))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1197:1197:1197))
        (PORT datab (1344:1344:1344) (1285:1285:1285))
        (PORT datac (2067:2067:2067) (1941:1941:1941))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[27\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1200:1200:1200))
        (PORT datab (800:800:800) (824:824:824))
        (PORT datac (1877:1877:1877) (1804:1804:1804))
        (PORT datad (1710:1710:1710) (1677:1677:1677))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[27\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1196:1196:1196))
        (PORT datab (2095:2095:2095) (2059:2059:2059))
        (PORT datac (2371:2371:2371) (2330:2330:2330))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[35\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (552:552:552))
        (PORT datab (1468:1468:1468) (1354:1354:1354))
        (PORT datac (841:841:841) (882:882:882))
        (PORT datad (1648:1648:1648) (1592:1592:1592))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[35\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2007:2007:2007) (1946:1946:1946))
        (PORT datab (1426:1426:1426) (1349:1349:1349))
        (PORT datac (1889:1889:1889) (1837:1837:1837))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[43\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (914:914:914))
        (PORT datab (1424:1424:1424) (1346:1346:1346))
        (PORT datac (1877:1877:1877) (1820:1820:1820))
        (PORT datad (1397:1397:1397) (1365:1365:1365))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[43\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (924:924:924))
        (PORT datab (2165:2165:2165) (2159:2159:2159))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1733:1733:1733) (1701:1701:1701))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (857:857:857))
        (PORT datab (1304:1304:1304) (1262:1262:1262))
        (PORT datac (1064:1064:1064) (1068:1068:1068))
        (PORT datad (1618:1618:1618) (1565:1565:1565))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[28\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (860:860:860))
        (PORT datab (1161:1161:1161) (1059:1059:1059))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1993:1993:1993) (1956:1956:1956))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[60\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (816:816:816))
        (PORT datab (1413:1413:1413) (1395:1395:1395))
        (PORT datac (1728:1728:1728) (1604:1604:1604))
        (PORT datad (1703:1703:1703) (1659:1659:1659))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[60\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (819:819:819))
        (PORT datab (2177:2177:2177) (2176:2176:2176))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2366:2366:2366) (2337:2337:2337))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[29\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1144:1144:1144))
        (PORT datab (1092:1092:1092) (1110:1110:1110))
        (PORT datac (1670:1670:1670) (1649:1649:1649))
        (PORT datad (1919:1919:1919) (1870:1870:1870))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[29\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1819:1819:1819))
        (PORT datab (1433:1433:1433) (1414:1414:1414))
        (PORT datac (2098:2098:2098) (2062:2062:2062))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[61\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1361:1361:1361))
        (PORT datab (1123:1123:1123) (1131:1131:1131))
        (PORT datac (914:914:914) (854:854:854))
        (PORT datad (1490:1490:1490) (1425:1425:1425))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[61\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1330:1330:1330))
        (PORT datab (1122:1122:1122) (1131:1131:1131))
        (PORT datac (1869:1869:1869) (1794:1794:1794))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1356:1356:1356))
        (PORT datab (1120:1120:1120) (1128:1128:1128))
        (PORT datac (1718:1718:1718) (1699:1699:1699))
        (PORT datad (2149:2149:2149) (2098:2098:2098))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1362:1362:1362))
        (PORT datab (2151:2151:2151) (2111:2111:2111))
        (PORT datac (2280:2280:2280) (2248:2248:2248))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[34\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1392:1392:1392))
        (PORT datab (1110:1110:1110) (1096:1096:1096))
        (PORT datac (1615:1615:1615) (1532:1532:1532))
        (PORT datad (1699:1699:1699) (1676:1676:1676))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[34\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1389:1389:1389))
        (PORT datab (2016:2016:2016) (2006:2006:2006))
        (PORT datac (2008:2008:2008) (1974:1974:1974))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[50\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (1085:1085:1085) (1103:1103:1103))
        (PORT datac (1658:1658:1658) (1599:1599:1599))
        (PORT datad (1585:1585:1585) (1518:1518:1518))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[50\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (1086:1086:1086) (1104:1104:1104))
        (PORT datac (2168:2168:2168) (2099:2099:2099))
        (PORT datad (2047:2047:2047) (2021:2021:2021))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4797:4797:4797) (4537:4537:4537))
        (PORT datad (589:589:589) (538:538:538))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (597:597:597))
        (PORT datad (4538:4538:4538) (4326:4326:4326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (545:545:545))
        (PORT datac (4528:4528:4528) (4325:4325:4325))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (375:375:375) (368:368:368))
        (PORT datac (4550:4550:4550) (4348:4348:4348))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (672:672:672) (605:605:605))
        (PORT datad (1729:1729:1729) (1708:1708:1708))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (1724:1724:1724) (1700:1700:1700))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (388:388:388))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (1721:1721:1721) (1699:1699:1699))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datac (196:196:196) (229:229:229))
        (PORT datad (1698:1698:1698) (1675:1675:1675))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[56\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (374:374:374) (355:355:355))
        (PORT datad (1711:1711:1711) (1685:1685:1685))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[56\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (1747:1747:1747) (1720:1720:1720))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (701:701:701))
        (PORT datac (370:370:370) (363:363:363))
        (PORT datad (1717:1717:1717) (1690:1690:1690))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (689:689:689) (660:660:660))
        (PORT datad (1717:1717:1717) (1695:1695:1695))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[54\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datac (1716:1716:1716) (1700:1700:1700))
        (PORT datad (208:208:208) (227:227:227))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[54\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datac (193:193:193) (226:226:226))
        (PORT datad (1697:1697:1697) (1674:1674:1674))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[57\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (573:573:573))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1719:1719:1719) (1697:1697:1697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (1724:1724:1724) (1698:1698:1698))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (579:579:579))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1718:1718:1718) (1696:1696:1696))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (1726:1726:1726) (1706:1706:1706))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (1734:1734:1734) (1710:1710:1710))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (1728:1728:1728) (1707:1707:1707))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (574:574:574) (524:524:524))
        (PORT datad (1735:1735:1735) (1711:1711:1711))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[33\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (578:578:578) (528:528:528))
        (PORT datad (1728:1728:1728) (1708:1708:1708))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[41\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (576:576:576) (527:527:527))
        (PORT datad (1733:1733:1733) (1709:1709:1709))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[41\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (572:572:572) (522:522:522))
        (PORT datad (1725:1725:1725) (1704:1704:1704))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (263:263:263))
        (PORT datab (228:228:228) (258:258:258))
        (PORT datad (1726:1726:1726) (1701:1701:1701))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datac (1724:1724:1724) (1712:1712:1712))
        (PORT datad (368:368:368) (350:350:350))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[39\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1719:1719:1719) (1697:1697:1697))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[55\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (262:262:262))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1713:1713:1713) (1689:1689:1689))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[55\])
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (1711:1711:1711) (1700:1700:1700))
        (PORT datad (371:371:371) (351:351:351))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[63\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datac (1725:1725:1725) (1713:1713:1713))
        (PORT datad (372:372:372) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datac (1708:1708:1708) (1693:1693:1693))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (394:394:394) (379:379:379))
        (PORT datad (1714:1714:1714) (1689:1689:1689))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (394:394:394) (380:380:380))
        (PORT datad (1709:1709:1709) (1687:1687:1687))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[35\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (196:196:196) (229:229:229))
        (PORT datad (1714:1714:1714) (1690:1690:1690))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[35\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datac (1724:1724:1724) (1711:1711:1711))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[43\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1713:1713:1713) (1689:1689:1689))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[43\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1720:1720:1720) (1696:1696:1696))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[28\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datab (763:763:763) (730:730:730))
        (PORT datad (1727:1727:1727) (1702:1702:1702))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[28\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (1752:1752:1752) (1729:1729:1729))
        (PORT datad (717:717:717) (693:693:693))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[60\])
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1714:1714:1714) (1685:1685:1685))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[60\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (269:269:269))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1714:1714:1714) (1690:1690:1690))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[29\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (582:582:582) (532:532:532))
        (PORT datad (1736:1736:1736) (1717:1717:1717))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[29\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datac (1711:1711:1711) (1699:1699:1699))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[37\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datad (1715:1715:1715) (1693:1693:1693))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[61\])
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (1759:1759:1759) (1740:1740:1740))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[61\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datac (616:616:616) (560:560:560))
        (PORT datad (1712:1712:1712) (1691:1691:1691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (1760:1760:1760) (1742:1742:1742))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datac (1730:1730:1730) (1717:1717:1717))
        (PORT datad (199:199:199) (223:223:223))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1721:1721:1721) (1700:1700:1700))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[34\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datac (1704:1704:1704) (1690:1690:1690))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[50\])
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (253:253:253))
        (PORT datac (1744:1744:1744) (1717:1717:1717))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[50\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (1709:1709:1709) (1696:1696:1696))
        (PORT datad (193:193:193) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[58\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datac (1709:1709:1709) (1697:1697:1697))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (286:286:286))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1718:1718:1718) (1693:1693:1693))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE azul\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE vermelho\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE verde\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE blank\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3107:3107:3107) (3281:3281:3281))
        (IOPATH i o (2489:2489:2489) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE vsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2407:2407:2407) (2262:2262:2262))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE hsync\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3005:3005:3005) (2961:2961:2961))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1691:1691:1691) (1663:1663:1663))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (529:529:529) (470:470:470))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (738:738:738) (642:642:642))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (524:524:524) (462:462:462))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (572:572:572) (516:516:516))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1386:1386:1386) (1295:1295:1295))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1114:1114:1114) (1014:1014:1014))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1661:1661:1661) (1537:1537:1537))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1386:1386:1386) (1295:1295:1295))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1822:1822:1822) (1659:1659:1659))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1214:1214:1214) (1147:1147:1147))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1618:1618:1618) (1482:1482:1482))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1053:1053:1053) (946:946:946))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1175:1175:1175) (1091:1091:1091))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1155:1155:1155) (1074:1074:1074))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1262:1262:1262) (1120:1120:1120))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1277:1277:1277) (1133:1133:1133))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (828:828:828) (743:743:743))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (895:895:895) (821:821:821))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1270:1270:1270) (1128:1128:1128))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1090:1090:1090) (992:992:992))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1154:1154:1154) (1053:1053:1053))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1709:1709:1709) (1601:1601:1601))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1423:1423:1423) (1325:1325:1325))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cor\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1209:1209:1209) (1151:1151:1151))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (382:382:382))
        (PORT datac (241:241:241) (318:318:318))
        (PORT datad (246:246:246) (315:315:315))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (398:398:398))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datac (205:205:205) (233:233:233))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (508:508:508))
        (PORT datab (759:759:759) (782:782:782))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (261:261:261) (328:328:328))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (674:674:674))
        (PORT datac (387:387:387) (369:369:369))
        (PORT datad (4642:4642:4642) (4897:4897:4897))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (760:760:760) (782:782:782))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (396:396:396))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (394:394:394))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|contclk\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (372:372:372))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (524:524:524))
        (PORT datac (713:713:713) (736:736:736))
        (PORT datad (482:482:482) (515:515:515))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|contclk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (913:913:913) (939:939:939))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (864:864:864))
        (PORT datab (521:521:521) (547:547:547))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (491:491:491) (528:528:528))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (384:384:384))
        (PORT datac (245:245:245) (322:322:322))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (676:676:676))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (478:478:478) (512:512:512))
        (PORT datad (364:364:364) (347:347:347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (481:481:481))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (512:512:512))
        (PORT datab (523:523:523) (550:550:550))
        (PORT datac (458:458:458) (491:491:491))
        (PORT datad (452:452:452) (482:482:482))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (375:375:375))
        (PORT datab (243:243:243) (270:270:270))
        (PORT datac (489:489:489) (529:529:529))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (384:384:384))
        (PORT datad (4646:4646:4646) (4902:4902:4902))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|l\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (521:521:521) (545:545:545))
        (PORT datac (436:436:436) (475:475:475))
        (PORT datad (467:467:467) (495:495:495))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst9\|l\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (734:734:734) (799:799:799))
        (PORT ena (901:901:901) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (663:663:663))
        (PORT datab (525:525:525) (550:550:550))
        (PORT datac (459:459:459) (500:500:500))
        (PORT datad (452:452:452) (481:481:481))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (376:376:376))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (478:478:478) (513:513:513))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (810:810:810) (824:824:824))
        (PORT datad (474:474:474) (508:508:508))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|blank\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (672:672:672) (645:645:645))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (395:395:395))
        (PORT datab (523:523:523) (547:547:547))
        (PORT datac (457:457:457) (498:498:498))
        (PORT datad (469:469:469) (497:497:497))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datac (487:487:487) (527:527:527))
        (PORT datad (475:475:475) (506:506:506))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (822:822:822))
        (PORT datad (473:473:473) (507:507:507))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|LessThan7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (539:539:539) (568:568:568))
        (PORT datac (715:715:715) (738:738:738))
        (PORT datad (484:484:484) (517:517:517))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE inclk0\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE inst2\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst2\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (770:770:770))
        (PORT datab (482:482:482) (524:524:524))
        (PORT datac (478:478:478) (512:512:512))
        (PORT datad (482:482:482) (515:515:515))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (860:860:860))
        (PORT datab (519:519:519) (544:544:544))
        (PORT datac (202:202:202) (236:236:236))
        (PORT datad (489:489:489) (525:525:525))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (672:672:672) (645:645:645))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (5299:5299:5299) (5520:5520:5520))
        (PORT datad (943:943:943) (894:894:894))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.inicio)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|estado_atual\.inicio\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2093:2093:2093) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1294:1294:1294))
        (PORT datab (1816:1816:1816) (1683:1683:1683))
        (PORT datad (5469:5469:5469) (5659:5659:5659))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.espera_5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (821:821:821))
        (PORT datab (5297:5297:5297) (5519:5519:5519))
        (PORT datac (1267:1267:1267) (1241:1241:1241))
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (974:974:974) (930:930:930))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.implementar_x)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (369:369:369))
        (PORT datad (258:258:258) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (307:307:307))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (681:681:681))
        (PORT datad (265:265:265) (334:334:334))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (301:301:301))
        (PORT datac (682:682:682) (660:660:660))
        (PORT datad (676:676:676) (648:648:648))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (5263:5263:5263) (5487:5487:5487))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.acessar_mem)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (5262:5262:5262) (5486:5486:5486))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.espera_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1019:1019:1019))
        (PORT datad (5261:5261:5261) (5481:5481:5481))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.paridade)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5317:5317:5317) (5531:5531:5531))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.espera_4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (385:385:385))
        (PORT datac (754:754:754) (763:763:763))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|clock_memory)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (278:278:278) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|clock_memory\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2059:2059:2059) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|WideOr0\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2052:2052:2052) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (598:598:598))
        (PORT datad (4538:4538:4538) (4326:4326:4326))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (272:272:272))
        (PORT datac (567:567:567) (515:515:515))
        (PORT datad (1743:1743:1743) (1721:1721:1721))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (407:407:407) (397:397:397))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3924:3924:3924) (3751:3751:3751))
        (PORT datad (1159:1159:1159) (1041:1041:1041))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (270:270:270))
        (PORT datac (907:907:907) (815:815:815))
        (PORT datad (1743:1743:1743) (1722:1722:1722))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (395:395:395))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (624:624:624) (562:562:562))
        (PORT datac (4530:4530:4530) (4327:4327:4327))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (367:367:367))
        (PORT datac (376:376:376) (371:371:371))
        (PORT datad (1751:1751:1751) (1730:1730:1730))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (381:381:381))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4561:4561:4561) (4353:4353:4353))
        (PORT datac (629:629:629) (568:568:568))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (277:277:277))
        (PORT datac (380:380:380) (362:362:362))
        (PORT datad (1751:1751:1751) (1729:1729:1729))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (425:425:425))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (418:418:418))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (582:582:582))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (565:565:565))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4551:4551:4551) (4350:4350:4350))
        (PORT datad (370:370:370) (352:352:352))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (279:279:279))
        (PORT datac (1738:1738:1738) (1707:1707:1707))
        (PORT datad (367:367:367) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4528:4528:4528) (4325:4325:4325))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (273:273:273))
        (PORT datac (392:392:392) (375:375:375))
        (PORT datad (1718:1718:1718) (1692:1692:1692))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|estado_atual\.acessar_mem\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1951:1951:1951) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (276:276:276))
        (PORT datac (233:233:233) (272:272:272))
        (PORT datad (1720:1720:1720) (1694:1694:1694))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (287:287:287))
        (PORT datab (262:262:262) (298:298:298))
        (PORT datad (1720:1720:1720) (1694:1694:1694))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1061w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (234:234:234) (273:273:273))
        (PORT datad (236:236:236) (266:266:266))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2761:2761:2761) (2626:2626:2626))
        (PORT datac (1738:1738:1738) (1727:1727:1727))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (285:285:285))
        (PORT datac (1738:1738:1738) (1727:1727:1727))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (382:382:382))
        (PORT datac (409:409:409) (394:394:394))
        (PORT datad (1742:1742:1742) (1720:1720:1720))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (291:291:291))
        (PORT datac (1734:1734:1734) (1723:1723:1723))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (257:257:257) (284:284:284))
        (PORT datac (1738:1738:1738) (1727:1727:1727))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (1738:1738:1738) (1726:1726:1726))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (242:242:242) (271:271:271))
        (PORT datad (1751:1751:1751) (1730:1730:1730))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (269:269:269))
        (PORT datac (1737:1737:1737) (1726:1726:1726))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (399:399:399))
        (PORT datac (4553:4553:4553) (4352:4352:4352))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (278:278:278))
        (PORT datac (1759:1759:1759) (1732:1732:1732))
        (PORT datad (583:583:583) (526:526:526))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (285:285:285))
        (PORT datac (1736:1736:1736) (1725:1725:1725))
        (PORT datad (217:217:217) (240:240:240))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (284:284:284))
        (PORT datac (1737:1737:1737) (1726:1726:1726))
        (PORT datad (218:218:218) (241:241:241))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (371:371:371))
        (PORT datac (4526:4526:4526) (4323:4323:4323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (346:346:346) (340:340:340))
        (PORT datad (1751:1751:1751) (1730:1730:1730))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (1738:1738:1738) (1726:1726:1726))
        (PORT datad (216:216:216) (239:239:239))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (397:397:397))
        (PORT datac (379:379:379) (374:374:374))
        (PORT datad (1713:1713:1713) (1687:1687:1687))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (258:258:258) (284:284:284))
        (PORT datac (1721:1721:1721) (1706:1706:1706))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4564:4564:4564) (4357:4357:4357))
        (PORT datac (599:599:599) (540:540:540))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (279:279:279))
        (PORT datac (1761:1761:1761) (1734:1734:1734))
        (PORT datad (350:350:350) (334:334:334))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (1738:1738:1738) (1727:1727:1727))
        (PORT datad (217:217:217) (240:240:240))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4553:4553:4553) (4352:4352:4352))
        (PORT datad (628:628:628) (584:584:584))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|x\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (273:273:273))
        (PORT datac (375:375:375) (358:358:358))
        (PORT datad (1714:1714:1714) (1688:1688:1688))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (290:290:290))
        (PORT datac (1719:1719:1719) (1703:1703:1703))
        (PORT datad (215:215:215) (238:238:238))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|address\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (1722:1722:1722) (1706:1706:1706))
        (PORT datad (217:217:217) (240:240:240))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1822:1822:1822))
        (PORT d[1] (2359:2359:2359) (2264:2264:2264))
        (PORT d[2] (1796:1796:1796) (1775:1775:1775))
        (PORT d[3] (2127:2127:2127) (2110:2110:2110))
        (PORT d[4] (2271:2271:2271) (2289:2289:2289))
        (PORT d[5] (2536:2536:2536) (2567:2567:2567))
        (PORT d[6] (1840:1840:1840) (1821:1821:1821))
        (PORT d[7] (2219:2219:2219) (2226:2226:2226))
        (PORT d[8] (2127:2127:2127) (2142:2142:2142))
        (PORT d[9] (2463:2463:2463) (2404:2404:2404))
        (PORT d[10] (1755:1755:1755) (1727:1727:1727))
        (PORT d[11] (2516:2516:2516) (2535:2535:2535))
        (PORT d[12] (1528:1528:1528) (1542:1542:1542))
        (PORT clk (2222:2222:2222) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2244:2244:2244))
        (PORT d[0] (1502:1502:1502) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT asdata (1822:1822:1822) (1716:1716:1716))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT asdata (603:603:603) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1061w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (276:276:276))
        (PORT datad (242:242:242) (272:272:272))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2146:2146:2146))
        (PORT d[1] (2090:2090:2090) (2040:2040:2040))
        (PORT d[2] (2447:2447:2447) (2448:2448:2448))
        (PORT d[3] (2064:2064:2064) (2019:2019:2019))
        (PORT d[4] (2134:2134:2134) (2118:2118:2118))
        (PORT d[5] (2705:2705:2705) (2655:2655:2655))
        (PORT d[6] (2530:2530:2530) (2521:2521:2521))
        (PORT d[7] (2259:2259:2259) (2313:2313:2313))
        (PORT d[8] (2068:2068:2068) (2041:2041:2041))
        (PORT d[9] (1912:1912:1912) (1942:1942:1942))
        (PORT d[10] (2227:2227:2227) (2257:2257:2257))
        (PORT d[11] (2121:2121:2121) (2117:2117:2117))
        (PORT d[12] (2109:2109:2109) (2106:2106:2106))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (PORT d[0] (1603:1603:1603) (1531:1531:1531))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1038w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (272:272:272))
        (PORT datad (235:235:235) (265:265:265))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2416:2416:2416))
        (PORT d[1] (2472:2472:2472) (2432:2432:2432))
        (PORT d[2] (1924:1924:1924) (1964:1964:1964))
        (PORT d[3] (2247:2247:2247) (2273:2273:2273))
        (PORT d[4] (2204:2204:2204) (2217:2217:2217))
        (PORT d[5] (2460:2460:2460) (2457:2457:2457))
        (PORT d[6] (1987:1987:1987) (2017:2017:2017))
        (PORT d[7] (2177:2177:2177) (2191:2191:2191))
        (PORT d[8] (2229:2229:2229) (2229:2229:2229))
        (PORT d[9] (1995:1995:1995) (2023:2023:2023))
        (PORT d[10] (1850:1850:1850) (1858:1858:1858))
        (PORT d[11] (2198:2198:2198) (2201:2201:2201))
        (PORT d[12] (2123:2123:2123) (2129:2129:2129))
        (PORT clk (2225:2225:2225) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2247:2247:2247))
        (PORT d[0] (1946:1946:1946) (1888:1888:1888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[53\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1148:1148:1148))
        (PORT datab (1109:1109:1109) (1121:1121:1121))
        (PORT datac (1668:1668:1668) (1611:1611:1611))
        (PORT datad (1763:1763:1763) (1754:1754:1754))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1061w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (277:277:277))
        (PORT datad (242:242:242) (273:273:273))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2074:2074:2074))
        (PORT d[1] (2813:2813:2813) (2800:2800:2800))
        (PORT d[2] (2241:2241:2241) (2260:2260:2260))
        (PORT d[3] (2282:2282:2282) (2310:2310:2310))
        (PORT d[4] (2330:2330:2330) (2382:2382:2382))
        (PORT d[5] (2763:2763:2763) (2741:2741:2741))
        (PORT d[6] (2317:2317:2317) (2361:2361:2361))
        (PORT d[7] (2311:2311:2311) (2362:2362:2362))
        (PORT d[8] (2511:2511:2511) (2516:2516:2516))
        (PORT d[9] (2246:2246:2246) (2259:2259:2259))
        (PORT d[10] (2203:2203:2203) (2226:2226:2226))
        (PORT d[11] (2496:2496:2496) (2514:2514:2514))
        (PORT d[12] (2534:2534:2534) (2570:2570:2570))
        (PORT clk (2189:2189:2189) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (PORT d[0] (1687:1687:1687) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2172:2172:2172))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[53\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1098:1098:1098))
        (PORT datab (1669:1669:1669) (1582:1582:1582))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2336:2336:2336) (2283:2283:2283))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (667:667:667))
        (PORT datad (988:988:988) (940:940:940))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|Selector5\~12clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1973:1973:1973) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[53\])
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (1707:1707:1707) (1695:1695:1695))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (641:641:641))
        (PORT datad (1027:1027:1027) (1007:1007:1007))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE inst\|Selector5\~11clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2184:2184:2184) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[53\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (205:205:205) (233:233:233))
        (PORT datad (1728:1728:1728) (1707:1707:1707))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1904:1904:1904))
        (PORT datab (873:873:873) (871:871:871))
        (PORT datac (372:372:372) (362:362:362))
        (PORT datad (400:400:400) (378:378:378))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (1233:1233:1233) (1194:1194:1194))
        (PORT datad (4646:4646:4646) (4903:4903:4903))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.espera_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1926:1926:1926) (1940:1940:1940))
        (PORT asdata (1590:1590:1590) (1523:1523:1523))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (1937:1937:1937))
        (PORT d[1] (2234:2234:2234) (2236:2236:2236))
        (PORT d[2] (2344:2344:2344) (2289:2289:2289))
        (PORT d[3] (2279:2279:2279) (2303:2303:2303))
        (PORT d[4] (2000:2000:2000) (2038:2038:2038))
        (PORT d[5] (2846:2846:2846) (2860:2860:2860))
        (PORT d[6] (2414:2414:2414) (2388:2388:2388))
        (PORT d[7] (2608:2608:2608) (2653:2653:2653))
        (PORT d[8] (2476:2476:2476) (2496:2496:2496))
        (PORT d[9] (2793:2793:2793) (2760:2760:2760))
        (PORT d[10] (2784:2784:2784) (2746:2746:2746))
        (PORT d[11] (2085:2085:2085) (2088:2088:2088))
        (PORT d[12] (1948:1948:1948) (1999:1999:1999))
        (PORT clk (2213:2213:2213) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2235:2235:2235))
        (PORT d[0] (1765:1765:1765) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2301:2301:2301))
        (PORT d[1] (2679:2679:2679) (2741:2741:2741))
        (PORT d[2] (2717:2717:2717) (2667:2667:2667))
        (PORT d[3] (2273:2273:2273) (2312:2312:2312))
        (PORT d[4] (2408:2408:2408) (2454:2454:2454))
        (PORT d[5] (3016:3016:3016) (2983:2983:2983))
        (PORT d[6] (2326:2326:2326) (2364:2364:2364))
        (PORT d[7] (2309:2309:2309) (2361:2361:2361))
        (PORT d[8] (2465:2465:2465) (2487:2487:2487))
        (PORT d[9] (3125:3125:3125) (3086:3086:3086))
        (PORT d[10] (2311:2311:2311) (2246:2246:2246))
        (PORT d[11] (2512:2512:2512) (2526:2526:2526))
        (PORT d[12] (2541:2541:2541) (2575:2575:2575))
        (PORT clk (2190:2190:2190) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2214:2214:2214))
        (PORT d[0] (1902:1902:1902) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2310:2310:2310))
        (PORT asdata (1240:1240:1240) (1182:1182:1182))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1906:1906:1906))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2353:2353:2353))
        (PORT d[1] (2676:2676:2676) (2736:2736:2736))
        (PORT d[2] (2455:2455:2455) (2459:2459:2459))
        (PORT d[3] (2290:2290:2290) (2340:2340:2340))
        (PORT d[4] (2347:2347:2347) (2304:2304:2304))
        (PORT d[5] (3010:3010:3010) (2983:2983:2983))
        (PORT d[6] (2334:2334:2334) (2383:2383:2383))
        (PORT d[7] (2698:2698:2698) (2787:2787:2787))
        (PORT d[8] (2614:2614:2614) (2653:2653:2653))
        (PORT d[9] (2684:2684:2684) (2665:2665:2665))
        (PORT d[10] (2729:2729:2729) (2709:2709:2709))
        (PORT d[11] (2692:2692:2692) (2673:2673:2673))
        (PORT d[12] (2677:2677:2677) (2633:2633:2633))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT d[0] (1923:1923:1923) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[37\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1494:1494:1494))
        (PORT datab (911:911:911) (945:945:945))
        (PORT datac (1307:1307:1307) (1285:1285:1285))
        (PORT datad (1953:1953:1953) (1914:1914:1914))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[37\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1316:1316:1316))
        (PORT datab (2004:2004:2004) (1890:1890:1890))
        (PORT datac (1919:1919:1919) (1856:1856:1856))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[37\])
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (1725:1725:1725) (1714:1714:1714))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (264:264:264))
        (PORT datab (1055:1055:1055) (998:998:998))
        (PORT datac (1140:1140:1140) (1083:1083:1083))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1790:1790:1790))
        (PORT d[1] (2051:2051:2051) (2000:2000:2000))
        (PORT d[2] (1734:1734:1734) (1684:1684:1684))
        (PORT d[3] (1524:1524:1524) (1521:1521:1521))
        (PORT d[4] (2336:2336:2336) (2391:2391:2391))
        (PORT d[5] (1901:1901:1901) (1835:1835:1835))
        (PORT d[6] (1948:1948:1948) (1980:1980:1980))
        (PORT d[7] (2152:2152:2152) (2149:2149:2149))
        (PORT d[8] (1962:1962:1962) (1925:1925:1925))
        (PORT d[9] (1608:1608:1608) (1629:1629:1629))
        (PORT d[10] (1896:1896:1896) (1914:1914:1914))
        (PORT d[11] (2130:2130:2130) (2129:2129:2129))
        (PORT d[12] (2095:2095:2095) (2067:2067:2067))
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (PORT d[0] (1851:1851:1851) (1746:1746:1746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2233:2233:2233))
        (PORT d[1] (2335:2335:2335) (2382:2382:2382))
        (PORT d[2] (1916:1916:1916) (1872:1872:1872))
        (PORT d[3] (1993:1993:1993) (2017:2017:2017))
        (PORT d[4] (1983:1983:1983) (1921:1921:1921))
        (PORT d[5] (2714:2714:2714) (2699:2699:2699))
        (PORT d[6] (1936:1936:1936) (1954:1954:1954))
        (PORT d[7] (2693:2693:2693) (2752:2752:2752))
        (PORT d[8] (2242:2242:2242) (2272:2272:2272))
        (PORT d[9] (2344:2344:2344) (2395:2395:2395))
        (PORT d[10] (2114:2114:2114) (2123:2123:2123))
        (PORT d[11] (2746:2746:2746) (2711:2711:2711))
        (PORT d[12] (2655:2655:2655) (2596:2596:2596))
        (PORT clk (2162:2162:2162) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2186:2186:2186))
        (PORT d[0] (1549:1549:1549) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[45\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1318:1318:1318))
        (PORT datab (905:905:905) (939:939:939))
        (PORT datac (1676:1676:1676) (1645:1645:1645))
        (PORT datad (1597:1597:1597) (1522:1522:1522))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2431:2431:2431))
        (PORT d[1] (2697:2697:2697) (2743:2743:2743))
        (PORT d[2] (2483:2483:2483) (2499:2499:2499))
        (PORT d[3] (2360:2360:2360) (2411:2411:2411))
        (PORT d[4] (2708:2708:2708) (2672:2672:2672))
        (PORT d[5] (3041:3041:3041) (3017:3017:3017))
        (PORT d[6] (2863:2863:2863) (2860:2860:2860))
        (PORT d[7] (2688:2688:2688) (2649:2649:2649))
        (PORT d[8] (2487:2487:2487) (2504:2504:2504))
        (PORT d[9] (2073:2073:2073) (2043:2043:2043))
        (PORT d[10] (2780:2780:2780) (2787:2787:2787))
        (PORT d[11] (2811:2811:2811) (2802:2802:2802))
        (PORT d[12] (3039:3039:3039) (3006:3006:3006))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2219:2219:2219))
        (PORT d[0] (1978:1978:1978) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[45\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (1973:1973:1973))
        (PORT datab (905:905:905) (938:938:938))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1973:1973:1973) (1925:1925:1925))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[45\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (1728:1728:1728) (1717:1717:1717))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[45\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datad (1715:1715:1715) (1694:1694:1694))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (990:990:990))
        (PORT datab (1058:1058:1058) (1001:1001:1001))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (358:358:358) (341:341:341))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1932:1932:1932) (1972:1972:1972))
        (PORT d[1] (2314:2314:2314) (2363:2363:2363))
        (PORT d[2] (2262:2262:2262) (2195:2195:2195))
        (PORT d[3] (1979:1979:1979) (2005:2005:2005))
        (PORT d[4] (2348:2348:2348) (2278:2278:2278))
        (PORT d[5] (2589:2589:2589) (2525:2525:2525))
        (PORT d[6] (1990:1990:1990) (2021:2021:2021))
        (PORT d[7] (2367:2367:2367) (2441:2441:2441))
        (PORT d[8] (2082:2082:2082) (2060:2060:2060))
        (PORT d[9] (2323:2323:2323) (2291:2291:2291))
        (PORT d[10] (2424:2424:2424) (2419:2419:2419))
        (PORT d[11] (2445:2445:2445) (2416:2416:2416))
        (PORT d[12] (2628:2628:2628) (2574:2574:2574))
        (PORT clk (2183:2183:2183) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
        (PORT d[0] (1789:1789:1789) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2192:2192:2192))
        (PORT d[1] (2597:2597:2597) (2622:2622:2622))
        (PORT d[2] (2644:2644:2644) (2581:2581:2581))
        (PORT d[3] (2262:2262:2262) (2263:2263:2263))
        (PORT d[4] (2321:2321:2321) (2254:2254:2254))
        (PORT d[5] (2254:2254:2254) (2149:2149:2149))
        (PORT d[6] (1981:1981:1981) (2016:2016:2016))
        (PORT d[7] (2692:2692:2692) (2751:2751:2751))
        (PORT d[8] (2242:2242:2242) (2271:2271:2271))
        (PORT d[9] (2332:2332:2332) (2385:2385:2385))
        (PORT d[10] (2136:2136:2136) (2138:2138:2138))
        (PORT d[11] (2780:2780:2780) (2741:2741:2741))
        (PORT d[12] (2630:2630:2630) (2578:2578:2578))
        (PORT clk (2157:2157:2157) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2179:2179:2179))
        (PORT d[0] (1456:1456:1456) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2139:2139:2139))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1272:1272:1272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1067:1067:1067))
        (PORT datab (890:890:890) (925:925:925))
        (PORT datac (1066:1066:1066) (1071:1071:1071))
        (PORT datad (1717:1717:1717) (1591:1591:1591))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1384:1384:1384))
        (PORT datab (887:887:887) (922:922:922))
        (PORT datac (1472:1472:1472) (1349:1349:1349))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (648:648:648) (616:616:616))
        (PORT datad (1715:1715:1715) (1693:1693:1693))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (647:647:647) (615:615:615))
        (PORT datad (1736:1736:1736) (1717:1717:1717))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (898:898:898))
        (PORT datab (1017:1017:1017) (1011:1011:1011))
        (PORT datac (191:191:191) (223:223:223))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2541:2541:2541))
        (PORT d[1] (2426:2426:2426) (2409:2409:2409))
        (PORT d[2] (2709:2709:2709) (2687:2687:2687))
        (PORT d[3] (2558:2558:2558) (2584:2584:2584))
        (PORT d[4] (2575:2575:2575) (2574:2574:2574))
        (PORT d[5] (3053:3053:3053) (3013:3013:3013))
        (PORT d[6] (2290:2290:2290) (2330:2330:2330))
        (PORT d[7] (2904:2904:2904) (2963:2963:2963))
        (PORT d[8] (2489:2489:2489) (2482:2482:2482))
        (PORT d[9] (2335:2335:2335) (2384:2384:2384))
        (PORT d[10] (2573:2573:2573) (2622:2622:2622))
        (PORT d[11] (2525:2525:2525) (2518:2518:2518))
        (PORT d[12] (2751:2751:2751) (2740:2740:2740))
        (PORT clk (2199:2199:2199) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (PORT d[0] (1993:1993:1993) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2317:2317:2317))
        (PORT d[1] (2365:2365:2365) (2415:2415:2415))
        (PORT d[2] (2350:2350:2350) (2325:2325:2325))
        (PORT d[3] (2317:2317:2317) (2356:2356:2356))
        (PORT d[4] (2275:2275:2275) (2193:2193:2193))
        (PORT d[5] (2662:2662:2662) (2647:2647:2647))
        (PORT d[6] (2044:2044:2044) (2083:2083:2083))
        (PORT d[7] (2694:2694:2694) (2774:2774:2774))
        (PORT d[8] (2637:2637:2637) (2679:2679:2679))
        (PORT d[9] (2682:2682:2682) (2664:2664:2664))
        (PORT d[10] (2478:2478:2478) (2483:2483:2483))
        (PORT d[11] (2442:2442:2442) (2421:2421:2421))
        (PORT d[12] (2350:2350:2350) (2309:2309:2309))
        (PORT clk (2189:2189:2189) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2214:2214:2214))
        (PORT d[0] (1948:1948:1948) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2174:2174:2174))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1088:1088:1088))
        (PORT datab (893:893:893) (929:929:929))
        (PORT datac (1068:1068:1068) (1073:1073:1073))
        (PORT datad (1662:1662:1662) (1624:1624:1624))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1851:1851:1851))
        (PORT datab (1783:1783:1783) (1759:1759:1759))
        (PORT datac (1548:1548:1548) (1502:1502:1502))
        (PORT datad (681:681:681) (649:649:649))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1715:1715:1715) (1693:1693:1693))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1735:1735:1735) (1716:1716:1716))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (894:894:894))
        (PORT datab (1153:1153:1153) (1113:1113:1113))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2653:2653:2653))
        (PORT d[1] (2670:2670:2670) (2729:2729:2729))
        (PORT d[2] (2381:2381:2381) (2353:2353:2353))
        (PORT d[3] (2680:2680:2680) (2707:2707:2707))
        (PORT d[4] (2657:2657:2657) (2592:2592:2592))
        (PORT d[5] (2735:2735:2735) (2724:2724:2724))
        (PORT d[6] (2285:2285:2285) (2317:2317:2317))
        (PORT d[7] (2692:2692:2692) (2781:2781:2781))
        (PORT d[8] (2570:2570:2570) (2599:2599:2599))
        (PORT d[9] (2927:2927:2927) (2952:2952:2952))
        (PORT d[10] (2433:2433:2433) (2441:2441:2441))
        (PORT d[11] (2733:2733:2733) (2729:2729:2729))
        (PORT d[12] (2361:2361:2361) (2324:2324:2324))
        (PORT clk (2207:2207:2207) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2232:2232:2232))
        (PORT d[0] (1802:1802:1802) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2192:2192:2192))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2313:2313:2313))
        (PORT d[1] (2601:2601:2601) (2629:2629:2629))
        (PORT d[2] (2552:2552:2552) (2576:2576:2576))
        (PORT d[3] (2233:2233:2233) (2253:2253:2253))
        (PORT d[4] (2284:2284:2284) (2326:2326:2326))
        (PORT d[5] (2668:2668:2668) (2630:2630:2630))
        (PORT d[6] (2337:2337:2337) (2303:2303:2303))
        (PORT d[7] (2299:2299:2299) (2364:2364:2364))
        (PORT d[8] (1987:1987:1987) (2035:2035:2035))
        (PORT d[9] (2473:2473:2473) (2461:2461:2461))
        (PORT d[10] (2215:2215:2215) (2237:2237:2237))
        (PORT d[11] (2793:2793:2793) (2782:2782:2782))
        (PORT d[12] (2141:2141:2141) (2169:2169:2169))
        (PORT clk (2173:2173:2173) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2198:2198:2198))
        (PORT d[0] (1956:1956:1956) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2685:2685:2685))
        (PORT d[1] (2364:2364:2364) (2414:2414:2414))
        (PORT d[2] (2062:2062:2062) (2042:2042:2042))
        (PORT d[3] (2276:2276:2276) (2282:2282:2282))
        (PORT d[4] (2007:2007:2007) (1950:1950:1950))
        (PORT d[5] (2692:2692:2692) (2676:2676:2676))
        (PORT d[6] (2043:2043:2043) (2082:2082:2082))
        (PORT d[7] (2674:2674:2674) (2756:2756:2756))
        (PORT d[8] (2605:2605:2605) (2649:2649:2649))
        (PORT d[9] (2355:2355:2355) (2410:2410:2410))
        (PORT d[10] (2138:2138:2138) (2150:2150:2150))
        (PORT d[11] (2470:2470:2470) (2448:2448:2448))
        (PORT d[12] (2311:2311:2311) (2272:2272:2272))
        (PORT clk (2183:2183:2183) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2207:2207:2207))
        (PORT d[0] (1828:1828:1828) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2167:2167:2167))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1299:1299:1299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2316:2316:2316))
        (PORT d[1] (1970:1970:1970) (2001:2001:2001))
        (PORT d[2] (2759:2759:2759) (2731:2731:2731))
        (PORT d[3] (2009:2009:2009) (2050:2050:2050))
        (PORT d[4] (2432:2432:2432) (2411:2411:2411))
        (PORT d[5] (3089:3089:3089) (3050:3050:3050))
        (PORT d[6] (2155:2155:2155) (2157:2157:2157))
        (PORT d[7] (3061:3061:3061) (3000:3000:3000))
        (PORT d[8] (2169:2169:2169) (2170:2170:2170))
        (PORT d[9] (2531:2531:2531) (2513:2513:2513))
        (PORT d[10] (2571:2571:2571) (2618:2618:2618))
        (PORT d[11] (2196:2196:2196) (2198:2198:2198))
        (PORT d[12] (1840:1840:1840) (1863:1863:1863))
        (PORT clk (2228:2228:2228) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2252:2252:2252))
        (PORT d[0] (2017:2017:2017) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1358:1358:1358))
        (PORT datab (1121:1121:1121) (1129:1129:1129))
        (PORT datac (1559:1559:1559) (1476:1476:1476))
        (PORT datad (2009:2009:2009) (1968:1968:1968))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1364:1364:1364))
        (PORT datab (1903:1903:1903) (1842:1842:1842))
        (PORT datac (1809:1809:1809) (1804:1804:1804))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[21\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (602:602:602) (552:552:552))
        (PORT datad (1734:1734:1734) (1715:1715:1715))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (205:205:205) (233:233:233))
        (PORT datad (1726:1726:1726) (1702:1702:1702))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2085:2085:2085))
        (PORT datab (995:995:995) (963:963:963))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (568:568:568) (520:520:520))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (389:389:389) (373:373:373))
        (PORT datac (353:353:353) (335:335:335))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (425:425:425) (396:396:396))
        (PORT datac (376:376:376) (358:358:358))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datac (1731:1731:1731) (1703:1703:1703))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (780:780:780))
        (PORT datab (481:481:481) (523:523:523))
        (PORT datac (478:478:478) (512:512:512))
        (PORT datad (480:480:480) (513:513:513))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4035:4035:4035) (4240:4240:4240))
        (PORT datab (319:319:319) (396:396:396))
        (PORT datac (277:277:277) (363:363:363))
        (PORT datad (730:730:730) (746:746:746))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (767:767:767))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (393:393:393) (375:375:375))
        (PORT datad (488:488:488) (525:525:525))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (376:376:376))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (773:773:773) (785:785:785))
        (PORT datad (476:476:476) (512:512:512))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (707:707:707))
        (PORT datab (524:524:524) (549:549:549))
        (PORT datac (485:485:485) (524:524:524))
        (PORT datad (636:636:636) (623:623:623))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (513:513:513))
        (PORT datab (525:525:525) (549:549:549))
        (PORT datac (771:771:771) (783:783:783))
        (PORT datad (470:470:470) (498:498:498))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (976:976:976))
        (PORT datab (693:693:693) (669:669:669))
        (PORT datac (945:945:945) (924:924:924))
        (PORT datad (585:585:585) (528:528:528))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (388:388:388))
        (PORT datab (606:606:606) (560:560:560))
        (PORT datac (652:652:652) (649:649:649))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (262:262:262))
        (PORT datac (199:199:199) (235:235:235))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (288:288:288))
        (PORT datab (429:429:429) (400:400:400))
        (PORT datac (665:665:665) (635:635:635))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (3987:3987:3987) (3725:3725:3725))
        (PORT datad (3833:3833:3833) (3597:3597:3597))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2345:2345:2345))
        (PORT d[1] (2724:2724:2724) (2789:2789:2789))
        (PORT d[2] (2412:2412:2412) (2373:2373:2373))
        (PORT d[3] (2284:2284:2284) (2333:2333:2333))
        (PORT d[4] (2413:2413:2413) (2469:2469:2469))
        (PORT d[5] (2648:2648:2648) (2605:2605:2605))
        (PORT d[6] (2676:2676:2676) (2707:2707:2707))
        (PORT d[7] (2354:2354:2354) (2411:2411:2411))
        (PORT d[8] (2452:2452:2452) (2475:2475:2475))
        (PORT d[9] (2814:2814:2814) (2790:2790:2790))
        (PORT d[10] (2517:2517:2517) (2516:2516:2516))
        (PORT d[11] (2423:2423:2423) (2438:2438:2438))
        (PORT d[12] (2545:2545:2545) (2578:2578:2578))
        (PORT clk (2170:2170:2170) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2192:2192:2192))
        (PORT d[0] (1958:1958:1958) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2127:2127:2127))
        (PORT d[1] (2374:2374:2374) (2281:2281:2281))
        (PORT d[2] (1509:1509:1509) (1514:1514:1514))
        (PORT d[3] (1835:1835:1835) (1830:1830:1830))
        (PORT d[4] (2158:2158:2158) (2168:2168:2168))
        (PORT d[5] (2569:2569:2569) (2599:2599:2599))
        (PORT d[6] (1835:1835:1835) (1815:1815:1815))
        (PORT d[7] (2222:2222:2222) (2234:2234:2234))
        (PORT d[8] (1996:1996:1996) (1985:1985:1985))
        (PORT d[9] (2488:2488:2488) (2427:2427:2427))
        (PORT d[10] (1447:1447:1447) (1437:1437:1437))
        (PORT d[11] (2524:2524:2524) (2544:2544:2544))
        (PORT d[12] (1527:1527:1527) (1541:1541:1541))
        (PORT clk (2226:2226:2226) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2248:2248:2248))
        (PORT d[0] (1261:1261:1261) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2208:2208:2208))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1815:1815:1815))
        (PORT d[1] (1757:1757:1757) (1678:1678:1678))
        (PORT d[2] (1502:1502:1502) (1504:1504:1504))
        (PORT d[3] (2156:2156:2156) (2146:2146:2146))
        (PORT d[4] (2120:2120:2120) (2124:2124:2124))
        (PORT d[5] (2011:2011:2011) (1944:1944:1944))
        (PORT d[6] (1828:1828:1828) (1786:1786:1786))
        (PORT d[7] (1522:1522:1522) (1539:1539:1539))
        (PORT d[8] (1982:1982:1982) (1971:1971:1971))
        (PORT d[9] (2128:2128:2128) (2075:2075:2075))
        (PORT d[10] (2107:2107:2107) (2071:2071:2071))
        (PORT d[11] (1720:1720:1720) (1670:1670:1670))
        (PORT d[12] (1480:1480:1480) (1494:1494:1494))
        (PORT clk (2242:2242:2242) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2264:2264:2264))
        (PORT d[0] (1528:1528:1528) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2224:2224:2224))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[59\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1205:1205:1205))
        (PORT datab (1292:1292:1292) (1240:1240:1240))
        (PORT datac (770:770:770) (797:797:797))
        (PORT datad (1624:1624:1624) (1543:1543:1543))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2717:2717:2717))
        (PORT d[1] (2713:2713:2713) (2752:2752:2752))
        (PORT d[2] (2493:2493:2493) (2527:2527:2527))
        (PORT d[3] (2673:2673:2673) (2718:2718:2718))
        (PORT d[4] (2692:2692:2692) (2656:2656:2656))
        (PORT d[5] (3010:3010:3010) (2986:2986:2986))
        (PORT d[6] (2704:2704:2704) (2774:2774:2774))
        (PORT d[7] (2632:2632:2632) (2601:2601:2601))
        (PORT d[8] (2615:2615:2615) (2653:2653:2653))
        (PORT d[9] (3262:3262:3262) (3278:3278:3278))
        (PORT d[10] (2807:2807:2807) (2808:2808:2808))
        (PORT d[11] (2469:2469:2469) (2478:2478:2478))
        (PORT d[12] (3039:3039:3039) (3007:3007:3007))
        (PORT clk (2190:2190:2190) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2215:2215:2215))
        (PORT d[0] (2209:2209:2209) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[59\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1204:1204:1204))
        (PORT datab (2096:2096:2096) (2095:2095:2095))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (2059:2059:2059) (2014:2014:2014))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[59\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1735:1735:1735) (1709:1709:1709))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[59\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (205:205:205) (233:233:233))
        (PORT datad (1702:1702:1702) (1679:1679:1679))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (732:732:732))
        (PORT datab (2497:2497:2497) (2400:2400:2400))
        (PORT datac (375:375:375) (368:368:368))
        (PORT datad (406:406:406) (388:388:388))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2718:2718:2718))
        (PORT d[1] (2016:2016:2016) (1954:1954:1954))
        (PORT d[2] (2399:2399:2399) (2346:2346:2346))
        (PORT d[3] (2680:2680:2680) (2749:2749:2749))
        (PORT d[4] (2482:2482:2482) (2480:2480:2480))
        (PORT d[5] (2621:2621:2621) (2565:2565:2565))
        (PORT d[6] (1847:1847:1847) (1838:1838:1838))
        (PORT d[7] (2386:2386:2386) (2315:2315:2315))
        (PORT d[8] (2284:2284:2284) (2209:2209:2209))
        (PORT d[9] (2180:2180:2180) (2164:2164:2164))
        (PORT d[10] (2034:2034:2034) (1988:1988:1988))
        (PORT d[11] (2343:2343:2343) (2317:2317:2317))
        (PORT d[12] (2383:2383:2383) (2318:2318:2318))
        (PORT clk (2198:2198:2198) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (PORT d[0] (1293:1293:1293) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2182:2182:2182))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2143:2143:2143))
        (PORT d[1] (2406:2406:2406) (2339:2339:2339))
        (PORT d[2] (2511:2511:2511) (2502:2502:2502))
        (PORT d[3] (2322:2322:2322) (2358:2358:2358))
        (PORT d[4] (2526:2526:2526) (2520:2520:2520))
        (PORT d[5] (2165:2165:2165) (2165:2165:2165))
        (PORT d[6] (2536:2536:2536) (2527:2527:2527))
        (PORT d[7] (2261:2261:2261) (2326:2326:2326))
        (PORT d[8] (2281:2281:2281) (2337:2337:2337))
        (PORT d[9] (1953:1953:1953) (1991:1991:1991))
        (PORT d[10] (2262:2262:2262) (2291:2291:2291))
        (PORT d[11] (2172:2172:2172) (2168:2168:2168))
        (PORT d[12] (2167:2167:2167) (2162:2162:2162))
        (PORT clk (2154:2154:2154) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2178:2178:2178))
        (PORT d[0] (1655:1655:1655) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2138:2138:2138))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1271:1271:1271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2427:2427:2427))
        (PORT d[1] (2442:2442:2442) (2385:2385:2385))
        (PORT d[2] (2485:2485:2485) (2485:2485:2485))
        (PORT d[3] (2115:2115:2115) (2068:2068:2068))
        (PORT d[4] (2379:2379:2379) (2446:2446:2446))
        (PORT d[5] (2281:2281:2281) (2239:2239:2239))
        (PORT d[6] (2498:2498:2498) (2489:2489:2489))
        (PORT d[7] (2620:2620:2620) (2667:2667:2667))
        (PORT d[8] (2252:2252:2252) (2262:2262:2262))
        (PORT d[9] (1956:1956:1956) (1988:1988:1988))
        (PORT d[10] (2221:2221:2221) (2250:2250:2250))
        (PORT d[11] (2143:2143:2143) (2135:2135:2135))
        (PORT d[12] (2487:2487:2487) (2472:2472:2472))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT d[0] (1574:1574:1574) (1511:1511:1511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2179:2179:2179))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[51\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1440:1440:1440))
        (PORT datab (1424:1424:1424) (1399:1399:1399))
        (PORT datac (1735:1735:1735) (1724:1724:1724))
        (PORT datad (1657:1657:1657) (1507:1507:1507))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2632:2632:2632))
        (PORT d[1] (2879:2879:2879) (2847:2847:2847))
        (PORT d[2] (2464:2464:2464) (2457:2457:2457))
        (PORT d[3] (2524:2524:2524) (2509:2509:2509))
        (PORT d[4] (2866:2866:2866) (2872:2872:2872))
        (PORT d[5] (2525:2525:2525) (2542:2542:2542))
        (PORT d[6] (2902:2902:2902) (2900:2900:2900))
        (PORT d[7] (2685:2685:2685) (2761:2761:2761))
        (PORT d[8] (2459:2459:2459) (2469:2469:2469))
        (PORT d[9] (2305:2305:2305) (2344:2344:2344))
        (PORT d[10] (2568:2568:2568) (2607:2607:2607))
        (PORT d[11] (2476:2476:2476) (2479:2479:2479))
        (PORT d[12] (2515:2515:2515) (2531:2531:2531))
        (PORT clk (2189:2189:2189) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2211:2211:2211))
        (PORT d[0] (1959:1959:1959) (1932:1932:1932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2171:2171:2171))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[51\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1442:1442:1442))
        (PORT datab (1639:1639:1639) (1556:1556:1556))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1759:1759:1759) (1747:1747:1747))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[51\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1710:1710:1710) (1687:1687:1687))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[51\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (191:191:191) (223:223:223))
        (PORT datad (1712:1712:1712) (1688:1688:1688))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2038:2038:2038))
        (PORT datab (1036:1036:1036) (982:982:982))
        (PORT datac (194:194:194) (224:224:224))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2335:2335:2335))
        (PORT d[1] (1762:1762:1762) (1724:1724:1724))
        (PORT d[2] (1987:1987:1987) (1928:1928:1928))
        (PORT d[3] (1767:1767:1767) (1720:1720:1720))
        (PORT d[4] (2117:2117:2117) (2122:2122:2122))
        (PORT d[5] (2258:2258:2258) (2190:2190:2190))
        (PORT d[6] (1869:1869:1869) (1857:1857:1857))
        (PORT d[7] (2011:2011:2011) (1952:1952:1952))
        (PORT d[8] (2323:2323:2323) (2232:2232:2232))
        (PORT d[9] (2142:2142:2142) (2124:2124:2124))
        (PORT d[10] (2012:2012:2012) (1962:1962:1962))
        (PORT d[11] (2361:2361:2361) (2337:2337:2337))
        (PORT d[12] (2031:2031:2031) (1971:1971:1971))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2217:2217:2217))
        (PORT d[0] (1554:1554:1554) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2177:2177:2177))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1066:1066:1066))
        (PORT d[1] (1391:1391:1391) (1333:1333:1333))
        (PORT d[2] (1733:1733:1733) (1672:1672:1672))
        (PORT d[3] (1095:1095:1095) (1069:1069:1069))
        (PORT d[4] (2180:2180:2180) (2190:2190:2190))
        (PORT d[5] (1724:1724:1724) (1670:1670:1670))
        (PORT d[6] (1455:1455:1455) (1416:1416:1416))
        (PORT d[7] (1506:1506:1506) (1507:1507:1507))
        (PORT d[8] (1653:1653:1653) (1597:1597:1597))
        (PORT d[9] (1457:1457:1457) (1420:1420:1420))
        (PORT d[10] (1759:1759:1759) (1733:1733:1733))
        (PORT d[11] (1102:1102:1102) (1077:1077:1077))
        (PORT d[12] (1110:1110:1110) (1097:1097:1097))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (PORT d[0] (1515:1515:1515) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1201:1201:1201))
        (PORT datab (800:800:800) (824:824:824))
        (PORT datac (1284:1284:1284) (1203:1203:1203))
        (PORT datad (1196:1196:1196) (1107:1107:1107))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2749:2749:2749))
        (PORT d[1] (2101:2101:2101) (2065:2065:2065))
        (PORT d[2] (2390:2390:2390) (2350:2350:2350))
        (PORT d[3] (3008:3008:3008) (3071:3071:3071))
        (PORT d[4] (2896:2896:2896) (2833:2833:2833))
        (PORT d[5] (2631:2631:2631) (2580:2580:2580))
        (PORT d[6] (2196:2196:2196) (2200:2200:2200))
        (PORT d[7] (2364:2364:2364) (2305:2305:2305))
        (PORT d[8] (2833:2833:2833) (2855:2855:2855))
        (PORT d[9] (2837:2837:2837) (2827:2827:2827))
        (PORT d[10] (2115:2115:2115) (2089:2089:2089))
        (PORT d[11] (2375:2375:2375) (2320:2320:2320))
        (PORT d[12] (3017:3017:3017) (2922:2922:2922))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (PORT d[0] (1871:1871:1871) (1805:1805:1805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1371:1371:1371))
        (PORT datab (1647:1647:1647) (1615:1615:1615))
        (PORT datac (352:352:352) (342:342:342))
        (PORT datad (1948:1948:1948) (1889:1889:1889))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[19\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1709:1709:1709) (1687:1687:1687))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[19\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (1714:1714:1714) (1689:1689:1689))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1889:1889:1889))
        (PORT datab (1037:1037:1037) (983:983:983))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|estado_atual\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5526:5526:5526) (5709:5709:5709))
        (PORT datad (1441:1441:1441) (1362:1362:1362))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|estado_atual\.espera_3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1943:1943:1943))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[27\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1702:1702:1702) (1679:1679:1679))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[27\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datac (1736:1736:1736) (1710:1710:1710))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (985:985:985))
        (PORT datab (1374:1374:1374) (1331:1331:1331))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datad (1725:1725:1725) (1699:1699:1699))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (1049:1049:1049) (1024:1024:1024))
        (PORT datac (1010:1010:1010) (966:966:966))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (374:374:374))
        (PORT datab (388:388:388) (373:373:373))
        (PORT datac (388:388:388) (370:370:370))
        (PORT datad (676:676:676) (648:648:648))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (401:401:401))
        (PORT datab (216:216:216) (243:243:243))
        (PORT datac (549:549:549) (506:506:506))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datac (1693:1693:1693) (1677:1677:1677))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (3464:3464:3464) (3276:3276:3276))
        (PORT datad (3528:3528:3528) (3303:3303:3303))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2114:2114:2114))
        (PORT d[1] (1969:1969:1969) (1997:1997:1997))
        (PORT d[2] (1745:1745:1745) (1708:1708:1708))
        (PORT d[3] (1572:1572:1572) (1594:1594:1594))
        (PORT d[4] (2356:2356:2356) (2391:2391:2391))
        (PORT d[5] (2324:2324:2324) (2272:2272:2272))
        (PORT d[6] (1718:1718:1718) (1688:1688:1688))
        (PORT d[7] (2389:2389:2389) (2351:2351:2351))
        (PORT d[8] (1797:1797:1797) (1782:1782:1782))
        (PORT d[9] (2068:2068:2068) (2018:2018:2018))
        (PORT d[10] (2192:2192:2192) (2197:2197:2197))
        (PORT d[11] (2004:2004:2004) (1975:1975:1975))
        (PORT d[12] (1424:1424:1424) (1413:1413:1413))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
        (PORT d[0] (1527:1527:1527) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2141:2141:2141))
        (PORT d[1] (2398:2398:2398) (2361:2361:2361))
        (PORT d[2] (2155:2155:2155) (2161:2161:2161))
        (PORT d[3] (2538:2538:2538) (2545:2545:2545))
        (PORT d[4] (2510:2510:2510) (2508:2508:2508))
        (PORT d[5] (2248:2248:2248) (2193:2193:2193))
        (PORT d[6] (1986:1986:1986) (2016:2016:2016))
        (PORT d[7] (2188:2188:2188) (2191:2191:2191))
        (PORT d[8] (1879:1879:1879) (1893:1893:1893))
        (PORT d[9] (1926:1926:1926) (1932:1932:1932))
        (PORT d[10] (1867:1867:1867) (1873:1873:1873))
        (PORT d[11] (2205:2205:2205) (2208:2208:2208))
        (PORT d[12] (2160:2160:2160) (2183:2183:2183))
        (PORT clk (2225:2225:2225) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2249:2249:2249))
        (PORT d[0] (1661:1661:1661) (1626:1626:1626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[62\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1098:1098:1098))
        (PORT datab (1444:1444:1444) (1408:1408:1408))
        (PORT datac (1091:1091:1091) (1114:1114:1114))
        (PORT datad (1674:1674:1674) (1628:1628:1628))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2434:2434:2434))
        (PORT d[1] (3024:3024:3024) (3050:3050:3050))
        (PORT d[2] (2806:2806:2806) (2806:2806:2806))
        (PORT d[3] (2324:2324:2324) (2384:2384:2384))
        (PORT d[4] (2657:2657:2657) (2628:2628:2628))
        (PORT d[5] (2987:2987:2987) (2963:2963:2963))
        (PORT d[6] (2786:2786:2786) (2784:2784:2784))
        (PORT d[7] (2676:2676:2676) (2649:2649:2649))
        (PORT d[8] (2471:2471:2471) (2478:2478:2478))
        (PORT d[9] (3237:3237:3237) (3253:3253:3253))
        (PORT d[10] (2797:2797:2797) (2794:2794:2794))
        (PORT d[11] (2753:2753:2753) (2718:2718:2718))
        (PORT d[12] (3019:3019:3019) (2984:2984:2984))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2223:2223:2223))
        (PORT d[0] (2057:2057:2057) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2183:2183:2183))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1958:1958:1958))
        (PORT d[1] (2237:2237:2237) (2238:2238:2238))
        (PORT d[2] (2049:2049:2049) (2023:2023:2023))
        (PORT d[3] (1926:1926:1926) (1968:1968:1968))
        (PORT d[4] (2257:2257:2257) (2278:2278:2278))
        (PORT d[5] (2807:2807:2807) (2820:2820:2820))
        (PORT d[6] (2093:2093:2093) (2081:2081:2081))
        (PORT d[7] (2582:2582:2582) (2628:2628:2628))
        (PORT d[8] (2440:2440:2440) (2461:2461:2461))
        (PORT d[9] (2749:2749:2749) (2718:2718:2718))
        (PORT d[10] (2834:2834:2834) (2831:2831:2831))
        (PORT d[11] (2133:2133:2133) (2132:2132:2132))
        (PORT d[12] (1948:1948:1948) (2000:2000:2000))
        (PORT clk (2208:2208:2208) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2231:2231:2231))
        (PORT d[0] (1919:1919:1919) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[62\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1096:1096:1096))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2112:2112:2112) (2112:2112:2112))
        (PORT datad (1886:1886:1886) (1831:1831:1831))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[62\])
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (1705:1705:1705) (1684:1684:1684))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[62\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1701:1701:1701) (1675:1675:1675))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2138:2138:2138))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (192:192:192) (225:225:225))
        (PORT datad (688:688:688) (655:655:655))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (1715:1715:1715) (1693:1693:1693))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[46\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (262:262:262))
        (PORT datac (371:371:371) (362:362:362))
        (PORT datad (1721:1721:1721) (1694:1694:1694))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1307:1307:1307))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (993:993:993) (950:950:950))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2292:2292:2292))
        (PORT d[1] (2540:2540:2540) (2537:2537:2537))
        (PORT d[2] (2272:2272:2272) (2298:2298:2298))
        (PORT d[3] (2301:2301:2301) (2328:2328:2328))
        (PORT d[4] (1977:1977:1977) (2012:2012:2012))
        (PORT d[5] (2694:2694:2694) (2653:2653:2653))
        (PORT d[6] (2287:2287:2287) (2299:2299:2299))
        (PORT d[7] (2335:2335:2335) (2377:2377:2377))
        (PORT d[8] (1958:1958:1958) (1999:1999:1999))
        (PORT d[9] (2453:2453:2453) (2441:2441:2441))
        (PORT d[10] (2225:2225:2225) (2245:2245:2245))
        (PORT d[11] (2109:2109:2109) (2108:2108:2108))
        (PORT d[12] (1844:1844:1844) (1853:1853:1853))
        (PORT clk (2206:2206:2206) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2230:2230:2230))
        (PORT d[0] (1692:1692:1692) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2190:2190:2190))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1870:1870:1870))
        (PORT d[1] (2800:2800:2800) (2739:2739:2739))
        (PORT d[2] (2068:2068:2068) (2020:2020:2020))
        (PORT d[3] (2291:2291:2291) (2325:2325:2325))
        (PORT d[4] (1973:1973:1973) (2014:2014:2014))
        (PORT d[5] (2860:2860:2860) (2761:2761:2761))
        (PORT d[6] (1802:1802:1802) (1794:1794:1794))
        (PORT d[7] (2292:2292:2292) (2333:2333:2333))
        (PORT d[8] (1858:1858:1858) (1870:1870:1870))
        (PORT d[9] (2721:2721:2721) (2665:2665:2665))
        (PORT d[10] (1864:1864:1864) (1878:1878:1878))
        (PORT d[11] (2420:2420:2420) (2397:2397:2397))
        (PORT d[12] (1756:1756:1756) (1764:1764:1764))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (PORT d[0] (1823:1823:1823) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2204:2204:2204))
        (PORT d[1] (2098:2098:2098) (2065:2065:2065))
        (PORT d[2] (2143:2143:2143) (2125:2125:2125))
        (PORT d[3] (2864:2864:2864) (2867:2867:2867))
        (PORT d[4] (2620:2620:2620) (2650:2650:2650))
        (PORT d[5] (2308:2308:2308) (2267:2267:2267))
        (PORT d[6] (2323:2323:2323) (2364:2364:2364))
        (PORT d[7] (3028:3028:3028) (3070:3070:3070))
        (PORT d[8] (2093:2093:2093) (2081:2081:2081))
        (PORT d[9] (2135:2135:2135) (2100:2100:2100))
        (PORT d[10] (2263:2263:2263) (2296:2296:2296))
        (PORT d[11] (2182:2182:2182) (2173:2173:2173))
        (PORT d[12] (2191:2191:2191) (2203:2203:2203))
        (PORT clk (2226:2226:2226) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2249:2249:2249))
        (PORT d[0] (1708:1708:1708) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2209:2209:2209))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[38\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1656:1656:1656))
        (PORT datab (1123:1123:1123) (1127:1127:1127))
        (PORT datac (1939:1939:1939) (1866:1866:1866))
        (PORT datad (2027:2027:2027) (1987:1987:1987))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[38\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1885:1885:1885))
        (PORT datab (1390:1390:1390) (1375:1375:1375))
        (PORT datac (1736:1736:1736) (1723:1723:1723))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[38\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1717:1717:1717) (1694:1694:1694))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[38\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (1722:1722:1722) (1696:1696:1696))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1191:1191:1191))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (994:994:994) (951:951:951))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2328:2328:2328))
        (PORT d[1] (2330:2330:2330) (2376:2376:2376))
        (PORT d[2] (2363:2363:2363) (2319:2319:2319))
        (PORT d[3] (1966:1966:1966) (2006:2006:2006))
        (PORT d[4] (2377:2377:2377) (2329:2329:2329))
        (PORT d[5] (2646:2646:2646) (2599:2599:2599))
        (PORT d[6] (2578:2578:2578) (2568:2568:2568))
        (PORT d[7] (2346:2346:2346) (2315:2315:2315))
        (PORT d[8] (2285:2285:2285) (2305:2305:2305))
        (PORT d[9] (2819:2819:2819) (2820:2820:2820))
        (PORT d[10] (2685:2685:2685) (2651:2651:2651))
        (PORT d[11] (2407:2407:2407) (2376:2376:2376))
        (PORT d[12] (2188:2188:2188) (2208:2208:2208))
        (PORT clk (2165:2165:2165) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2192:2192:2192))
        (PORT d[0] (1632:1632:1632) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2256:2256:2256))
        (PORT d[1] (1944:1944:1944) (1963:1963:1963))
        (PORT d[2] (2246:2246:2246) (2263:2263:2263))
        (PORT d[3] (2170:2170:2170) (2177:2177:2177))
        (PORT d[4] (1732:1732:1732) (1692:1692:1692))
        (PORT d[5] (2306:2306:2306) (2255:2255:2255))
        (PORT d[6] (2432:2432:2432) (2392:2392:2392))
        (PORT d[7] (2179:2179:2179) (2185:2185:2185))
        (PORT d[8] (2075:2075:2075) (2074:2074:2074))
        (PORT d[9] (2478:2478:2478) (2433:2433:2433))
        (PORT d[10] (2471:2471:2471) (2444:2444:2444))
        (PORT d[11] (2112:2112:2112) (2111:2111:2111))
        (PORT d[12] (1954:1954:1954) (2008:2008:2008))
        (PORT clk (2231:2231:2231) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2254:2254:2254))
        (PORT d[0] (1860:1860:1860) (1742:1742:1742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1041:1041:1041))
        (PORT datab (890:890:890) (926:926:926))
        (PORT datac (1066:1066:1066) (1071:1071:1071))
        (PORT datad (1782:1782:1782) (1673:1673:1673))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1499:1499:1499))
        (PORT datab (806:806:806) (822:822:822))
        (PORT datac (1850:1850:1850) (1801:1801:1801))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1748:1748:1748) (1733:1733:1733))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (677:677:677) (647:647:647))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[22\])
    (DELAY
      (ABSOLUTE
        (PORT datab (719:719:719) (680:680:680))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1718:1718:1718) (1691:1691:1691))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1044:1044:1044))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (2126:2126:2126) (2029:2029:2029))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2538:2538:2538))
        (PORT d[1] (2718:2718:2718) (2658:2658:2658))
        (PORT d[2] (2751:2751:2751) (2720:2720:2720))
        (PORT d[3] (2644:2644:2644) (2687:2687:2687))
        (PORT d[4] (2520:2520:2520) (2518:2518:2518))
        (PORT d[5] (3017:3017:3017) (2975:2975:2975))
        (PORT d[6] (2498:2498:2498) (2484:2484:2484))
        (PORT d[7] (2640:2640:2640) (2704:2704:2704))
        (PORT d[8] (2472:2472:2472) (2462:2462:2462))
        (PORT d[9] (2311:2311:2311) (2365:2365:2365))
        (PORT d[10] (2583:2583:2583) (2631:2631:2631))
        (PORT d[11] (2191:2191:2191) (2190:2190:2190))
        (PORT d[12] (2760:2760:2760) (2718:2718:2718))
        (PORT clk (2191:2191:2191) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2215:2215:2215))
        (PORT d[0] (1945:1945:1945) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2987:2987:2987))
        (PORT d[1] (2648:2648:2648) (2674:2674:2674))
        (PORT d[2] (2189:2189:2189) (2221:2221:2221))
        (PORT d[3] (2300:2300:2300) (2352:2352:2352))
        (PORT d[4] (2455:2455:2455) (2434:2434:2434))
        (PORT d[5] (2684:2684:2684) (2661:2661:2661))
        (PORT d[6] (2519:2519:2519) (2538:2538:2538))
        (PORT d[7] (2807:2807:2807) (2804:2804:2804))
        (PORT d[8] (2555:2555:2555) (2576:2576:2576))
        (PORT d[9] (2582:2582:2582) (2599:2599:2599))
        (PORT d[10] (2591:2591:2591) (2640:2640:2640))
        (PORT d[11] (2532:2532:2532) (2555:2555:2555))
        (PORT d[12] (2163:2163:2163) (2170:2170:2170))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (PORT d[0] (2192:2192:2192) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2196:2196:2196))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2361:2361:2361))
        (PORT d[1] (2944:2944:2944) (2984:2984:2984))
        (PORT d[2] (2063:2063:2063) (2056:2056:2056))
        (PORT d[3] (2326:2326:2326) (2372:2372:2372))
        (PORT d[4] (2261:2261:2261) (2181:2181:2181))
        (PORT d[5] (2576:2576:2576) (2546:2546:2546))
        (PORT d[6] (2386:2386:2386) (2430:2430:2430))
        (PORT d[7] (2701:2701:2701) (2780:2780:2780))
        (PORT d[8] (2271:2271:2271) (2318:2318:2318))
        (PORT d[9] (2665:2665:2665) (2706:2706:2706))
        (PORT d[10] (2438:2438:2438) (2438:2438:2438))
        (PORT d[11] (2740:2740:2740) (2736:2736:2736))
        (PORT d[12] (2384:2384:2384) (2345:2345:2345))
        (PORT clk (2200:2200:2200) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2224:2224:2224))
        (PORT d[0] (1757:1757:1757) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2184:2184:2184))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1178:1178:1178))
        (PORT datab (1104:1104:1104) (1110:1110:1110))
        (PORT datac (1751:1751:1751) (1726:1726:1726))
        (PORT datad (1564:1564:1564) (1479:1479:1479))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1848:1848:1848))
        (PORT datab (1105:1105:1105) (1112:1112:1112))
        (PORT datac (1840:1840:1840) (1828:1828:1828))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (269:269:269))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (1696:1696:1696) (1670:1670:1670))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (1709:1709:1709) (1684:1684:1684))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1239:1239:1239))
        (PORT datab (1545:1545:1545) (1487:1487:1487))
        (PORT datac (686:686:686) (653:653:653))
        (PORT datad (657:657:657) (629:629:629))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (1941:1941:1941))
        (PORT d[1] (2339:2339:2339) (2387:2387:2387))
        (PORT d[2] (2379:2379:2379) (2332:2332:2332))
        (PORT d[3] (2259:2259:2259) (2271:2271:2271))
        (PORT d[4] (2292:2292:2292) (2224:2224:2224))
        (PORT d[5] (1928:1928:1928) (1836:1836:1836))
        (PORT d[6] (2004:2004:2004) (2040:2040:2040))
        (PORT d[7] (2362:2362:2362) (2433:2433:2433))
        (PORT d[8] (1903:1903:1903) (1945:1945:1945))
        (PORT d[9] (2358:2358:2358) (2409:2409:2409))
        (PORT d[10] (2424:2424:2424) (2418:2418:2418))
        (PORT d[11] (2406:2406:2406) (2386:2386:2386))
        (PORT d[12] (2283:2283:2283) (2238:2238:2238))
        (PORT clk (2178:2178:2178) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2201:2201:2201))
        (PORT d[0] (1773:1773:1773) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1947:1947:1947))
        (PORT d[1] (1620:1620:1620) (1635:1635:1635))
        (PORT d[2] (1461:1461:1461) (1448:1448:1448))
        (PORT d[3] (1937:1937:1937) (1960:1960:1960))
        (PORT d[4] (1901:1901:1901) (1813:1813:1813))
        (PORT d[5] (1628:1628:1628) (1548:1548:1548))
        (PORT d[6] (1961:1961:1961) (1993:1993:1993))
        (PORT d[7] (2312:2312:2312) (2377:2377:2377))
        (PORT d[8] (1779:1779:1779) (1768:1768:1768))
        (PORT d[9] (2337:2337:2337) (2389:2389:2389))
        (PORT d[10] (2379:2379:2379) (2359:2359:2359))
        (PORT d[11] (2066:2066:2066) (2045:2045:2045))
        (PORT d[12] (1942:1942:1942) (1890:1890:1890))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2245:2245:2245))
        (PORT d[0] (1231:1231:1231) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1802:1802:1802))
        (PORT d[1] (2061:2061:2061) (1984:1984:1984))
        (PORT d[2] (1799:1799:1799) (1782:1782:1782))
        (PORT d[3] (2134:2134:2134) (2121:2121:2121))
        (PORT d[4] (2318:2318:2318) (2375:2375:2375))
        (PORT d[5] (2874:2874:2874) (2882:2882:2882))
        (PORT d[6] (1809:1809:1809) (1788:1788:1788))
        (PORT d[7] (1787:1787:1787) (1776:1776:1776))
        (PORT d[8] (2459:2459:2459) (2442:2442:2442))
        (PORT d[9] (2157:2157:2157) (2108:2108:2108))
        (PORT d[10] (1816:1816:1816) (1790:1790:1790))
        (PORT d[11] (2830:2830:2830) (2842:2842:2842))
        (PORT d[12] (1462:1462:1462) (1473:1473:1473))
        (PORT clk (2238:2238:2238) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2260:2260:2260))
        (PORT d[0] (1489:1489:1489) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[30\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (915:915:915))
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (1190:1190:1190) (1092:1092:1092))
        (PORT datad (1240:1240:1240) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (1958:1958:1958))
        (PORT d[1] (2470:2470:2470) (2410:2410:2410))
        (PORT d[2] (2321:2321:2321) (2224:2224:2224))
        (PORT d[3] (1920:1920:1920) (1954:1954:1954))
        (PORT d[4] (2207:2207:2207) (2218:2218:2218))
        (PORT d[5] (2337:2337:2337) (2286:2286:2286))
        (PORT d[6] (2084:2084:2084) (2060:2060:2060))
        (PORT d[7] (1937:1937:1937) (1983:1983:1983))
        (PORT d[8] (2055:2055:2055) (2053:2053:2053))
        (PORT d[9] (2478:2478:2478) (2432:2432:2432))
        (PORT d[10] (2140:2140:2140) (2125:2125:2125))
        (PORT d[11] (2099:2099:2099) (2098:2098:2098))
        (PORT d[12] (1987:1987:1987) (2041:2041:2041))
        (PORT clk (2233:2233:2233) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2256:2256:2256))
        (PORT d[0] (1807:1807:1807) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2216:2216:2216))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[30\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (912:912:912))
        (PORT datab (1411:1411:1411) (1391:1391:1391))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1763:1763:1763) (1673:1673:1673))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[30\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (688:688:688) (652:652:652))
        (PORT datad (1718:1718:1718) (1696:1696:1696))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[30\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (1296:1296:1296) (1212:1212:1212))
        (PORT datad (1715:1715:1715) (1691:1691:1691))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1434:1434:1434))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1269:1269:1269) (1202:1202:1202))
        (PORT datad (648:648:648) (626:626:626))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (370:370:370))
        (PORT datab (383:383:383) (371:371:371))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector11\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (425:425:425) (396:396:396))
        (PORT datac (567:567:567) (518:518:518))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (1701:1701:1701) (1685:1685:1685))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (4029:4029:4029) (3775:3775:3775))
        (PORT datad (3833:3833:3833) (3597:3597:3597))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2458:2458:2458))
        (PORT d[1] (2764:2764:2764) (2824:2824:2824))
        (PORT d[2] (2143:2143:2143) (2137:2137:2137))
        (PORT d[3] (2474:2474:2474) (2435:2435:2435))
        (PORT d[4] (2408:2408:2408) (2376:2376:2376))
        (PORT d[5] (2553:2553:2553) (2469:2469:2469))
        (PORT d[6] (1972:1972:1972) (1995:1995:1995))
        (PORT d[7] (2436:2436:2436) (2416:2416:2416))
        (PORT d[8] (2487:2487:2487) (2500:2500:2500))
        (PORT d[9] (2986:2986:2986) (3037:3037:3037))
        (PORT d[10] (2201:2201:2201) (2188:2188:2188))
        (PORT d[11] (2812:2812:2812) (2846:2846:2846))
        (PORT d[12] (1825:1825:1825) (1853:1853:1853))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2192:2192:2192))
        (PORT d[0] (1908:1908:1908) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1661:1661:1661))
        (PORT d[1] (2032:2032:2032) (1980:1980:1980))
        (PORT d[2] (1705:1705:1705) (1664:1664:1664))
        (PORT d[3] (1475:1475:1475) (1470:1470:1470))
        (PORT d[4] (1834:1834:1834) (1827:1827:1827))
        (PORT d[5] (1956:1956:1956) (1898:1898:1898))
        (PORT d[6] (2278:2278:2278) (2292:2292:2292))
        (PORT d[7] (2569:2569:2569) (2612:2612:2612))
        (PORT d[8] (1973:1973:1973) (1946:1946:1946))
        (PORT d[9] (1547:1547:1547) (1557:1557:1557))
        (PORT d[10] (2153:2153:2153) (2154:2154:2154))
        (PORT d[11] (1775:1775:1775) (1755:1755:1755))
        (PORT d[12] (2121:2121:2121) (2090:2090:2090))
        (PORT clk (2222:2222:2222) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (PORT d[0] (1838:1838:1838) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2206:2206:2206))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1591:1591:1591))
        (PORT d[1] (1962:1962:1962) (1968:1968:1968))
        (PORT d[2] (2229:2229:2229) (2121:2121:2121))
        (PORT d[3] (2228:2228:2228) (2247:2247:2247))
        (PORT d[4] (1983:1983:1983) (2024:2024:2024))
        (PORT d[5] (2277:2277:2277) (2227:2227:2227))
        (PORT d[6] (1745:1745:1745) (1729:1729:1729))
        (PORT d[7] (2158:2158:2158) (2171:2171:2171))
        (PORT d[8] (1927:1927:1927) (1859:1859:1859))
        (PORT d[9] (2125:2125:2125) (2099:2099:2099))
        (PORT d[10] (2182:2182:2182) (2179:2179:2179))
        (PORT d[11] (1787:1787:1787) (1772:1772:1772))
        (PORT d[12] (2302:2302:2302) (2338:2338:2338))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (PORT d[0] (1465:1465:1465) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[25\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1690:1690:1690) (1635:1635:1635))
        (PORT datab (803:803:803) (838:838:838))
        (PORT datac (1584:1584:1584) (1506:1506:1506))
        (PORT datad (1649:1649:1649) (1589:1589:1589))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[25\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (2026:2026:2026))
        (PORT datab (1079:1079:1079) (1066:1066:1066))
        (PORT datac (2175:2175:2175) (2077:2077:2077))
        (PORT datad (357:357:357) (341:341:341))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[25\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1718:1718:1718) (1696:1696:1696))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1726:1726:1726) (1699:1699:1699))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1300:1300:1300))
        (PORT datab (980:980:980) (931:931:931))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[49\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datad (1735:1735:1735) (1711:1711:1711))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datac (1004:1004:1004) (974:974:974))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (379:379:379) (361:361:361))
        (PORT datad (2528:2528:2528) (2485:2485:2485))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2223:2223:2223))
        (PORT d[1] (2466:2466:2466) (2425:2425:2425))
        (PORT d[2] (2513:2513:2513) (2517:2517:2517))
        (PORT d[3] (2601:2601:2601) (2645:2645:2645))
        (PORT d[4] (2485:2485:2485) (2477:2477:2477))
        (PORT d[5] (2957:2957:2957) (2915:2915:2915))
        (PORT d[6] (2255:2255:2255) (2255:2255:2255))
        (PORT d[7] (2627:2627:2627) (2688:2688:2688))
        (PORT d[8] (2442:2442:2442) (2428:2428:2428))
        (PORT d[9] (1974:1974:1974) (2008:2008:2008))
        (PORT d[10] (2594:2594:2594) (2640:2640:2640))
        (PORT d[11] (2138:2138:2138) (2137:2137:2137))
        (PORT d[12] (2457:2457:2457) (2442:2442:2442))
        (PORT clk (2181:2181:2181) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2205:2205:2205))
        (PORT d[0] (1931:1931:1931) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2165:2165:2165))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1297:1297:1297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2287:2287:2287))
        (PORT d[1] (2727:2727:2727) (2790:2790:2790))
        (PORT d[2] (2230:2230:2230) (2248:2248:2248))
        (PORT d[3] (2584:2584:2584) (2617:2617:2617))
        (PORT d[4] (2746:2746:2746) (2789:2789:2789))
        (PORT d[5] (2626:2626:2626) (2581:2581:2581))
        (PORT d[6] (2712:2712:2712) (2741:2741:2741))
        (PORT d[7] (2580:2580:2580) (2626:2626:2626))
        (PORT d[8] (2469:2469:2469) (2492:2492:2492))
        (PORT d[9] (2805:2805:2805) (2777:2777:2777))
        (PORT d[10] (2662:2662:2662) (2585:2585:2585))
        (PORT d[11] (2128:2128:2128) (2132:2132:2132))
        (PORT d[12] (2252:2252:2252) (2308:2308:2308))
        (PORT clk (2177:2177:2177) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2201:2201:2201))
        (PORT d[0] (1945:1945:1945) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1911:1911:1911) (1954:1954:1954))
        (PORT d[1] (2610:2610:2610) (2637:2637:2637))
        (PORT d[2] (2089:2089:2089) (2045:2045:2045))
        (PORT d[3] (1909:1909:1909) (1933:1933:1933))
        (PORT d[4] (1961:1961:1961) (1906:1906:1906))
        (PORT d[5] (2560:2560:2560) (2529:2529:2529))
        (PORT d[6] (2053:2053:2053) (2086:2086:2086))
        (PORT d[7] (2710:2710:2710) (2767:2767:2767))
        (PORT d[8] (2241:2241:2241) (2270:2270:2270))
        (PORT d[9] (2352:2352:2352) (2403:2403:2403))
        (PORT d[10] (2404:2404:2404) (2396:2396:2396))
        (PORT d[11] (2336:2336:2336) (2309:2309:2309))
        (PORT d[12] (2303:2303:2303) (2262:2262:2262))
        (PORT clk (2162:2162:2162) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2186:2186:2186))
        (PORT d[0] (1828:1828:1828) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2146:2146:2146))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2248:2248:2248))
        (PORT d[1] (2342:2342:2342) (2391:2391:2391))
        (PORT d[2] (2080:2080:2080) (2067:2067:2067))
        (PORT d[3] (2256:2256:2256) (2261:2261:2261))
        (PORT d[4] (1986:1986:1986) (1937:1937:1937))
        (PORT d[5] (2714:2714:2714) (2698:2698:2698))
        (PORT d[6] (2362:2362:2362) (2392:2392:2392))
        (PORT d[7] (2639:2639:2639) (2717:2717:2717))
        (PORT d[8] (2099:2099:2099) (2091:2091:2091))
        (PORT d[9] (2556:2556:2556) (2566:2566:2566))
        (PORT d[10] (2161:2161:2161) (2172:2172:2172))
        (PORT d[11] (2173:2173:2173) (2166:2166:2166))
        (PORT d[12] (2308:2308:2308) (2269:2269:2269))
        (PORT clk (2171:2171:2171) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2195:2195:2195))
        (PORT d[0] (1779:1779:1779) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2155:2155:2155))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (859:859:859) (910:910:910))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (1504:1504:1504) (1422:1422:1422))
        (PORT datad (1798:1798:1798) (1676:1676:1676))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (761:761:761))
        (PORT datab (1707:1707:1707) (1696:1696:1696))
        (PORT datac (2116:2116:2116) (2038:2038:2038))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (1716:1716:1716) (1692:1692:1692))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (1702:1702:1702) (1678:1678:1678))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1871:1871:1871) (1806:1806:1806))
        (PORT datab (1032:1032:1032) (976:976:976))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2405:2405:2405))
        (PORT d[1] (2400:2400:2400) (2457:2457:2457))
        (PORT d[2] (2802:2802:2802) (2813:2813:2813))
        (PORT d[3] (2557:2557:2557) (2564:2564:2564))
        (PORT d[4] (2399:2399:2399) (2356:2356:2356))
        (PORT d[5] (2727:2727:2727) (2680:2680:2680))
        (PORT d[6] (2738:2738:2738) (2801:2801:2801))
        (PORT d[7] (2627:2627:2627) (2569:2569:2569))
        (PORT d[8] (2662:2662:2662) (2699:2699:2699))
        (PORT d[9] (2724:2724:2724) (2804:2804:2804))
        (PORT d[10] (2685:2685:2685) (2642:2642:2642))
        (PORT d[11] (2171:2171:2171) (2174:2174:2174))
        (PORT d[12] (2433:2433:2433) (2426:2426:2426))
        (PORT clk (2171:2171:2171) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2197:2197:2197))
        (PORT d[0] (1967:1967:1967) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2157:2157:2157))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2600:2600:2600))
        (PORT d[1] (2584:2584:2584) (2614:2614:2614))
        (PORT d[2] (2308:2308:2308) (2360:2360:2360))
        (PORT d[3] (2580:2580:2580) (2606:2606:2606))
        (PORT d[4] (2319:2319:2319) (2367:2367:2367))
        (PORT d[5] (3070:3070:3070) (3023:3023:3023))
        (PORT d[6] (2714:2714:2714) (2703:2703:2703))
        (PORT d[7] (2541:2541:2541) (2560:2560:2560))
        (PORT d[8] (2255:2255:2255) (2286:2286:2286))
        (PORT d[9] (2744:2744:2744) (2726:2726:2726))
        (PORT d[10] (2254:2254:2254) (2274:2274:2274))
        (PORT d[11] (2484:2484:2484) (2495:2495:2495))
        (PORT d[12] (2168:2168:2168) (2197:2197:2197))
        (PORT clk (2159:2159:2159) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2184:2184:2184))
        (PORT d[0] (2265:2265:2265) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1996:1996:1996))
        (PORT d[1] (2011:2011:2011) (2049:2049:2049))
        (PORT d[2] (2075:2075:2075) (2029:2029:2029))
        (PORT d[3] (1911:1911:1911) (1911:1911:1911))
        (PORT d[4] (2324:2324:2324) (2276:2276:2276))
        (PORT d[5] (2923:2923:2923) (2852:2852:2852))
        (PORT d[6] (1822:1822:1822) (1815:1815:1815))
        (PORT d[7] (2727:2727:2727) (2667:2667:2667))
        (PORT d[8] (1851:1851:1851) (1858:1858:1858))
        (PORT d[9] (2370:2370:2370) (2302:2302:2302))
        (PORT d[10] (2688:2688:2688) (2644:2644:2644))
        (PORT d[11] (2316:2316:2316) (2268:2268:2268))
        (PORT d[12] (1452:1452:1452) (1451:1451:1451))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (PORT d[0] (1499:1499:1499) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1755:1755:1755))
        (PORT d[1] (1723:1723:1723) (1679:1679:1679))
        (PORT d[2] (1681:1681:1681) (1632:1632:1632))
        (PORT d[3] (1480:1480:1480) (1465:1465:1465))
        (PORT d[4] (1859:1859:1859) (1851:1851:1851))
        (PORT d[5] (1995:1995:1995) (1937:1937:1937))
        (PORT d[6] (2257:2257:2257) (2274:2274:2274))
        (PORT d[7] (2537:2537:2537) (2581:2581:2581))
        (PORT d[8] (2000:2000:2000) (1976:1976:1976))
        (PORT d[9] (1591:1591:1591) (1598:1598:1598))
        (PORT d[10] (2164:2164:2164) (2165:2165:2165))
        (PORT d[11] (1795:1795:1795) (1773:1773:1773))
        (PORT d[12] (1757:1757:1757) (1739:1739:1739))
        (PORT clk (2221:2221:2221) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2245:2245:2245))
        (PORT d[0] (1706:1706:1706) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[57\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1147:1147:1147))
        (PORT datab (470:470:470) (517:517:517))
        (PORT datac (1335:1335:1335) (1293:1293:1293))
        (PORT datad (1712:1712:1712) (1672:1672:1672))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[57\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1066:1066:1066))
        (PORT datab (1723:1723:1723) (1701:1701:1701))
        (PORT datac (2034:2034:2034) (2018:2018:2018))
        (PORT datad (594:594:594) (540:540:540))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[57\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (258:258:258))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (1726:1726:1726) (1699:1699:1699))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (570:570:570))
        (PORT datab (2393:2393:2393) (2291:2291:2291))
        (PORT datac (964:964:964) (892:892:892))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (394:394:394))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (934:934:934) (869:869:869))
        (PORT datad (350:350:350) (332:332:332))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1724:1724:1724))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (208:208:208) (226:226:226))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (286:286:286))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (1162:1162:1162) (1068:1068:1068))
        (PORT datad (222:222:222) (245:245:245))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (514:514:514))
        (PORT datab (984:984:984) (918:918:918))
        (PORT datac (421:421:421) (426:426:426))
        (PORT datad (2927:2927:2927) (2859:2859:2859))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2446:2446:2446))
        (PORT d[1] (2498:2498:2498) (2486:2486:2486))
        (PORT d[2] (2468:2468:2468) (2444:2444:2444))
        (PORT d[3] (2260:2260:2260) (2289:2289:2289))
        (PORT d[4] (2317:2317:2317) (2372:2372:2372))
        (PORT d[5] (2383:2383:2383) (2361:2361:2361))
        (PORT d[6] (2273:2273:2273) (2307:2307:2307))
        (PORT d[7] (2702:2702:2702) (2759:2759:2759))
        (PORT d[8] (2786:2786:2786) (2774:2774:2774))
        (PORT d[9] (2285:2285:2285) (2332:2332:2332))
        (PORT d[10] (2560:2560:2560) (2568:2568:2568))
        (PORT d[11] (2454:2454:2454) (2440:2440:2440))
        (PORT d[12] (2903:2903:2903) (2907:2907:2907))
        (PORT clk (2240:2240:2240) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (PORT d[0] (2029:2029:2029) (2008:2008:2008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2226:2226:2226))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2709:2709:2709))
        (PORT d[1] (1768:1768:1768) (1730:1730:1730))
        (PORT d[2] (2045:2045:2045) (1983:1983:1983))
        (PORT d[3] (2130:2130:2130) (2064:2064:2064))
        (PORT d[4] (2505:2505:2505) (2507:2507:2507))
        (PORT d[5] (2603:2603:2603) (2550:2550:2550))
        (PORT d[6] (1567:1567:1567) (1581:1581:1581))
        (PORT d[7] (2286:2286:2286) (2207:2207:2207))
        (PORT d[8] (2288:2288:2288) (2202:2202:2202))
        (PORT d[9] (2119:2119:2119) (2101:2101:2101))
        (PORT d[10] (2012:2012:2012) (1964:1964:1964))
        (PORT d[11] (2057:2057:2057) (2001:2001:2001))
        (PORT d[12] (2376:2376:2376) (2309:2309:2309))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2209:2209:2209))
        (PORT d[0] (1773:1773:1773) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2138:2138:2138))
        (PORT d[1] (2130:2130:2130) (2092:2092:2092))
        (PORT d[2] (2257:2257:2257) (2285:2285:2285))
        (PORT d[3] (2263:2263:2263) (2288:2288:2288))
        (PORT d[4] (1998:1998:1998) (2046:2046:2046))
        (PORT d[5] (2286:2286:2286) (2236:2236:2236))
        (PORT d[6] (2300:2300:2300) (2317:2317:2317))
        (PORT d[7] (2200:2200:2200) (2229:2229:2229))
        (PORT d[8] (2193:2193:2193) (2191:2191:2191))
        (PORT d[9] (2273:2273:2273) (2289:2289:2289))
        (PORT d[10] (1827:1827:1827) (1824:1824:1824))
        (PORT d[11] (2185:2185:2185) (2186:2186:2186))
        (PORT d[12] (2165:2165:2165) (2181:2181:2181))
        (PORT clk (2214:2214:2214) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2238:2238:2238))
        (PORT d[0] (1935:1935:1935) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[52\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1143:1143:1143))
        (PORT datab (1114:1114:1114) (1138:1138:1138))
        (PORT datac (1710:1710:1710) (1685:1685:1685))
        (PORT datad (1929:1929:1929) (1880:1880:1880))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[52\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (1967:1967:1967))
        (PORT datab (1114:1114:1114) (1138:1138:1138))
        (PORT datac (2092:2092:2092) (2081:2081:2081))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[52\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (191:191:191) (223:223:223))
        (PORT datad (1702:1702:1702) (1677:1677:1677))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[52\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (262:262:262))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datad (1707:1707:1707) (1678:1678:1678))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (823:823:823))
        (PORT datab (1618:1618:1618) (1581:1581:1581))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2527:2527:2527))
        (PORT d[1] (2479:2479:2479) (2468:2468:2468))
        (PORT d[2] (2479:2479:2479) (2449:2449:2449))
        (PORT d[3] (2545:2545:2545) (2561:2561:2561))
        (PORT d[4] (2357:2357:2357) (2409:2409:2409))
        (PORT d[5] (2349:2349:2349) (2312:2312:2312))
        (PORT d[6] (2229:2229:2229) (2259:2259:2259))
        (PORT d[7] (2709:2709:2709) (2766:2766:2766))
        (PORT d[8] (2140:2140:2140) (2141:2141:2141))
        (PORT d[9] (2010:2010:2010) (2040:2040:2040))
        (PORT d[10] (2869:2869:2869) (2860:2860:2860))
        (PORT d[11] (2503:2503:2503) (2514:2514:2514))
        (PORT d[12] (2908:2908:2908) (2913:2913:2913))
        (PORT clk (2241:2241:2241) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2266:2266:2266))
        (PORT d[0] (2044:2044:2044) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (2628:2628:2628))
        (PORT d[1] (2530:2530:2530) (2546:2546:2546))
        (PORT d[2] (2562:2562:2562) (2585:2585:2585))
        (PORT d[3] (2593:2593:2593) (2618:2618:2618))
        (PORT d[4] (2386:2386:2386) (2431:2431:2431))
        (PORT d[5] (3063:3063:3063) (3024:3024:3024))
        (PORT d[6] (2702:2702:2702) (2691:2691:2691))
        (PORT d[7] (2562:2562:2562) (2603:2603:2603))
        (PORT d[8] (2277:2277:2277) (2331:2331:2331))
        (PORT d[9] (2484:2484:2484) (2493:2493:2493))
        (PORT d[10] (2206:2206:2206) (2227:2227:2227))
        (PORT d[11] (2724:2724:2724) (2716:2716:2716))
        (PORT d[12] (2207:2207:2207) (2234:2234:2234))
        (PORT clk (2166:2166:2166) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (PORT d[0] (2024:2024:2024) (2011:2011:2011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2136:2136:2136))
        (PORT d[1] (2188:2188:2188) (2179:2179:2179))
        (PORT d[2] (2062:2062:2062) (2020:2020:2020))
        (PORT d[3] (1906:1906:1906) (1899:1899:1899))
        (PORT d[4] (2337:2337:2337) (2290:2290:2290))
        (PORT d[5] (2924:2924:2924) (2853:2853:2853))
        (PORT d[6] (1815:1815:1815) (1803:1803:1803))
        (PORT d[7] (2388:2388:2388) (2363:2363:2363))
        (PORT d[8] (1844:1844:1844) (1851:1851:1851))
        (PORT d[9] (2377:2377:2377) (2326:2326:2326))
        (PORT d[10] (2662:2662:2662) (2620:2620:2620))
        (PORT d[11] (2059:2059:2059) (2031:2031:2031))
        (PORT d[12] (1436:1436:1436) (1434:1434:1434))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (1487:1487:1487) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2223:2223:2223))
        (PORT d[1] (2454:2454:2454) (2419:2419:2419))
        (PORT d[2] (2468:2468:2468) (2472:2472:2472))
        (PORT d[3] (2581:2581:2581) (2587:2587:2587))
        (PORT d[4] (2556:2556:2556) (2565:2565:2565))
        (PORT d[5] (2978:2978:2978) (2936:2936:2936))
        (PORT d[6] (2235:2235:2235) (2233:2233:2233))
        (PORT d[7] (2599:2599:2599) (2646:2646:2646))
        (PORT d[8] (2395:2395:2395) (2380:2380:2380))
        (PORT d[9] (1951:1951:1951) (1985:1985:1985))
        (PORT d[10] (2586:2586:2586) (2629:2629:2629))
        (PORT d[11] (2144:2144:2144) (2142:2142:2142))
        (PORT d[12] (2480:2480:2480) (2468:2468:2468))
        (PORT clk (2163:2163:2163) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2187:2187:2187))
        (PORT d[0] (1941:1941:1941) (1890:1890:1890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2147:2147:2147))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1280:1280:1280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[36\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (923:923:923))
        (PORT datab (1427:1427:1427) (1350:1350:1350))
        (PORT datac (1359:1359:1359) (1323:1323:1323))
        (PORT datad (1802:1802:1802) (1716:1716:1716))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[36\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (551:551:551))
        (PORT datab (2069:2069:2069) (2046:2046:2046))
        (PORT datac (2084:2084:2084) (2075:2075:2075))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[36\])
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (1722:1722:1722) (1708:1708:1708))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[36\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (1715:1715:1715) (1691:1691:1691))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1013:1013:1013))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (817:817:817) (823:823:823))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2138:2138:2138))
        (PORT d[1] (2439:2439:2439) (2384:2384:2384))
        (PORT d[2] (2492:2492:2492) (2493:2493:2493))
        (PORT d[3] (2280:2280:2280) (2318:2318:2318))
        (PORT d[4] (2368:2368:2368) (2424:2424:2424))
        (PORT d[5] (2329:2329:2329) (2293:2293:2293))
        (PORT d[6] (2239:2239:2239) (2249:2249:2249))
        (PORT d[7] (2234:2234:2234) (2291:2291:2291))
        (PORT d[8] (2209:2209:2209) (2229:2229:2229))
        (PORT d[9] (1930:1930:1930) (1961:1961:1961))
        (PORT d[10] (2237:2237:2237) (2261:2261:2261))
        (PORT d[11] (2119:2119:2119) (2117:2117:2117))
        (PORT d[12] (2448:2448:2448) (2434:2434:2434))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2192:2192:2192))
        (PORT d[0] (1911:1911:1911) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2276:2276:2276))
        (PORT d[1] (1934:1934:1934) (1932:1932:1932))
        (PORT d[2] (1748:1748:1748) (1722:1722:1722))
        (PORT d[3] (1897:1897:1897) (1919:1919:1919))
        (PORT d[4] (1913:1913:1913) (1823:1823:1823))
        (PORT d[5] (1612:1612:1612) (1534:1534:1534))
        (PORT d[6] (2331:2331:2331) (2351:2351:2351))
        (PORT d[7] (2323:2323:2323) (2394:2394:2394))
        (PORT d[8] (2077:2077:2077) (2058:2058:2058))
        (PORT d[9] (2310:2310:2310) (2358:2358:2358))
        (PORT d[10] (2052:2052:2052) (2046:2046:2046))
        (PORT d[11] (2359:2359:2359) (2318:2318:2318))
        (PORT d[12] (1994:1994:1994) (1942:1942:1942))
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (PORT d[0] (1471:1471:1471) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2198:2198:2198))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1982:1982:1982))
        (PORT d[1] (1995:1995:1995) (2034:2034:2034))
        (PORT d[2] (2345:2345:2345) (2285:2285:2285))
        (PORT d[3] (1921:1921:1921) (1961:1961:1961))
        (PORT d[4] (2035:2035:2035) (2002:2002:2002))
        (PORT d[5] (2613:2613:2613) (2572:2572:2572))
        (PORT d[6] (2113:2113:2113) (2090:2090:2090))
        (PORT d[7] (2162:2162:2162) (2132:2132:2132))
        (PORT d[8] (2240:2240:2240) (2264:2264:2264))
        (PORT d[9] (2663:2663:2663) (2587:2587:2587))
        (PORT d[10] (2349:2349:2349) (2323:2323:2323))
        (PORT d[11] (2406:2406:2406) (2375:2375:2375))
        (PORT d[12] (1462:1462:1462) (1462:1462:1462))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (PORT d[0] (1890:1890:1890) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2189:2189:2189))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[44\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1177:1177:1177))
        (PORT datab (1103:1103:1103) (1109:1109:1109))
        (PORT datac (1331:1331:1331) (1301:1301:1301))
        (PORT datad (1312:1312:1312) (1267:1267:1267))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[44\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1363:1363:1363))
        (PORT datab (1099:1099:1099) (1105:1105:1105))
        (PORT datac (1368:1368:1368) (1334:1334:1334))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (665:665:665) (632:632:632))
        (PORT datad (1720:1720:1720) (1699:1699:1699))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[44\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (1707:1707:1707) (1681:1681:1681))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1561:1561:1561) (1484:1484:1484))
        (PORT datab (1256:1256:1256) (1190:1190:1190))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (710:710:710) (677:677:677))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (683:683:683) (652:652:652))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1816:1816:1816))
        (PORT d[1] (2105:2105:2105) (2025:2025:2025))
        (PORT d[2] (2111:2111:2111) (2077:2077:2077))
        (PORT d[3] (2168:2168:2168) (2150:2150:2150))
        (PORT d[4] (2283:2283:2283) (2304:2304:2304))
        (PORT d[5] (2544:2544:2544) (2450:2450:2450))
        (PORT d[6] (1847:1847:1847) (1826:1826:1826))
        (PORT d[7] (2208:2208:2208) (2223:2223:2223))
        (PORT d[8] (2402:2402:2402) (2380:2380:2380))
        (PORT d[9] (2512:2512:2512) (2450:2450:2450))
        (PORT d[10] (1761:1761:1761) (1734:1734:1734))
        (PORT d[11] (2493:2493:2493) (2513:2513:2513))
        (PORT d[12] (1488:1488:1488) (1503:1503:1503))
        (PORT clk (2228:2228:2228) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2251:2251:2251))
        (PORT d[0] (1797:1797:1797) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2391:2391:2391))
        (PORT d[1] (2142:2142:2142) (2126:2126:2126))
        (PORT d[2] (2233:2233:2233) (2261:2261:2261))
        (PORT d[3] (1867:1867:1867) (1853:1853:1853))
        (PORT d[4] (2006:2006:2006) (2065:2065:2065))
        (PORT d[5] (1966:1966:1966) (1906:1906:1906))
        (PORT d[6] (1899:1899:1899) (1906:1906:1906))
        (PORT d[7] (2190:2190:2190) (2215:2215:2215))
        (PORT d[8] (1753:1753:1753) (1749:1749:1749))
        (PORT d[9] (1607:1607:1607) (1627:1627:1627))
        (PORT d[10] (1803:1803:1803) (1797:1797:1797))
        (PORT d[11] (2132:2132:2132) (2136:2136:2136))
        (PORT d[12] (2443:2443:2443) (2434:2434:2434))
        (PORT clk (2238:2238:2238) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2263:2263:2263))
        (PORT d[0] (1612:1612:1612) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2223:2223:2223))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1360:1360:1360))
        (PORT datab (301:301:301) (379:379:379))
        (PORT datac (1788:1788:1788) (1672:1672:1672))
        (PORT datad (1699:1699:1699) (1661:1661:1661))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2244:2244:2244))
        (PORT d[1] (2529:2529:2529) (2532:2532:2532))
        (PORT d[2] (2235:2235:2235) (2244:2244:2244))
        (PORT d[3] (2316:2316:2316) (2343:2343:2343))
        (PORT d[4] (2358:2358:2358) (2400:2400:2400))
        (PORT d[5] (2649:2649:2649) (2577:2577:2577))
        (PORT d[6] (2280:2280:2280) (2304:2304:2304))
        (PORT d[7] (2643:2643:2643) (2686:2686:2686))
        (PORT d[8] (2883:2883:2883) (2887:2887:2887))
        (PORT d[9] (2602:2602:2602) (2635:2635:2635))
        (PORT d[10] (2176:2176:2176) (2185:2185:2185))
        (PORT d[11] (2501:2501:2501) (2521:2521:2521))
        (PORT d[12] (2196:2196:2196) (2242:2242:2242))
        (PORT clk (2176:2176:2176) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2198:2198:2198))
        (PORT d[0] (1998:1998:1998) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2158:2158:2158))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1291:1291:1291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1553:1553:1553))
        (PORT datab (1103:1103:1103) (1100:1100:1100))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2152:2152:2152) (2064:2064:2064))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1727:1727:1727) (1706:1706:1706))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1726:1726:1726) (1700:1700:1700))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (963:963:963))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (1291:1291:1291) (1262:1262:1262))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1536:1536:1536))
        (PORT d[1] (1611:1611:1611) (1623:1623:1623))
        (PORT d[2] (1644:1644:1644) (1564:1564:1564))
        (PORT d[3] (1812:1812:1812) (1811:1811:1811))
        (PORT d[4] (2309:2309:2309) (2342:2342:2342))
        (PORT d[5] (2307:2307:2307) (2258:2258:2258))
        (PORT d[6] (1739:1739:1739) (1721:1721:1721))
        (PORT d[7] (2521:2521:2521) (2520:2520:2520))
        (PORT d[8] (1733:1733:1733) (1716:1716:1716))
        (PORT d[9] (2054:2054:2054) (2022:2022:2022))
        (PORT d[10] (1814:1814:1814) (1684:1684:1684))
        (PORT d[11] (1738:1738:1738) (1720:1720:1720))
        (PORT d[12] (2012:2012:2012) (1972:1972:1972))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (PORT d[0] (1179:1179:1179) (1077:1077:1077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1489:1489:1489))
        (PORT d[1] (1612:1612:1612) (1622:1622:1622))
        (PORT d[2] (1907:1907:1907) (1808:1808:1808))
        (PORT d[3] (2155:2155:2155) (2133:2133:2133))
        (PORT d[4] (2341:2341:2341) (2374:2374:2374))
        (PORT d[5] (1239:1239:1239) (1163:1163:1163))
        (PORT d[6] (1699:1699:1699) (1676:1676:1676))
        (PORT d[7] (2264:2264:2264) (2324:2324:2324))
        (PORT d[8] (1562:1562:1562) (1474:1474:1474))
        (PORT d[9] (2075:2075:2075) (2043:2043:2043))
        (PORT d[10] (1640:1640:1640) (1546:1546:1546))
        (PORT d[11] (1770:1770:1770) (1758:1758:1758))
        (PORT d[12] (1969:1969:1969) (1920:1920:1920))
        (PORT clk (2230:2230:2230) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2254:2254:2254))
        (PORT d[0] (1166:1166:1166) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1866:1866:1866))
        (PORT d[1] (1604:1604:1604) (1604:1604:1604))
        (PORT d[2] (1700:1700:1700) (1662:1662:1662))
        (PORT d[3] (2200:2200:2200) (2193:2193:2193))
        (PORT d[4] (1554:1554:1554) (1463:1463:1463))
        (PORT d[5] (1619:1619:1619) (1531:1531:1531))
        (PORT d[6] (1743:1743:1743) (1720:1720:1720))
        (PORT d[7] (2299:2299:2299) (2366:2366:2366))
        (PORT d[8] (1729:1729:1729) (1706:1706:1706))
        (PORT d[9] (2607:2607:2607) (2642:2642:2642))
        (PORT d[10] (1862:1862:1862) (1751:1751:1751))
        (PORT d[11] (1748:1748:1748) (1736:1736:1736))
        (PORT d[12] (1962:1962:1962) (1913:1913:1913))
        (PORT clk (2225:2225:2225) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (PORT d[0] (1413:1413:1413) (1278:1278:1278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2211:2211:2211))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (817:817:817))
        (PORT datab (1412:1412:1412) (1395:1395:1395))
        (PORT datac (1279:1279:1279) (1193:1193:1193))
        (PORT datad (914:914:914) (845:845:845))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2588:2588:2588))
        (PORT d[1] (2346:2346:2346) (2379:2379:2379))
        (PORT d[2] (2696:2696:2696) (2646:2646:2646))
        (PORT d[3] (2600:2600:2600) (2635:2635:2635))
        (PORT d[4] (2242:2242:2242) (2236:2236:2236))
        (PORT d[5] (2986:2986:2986) (2932:2932:2932))
        (PORT d[6] (2349:2349:2349) (2392:2392:2392))
        (PORT d[7] (2573:2573:2573) (2616:2616:2616))
        (PORT d[8] (2494:2494:2494) (2516:2516:2516))
        (PORT d[9] (2814:2814:2814) (2791:2791:2791))
        (PORT d[10] (2305:2305:2305) (2246:2246:2246))
        (PORT d[11] (2472:2472:2472) (2487:2487:2487))
        (PORT d[12] (2403:2403:2403) (2380:2380:2380))
        (PORT clk (2177:2177:2177) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2201:2201:2201))
        (PORT d[0] (1889:1889:1889) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2161:2161:2161))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (822:822:822))
        (PORT datab (1465:1465:1465) (1363:1363:1363))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2230:2230:2230) (2150:2150:2150))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (379:379:379))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1729:1729:1729) (1703:1703:1703))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (1752:1752:1752) (1730:1730:1730))
        (PORT datad (359:359:359) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1250:1250:1250))
        (PORT datab (1049:1049:1049) (1003:1003:1003))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3041:3041:3041))
        (PORT d[1] (2648:2648:2648) (2674:2674:2674))
        (PORT d[2] (2457:2457:2457) (2462:2462:2462))
        (PORT d[3] (2326:2326:2326) (2350:2350:2350))
        (PORT d[4] (2422:2422:2422) (2402:2402:2402))
        (PORT d[5] (2951:2951:2951) (2916:2916:2916))
        (PORT d[6] (2490:2490:2490) (2508:2508:2508))
        (PORT d[7] (2788:2788:2788) (2788:2788:2788))
        (PORT d[8] (2531:2531:2531) (2553:2553:2553))
        (PORT d[9] (2548:2548:2548) (2568:2568:2568))
        (PORT d[10] (2585:2585:2585) (2634:2634:2634))
        (PORT d[11] (2576:2576:2576) (2596:2596:2596))
        (PORT d[12] (2164:2164:2164) (2172:2172:2172))
        (PORT clk (2214:2214:2214) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (PORT d[0] (2239:2239:2239) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2516:2516:2516))
        (PORT d[1] (2796:2796:2796) (2754:2754:2754))
        (PORT d[2] (2767:2767:2767) (2749:2749:2749))
        (PORT d[3] (2984:2984:2984) (3012:3012:3012))
        (PORT d[4] (2722:2722:2722) (2802:2802:2802))
        (PORT d[5] (2683:2683:2683) (2658:2658:2658))
        (PORT d[6] (2588:2588:2588) (2597:2597:2597))
        (PORT d[7] (2651:2651:2651) (2713:2713:2713))
        (PORT d[8] (2805:2805:2805) (2790:2790:2790))
        (PORT d[9] (2292:2292:2292) (2341:2341:2341))
        (PORT d[10] (2612:2612:2612) (2656:2656:2656))
        (PORT d[11] (2834:2834:2834) (2806:2806:2806))
        (PORT d[12] (2812:2812:2812) (2796:2796:2796))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (PORT d[0] (2026:2026:2026) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2383:2383:2383))
        (PORT d[1] (2345:2345:2345) (2389:2389:2389))
        (PORT d[2] (2477:2477:2477) (2479:2479:2479))
        (PORT d[3] (2345:2345:2345) (2393:2393:2393))
        (PORT d[4] (2382:2382:2382) (2360:2360:2360))
        (PORT d[5] (2998:2998:2998) (2970:2970:2970))
        (PORT d[6] (2536:2536:2536) (2553:2553:2553))
        (PORT d[7] (2795:2795:2795) (2795:2795:2795))
        (PORT d[8] (2153:2153:2153) (2154:2154:2154))
        (PORT d[9] (2542:2542:2542) (2561:2561:2561))
        (PORT d[10] (2596:2596:2596) (2645:2645:2645))
        (PORT d[11] (2533:2533:2533) (2529:2529:2529))
        (PORT d[12] (1860:1860:1860) (1884:1884:1884))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2244:2244:2244))
        (PORT d[0] (1912:1912:1912) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2495:2495:2495))
        (PORT d[1] (2514:2514:2514) (2484:2484:2484))
        (PORT d[2] (2687:2687:2687) (2629:2629:2629))
        (PORT d[3] (2230:2230:2230) (2251:2251:2251))
        (PORT d[4] (2416:2416:2416) (2406:2406:2406))
        (PORT d[5] (2501:2501:2501) (2524:2524:2524))
        (PORT d[6] (2572:2572:2572) (2595:2595:2595))
        (PORT d[7] (3046:3046:3046) (3109:3109:3109))
        (PORT d[8] (2435:2435:2435) (2413:2413:2413))
        (PORT d[9] (2287:2287:2287) (2327:2327:2327))
        (PORT d[10] (2586:2586:2586) (2624:2624:2624))
        (PORT d[11] (2489:2489:2489) (2499:2499:2499))
        (PORT d[12] (2508:2508:2508) (2522:2522:2522))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT d[0] (1961:1961:1961) (1904:1904:1904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (907:907:907))
        (PORT datab (295:295:295) (371:371:371))
        (PORT datac (1895:1895:1895) (1842:1842:1842))
        (PORT datad (2206:2206:2206) (2141:2141:2141))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (762:762:762))
        (PORT datab (2029:2029:2029) (1981:1981:1981))
        (PORT datac (2012:2012:2012) (2000:2000:2000))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (271:271:271))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1703:1703:1703) (1680:1680:1680))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[20\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1716:1716:1716) (1692:1692:1692))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (781:781:781))
        (PORT datab (401:401:401) (389:389:389))
        (PORT datac (1839:1839:1839) (1773:1773:1773))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (378:378:378))
        (PORT datab (388:388:388) (378:378:378))
        (PORT datac (351:351:351) (344:344:344))
        (PORT datad (643:643:643) (610:610:610))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (968:968:968) (880:880:880))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (263:263:263))
        (PORT datac (1704:1704:1704) (1687:1687:1687))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2720:2720:2720) (2662:2662:2662))
        (PORT datad (3832:3832:3832) (3596:3596:3596))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2004:2004:2004))
        (PORT datab (509:509:509) (508:508:508))
        (PORT datac (354:354:354) (336:336:336))
        (PORT datad (420:420:420) (410:410:410))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4027:4027:4027) (3780:3780:3780))
        (PORT datab (3498:3498:3498) (3307:3307:3307))
        (PORT datac (2408:2408:2408) (2376:2376:2376))
        (PORT datad (3529:3529:3529) (3303:3303:3303))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4261:4261:4261) (3946:3946:3946))
        (PORT datac (4037:4037:4037) (3784:3784:3784))
        (PORT datad (3835:3835:3835) (3601:3601:3601))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2461:2461:2461) (2374:2374:2374))
        (PORT datab (732:732:732) (684:684:684))
        (PORT datac (191:191:191) (224:224:224))
        (PORT datad (385:385:385) (379:379:379))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (511:511:511))
        (PORT datab (506:506:506) (504:504:504))
        (PORT datac (422:422:422) (427:427:427))
        (PORT datad (415:415:415) (405:405:405))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[48\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1696:1696:1696) (1667:1667:1667))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (259:259:259))
        (PORT datab (2168:2168:2168) (2080:2080:2080))
        (PORT datac (193:193:193) (224:224:224))
        (PORT datad (1355:1355:1355) (1312:1312:1312))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2368:2368:2368))
        (PORT d[1] (2161:2161:2161) (2164:2164:2164))
        (PORT d[2] (2081:2081:2081) (2055:2055:2055))
        (PORT d[3] (2304:2304:2304) (2330:2330:2330))
        (PORT d[4] (2412:2412:2412) (2358:2358:2358))
        (PORT d[5] (2371:2371:2371) (2333:2333:2333))
        (PORT d[6] (2433:2433:2433) (2412:2412:2412))
        (PORT d[7] (2058:2058:2058) (2031:2031:2031))
        (PORT d[8] (2204:2204:2204) (2218:2218:2218))
        (PORT d[9] (2865:2865:2865) (2866:2866:2866))
        (PORT d[10] (2087:2087:2087) (2092:2092:2092))
        (PORT d[11] (2131:2131:2131) (2127:2127:2127))
        (PORT d[12] (2160:2160:2160) (2179:2179:2179))
        (PORT clk (2139:2139:2139) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2162:2162:2162))
        (PORT d[0] (1610:1610:1610) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2100:2100:2100) (2122:2122:2122))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1254:1254:1254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1255:1255:1255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2157:2157:2157))
        (PORT d[1] (2449:2449:2449) (2425:2425:2425))
        (PORT d[2] (2167:2167:2167) (2172:2172:2172))
        (PORT d[3] (2568:2568:2568) (2578:2578:2578))
        (PORT d[4] (2274:2274:2274) (2294:2294:2294))
        (PORT d[5] (2137:2137:2137) (2147:2147:2147))
        (PORT d[6] (2649:2649:2649) (2672:2672:2672))
        (PORT d[7] (2592:2592:2592) (2626:2626:2626))
        (PORT d[8] (2557:2557:2557) (2562:2562:2562))
        (PORT d[9] (2246:2246:2246) (2264:2264:2264))
        (PORT d[10] (1884:1884:1884) (1890:1890:1890))
        (PORT d[11] (2171:2171:2171) (2174:2174:2174))
        (PORT d[12] (2554:2554:2554) (2591:2591:2591))
        (PORT clk (2205:2205:2205) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2227:2227:2227))
        (PORT d[0] (1644:1644:1644) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2018:2018:2018))
        (PORT d[1] (2454:2454:2454) (2430:2430:2430))
        (PORT d[2] (2356:2356:2356) (2319:2319:2319))
        (PORT d[3] (2271:2271:2271) (2284:2284:2284))
        (PORT d[4] (2370:2370:2370) (2322:2322:2322))
        (PORT d[5] (2599:2599:2599) (2552:2552:2552))
        (PORT d[6] (2434:2434:2434) (2414:2414:2414))
        (PORT d[7] (2443:2443:2443) (2410:2410:2410))
        (PORT d[8] (1919:1919:1919) (1949:1949:1949))
        (PORT d[9] (2838:2838:2838) (2838:2838:2838))
        (PORT d[10] (2488:2488:2488) (2474:2474:2474))
        (PORT d[11] (2433:2433:2433) (2399:2399:2399))
        (PORT d[12] (2078:2078:2078) (2050:2050:2050))
        (PORT clk (2166:2166:2166) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2190:2190:2190))
        (PORT d[0] (1935:1935:1935) (1889:1889:1889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2150:2150:2150))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2129:2129:2129))
        (PORT d[1] (2090:2090:2090) (2048:2048:2048))
        (PORT d[2] (2076:2076:2076) (2067:2067:2067))
        (PORT d[3] (2034:2034:2034) (1984:1984:1984))
        (PORT d[4] (2111:2111:2111) (2084:2084:2084))
        (PORT d[5] (2297:2297:2297) (2251:2251:2251))
        (PORT d[6] (2241:2241:2241) (2246:2246:2246))
        (PORT d[7] (2570:2570:2570) (2607:2607:2607))
        (PORT d[8] (2030:2030:2030) (1994:1994:1994))
        (PORT d[9] (1908:1908:1908) (1937:1937:1937))
        (PORT d[10] (2197:2197:2197) (2224:2224:2224))
        (PORT d[11] (1824:1824:1824) (1806:1806:1806))
        (PORT d[12] (2102:2102:2102) (2074:2074:2074))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
        (PORT d[0] (1553:1553:1553) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (936:936:936))
        (PORT datab (1137:1137:1137) (1131:1131:1131))
        (PORT datac (1392:1392:1392) (1357:1357:1357))
        (PORT datad (1577:1577:1577) (1400:1400:1400))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1503:1503:1503))
        (PORT datab (1969:1969:1969) (1926:1926:1926))
        (PORT datac (2011:2011:2011) (1974:1974:1974))
        (PORT datad (342:342:342) (326:326:326))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (260:260:260))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (1722:1722:1722) (1699:1699:1699))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (193:193:193) (223:223:223))
        (PORT datad (1712:1712:1712) (1686:1686:1686))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2067:2067:2067))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1111:1111:1111) (1100:1100:1100))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2595:2595:2595) (2638:2638:2638))
        (PORT d[1] (2699:2699:2699) (2760:2760:2760))
        (PORT d[2] (2469:2469:2469) (2469:2469:2469))
        (PORT d[3] (2368:2368:2368) (2415:2415:2415))
        (PORT d[4] (2343:2343:2343) (2274:2274:2274))
        (PORT d[5] (2681:2681:2681) (2669:2669:2669))
        (PORT d[6] (2381:2381:2381) (2429:2429:2429))
        (PORT d[7] (2721:2721:2721) (2804:2804:2804))
        (PORT d[8] (2588:2588:2588) (2628:2628:2628))
        (PORT d[9] (2689:2689:2689) (2670:2670:2670))
        (PORT d[10] (2452:2452:2452) (2460:2460:2460))
        (PORT d[11] (2977:2977:2977) (2939:2939:2939))
        (PORT d[12] (2710:2710:2710) (2666:2666:2666))
        (PORT clk (2216:2216:2216) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2240:2240:2240))
        (PORT d[0] (2146:2146:2146) (2045:2045:2045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2200:2200:2200))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2423:2423:2423))
        (PORT d[1] (3002:3002:3002) (3032:3032:3032))
        (PORT d[2] (2837:2837:2837) (2836:2836:2836))
        (PORT d[3] (2347:2347:2347) (2402:2402:2402))
        (PORT d[4] (3065:3065:3065) (3014:3014:3014))
        (PORT d[5] (2707:2707:2707) (2704:2704:2704))
        (PORT d[6] (2511:2511:2511) (2524:2524:2524))
        (PORT d[7] (2417:2417:2417) (2402:2402:2402))
        (PORT d[8] (2482:2482:2482) (2497:2497:2497))
        (PORT d[9] (2898:2898:2898) (2931:2931:2931))
        (PORT d[10] (2548:2548:2548) (2566:2566:2566))
        (PORT d[11] (2731:2731:2731) (2693:2693:2693))
        (PORT d[12] (2752:2752:2752) (2730:2730:2730))
        (PORT clk (2200:2200:2200) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2225:2225:2225))
        (PORT d[0] (1980:1980:1980) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2185:2185:2185))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2161:2161:2161))
        (PORT d[1] (2465:2465:2465) (2411:2411:2411))
        (PORT d[2] (2437:2437:2437) (2429:2429:2429))
        (PORT d[3] (2279:2279:2279) (2317:2317:2317))
        (PORT d[4] (2227:2227:2227) (2235:2235:2235))
        (PORT d[5] (2320:2320:2320) (2273:2273:2273))
        (PORT d[6] (2490:2490:2490) (2482:2482:2482))
        (PORT d[7] (2601:2601:2601) (2646:2646:2646))
        (PORT d[8] (2382:2382:2382) (2350:2350:2350))
        (PORT d[9] (1935:1935:1935) (1967:1967:1967))
        (PORT d[10] (2223:2223:2223) (2253:2253:2253))
        (PORT d[11] (2158:2158:2158) (2154:2154:2154))
        (PORT d[12] (2467:2467:2467) (2449:2449:2449))
        (PORT clk (2174:2174:2174) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2200:2200:2200))
        (PORT d[0] (1631:1631:1631) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2160:2160:2160))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1293:1293:1293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3138:3138:3138))
        (PORT d[1] (2061:2061:2061) (1985:1985:1985))
        (PORT d[2] (2424:2424:2424) (2387:2387:2387))
        (PORT d[3] (3322:3322:3322) (3368:3368:3368))
        (PORT d[4] (2175:2175:2175) (2180:2180:2180))
        (PORT d[5] (2582:2582:2582) (2525:2525:2525))
        (PORT d[6] (1855:1855:1855) (1846:1846:1846))
        (PORT d[7] (2638:2638:2638) (2548:2548:2548))
        (PORT d[8] (2573:2573:2573) (2476:2476:2476))
        (PORT d[9] (2194:2194:2194) (2178:2178:2178))
        (PORT d[10] (2065:2065:2065) (2049:2049:2049))
        (PORT d[11] (2032:2032:2032) (1991:1991:1991))
        (PORT d[12] (2683:2683:2683) (2603:2603:2603))
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
        (PORT d[0] (1325:1325:1325) (1266:1266:1266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2188:2188:2188))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[24\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (930:930:930))
        (PORT datab (1138:1138:1138) (1132:1132:1132))
        (PORT datac (1667:1667:1667) (1637:1637:1637))
        (PORT datad (1602:1602:1602) (1543:1543:1543))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[24\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (933:933:933))
        (PORT datab (2044:2044:2044) (1992:1992:1992))
        (PORT datac (2040:2040:2040) (2013:2013:2013))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1699:1699:1699) (1676:1676:1676))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[24\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (1727:1727:1727) (1703:1703:1703))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1247:1247:1247))
        (PORT datab (223:223:223) (252:252:252))
        (PORT datac (1066:1066:1066) (1060:1060:1060))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2130:2130:2130))
        (PORT d[1] (2502:2502:2502) (2501:2501:2501))
        (PORT d[2] (2189:2189:2189) (2194:2194:2194))
        (PORT d[3] (1944:1944:1944) (1982:1982:1982))
        (PORT d[4] (1989:1989:1989) (2022:2022:2022))
        (PORT d[5] (2714:2714:2714) (2674:2674:2674))
        (PORT d[6] (2523:2523:2523) (2509:2509:2509))
        (PORT d[7] (2508:2508:2508) (2513:2513:2513))
        (PORT d[8] (1950:1950:1950) (1992:1992:1992))
        (PORT d[9] (2447:2447:2447) (2434:2434:2434))
        (PORT d[10] (2186:2186:2186) (2207:2207:2207))
        (PORT d[11] (2373:2373:2373) (2349:2349:2349))
        (PORT d[12] (1824:1824:1824) (1831:1831:1831))
        (PORT clk (2202:2202:2202) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2226:2226:2226))
        (PORT d[0] (1659:1659:1659) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2567:2567:2567))
        (PORT d[1] (2832:2832:2832) (2836:2836:2836))
        (PORT d[2] (2568:2568:2568) (2594:2594:2594))
        (PORT d[3] (2542:2542:2542) (2567:2567:2567))
        (PORT d[4] (2736:2736:2736) (2777:2777:2777))
        (PORT d[5] (2765:2765:2765) (2741:2741:2741))
        (PORT d[6] (2697:2697:2697) (2758:2758:2758))
        (PORT d[7] (2307:2307:2307) (2364:2364:2364))
        (PORT d[8] (1952:1952:1952) (2000:2000:2000))
        (PORT d[9] (2410:2410:2410) (2384:2384:2384))
        (PORT d[10] (2188:2188:2188) (2206:2206:2206))
        (PORT d[11] (2728:2728:2728) (2717:2717:2717))
        (PORT d[12] (2143:2143:2143) (2172:2172:2172))
        (PORT clk (2159:2159:2159) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2184:2184:2184))
        (PORT d[0] (2036:2036:2036) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2120:2120:2120) (2144:2144:2144))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1277:1277:1277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1831:1831:1831))
        (PORT d[1] (2803:2803:2803) (2743:2743:2743))
        (PORT d[2] (2051:2051:2051) (2002:2002:2002))
        (PORT d[3] (1856:1856:1856) (1853:1853:1853))
        (PORT d[4] (2011:2011:2011) (2053:2053:2053))
        (PORT d[5] (2616:2616:2616) (2556:2556:2556))
        (PORT d[6] (1828:1828:1828) (1824:1824:1824))
        (PORT d[7] (2096:2096:2096) (2056:2056:2056))
        (PORT d[8] (1547:1547:1547) (1572:1572:1572))
        (PORT d[9] (2423:2423:2423) (2378:2378:2378))
        (PORT d[10] (1875:1875:1875) (1891:1891:1891))
        (PORT d[11] (2456:2456:2456) (2433:2433:2433))
        (PORT d[12] (1814:1814:1814) (1824:1824:1824))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT d[0] (1603:1603:1603) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2204:2204:2204))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2229:2229:2229))
        (PORT d[1] (2575:2575:2575) (2577:2577:2577))
        (PORT d[2] (2129:2129:2129) (2111:2111:2111))
        (PORT d[3] (2562:2562:2562) (2550:2550:2550))
        (PORT d[4] (2363:2363:2363) (2423:2423:2423))
        (PORT d[5] (2355:2355:2355) (2316:2316:2316))
        (PORT d[6] (2348:2348:2348) (2388:2388:2388))
        (PORT d[7] (2651:2651:2651) (2703:2703:2703))
        (PORT d[8] (2098:2098:2098) (2100:2100:2100))
        (PORT d[9] (1999:1999:1999) (2029:2029:2029))
        (PORT d[10] (2223:2223:2223) (2251:2251:2251))
        (PORT d[11] (2528:2528:2528) (2539:2539:2539))
        (PORT d[12] (2511:2511:2511) (2508:2508:2508))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT d[0] (1753:1753:1753) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1356:1356:1356))
        (PORT datab (295:295:295) (372:372:372))
        (PORT datac (1941:1941:1941) (1870:1870:1870))
        (PORT datad (2051:2051:2051) (2017:2017:2017))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1358:1358:1358))
        (PORT datab (2033:2033:2033) (2011:2011:2011))
        (PORT datac (1998:1998:1998) (1989:1989:1989))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (1727:1727:1727) (1701:1701:1701))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (383:383:383))
        (PORT datab (781:781:781) (786:786:786))
        (PORT datac (1223:1223:1223) (1173:1173:1173))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (339:339:339) (330:330:330))
        (PORT datad (666:666:666) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2221:2221:2221))
        (PORT d[1] (2417:2417:2417) (2366:2366:2366))
        (PORT d[2] (2425:2425:2425) (2418:2418:2418))
        (PORT d[3] (2275:2275:2275) (2305:2305:2305))
        (PORT d[4] (2207:2207:2207) (2230:2230:2230))
        (PORT d[5] (2977:2977:2977) (2936:2936:2936))
        (PORT d[6] (2261:2261:2261) (2298:2298:2298))
        (PORT d[7] (2575:2575:2575) (2623:2623:2623))
        (PORT d[8] (2457:2457:2457) (2448:2448:2448))
        (PORT d[9] (1991:1991:1991) (2023:2023:2023))
        (PORT d[10] (2565:2565:2565) (2611:2611:2611))
        (PORT d[11] (2165:2165:2165) (2159:2159:2159))
        (PORT d[12] (2468:2468:2468) (2455:2455:2455))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2192:2192:2192))
        (PORT d[0] (1924:1924:1924) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2638:2638:2638))
        (PORT d[1] (2493:2493:2493) (2482:2482:2482))
        (PORT d[2] (2482:2482:2482) (2475:2475:2475))
        (PORT d[3] (2216:2216:2216) (2237:2237:2237))
        (PORT d[4] (2466:2466:2466) (2485:2485:2485))
        (PORT d[5] (2657:2657:2657) (2621:2621:2621))
        (PORT d[6] (2888:2888:2888) (2883:2883:2883))
        (PORT d[7] (2664:2664:2664) (2740:2740:2740))
        (PORT d[8] (2612:2612:2612) (2645:2645:2645))
        (PORT d[9] (2342:2342:2342) (2378:2378:2378))
        (PORT d[10] (2510:2510:2510) (2514:2514:2514))
        (PORT d[11] (2494:2494:2494) (2499:2499:2499))
        (PORT d[12] (2530:2530:2530) (2537:2537:2537))
        (PORT clk (2176:2176:2176) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2203:2203:2203))
        (PORT d[0] (2026:2026:2026) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2595:2595:2595))
        (PORT d[1] (2489:2489:2489) (2459:2459:2459))
        (PORT d[2] (2438:2438:2438) (2428:2428:2428))
        (PORT d[3] (2217:2217:2217) (2234:2234:2234))
        (PORT d[4] (2871:2871:2871) (2879:2879:2879))
        (PORT d[5] (2676:2676:2676) (2644:2644:2644))
        (PORT d[6] (2287:2287:2287) (2329:2329:2329))
        (PORT d[7] (2718:2718:2718) (2793:2793:2793))
        (PORT d[8] (2753:2753:2753) (2727:2727:2727))
        (PORT d[9] (2332:2332:2332) (2369:2369:2369))
        (PORT d[10] (2581:2581:2581) (2618:2618:2618))
        (PORT d[11] (2476:2476:2476) (2487:2487:2487))
        (PORT d[12] (2516:2516:2516) (2531:2531:2531))
        (PORT clk (2194:2194:2194) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2221:2221:2221))
        (PORT d[0] (1958:1958:1958) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[32\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1149:1149:1149))
        (PORT datab (1248:1248:1248) (1226:1226:1226))
        (PORT datac (2117:2117:2117) (2113:2113:2113))
        (PORT datad (1792:1792:1792) (1777:1777:1777))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[32\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1459:1459:1459))
        (PORT datab (1803:1803:1803) (1784:1784:1784))
        (PORT datac (1049:1049:1049) (1051:1051:1051))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (262:262:262))
        (PORT datac (372:372:372) (362:362:362))
        (PORT datad (1711:1711:1711) (1685:1685:1685))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[32\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (269:269:269))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (1698:1698:1698) (1676:1676:1676))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1464:1464:1464))
        (PORT datab (1143:1143:1143) (1129:1129:1129))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (603:603:603) (550:550:550))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1609:1609:1609))
        (PORT d[1] (1397:1397:1397) (1340:1340:1340))
        (PORT d[2] (1417:1417:1417) (1372:1372:1372))
        (PORT d[3] (1476:1476:1476) (1435:1435:1435))
        (PORT d[4] (2152:2152:2152) (2160:2160:2160))
        (PORT d[5] (1635:1635:1635) (1575:1575:1575))
        (PORT d[6] (1508:1508:1508) (1478:1478:1478))
        (PORT d[7] (1427:1427:1427) (1388:1388:1388))
        (PORT d[8] (1659:1659:1659) (1603:1603:1603))
        (PORT d[9] (1432:1432:1432) (1397:1397:1397))
        (PORT d[10] (1758:1758:1758) (1732:1732:1732))
        (PORT d[11] (1397:1397:1397) (1359:1359:1359))
        (PORT d[12] (1459:1459:1459) (1474:1474:1474))
        (PORT clk (2242:2242:2242) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2269:2269:2269))
        (PORT d[0] (1494:1494:1494) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2229:2229:2229))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1518:1518:1518))
        (PORT d[1] (1612:1612:1612) (1624:1624:1624))
        (PORT d[2] (1993:1993:1993) (1909:1909:1909))
        (PORT d[3] (1903:1903:1903) (1901:1901:1901))
        (PORT d[4] (1997:1997:1997) (2039:2039:2039))
        (PORT d[5] (2306:2306:2306) (2257:2257:2257))
        (PORT d[6] (1733:1733:1733) (1716:1716:1716))
        (PORT d[7] (2514:2514:2514) (2512:2512:2512))
        (PORT d[8] (1517:1517:1517) (1535:1535:1535))
        (PORT d[9] (1815:1815:1815) (1798:1798:1798))
        (PORT d[10] (2194:2194:2194) (2192:2192:2192))
        (PORT d[11] (1758:1758:1758) (1742:1742:1742))
        (PORT d[12] (2051:2051:2051) (2010:2010:2010))
        (PORT clk (2233:2233:2233) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2260:2260:2260))
        (PORT d[0] (1476:1476:1476) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[40\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1656:1656:1656))
        (PORT datab (1125:1125:1125) (1129:1129:1129))
        (PORT datac (1046:1046:1046) (994:994:994))
        (PORT datad (1652:1652:1652) (1618:1618:1618))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2855:2855:2855))
        (PORT d[1] (2767:2767:2767) (2740:2740:2740))
        (PORT d[2] (2571:2571:2571) (2584:2584:2584))
        (PORT d[3] (2312:2312:2312) (2341:2341:2341))
        (PORT d[4] (2386:2386:2386) (2446:2446:2446))
        (PORT d[5] (2783:2783:2783) (2753:2753:2753))
        (PORT d[6] (2346:2346:2346) (2385:2385:2385))
        (PORT d[7] (2291:2291:2291) (2353:2353:2353))
        (PORT d[8] (2577:2577:2577) (2594:2594:2594))
        (PORT d[9] (2537:2537:2537) (2561:2561:2561))
        (PORT d[10] (2250:2250:2250) (2277:2277:2277))
        (PORT d[11] (2518:2518:2518) (2538:2538:2538))
        (PORT d[12] (2796:2796:2796) (2795:2795:2795))
        (PORT clk (2152:2152:2152) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2175:2175:2175))
        (PORT d[0] (1981:1981:1981) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2135:2135:2135))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1268:1268:1268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1268:1268:1268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[40\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1572:1572:1572))
        (PORT datab (1120:1120:1120) (1124:1124:1124))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2394:2394:2394) (2256:2256:2256))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[40\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1713:1713:1713) (1691:1691:1691))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[40\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (1723:1723:1723) (1697:1697:1697))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1308:1308:1308))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (993:993:993) (950:950:950))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (685:685:685) (659:659:659))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (388:388:388) (377:377:377))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (270:270:270))
        (PORT datac (1689:1689:1689) (1673:1673:1673))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE amarelo\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (PORT datac (731:731:731) (744:744:744))
        (PORT datad (4077:4077:4077) (4272:4272:4272))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (666:666:666) (636:636:636))
        (PORT datad (761:761:761) (775:775:775))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1143:1143:1143) (1064:1064:1064))
        (PORT datac (210:210:210) (251:251:251))
        (PORT datad (222:222:222) (245:245:245))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3580:3580:3580) (3346:3346:3346))
        (PORT datab (3493:3493:3493) (3301:3301:3301))
        (PORT datac (2435:2435:2435) (2348:2348:2348))
        (PORT datad (3098:3098:3098) (2990:2990:2990))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2479:2479:2479))
        (PORT datab (384:384:384) (372:372:372))
        (PORT datac (658:658:658) (609:609:609))
        (PORT datad (369:369:369) (357:357:357))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (504:504:504))
        (PORT datab (510:510:510) (509:509:509))
        (PORT datac (425:425:425) (430:430:430))
        (PORT datad (421:421:421) (411:411:411))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (504:504:504))
        (PORT datab (511:511:511) (510:510:510))
        (PORT datac (425:425:425) (430:430:430))
        (PORT datad (422:422:422) (412:412:412))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (652:652:652))
        (PORT datab (706:706:706) (669:669:669))
        (PORT datac (2194:2194:2194) (2124:2124:2124))
        (PORT datad (385:385:385) (380:380:380))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1991:1991:1991))
        (PORT d[1] (2697:2697:2697) (2755:2755:2755))
        (PORT d[2] (2386:2386:2386) (2351:2351:2351))
        (PORT d[3] (2277:2277:2277) (2302:2302:2302))
        (PORT d[4] (2291:2291:2291) (2313:2313:2313))
        (PORT d[5] (2484:2484:2484) (2510:2510:2510))
        (PORT d[6] (2375:2375:2375) (2342:2342:2342))
        (PORT d[7] (2593:2593:2593) (2637:2637:2637))
        (PORT d[8] (2466:2466:2466) (2479:2479:2479))
        (PORT d[9] (2863:2863:2863) (2841:2841:2841))
        (PORT d[10] (2562:2562:2562) (2574:2574:2574))
        (PORT d[11] (2132:2132:2132) (2134:2134:2134))
        (PORT d[12] (2270:2270:2270) (2313:2313:2313))
        (PORT clk (2197:2197:2197) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2221:2221:2221))
        (PORT d[0] (1938:1938:1938) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2181:2181:2181))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2607:2607:2607))
        (PORT d[1] (2544:2544:2544) (2522:2522:2522))
        (PORT d[2] (2710:2710:2710) (2654:2654:2654))
        (PORT d[3] (2242:2242:2242) (2263:2263:2263))
        (PORT d[4] (2419:2419:2419) (2409:2409:2409))
        (PORT d[5] (2779:2779:2779) (2787:2787:2787))
        (PORT d[6] (2576:2576:2576) (2610:2610:2610))
        (PORT d[7] (3020:3020:3020) (3085:3085:3085))
        (PORT d[8] (2438:2438:2438) (2404:2404:2404))
        (PORT d[9] (2298:2298:2298) (2315:2315:2315))
        (PORT d[10] (2602:2602:2602) (2640:2640:2640))
        (PORT d[11] (2528:2528:2528) (2535:2535:2535))
        (PORT d[12] (2514:2514:2514) (2528:2528:2528))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2232:2232:2232))
        (PORT d[0] (1927:1927:1927) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2192:2192:2192))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2151:2151:2151))
        (PORT d[1] (2559:2559:2559) (2558:2558:2558))
        (PORT d[2] (2209:2209:2209) (2221:2221:2221))
        (PORT d[3] (2236:2236:2236) (2248:2248:2248))
        (PORT d[4] (1991:1991:1991) (2027:2027:2027))
        (PORT d[5] (2742:2742:2742) (2705:2705:2705))
        (PORT d[6] (2257:2257:2257) (2252:2252:2252))
        (PORT d[7] (2667:2667:2667) (2698:2698:2698))
        (PORT d[8] (1922:1922:1922) (1964:1964:1964))
        (PORT d[9] (2137:2137:2137) (2141:2141:2141))
        (PORT d[10] (2210:2210:2210) (2233:2233:2233))
        (PORT d[11] (2416:2416:2416) (2399:2399:2399))
        (PORT d[12] (1844:1844:1844) (1854:1854:1854))
        (PORT clk (2195:2195:2195) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2218:2218:2218))
        (PORT d[0] (1726:1726:1726) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2178:2178:2178))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[58\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1146:1146:1146))
        (PORT datab (1113:1113:1113) (1125:1125:1125))
        (PORT datac (2009:2009:2009) (1967:1967:1967))
        (PORT datad (1786:1786:1786) (1774:1774:1774))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[58\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2080:2080:2080) (2028:2028:2028))
        (PORT datab (1100:1100:1100) (1101:1101:1101))
        (PORT datac (2345:2345:2345) (2290:2290:2290))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[58\])
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (205:205:205) (232:232:232))
        (PORT datad (1728:1728:1728) (1707:1707:1707))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (630:630:630))
        (PORT datab (2400:2400:2400) (2299:2299:2299))
        (PORT datac (939:939:939) (901:901:901))
        (PORT datad (620:620:620) (566:566:566))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2545:2545:2545))
        (PORT d[1] (2484:2484:2484) (2477:2477:2477))
        (PORT d[2] (2461:2461:2461) (2432:2432:2432))
        (PORT d[3] (2191:2191:2191) (2207:2207:2207))
        (PORT d[4] (2657:2657:2657) (2687:2687:2687))
        (PORT d[5] (2675:2675:2675) (2616:2616:2616))
        (PORT d[6] (2677:2677:2677) (2737:2737:2737))
        (PORT d[7] (2323:2323:2323) (2387:2387:2387))
        (PORT d[8] (2849:2849:2849) (2841:2841:2841))
        (PORT d[9] (2329:2329:2329) (2363:2363:2363))
        (PORT d[10] (2559:2559:2559) (2567:2567:2567))
        (PORT d[11] (2490:2490:2490) (2499:2499:2499))
        (PORT d[12] (2854:2854:2854) (2860:2860:2860))
        (PORT clk (2240:2240:2240) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2265:2265:2265))
        (PORT d[0] (1962:1962:1962) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2225:2225:2225))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1795:1795:1795))
        (PORT d[1] (2234:2234:2234) (2250:2250:2250))
        (PORT d[2] (1723:1723:1723) (1687:1687:1687))
        (PORT d[3] (1839:1839:1839) (1840:1840:1840))
        (PORT d[4] (2324:2324:2324) (2358:2358:2358))
        (PORT d[5] (2656:2656:2656) (2595:2595:2595))
        (PORT d[6] (1768:1768:1768) (1758:1758:1758))
        (PORT d[7] (2639:2639:2639) (2671:2671:2671))
        (PORT d[8] (1798:1798:1798) (1783:1783:1783))
        (PORT d[9] (2415:2415:2415) (2369:2369:2369))
        (PORT d[10] (2185:2185:2185) (2190:2190:2190))
        (PORT d[11] (1697:1697:1697) (1681:1681:1681))
        (PORT d[12] (2105:2105:2105) (2104:2104:2104))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT d[0] (1509:1509:1509) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2244:2244:2244))
        (PORT d[1] (1956:1956:1956) (1970:1970:1970))
        (PORT d[2] (2155:2155:2155) (2152:2152:2152))
        (PORT d[3] (1903:1903:1903) (1922:1922:1922))
        (PORT d[4] (2001:2001:2001) (2037:2037:2037))
        (PORT d[5] (2673:2673:2673) (2612:2612:2612))
        (PORT d[6] (2407:2407:2407) (2369:2369:2369))
        (PORT d[7] (2226:2226:2226) (2233:2233:2233))
        (PORT d[8] (2078:2078:2078) (2078:2078:2078))
        (PORT d[9] (2797:2797:2797) (2749:2749:2749))
        (PORT d[10] (2498:2498:2498) (2475:2475:2475))
        (PORT d[11] (2094:2094:2094) (2095:2095:2095))
        (PORT d[12] (1930:1930:1930) (1980:1980:1980))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (PORT d[0] (1791:1791:1791) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1389:1389:1389))
        (PORT datab (1112:1112:1112) (1098:1098:1098))
        (PORT datac (1621:1621:1621) (1595:1595:1595))
        (PORT datad (1968:1968:1968) (1921:1921:1921))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2577:2577:2577))
        (PORT d[1] (2559:2559:2559) (2571:2571:2571))
        (PORT d[2] (2594:2594:2594) (2609:2609:2609))
        (PORT d[3] (2569:2569:2569) (2595:2595:2595))
        (PORT d[4] (2431:2431:2431) (2490:2490:2490))
        (PORT d[5] (2774:2774:2774) (2752:2752:2752))
        (PORT d[6] (2753:2753:2753) (2739:2739:2739))
        (PORT d[7] (2548:2548:2548) (2567:2567:2567))
        (PORT d[8] (2291:2291:2291) (2316:2316:2316))
        (PORT d[9] (2758:2758:2758) (2731:2731:2731))
        (PORT d[10] (2229:2229:2229) (2251:2251:2251))
        (PORT d[11] (2426:2426:2426) (2433:2433:2433))
        (PORT d[12] (2156:2156:2156) (2191:2191:2191))
        (PORT clk (2143:2143:2143) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2166:2166:2166))
        (PORT d[0] (2059:2059:2059) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2126:2126:2126))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1267:1267:1267) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1259:1259:1259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1259:1259:1259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1409:1409:1409) (1392:1392:1392))
        (PORT datab (2088:2088:2088) (2054:2054:2054))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2316:2316:2316) (2259:2259:2259))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (1706:1706:1706) (1693:1693:1693))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datad (1723:1723:1723) (1701:1701:1701))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1017:1017:1017))
        (PORT datab (2148:2148:2148) (2047:2047:2047))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2522:2522:2522))
        (PORT d[1] (2238:2238:2238) (2243:2243:2243))
        (PORT d[2] (2303:2303:2303) (2329:2329:2329))
        (PORT d[3] (1945:1945:1945) (1974:1974:1974))
        (PORT d[4] (2009:2009:2009) (2044:2044:2044))
        (PORT d[5] (2679:2679:2679) (2643:2643:2643))
        (PORT d[6] (2047:2047:2047) (2036:2036:2036))
        (PORT d[7] (2334:2334:2334) (2376:2376:2376))
        (PORT d[8] (1958:1958:1958) (1998:1998:1998))
        (PORT d[9] (2486:2486:2486) (2472:2472:2472))
        (PORT d[10] (2207:2207:2207) (2229:2229:2229))
        (PORT d[11] (2398:2398:2398) (2377:2377:2377))
        (PORT d[12] (1806:1806:1806) (1817:1817:1817))
        (PORT clk (2209:2209:2209) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2233:2233:2233))
        (PORT d[0] (1933:1933:1933) (1871:1871:1871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2183:2183:2183))
        (PORT d[1] (2122:2122:2122) (2098:2098:2098))
        (PORT d[2] (2009:2009:2009) (1966:1966:1966))
        (PORT d[3] (2495:2495:2495) (2475:2475:2475))
        (PORT d[4] (2696:2696:2696) (2747:2747:2747))
        (PORT d[5] (2625:2625:2625) (2562:2562:2562))
        (PORT d[6] (2658:2658:2658) (2687:2687:2687))
        (PORT d[7] (2974:2974:2974) (3037:3037:3037))
        (PORT d[8] (2102:2102:2102) (2105:2105:2105))
        (PORT d[9] (1993:1993:1993) (2024:2024:2024))
        (PORT d[10] (2550:2550:2550) (2569:2569:2569))
        (PORT d[11] (2129:2129:2129) (2120:2120:2120))
        (PORT d[12] (2194:2194:2194) (2202:2202:2202))
        (PORT clk (2223:2223:2223) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2247:2247:2247))
        (PORT d[0] (2046:2046:2046) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2207:2207:2207))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1513:1513:1513))
        (PORT datab (1121:1121:1121) (1130:1130:1130))
        (PORT datac (1333:1333:1333) (1320:1320:1320))
        (PORT datad (2037:2037:2037) (1991:1991:1991))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1910:1910:1910))
        (PORT datab (1124:1124:1124) (1133:1133:1133))
        (PORT datac (1785:1785:1785) (1793:1793:1793))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (1729:1729:1729) (1716:1716:1716))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (257:257:257))
        (PORT datac (1759:1759:1759) (1740:1740:1740))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1186:1186:1186))
        (PORT datab (1094:1094:1094) (1045:1045:1045))
        (PORT datac (192:192:192) (225:225:225))
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2530:2530:2530))
        (PORT d[1] (2768:2768:2768) (2731:2731:2731))
        (PORT d[2] (2729:2729:2729) (2708:2708:2708))
        (PORT d[3] (2910:2910:2910) (2927:2927:2927))
        (PORT d[4] (2539:2539:2539) (2545:2545:2545))
        (PORT d[5] (3059:3059:3059) (3019:3019:3019))
        (PORT d[6] (2558:2558:2558) (2566:2566:2566))
        (PORT d[7] (2606:2606:2606) (2676:2676:2676))
        (PORT d[8] (2487:2487:2487) (2479:2479:2479))
        (PORT d[9] (2318:2318:2318) (2368:2368:2368))
        (PORT d[10] (2602:2602:2602) (2644:2644:2644))
        (PORT d[11] (2533:2533:2533) (2527:2527:2527))
        (PORT d[12] (2456:2456:2456) (2457:2457:2457))
        (PORT clk (2202:2202:2202) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2227:2227:2227))
        (PORT d[0] (1963:1963:1963) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2187:2187:2187))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2763:2763:2763))
        (PORT d[1] (3022:3022:3022) (3054:3054:3054))
        (PORT d[2] (2081:2081:2081) (2055:2055:2055))
        (PORT d[3] (2707:2707:2707) (2779:2779:2779))
        (PORT d[4] (2734:2734:2734) (2811:2811:2811))
        (PORT d[5] (2583:2583:2583) (2509:2509:2509))
        (PORT d[6] (2160:2160:2160) (2156:2156:2156))
        (PORT d[7] (2407:2407:2407) (2348:2348:2348))
        (PORT d[8] (2814:2814:2814) (2836:2836:2836))
        (PORT d[9] (2523:2523:2523) (2526:2526:2526))
        (PORT d[10] (2147:2147:2147) (2126:2126:2126))
        (PORT d[11] (2383:2383:2383) (2328:2328:2328))
        (PORT d[12] (3024:3024:3024) (2930:2930:2930))
        (PORT clk (2226:2226:2226) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2250:2250:2250))
        (PORT d[0] (1867:1867:1867) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2173:2173:2173))
        (PORT d[1] (1745:1745:1745) (1708:1708:1708))
        (PORT d[2] (2020:2020:2020) (1969:1969:1969))
        (PORT d[3] (1661:1661:1661) (1619:1619:1619))
        (PORT d[4] (1796:1796:1796) (1784:1784:1784))
        (PORT d[5] (2292:2292:2292) (2251:2251:2251))
        (PORT d[6] (2521:2521:2521) (2522:2522:2522))
        (PORT d[7] (2576:2576:2576) (2613:2613:2613))
        (PORT d[8] (1957:1957:1957) (1898:1898:1898))
        (PORT d[9] (1950:1950:1950) (1979:1979:1979))
        (PORT d[10] (2259:2259:2259) (2291:2291:2291))
        (PORT d[11] (1816:1816:1816) (1797:1797:1797))
        (PORT d[12] (1786:1786:1786) (1771:1771:1771))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT d[0] (1280:1280:1280) (1243:1243:1243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (1846:1846:1846))
        (PORT d[1] (2220:2220:2220) (2206:2206:2206))
        (PORT d[2] (2083:2083:2083) (2036:2036:2036))
        (PORT d[3] (1928:1928:1928) (1964:1964:1964))
        (PORT d[4] (1932:1932:1932) (1956:1956:1956))
        (PORT d[5] (2873:2873:2873) (2770:2770:2770))
        (PORT d[6] (2121:2121:2121) (2101:2101:2101))
        (PORT d[7] (2292:2292:2292) (2332:2332:2332))
        (PORT d[8] (1905:1905:1905) (1946:1946:1946))
        (PORT d[9] (2742:2742:2742) (2687:2687:2687))
        (PORT d[10] (1908:1908:1908) (1916:1916:1916))
        (PORT d[11] (2395:2395:2395) (2372:2372:2372))
        (PORT d[12] (1803:1803:1803) (1814:1814:1814))
        (PORT clk (2217:2217:2217) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2241:2241:2241))
        (PORT d[0] (1682:1682:1682) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[26\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1148:1148:1148))
        (PORT datab (1110:1110:1110) (1122:1122:1122))
        (PORT datac (1482:1482:1482) (1391:1391:1391))
        (PORT datad (1933:1933:1933) (1872:1872:1872))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[26\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1149:1149:1149))
        (PORT datab (2006:2006:2006) (1947:1947:1947))
        (PORT datac (1946:1946:1946) (1888:1888:1888))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (1711:1711:1711) (1699:1699:1699))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (401:401:401) (382:382:382))
        (PORT datad (1726:1726:1726) (1706:1706:1706))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1070:1070:1070))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (981:981:981) (934:934:934))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (368:368:368))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (376:376:376) (358:358:358))
        (PORT datad (593:593:593) (540:540:540))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2674:2674:2674) (2721:2721:2721))
        (PORT d[1] (2383:2383:2383) (2441:2441:2441))
        (PORT d[2] (2533:2533:2533) (2565:2565:2565))
        (PORT d[3] (2572:2572:2572) (2598:2598:2598))
        (PORT d[4] (2370:2370:2370) (2347:2347:2347))
        (PORT d[5] (2706:2706:2706) (2662:2662:2662))
        (PORT d[6] (2705:2705:2705) (2770:2770:2770))
        (PORT d[7] (2402:2402:2402) (2384:2384:2384))
        (PORT d[8] (2629:2629:2629) (2668:2668:2668))
        (PORT d[9] (3048:3048:3048) (3104:3104:3104))
        (PORT d[10] (2498:2498:2498) (2520:2520:2520))
        (PORT d[11] (2172:2172:2172) (2175:2175:2175))
        (PORT d[12] (2687:2687:2687) (2661:2661:2661))
        (PORT clk (2177:2177:2177) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2203:2203:2203))
        (PORT d[0] (1964:1964:1964) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2163:2163:2163))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1296:1296:1296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1576:1576:1576))
        (PORT d[1] (1950:1950:1950) (1951:1951:1951))
        (PORT d[2] (2365:2365:2365) (2266:2266:2266))
        (PORT d[3] (1884:1884:1884) (1915:1915:1915))
        (PORT d[4] (1821:1821:1821) (1838:1838:1838))
        (PORT d[5] (2314:2314:2314) (2262:2262:2262))
        (PORT d[6] (2075:2075:2075) (2051:2051:2051))
        (PORT d[7] (2182:2182:2182) (2192:2192:2192))
        (PORT d[8] (1681:1681:1681) (1621:1621:1621))
        (PORT d[9] (2109:2109:2109) (2086:2086:2086))
        (PORT d[10] (1853:1853:1853) (1864:1864:1864))
        (PORT d[11] (2072:2072:2072) (2070:2070:2070))
        (PORT d[12] (2283:2283:2283) (2329:2329:2329))
        (PORT clk (2235:2235:2235) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2258:2258:2258))
        (PORT d[0] (1793:1793:1793) (1652:1652:1652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2218:2218:2218))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[42\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1497:1497:1497))
        (PORT datab (910:910:910) (944:944:944))
        (PORT datac (1307:1307:1307) (1284:1284:1284))
        (PORT datad (1998:1998:1998) (1949:1949:1949))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[42\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (2015:2015:2015))
        (PORT datab (912:912:912) (947:947:947))
        (PORT datac (1947:1947:1947) (1893:1893:1893))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[42\])
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (255:255:255))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (1715:1715:1715) (1693:1693:1693))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[42\])
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (1725:1725:1725) (1714:1714:1714))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1011:1011:1011))
        (PORT datab (1022:1022:1022) (1015:1015:1015))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datad (577:577:577) (527:527:527))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (586:586:586))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (349:349:349) (332:332:332))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (262:262:262))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1701:1701:1701) (1676:1676:1676))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst1\|new_cor\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (270:270:270))
        (PORT datab (1163:1163:1163) (1055:1055:1055))
        (PORT datac (209:209:209) (249:249:249))
        (PORT datad (223:223:223) (247:247:247))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (595:595:595))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2452:2452:2452) (2440:2440:2440))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4025:4025:4025) (3778:3778:3778))
        (PORT datac (2407:2407:2407) (2374:2374:2374))
        (PORT datad (3528:3528:3528) (3302:3302:3302))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4026:4026:4026) (3779:3779:3779))
        (PORT datab (2445:2445:2445) (2405:2405:2405))
        (PORT datac (2428:2428:2428) (2340:2340:2340))
        (PORT datad (3528:3528:3528) (3303:3303:3303))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3152:3152:3152) (3037:3037:3037))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (229:229:229) (259:259:259))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4261:4261:4261) (3946:3946:3946))
        (PORT datad (3835:3835:3835) (3600:3600:3600))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (462:462:462))
        (PORT datab (505:505:505) (503:503:503))
        (PORT datac (1984:1984:1984) (1966:1966:1966))
        (PORT datad (459:459:459) (468:468:468))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (394:394:394))
        (PORT datab (2365:2365:2365) (2348:2348:2348))
        (PORT datac (1984:1984:1984) (1966:1966:1966))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2712:2712:2712) (2684:2684:2684))
        (PORT datab (3495:3495:3495) (3304:3304:3304))
        (PORT datac (2431:2431:2431) (2344:2344:2344))
        (PORT datad (3527:3527:3527) (3302:3302:3302))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3152:3152:3152) (3036:3036:3036))
        (PORT datab (736:736:736) (688:688:688))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (394:394:394) (389:389:389))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (637:637:637) (595:595:595))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (2367:2367:2367) (2349:2349:2349))
        (PORT datac (1984:1984:1984) (1966:1966:1966))
        (PORT datad (464:464:464) (473:473:473))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (379:379:379))
        (PORT datab (706:706:706) (661:661:661))
        (PORT datac (638:638:638) (593:593:593))
        (PORT datad (2842:2842:2842) (2747:2747:2747))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3152:3152:3152) (3037:3037:3037))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (2679:2679:2679) (2649:2649:2649))
        (PORT datad (392:392:392) (387:387:387))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2166:2166:2166))
        (PORT datab (704:704:704) (667:667:667))
        (PORT datac (651:651:651) (623:623:623))
        (PORT datad (373:373:373) (361:361:361))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2889:2889:2889) (2801:2801:2801))
        (PORT datab (2097:2097:2097) (2103:2103:2103))
        (PORT datac (953:953:953) (896:896:896))
        (PORT datad (2031:2031:2031) (2004:2004:2004))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (258:258:258))
        (PORT datac (427:427:427) (432:432:432))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3816:3816:3816) (3592:3592:3592))
        (PORT datab (2720:2720:2720) (2662:2662:2662))
        (PORT datac (2850:2850:2850) (2787:2787:2787))
        (PORT datad (3833:3833:3833) (3598:3598:3598))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4264:4264:4264) (3949:3949:3949))
        (PORT datab (2359:2359:2359) (2328:2328:2328))
        (PORT datac (4032:4032:4032) (3778:3778:3778))
        (PORT datad (3834:3834:3834) (3599:3599:3599))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (505:505:505))
        (PORT datab (427:427:427) (397:397:397))
        (PORT datac (388:388:388) (369:369:369))
        (PORT datad (462:462:462) (472:472:472))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (465:465:465))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (430:430:430) (435:435:435))
        (PORT datad (2032:2032:2032) (2005:2005:2005))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1384:1384:1384))
        (PORT d[1] (2007:2007:2007) (1944:1944:1944))
        (PORT d[2] (1710:1710:1710) (1659:1659:1659))
        (PORT d[3] (1424:1424:1424) (1372:1372:1372))
        (PORT d[4] (1314:1314:1314) (1254:1254:1254))
        (PORT d[5] (1981:1981:1981) (1918:1918:1918))
        (PORT d[6] (2165:2165:2165) (2142:2142:2142))
        (PORT d[7] (1433:1433:1433) (1402:1402:1402))
        (PORT d[8] (1672:1672:1672) (1601:1601:1601))
        (PORT d[9] (1833:1833:1833) (1795:1795:1795))
        (PORT d[10] (1663:1663:1663) (1627:1627:1627))
        (PORT d[11] (1756:1756:1756) (1698:1698:1698))
        (PORT d[12] (1368:1368:1368) (1325:1325:1325))
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (PORT d[0] (1374:1374:1374) (1247:1247:1247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2345:2345:2345))
        (PORT d[1] (2047:2047:2047) (1985:1985:1985))
        (PORT d[2] (1698:1698:1698) (1651:1651:1651))
        (PORT d[3] (1784:1784:1784) (1735:1735:1735))
        (PORT d[4] (1956:1956:1956) (1848:1848:1848))
        (PORT d[5] (2243:2243:2243) (2159:2159:2159))
        (PORT d[6] (2166:2166:2166) (2137:2137:2137))
        (PORT d[7] (2010:2010:2010) (1951:1951:1951))
        (PORT d[8] (2056:2056:2056) (1980:1980:1980))
        (PORT d[9] (2136:2136:2136) (2119:2119:2119))
        (PORT d[10] (2030:2030:2030) (1970:1970:1970))
        (PORT d[11] (2101:2101:2101) (2070:2070:2070))
        (PORT d[12] (1717:1717:1717) (1666:1666:1666))
        (PORT clk (2187:2187:2187) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2209:2209:2209))
        (PORT d[0] (1247:1247:1247) (1183:1183:1183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[63\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1085:1085:1085))
        (PORT datab (616:616:616) (556:556:556))
        (PORT datac (1005:1005:1005) (961:961:961))
        (PORT datad (1094:1094:1094) (1103:1103:1103))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2256:2256:2256))
        (PORT d[1] (2543:2543:2543) (2538:2538:2538))
        (PORT d[2] (2215:2215:2215) (2257:2257:2257))
        (PORT d[3] (2312:2312:2312) (2341:2341:2341))
        (PORT d[4] (2697:2697:2697) (2737:2737:2737))
        (PORT d[5] (2850:2850:2850) (2852:2852:2852))
        (PORT d[6] (2347:2347:2347) (2385:2385:2385))
        (PORT d[7] (2603:2603:2603) (2633:2633:2633))
        (PORT d[8] (2554:2554:2554) (2575:2575:2575))
        (PORT d[9] (2612:2612:2612) (2633:2633:2633))
        (PORT d[10] (2211:2211:2211) (2238:2238:2238))
        (PORT d[11] (2538:2538:2538) (2555:2555:2555))
        (PORT d[12] (2834:2834:2834) (2831:2831:2831))
        (PORT clk (2161:2161:2161) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2183:2183:2183))
        (PORT d[0] (1978:1978:1978) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2143:2143:2143))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1276:1276:1276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1276:1276:1276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2255:2255:2255))
        (PORT d[1] (2774:2774:2774) (2746:2746:2746))
        (PORT d[2] (2282:2282:2282) (2318:2318:2318))
        (PORT d[3] (2305:2305:2305) (2332:2332:2332))
        (PORT d[4] (2671:2671:2671) (2714:2714:2714))
        (PORT d[5] (2647:2647:2647) (2574:2574:2574))
        (PORT d[6] (2334:2334:2334) (2372:2372:2372))
        (PORT d[7] (2257:2257:2257) (2314:2314:2314))
        (PORT d[8] (2851:2851:2851) (2856:2856:2856))
        (PORT d[9] (2634:2634:2634) (2664:2664:2664))
        (PORT d[10] (2502:2502:2502) (2515:2515:2515))
        (PORT d[11] (2568:2568:2568) (2589:2589:2589))
        (PORT d[12] (2460:2460:2460) (2465:2465:2465))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2192:2192:2192))
        (PORT d[0] (1998:1998:1998) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[63\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (815:815:815))
        (PORT datab (717:717:717) (675:675:675))
        (PORT datac (2060:2060:2060) (2046:2046:2046))
        (PORT datad (2396:2396:2396) (2263:2263:2263))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[63\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (1728:1728:1728) (1702:1702:1702))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (667:667:667) (647:647:647))
        (PORT datac (2370:2370:2370) (2258:2258:2258))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2486:2486:2486))
        (PORT d[1] (2160:2160:2160) (2145:2145:2145))
        (PORT d[2] (2257:2257:2257) (2284:2284:2284))
        (PORT d[3] (2132:2132:2132) (2143:2143:2143))
        (PORT d[4] (2200:2200:2200) (2209:2209:2209))
        (PORT d[5] (2493:2493:2493) (2487:2487:2487))
        (PORT d[6] (2318:2318:2318) (2342:2342:2342))
        (PORT d[7] (2185:2185:2185) (2213:2213:2213))
        (PORT d[8] (2214:2214:2214) (2218:2218:2218))
        (PORT d[9] (1932:1932:1932) (1956:1956:1956))
        (PORT d[10] (1831:1831:1831) (1840:1840:1840))
        (PORT d[11] (2154:2154:2154) (2155:2155:2155))
        (PORT d[12] (2127:2127:2127) (2107:2107:2107))
        (PORT clk (2218:2218:2218) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2241:2241:2241))
        (PORT d[0] (1678:1678:1678) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2201:2201:2201))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2450:2450:2450))
        (PORT d[1] (2806:2806:2806) (2877:2877:2877))
        (PORT d[2] (2151:2151:2151) (2141:2141:2141))
        (PORT d[3] (2506:2506:2506) (2465:2465:2465))
        (PORT d[4] (2251:2251:2251) (2243:2243:2243))
        (PORT d[5] (2890:2890:2890) (2783:2783:2783))
        (PORT d[6] (2221:2221:2221) (2229:2229:2229))
        (PORT d[7] (2440:2440:2440) (2422:2422:2422))
        (PORT d[8] (2823:2823:2823) (2828:2828:2828))
        (PORT d[9] (2999:2999:2999) (3060:3060:3060))
        (PORT d[10] (2119:2119:2119) (2102:2102:2102))
        (PORT d[11] (2817:2817:2817) (2843:2843:2843))
        (PORT d[12] (1915:1915:1915) (1946:1946:1946))
        (PORT clk (2193:2193:2193) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2215:2215:2215))
        (PORT d[0] (1840:1840:1840) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2175:2175:2175))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2219:2219:2219))
        (PORT d[1] (2126:2126:2126) (2097:2097:2097))
        (PORT d[2] (2415:2415:2415) (2374:2374:2374))
        (PORT d[3] (2215:2215:2215) (2224:2224:2224))
        (PORT d[4] (2510:2510:2510) (2501:2501:2501))
        (PORT d[5] (2646:2646:2646) (2585:2585:2585))
        (PORT d[6] (2629:2629:2629) (2663:2663:2663))
        (PORT d[7] (3006:3006:3006) (3067:3067:3067))
        (PORT d[8] (2109:2109:2109) (2112:2112:2112))
        (PORT d[9] (1969:1969:1969) (2000:2000:2000))
        (PORT d[10] (2590:2590:2590) (2609:2609:2609))
        (PORT d[11] (2092:2092:2092) (2075:2075:2075))
        (PORT d[12] (2133:2133:2133) (2119:2119:2119))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2245:2245:2245))
        (PORT d[0] (1707:1707:1707) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2205:2205:2205))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2164:2164:2164))
        (PORT d[1] (2453:2453:2453) (2412:2412:2412))
        (PORT d[2] (2218:2218:2218) (2217:2217:2217))
        (PORT d[3] (2275:2275:2275) (2299:2299:2299))
        (PORT d[4] (2286:2286:2286) (2312:2312:2312))
        (PORT d[5] (2108:2108:2108) (2116:2116:2116))
        (PORT d[6] (1945:1945:1945) (1958:1958:1958))
        (PORT d[7] (2240:2240:2240) (2270:2270:2270))
        (PORT d[8] (2564:2564:2564) (2570:2570:2570))
        (PORT d[9] (1964:1964:1964) (1997:1997:1997))
        (PORT d[10] (2136:2136:2136) (2130:2130:2130))
        (PORT d[11] (2165:2165:2165) (2168:2168:2168))
        (PORT d[12] (2159:2159:2159) (2153:2153:2153))
        (PORT clk (2211:2211:2211) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2234:2234:2234))
        (PORT d[0] (1696:1696:1696) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2194:2194:2194))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[39\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1466:1466:1466))
        (PORT datab (1422:1422:1422) (1422:1422:1422))
        (PORT datac (1763:1763:1763) (1752:1752:1752))
        (PORT datad (1981:1981:1981) (1934:1934:1934))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[39\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1409:1409:1409))
        (PORT datab (2100:2100:2100) (1933:1933:1933))
        (PORT datac (1633:1633:1633) (1597:1597:1597))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[39\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (1725:1725:1725) (1700:1700:1700))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1071:1071:1071) (1071:1071:1071))
        (PORT datac (1010:1010:1010) (966:966:966))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2292:2292:2292))
        (PORT d[1] (2275:2275:2275) (2273:2273:2273))
        (PORT d[2] (2372:2372:2372) (2336:2336:2336))
        (PORT d[3] (2288:2288:2288) (2313:2313:2313))
        (PORT d[4] (2267:2267:2267) (2295:2295:2295))
        (PORT d[5] (2817:2817:2817) (2829:2829:2829))
        (PORT d[6] (2238:2238:2238) (2246:2246:2246))
        (PORT d[7] (2632:2632:2632) (2676:2676:2676))
        (PORT d[8] (2116:2116:2116) (2119:2119:2119))
        (PORT d[9] (2831:2831:2831) (2812:2812:2812))
        (PORT d[10] (2833:2833:2833) (2830:2830:2830))
        (PORT d[11] (2137:2137:2137) (2139:2139:2139))
        (PORT d[12] (2244:2244:2244) (2276:2276:2276))
        (PORT clk (2203:2203:2203) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2226:2226:2226))
        (PORT d[0] (2084:2084:2084) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2186:2186:2186))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2118:2118:2118))
        (PORT d[1] (2720:2720:2720) (2784:2784:2784))
        (PORT d[2] (2212:2212:2212) (2206:2206:2206))
        (PORT d[3] (2175:2175:2175) (2156:2156:2156))
        (PORT d[4] (2449:2449:2449) (2409:2409:2409))
        (PORT d[5] (2552:2552:2552) (2466:2466:2466))
        (PORT d[6] (2237:2237:2237) (2247:2247:2247))
        (PORT d[7] (2217:2217:2217) (2222:2222:2222))
        (PORT d[8] (2488:2488:2488) (2497:2497:2497))
        (PORT d[9] (2957:2957:2957) (3007:3007:3007))
        (PORT d[10] (2114:2114:2114) (2103:2103:2103))
        (PORT d[11] (2820:2820:2820) (2854:2854:2854))
        (PORT d[12] (1873:1873:1873) (1898:1898:1898))
        (PORT clk (2186:2186:2186) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2209:2209:2209))
        (PORT d[0] (1825:1825:1825) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2169:2169:2169))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1774:1774:1774))
        (PORT d[1] (2760:2760:2760) (2710:2710:2710))
        (PORT d[2] (2453:2453:2453) (2440:2440:2440))
        (PORT d[3] (1819:1819:1819) (1806:1806:1806))
        (PORT d[4] (2196:2196:2196) (2195:2195:2195))
        (PORT d[5] (1957:1957:1957) (1896:1896:1896))
        (PORT d[6] (2143:2143:2143) (2112:2112:2112))
        (PORT d[7] (2168:2168:2168) (2193:2193:2193))
        (PORT d[8] (2071:2071:2071) (2047:2047:2047))
        (PORT d[9] (1602:1602:1602) (1622:1622:1622))
        (PORT d[10] (1843:1843:1843) (1858:1858:1858))
        (PORT d[11] (2098:2098:2098) (2096:2096:2096))
        (PORT d[12] (2132:2132:2132) (2124:2124:2124))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (PORT d[0] (1688:1688:1688) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2212:2212:2212))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2243:2243:2243))
        (PORT d[1] (2350:2350:2350) (2286:2286:2286))
        (PORT d[2] (2138:2138:2138) (2110:2110:2110))
        (PORT d[3] (2586:2586:2586) (2605:2605:2605))
        (PORT d[4] (2369:2369:2369) (2430:2430:2430))
        (PORT d[5] (2284:2284:2284) (2241:2241:2241))
        (PORT d[6] (2324:2324:2324) (2374:2374:2374))
        (PORT d[7] (3021:3021:3021) (3063:3063:3063))
        (PORT d[8] (2384:2384:2384) (2368:2368:2368))
        (PORT d[9] (1950:1950:1950) (1980:1980:1980))
        (PORT d[10] (2263:2263:2263) (2295:2295:2295))
        (PORT d[11] (2183:2183:2183) (2174:2174:2174))
        (PORT d[12] (2475:2475:2475) (2468:2468:2468))
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (PORT d[0] (1699:1699:1699) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[47\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1462:1462:1462))
        (PORT datab (1423:1423:1423) (1422:1422:1422))
        (PORT datac (1921:1921:1921) (1838:1838:1838))
        (PORT datad (1933:1933:1933) (1880:1880:1880))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[47\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1465:1465:1465))
        (PORT datab (1976:1976:1976) (1944:1944:1944))
        (PORT datac (2009:2009:2009) (1982:1982:1982))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[47\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (1717:1717:1717) (1695:1695:1695))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[47\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (257:257:257))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (1726:1726:1726) (1700:1700:1700))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1082:1082:1082))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (1011:1011:1011) (968:968:968))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (348:348:348) (330:330:330))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (1874:1874:1874))
        (PORT d[1] (2793:2793:2793) (2732:2732:2732))
        (PORT d[2] (2463:2463:2463) (2452:2452:2452))
        (PORT d[3] (2215:2215:2215) (2207:2207:2207))
        (PORT d[4] (1979:1979:1979) (2018:2018:2018))
        (PORT d[5] (2326:2326:2326) (2277:2277:2277))
        (PORT d[6] (2132:2132:2132) (2119:2119:2119))
        (PORT d[7] (2164:2164:2164) (2180:2180:2180))
        (PORT d[8] (1575:1575:1575) (1600:1600:1600))
        (PORT d[9] (2766:2766:2766) (2712:2712:2712))
        (PORT d[10] (1846:1846:1846) (1859:1859:1859))
        (PORT d[11] (2388:2388:2388) (2366:2366:2366))
        (PORT d[12] (1789:1789:1789) (1800:1800:1800))
        (PORT clk (2218:2218:2218) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2242:2242:2242))
        (PORT d[0] (1669:1669:1669) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2202:2202:2202))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2307:2307:2307))
        (PORT d[1] (2599:2599:2599) (2601:2601:2601))
        (PORT d[2] (2745:2745:2745) (2700:2700:2700))
        (PORT d[3] (2019:2019:2019) (2059:2059:2059))
        (PORT d[4] (2792:2792:2792) (2757:2757:2757))
        (PORT d[5] (2716:2716:2716) (2686:2686:2686))
        (PORT d[6] (2190:2190:2190) (2193:2193:2193))
        (PORT d[7] (2533:2533:2533) (2529:2529:2529))
        (PORT d[8] (2211:2211:2211) (2225:2225:2225))
        (PORT d[9] (2186:2186:2186) (2191:2191:2191))
        (PORT d[10] (2253:2253:2253) (2289:2289:2289))
        (PORT d[11] (2152:2152:2152) (2152:2152:2152))
        (PORT d[12] (2194:2194:2194) (2209:2209:2209))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT d[0] (2001:2001:2001) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2214:2214:2214))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1104:1104:1104) (1101:1101:1101))
        (PORT datac (1663:1663:1663) (1614:1614:1614))
        (PORT datad (2021:2021:2021) (1989:1989:1989))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (259:259:259))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (1726:1726:1726) (1706:1706:1706))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (192:192:192) (222:222:222))
        (PORT datad (1727:1727:1727) (1702:1702:1702))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (984:984:984))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (748:748:748) (756:756:756))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[31\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (257:257:257))
        (PORT datac (1724:1724:1724) (1712:1712:1712))
        (PORT datad (1242:1242:1242) (1167:1167:1167))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2558:2558:2558))
        (PORT d[1] (2250:2250:2250) (2259:2259:2259))
        (PORT d[2] (2735:2735:2735) (2708:2708:2708))
        (PORT d[3] (2244:2244:2244) (2258:2258:2258))
        (PORT d[4] (2424:2424:2424) (2404:2404:2404))
        (PORT d[5] (3303:3303:3303) (3258:3258:3258))
        (PORT d[6] (2162:2162:2162) (2165:2165:2165))
        (PORT d[7] (3100:3100:3100) (3038:3038:3038))
        (PORT d[8] (2066:2066:2066) (2060:2060:2060))
        (PORT d[9] (2598:2598:2598) (2617:2617:2617))
        (PORT d[10] (2616:2616:2616) (2666:2666:2666))
        (PORT d[11] (2203:2203:2203) (2208:2208:2208))
        (PORT d[12] (2098:2098:2098) (2099:2099:2099))
        (PORT clk (2224:2224:2224) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (PORT d[0] (1891:1891:1891) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2210:2210:2210))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2160:2160:2160))
        (PORT d[1] (2435:2435:2435) (2391:2391:2391))
        (PORT d[2] (2250:2250:2250) (2277:2277:2277))
        (PORT d[3] (2254:2254:2254) (2280:2280:2280))
        (PORT d[4] (2327:2327:2327) (2386:2386:2386))
        (PORT d[5] (2167:2167:2167) (2177:2177:2177))
        (PORT d[6] (2292:2292:2292) (2317:2317:2317))
        (PORT d[7] (1891:1891:1891) (1933:1933:1933))
        (PORT d[8] (2186:2186:2186) (2185:2185:2185))
        (PORT d[9] (2233:2233:2233) (2253:2253:2253))
        (PORT d[10] (2089:2089:2089) (2076:2076:2076))
        (PORT d[11] (2180:2180:2180) (2179:2179:2179))
        (PORT d[12] (2147:2147:2147) (2140:2140:2140))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (PORT d[0] (1679:1679:1679) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[31\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (814:814:814))
        (PORT datab (1092:1092:1092) (1109:1109:1109))
        (PORT datac (1712:1712:1712) (1684:1684:1684))
        (PORT datad (2005:2005:2005) (1962:1962:1962))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2329:2329:2329))
        (PORT d[1] (2332:2332:2332) (2381:2381:2381))
        (PORT d[2] (2183:2183:2183) (2195:2195:2195))
        (PORT d[3] (1988:1988:1988) (2017:2017:2017))
        (PORT d[4] (2389:2389:2389) (2346:2346:2346))
        (PORT d[5] (2650:2650:2650) (2602:2602:2602))
        (PORT d[6] (2311:2311:2311) (2313:2313:2313))
        (PORT d[7] (2332:2332:2332) (2302:2302:2302))
        (PORT d[8] (2264:2264:2264) (2291:2291:2291))
        (PORT d[9] (2866:2866:2866) (2867:2867:2867))
        (PORT d[10] (2381:2381:2381) (2371:2371:2371))
        (PORT d[11] (2168:2168:2168) (2162:2162:2162))
        (PORT d[12] (2379:2379:2379) (2375:2375:2375))
        (PORT clk (2145:2145:2145) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2170:2170:2170))
        (PORT d[0] (1984:1984:1984) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2130:2130:2130))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1263:1263:1263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1263:1263:1263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2538:2538:2538))
        (PORT d[1] (2471:2471:2471) (2462:2462:2462))
        (PORT d[2] (2551:2551:2551) (2565:2565:2565))
        (PORT d[3] (2637:2637:2637) (2693:2693:2693))
        (PORT d[4] (2395:2395:2395) (2443:2443:2443))
        (PORT d[5] (2682:2682:2682) (2641:2641:2641))
        (PORT d[6] (2317:2317:2317) (2355:2355:2355))
        (PORT d[7] (2582:2582:2582) (2618:2618:2618))
        (PORT d[8] (2532:2532:2532) (2553:2553:2553))
        (PORT d[9] (2571:2571:2571) (2591:2591:2591))
        (PORT d[10] (2503:2503:2503) (2495:2495:2495))
        (PORT d[11] (2516:2516:2516) (2537:2537:2537))
        (PORT d[12] (2492:2492:2492) (2508:2508:2508))
        (PORT clk (2169:2169:2169) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2192:2192:2192))
        (PORT d[0] (1983:1983:1983) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2152:2152:2152))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1284:1284:1284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1285:1285:1285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[31\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (820:820:820))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1746:1746:1746) (1732:1732:1732))
        (PORT datad (2360:2360:2360) (2325:2325:2325))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[31\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (194:194:194) (226:226:226))
        (PORT datad (1725:1725:1725) (1699:1699:1699))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1257:1257:1257) (1191:1191:1191))
        (PORT datab (799:799:799) (795:795:795))
        (PORT datac (209:209:209) (236:236:236))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2236:2236:2236) (2261:2261:2261))
        (PORT d[1] (1949:1949:1949) (1951:1951:1951))
        (PORT d[2] (2000:2000:2000) (1920:1920:1920))
        (PORT d[3] (2228:2228:2228) (2246:2246:2246))
        (PORT d[4] (1974:1974:1974) (2002:2002:2002))
        (PORT d[5] (2318:2318:2318) (2259:2259:2259))
        (PORT d[6] (2086:2086:2086) (2059:2059:2059))
        (PORT d[7] (2190:2190:2190) (2201:2201:2201))
        (PORT d[8] (1666:1666:1666) (1603:1603:1603))
        (PORT d[9] (2133:2133:2133) (2109:2109:2109))
        (PORT d[10] (2171:2171:2171) (2170:2170:2170))
        (PORT d[11] (1757:1757:1757) (1740:1740:1740))
        (PORT d[12] (2317:2317:2317) (2360:2360:2360))
        (PORT clk (2236:2236:2236) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2259:2259:2259))
        (PORT d[0] (1538:1538:1538) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2219:2219:2219))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2056:2056:2056))
        (PORT d[1] (2428:2428:2428) (2332:2332:2332))
        (PORT d[2] (1814:1814:1814) (1799:1799:1799))
        (PORT d[3] (1875:1875:1875) (1873:1873:1873))
        (PORT d[4] (2307:2307:2307) (2366:2366:2366))
        (PORT d[5] (2453:2453:2453) (2359:2359:2359))
        (PORT d[6] (1864:1864:1864) (1842:1842:1842))
        (PORT d[7] (2686:2686:2686) (2640:2640:2640))
        (PORT d[8] (2558:2558:2558) (2561:2561:2561))
        (PORT d[9] (2850:2850:2850) (2778:2778:2778))
        (PORT d[10] (1775:1775:1775) (1747:1747:1747))
        (PORT d[11] (2438:2438:2438) (2440:2440:2440))
        (PORT d[12] (1872:1872:1872) (1904:1904:1904))
        (PORT clk (2212:2212:2212) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2235:2235:2235))
        (PORT d[0] (1511:1511:1511) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2195:2195:2195))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1071:1071:1071))
        (PORT d[1] (1359:1359:1359) (1288:1288:1288))
        (PORT d[2] (2022:2022:2022) (1962:1962:1962))
        (PORT d[3] (1366:1366:1366) (1311:1311:1311))
        (PORT d[4] (1782:1782:1782) (1775:1775:1775))
        (PORT d[5] (1234:1234:1234) (1165:1165:1165))
        (PORT d[6] (1150:1150:1150) (1116:1116:1116))
        (PORT d[7] (1609:1609:1609) (1531:1531:1531))
        (PORT d[8] (1717:1717:1717) (1648:1648:1648))
        (PORT d[9] (1488:1488:1488) (1464:1464:1464))
        (PORT d[10] (1350:1350:1350) (1288:1288:1288))
        (PORT d[11] (1058:1058:1058) (1016:1016:1016))
        (PORT d[12] (1059:1059:1059) (1034:1034:1034))
        (PORT clk (2234:2234:2234) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2260:2260:2260))
        (PORT d[0] (1077:1077:1077) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2220:2220:2220))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1930:1930:1930))
        (PORT d[1] (2207:2207:2207) (2204:2204:2204))
        (PORT d[2] (1907:1907:1907) (1942:1942:1942))
        (PORT d[3] (1915:1915:1915) (1945:1945:1945))
        (PORT d[4] (1989:1989:1989) (2012:2012:2012))
        (PORT d[5] (3113:3113:3113) (3109:3109:3109))
        (PORT d[6] (2433:2433:2433) (2409:2409:2409))
        (PORT d[7] (2248:2248:2248) (2297:2297:2297))
        (PORT d[8] (2093:2093:2093) (2095:2095:2095))
        (PORT d[9] (2814:2814:2814) (2784:2784:2784))
        (PORT d[10] (2472:2472:2472) (2457:2457:2457))
        (PORT d[11] (2082:2082:2082) (2083:2083:2083))
        (PORT d[12] (1926:1926:1926) (1974:1974:1974))
        (PORT clk (2220:2220:2220) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2243:2243:2243))
        (PORT d[0] (1779:1779:1779) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2203:2203:2203))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (818:818:818))
        (PORT datab (1412:1412:1412) (1394:1394:1394))
        (PORT datac (827:827:827) (740:740:740))
        (PORT datad (1872:1872:1872) (1808:1808:1808))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst3\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (816:816:816))
        (PORT datab (1773:1773:1773) (1638:1638:1638))
        (PORT datac (1985:1985:1985) (1941:1941:1941))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT datab (679:679:679) (616:616:616))
        (PORT datac (195:195:195) (227:227:227))
        (PORT datad (1726:1726:1726) (1701:1701:1701))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|oitoPixels_8bits_2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (258:258:258))
        (PORT datac (371:371:371) (353:353:353))
        (PORT datad (1720:1720:1720) (1698:1698:1698))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1003:1003:1003))
        (PORT datab (739:739:739) (725:725:725))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (370:370:370))
        (PORT datab (415:415:415) (390:390:390))
        (PORT datac (382:382:382) (366:366:366))
        (PORT datad (595:595:595) (541:541:541))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|Selector12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (673:673:673))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (388:388:388) (369:369:369))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst\|cor_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (264:264:264))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1703:1703:1703) (1676:1676:1676))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4069:4069:4069) (3817:3817:3817))
        (PORT datab (3883:3883:3883) (3637:3637:3637))
        (PORT datac (3986:3986:3986) (3723:3723:3723))
        (PORT datad (4208:4208:4208) (3902:3902:3902))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (376:376:376))
        (PORT datab (399:399:399) (386:386:386))
        (PORT datac (3986:3986:3986) (3724:3724:3724))
        (PORT datad (224:224:224) (247:247:247))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2979:2979:2979) (2904:2904:2904))
        (PORT datab (2364:2364:2364) (2347:2347:2347))
        (PORT datac (1984:1984:1984) (1966:1966:1966))
        (PORT datad (943:943:943) (879:879:879))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (513:513:513))
        (PORT datab (505:505:505) (502:502:502))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (414:414:414) (404:404:404))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (415:415:415) (390:390:390))
        (PORT datac (4030:4030:4030) (3777:3777:3777))
        (PORT datad (3833:3833:3833) (3598:3598:3598))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (373:373:373))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (367:367:367))
        (PORT datab (244:244:244) (274:274:274))
        (PORT datac (208:208:208) (235:235:235))
        (PORT datad (226:226:226) (249:249:249))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (380:380:380))
        (PORT datab (2720:2720:2720) (2662:2662:2662))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (223:223:223) (246:246:246))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (656:656:656))
        (PORT datab (417:417:417) (418:418:418))
        (PORT datac (668:668:668) (638:638:638))
        (PORT datad (2453:2453:2453) (2440:2440:2440))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (402:402:402))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (647:647:647) (619:619:619))
        (PORT datad (2844:2844:2844) (2749:2749:2749))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (2796:2796:2796))
        (PORT datab (2094:2094:2094) (2099:2099:2099))
        (PORT datac (951:951:951) (894:894:894))
        (PORT datad (2032:2032:2032) (2004:2004:2004))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (469:469:469))
        (PORT datab (231:231:231) (263:263:263))
        (PORT datac (434:434:434) (440:440:440))
        (PORT datad (2031:2031:2031) (2004:2004:2004))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2482:2482:2482) (2478:2478:2478))
        (PORT datab (421:421:421) (422:422:422))
        (PORT datac (666:666:666) (636:636:636))
        (PORT datad (2842:2842:2842) (2747:2747:2747))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (659:659:659))
        (PORT datab (216:216:216) (241:241:241))
        (PORT datac (2197:2197:2197) (2129:2129:2129))
        (PORT datad (373:373:373) (361:361:361))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (395:395:395))
        (PORT datac (669:669:669) (639:639:639))
        (PORT datad (2453:2453:2453) (2440:2440:2440))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2874:2874:2874) (2789:2789:2789))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (646:646:646) (618:618:618))
        (PORT datad (386:386:386) (381:381:381))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (463:463:463))
        (PORT datab (232:232:232) (264:264:264))
        (PORT datac (427:427:427) (432:432:432))
        (PORT datad (2033:2033:2033) (2006:2006:2006))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~62)
    (DELAY
      (ABSOLUTE
        (PORT datac (432:432:432) (438:438:438))
        (PORT datad (202:202:202) (228:228:228))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (917:917:917))
        (PORT datab (2361:2361:2361) (2330:2330:2330))
        (PORT datac (2851:2851:2851) (2788:2788:2788))
        (PORT datad (221:221:221) (244:244:244))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4267:4267:4267) (3953:3953:3953))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (368:368:368) (358:358:358))
        (PORT datad (223:223:223) (246:246:246))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2713:2713:2713) (2685:2685:2685))
        (PORT datab (262:262:262) (298:298:298))
        (PORT datac (2434:2434:2434) (2347:2347:2347))
        (PORT datad (3098:3098:3098) (2990:2990:2990))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (601:601:601))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (216:216:216) (250:250:250))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2712:2712:2712) (2684:2684:2684))
        (PORT datab (261:261:261) (297:297:297))
        (PORT datac (2433:2433:2433) (2346:2346:2346))
        (PORT datad (3098:3098:3098) (2990:2990:2990))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (414:414:414))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (215:215:215) (248:248:248))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4068:4068:4068) (3815:3815:3815))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (379:379:379) (359:359:359))
        (PORT datad (363:363:363) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2977:2977:2977) (2900:2900:2900))
        (PORT datab (983:983:983) (916:916:916))
        (PORT datac (2325:2325:2325) (2311:2311:2311))
        (PORT datad (418:418:418) (408:408:408))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (509:509:509))
        (PORT datab (508:508:508) (506:506:506))
        (PORT datac (423:423:423) (428:428:428))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (469:469:469))
        (PORT datac (390:390:390) (371:371:371))
        (PORT datad (2031:2031:2031) (2004:2004:2004))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (2799:2799:2799))
        (PORT datab (2096:2096:2096) (2101:2101:2101))
        (PORT datac (952:952:952) (895:895:895))
        (PORT datad (2031:2031:2031) (2004:2004:2004))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (424:424:424))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (1984:1984:1984) (1966:1966:1966))
        (PORT datad (347:347:347) (332:332:332))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (595:595:595))
        (PORT datab (246:246:246) (285:285:285))
        (PORT datac (2678:2678:2678) (2649:2649:2649))
        (PORT datad (231:231:231) (261:261:261))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (2798:2798:2798))
        (PORT datab (2095:2095:2095) (2101:2101:2101))
        (PORT datac (952:952:952) (895:895:895))
        (PORT datad (2031:2031:2031) (2004:2004:2004))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE inst9\|Ram0\~77)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (435:435:435))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
