
STM32_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d100  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800d300  0800d300  0001d300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d85c  0800d85c  00020230  2**0
                  CONTENTS
  4 .ARM          00000008  0800d85c  0800d85c  0001d85c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d864  0800d864  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d864  0800d864  0001d864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d868  0800d868  0001d868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  0800d86c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000630  20000230  0800da9c  00020230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000860  0800da9c  00020860  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ef76  00000000  00000000  0002025e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c8b  00000000  00000000  0003f1d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b8  00000000  00000000  00042e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001430  00000000  00000000  00044418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b4c0  00000000  00000000  00045848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a36b  00000000  00000000  00070d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001071e4  00000000  00000000  0008b073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cc  00000000  00000000  00192257  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070c0  00000000  00000000  00192324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000230 	.word	0x20000230
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d2e8 	.word	0x0800d2e8

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000234 	.word	0x20000234
 800023c:	0800d2e8 	.word	0x0800d2e8

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800067c:	f000 b9a6 	b.w	80009cc <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468c      	mov	ip, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	f040 8083 	bne.w	800081e <__udivmoddi4+0x116>
 8000718:	428a      	cmp	r2, r1
 800071a:	4617      	mov	r7, r2
 800071c:	d947      	bls.n	80007ae <__udivmoddi4+0xa6>
 800071e:	fab2 f282 	clz	r2, r2
 8000722:	b142      	cbz	r2, 8000736 <__udivmoddi4+0x2e>
 8000724:	f1c2 0020 	rsb	r0, r2, #32
 8000728:	fa24 f000 	lsr.w	r0, r4, r0
 800072c:	4091      	lsls	r1, r2
 800072e:	4097      	lsls	r7, r2
 8000730:	ea40 0c01 	orr.w	ip, r0, r1
 8000734:	4094      	lsls	r4, r2
 8000736:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800073a:	0c23      	lsrs	r3, r4, #16
 800073c:	fbbc f6f8 	udiv	r6, ip, r8
 8000740:	fa1f fe87 	uxth.w	lr, r7
 8000744:	fb08 c116 	mls	r1, r8, r6, ip
 8000748:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800074c:	fb06 f10e 	mul.w	r1, r6, lr
 8000750:	4299      	cmp	r1, r3
 8000752:	d909      	bls.n	8000768 <__udivmoddi4+0x60>
 8000754:	18fb      	adds	r3, r7, r3
 8000756:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800075a:	f080 8119 	bcs.w	8000990 <__udivmoddi4+0x288>
 800075e:	4299      	cmp	r1, r3
 8000760:	f240 8116 	bls.w	8000990 <__udivmoddi4+0x288>
 8000764:	3e02      	subs	r6, #2
 8000766:	443b      	add	r3, r7
 8000768:	1a5b      	subs	r3, r3, r1
 800076a:	b2a4      	uxth	r4, r4
 800076c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000770:	fb08 3310 	mls	r3, r8, r0, r3
 8000774:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000778:	fb00 fe0e 	mul.w	lr, r0, lr
 800077c:	45a6      	cmp	lr, r4
 800077e:	d909      	bls.n	8000794 <__udivmoddi4+0x8c>
 8000780:	193c      	adds	r4, r7, r4
 8000782:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000786:	f080 8105 	bcs.w	8000994 <__udivmoddi4+0x28c>
 800078a:	45a6      	cmp	lr, r4
 800078c:	f240 8102 	bls.w	8000994 <__udivmoddi4+0x28c>
 8000790:	3802      	subs	r0, #2
 8000792:	443c      	add	r4, r7
 8000794:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000798:	eba4 040e 	sub.w	r4, r4, lr
 800079c:	2600      	movs	r6, #0
 800079e:	b11d      	cbz	r5, 80007a8 <__udivmoddi4+0xa0>
 80007a0:	40d4      	lsrs	r4, r2
 80007a2:	2300      	movs	r3, #0
 80007a4:	e9c5 4300 	strd	r4, r3, [r5]
 80007a8:	4631      	mov	r1, r6
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	b902      	cbnz	r2, 80007b2 <__udivmoddi4+0xaa>
 80007b0:	deff      	udf	#255	; 0xff
 80007b2:	fab2 f282 	clz	r2, r2
 80007b6:	2a00      	cmp	r2, #0
 80007b8:	d150      	bne.n	800085c <__udivmoddi4+0x154>
 80007ba:	1bcb      	subs	r3, r1, r7
 80007bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007c0:	fa1f f887 	uxth.w	r8, r7
 80007c4:	2601      	movs	r6, #1
 80007c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80007ca:	0c21      	lsrs	r1, r4, #16
 80007cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80007d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007d4:	fb08 f30c 	mul.w	r3, r8, ip
 80007d8:	428b      	cmp	r3, r1
 80007da:	d907      	bls.n	80007ec <__udivmoddi4+0xe4>
 80007dc:	1879      	adds	r1, r7, r1
 80007de:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80007e2:	d202      	bcs.n	80007ea <__udivmoddi4+0xe2>
 80007e4:	428b      	cmp	r3, r1
 80007e6:	f200 80e9 	bhi.w	80009bc <__udivmoddi4+0x2b4>
 80007ea:	4684      	mov	ip, r0
 80007ec:	1ac9      	subs	r1, r1, r3
 80007ee:	b2a3      	uxth	r3, r4
 80007f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80007f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80007f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80007fc:	fb08 f800 	mul.w	r8, r8, r0
 8000800:	45a0      	cmp	r8, r4
 8000802:	d907      	bls.n	8000814 <__udivmoddi4+0x10c>
 8000804:	193c      	adds	r4, r7, r4
 8000806:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x10a>
 800080c:	45a0      	cmp	r8, r4
 800080e:	f200 80d9 	bhi.w	80009c4 <__udivmoddi4+0x2bc>
 8000812:	4618      	mov	r0, r3
 8000814:	eba4 0408 	sub.w	r4, r4, r8
 8000818:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800081c:	e7bf      	b.n	800079e <__udivmoddi4+0x96>
 800081e:	428b      	cmp	r3, r1
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x12e>
 8000822:	2d00      	cmp	r5, #0
 8000824:	f000 80b1 	beq.w	800098a <__udivmoddi4+0x282>
 8000828:	2600      	movs	r6, #0
 800082a:	e9c5 0100 	strd	r0, r1, [r5]
 800082e:	4630      	mov	r0, r6
 8000830:	4631      	mov	r1, r6
 8000832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000836:	fab3 f683 	clz	r6, r3
 800083a:	2e00      	cmp	r6, #0
 800083c:	d14a      	bne.n	80008d4 <__udivmoddi4+0x1cc>
 800083e:	428b      	cmp	r3, r1
 8000840:	d302      	bcc.n	8000848 <__udivmoddi4+0x140>
 8000842:	4282      	cmp	r2, r0
 8000844:	f200 80b8 	bhi.w	80009b8 <__udivmoddi4+0x2b0>
 8000848:	1a84      	subs	r4, r0, r2
 800084a:	eb61 0103 	sbc.w	r1, r1, r3
 800084e:	2001      	movs	r0, #1
 8000850:	468c      	mov	ip, r1
 8000852:	2d00      	cmp	r5, #0
 8000854:	d0a8      	beq.n	80007a8 <__udivmoddi4+0xa0>
 8000856:	e9c5 4c00 	strd	r4, ip, [r5]
 800085a:	e7a5      	b.n	80007a8 <__udivmoddi4+0xa0>
 800085c:	f1c2 0320 	rsb	r3, r2, #32
 8000860:	fa20 f603 	lsr.w	r6, r0, r3
 8000864:	4097      	lsls	r7, r2
 8000866:	fa01 f002 	lsl.w	r0, r1, r2
 800086a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086e:	40d9      	lsrs	r1, r3
 8000870:	4330      	orrs	r0, r6
 8000872:	0c03      	lsrs	r3, r0, #16
 8000874:	fbb1 f6fe 	udiv	r6, r1, lr
 8000878:	fa1f f887 	uxth.w	r8, r7
 800087c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000884:	fb06 f108 	mul.w	r1, r6, r8
 8000888:	4299      	cmp	r1, r3
 800088a:	fa04 f402 	lsl.w	r4, r4, r2
 800088e:	d909      	bls.n	80008a4 <__udivmoddi4+0x19c>
 8000890:	18fb      	adds	r3, r7, r3
 8000892:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000896:	f080 808d 	bcs.w	80009b4 <__udivmoddi4+0x2ac>
 800089a:	4299      	cmp	r1, r3
 800089c:	f240 808a 	bls.w	80009b4 <__udivmoddi4+0x2ac>
 80008a0:	3e02      	subs	r6, #2
 80008a2:	443b      	add	r3, r7
 80008a4:	1a5b      	subs	r3, r3, r1
 80008a6:	b281      	uxth	r1, r0
 80008a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80008ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80008b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008b4:	fb00 f308 	mul.w	r3, r0, r8
 80008b8:	428b      	cmp	r3, r1
 80008ba:	d907      	bls.n	80008cc <__udivmoddi4+0x1c4>
 80008bc:	1879      	adds	r1, r7, r1
 80008be:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80008c2:	d273      	bcs.n	80009ac <__udivmoddi4+0x2a4>
 80008c4:	428b      	cmp	r3, r1
 80008c6:	d971      	bls.n	80009ac <__udivmoddi4+0x2a4>
 80008c8:	3802      	subs	r0, #2
 80008ca:	4439      	add	r1, r7
 80008cc:	1acb      	subs	r3, r1, r3
 80008ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80008d2:	e778      	b.n	80007c6 <__udivmoddi4+0xbe>
 80008d4:	f1c6 0c20 	rsb	ip, r6, #32
 80008d8:	fa03 f406 	lsl.w	r4, r3, r6
 80008dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80008e0:	431c      	orrs	r4, r3
 80008e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80008e6:	fa01 f306 	lsl.w	r3, r1, r6
 80008ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80008ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80008f2:	431f      	orrs	r7, r3
 80008f4:	0c3b      	lsrs	r3, r7, #16
 80008f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fa:	fa1f f884 	uxth.w	r8, r4
 80008fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000902:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000906:	fb09 fa08 	mul.w	sl, r9, r8
 800090a:	458a      	cmp	sl, r1
 800090c:	fa02 f206 	lsl.w	r2, r2, r6
 8000910:	fa00 f306 	lsl.w	r3, r0, r6
 8000914:	d908      	bls.n	8000928 <__udivmoddi4+0x220>
 8000916:	1861      	adds	r1, r4, r1
 8000918:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800091c:	d248      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 800091e:	458a      	cmp	sl, r1
 8000920:	d946      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000922:	f1a9 0902 	sub.w	r9, r9, #2
 8000926:	4421      	add	r1, r4
 8000928:	eba1 010a 	sub.w	r1, r1, sl
 800092c:	b2bf      	uxth	r7, r7
 800092e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000932:	fb0e 1110 	mls	r1, lr, r0, r1
 8000936:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800093a:	fb00 f808 	mul.w	r8, r0, r8
 800093e:	45b8      	cmp	r8, r7
 8000940:	d907      	bls.n	8000952 <__udivmoddi4+0x24a>
 8000942:	19e7      	adds	r7, r4, r7
 8000944:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000948:	d22e      	bcs.n	80009a8 <__udivmoddi4+0x2a0>
 800094a:	45b8      	cmp	r8, r7
 800094c:	d92c      	bls.n	80009a8 <__udivmoddi4+0x2a0>
 800094e:	3802      	subs	r0, #2
 8000950:	4427      	add	r7, r4
 8000952:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000956:	eba7 0708 	sub.w	r7, r7, r8
 800095a:	fba0 8902 	umull	r8, r9, r0, r2
 800095e:	454f      	cmp	r7, r9
 8000960:	46c6      	mov	lr, r8
 8000962:	4649      	mov	r1, r9
 8000964:	d31a      	bcc.n	800099c <__udivmoddi4+0x294>
 8000966:	d017      	beq.n	8000998 <__udivmoddi4+0x290>
 8000968:	b15d      	cbz	r5, 8000982 <__udivmoddi4+0x27a>
 800096a:	ebb3 020e 	subs.w	r2, r3, lr
 800096e:	eb67 0701 	sbc.w	r7, r7, r1
 8000972:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000976:	40f2      	lsrs	r2, r6
 8000978:	ea4c 0202 	orr.w	r2, ip, r2
 800097c:	40f7      	lsrs	r7, r6
 800097e:	e9c5 2700 	strd	r2, r7, [r5]
 8000982:	2600      	movs	r6, #0
 8000984:	4631      	mov	r1, r6
 8000986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098a:	462e      	mov	r6, r5
 800098c:	4628      	mov	r0, r5
 800098e:	e70b      	b.n	80007a8 <__udivmoddi4+0xa0>
 8000990:	4606      	mov	r6, r0
 8000992:	e6e9      	b.n	8000768 <__udivmoddi4+0x60>
 8000994:	4618      	mov	r0, r3
 8000996:	e6fd      	b.n	8000794 <__udivmoddi4+0x8c>
 8000998:	4543      	cmp	r3, r8
 800099a:	d2e5      	bcs.n	8000968 <__udivmoddi4+0x260>
 800099c:	ebb8 0e02 	subs.w	lr, r8, r2
 80009a0:	eb69 0104 	sbc.w	r1, r9, r4
 80009a4:	3801      	subs	r0, #1
 80009a6:	e7df      	b.n	8000968 <__udivmoddi4+0x260>
 80009a8:	4608      	mov	r0, r1
 80009aa:	e7d2      	b.n	8000952 <__udivmoddi4+0x24a>
 80009ac:	4660      	mov	r0, ip
 80009ae:	e78d      	b.n	80008cc <__udivmoddi4+0x1c4>
 80009b0:	4681      	mov	r9, r0
 80009b2:	e7b9      	b.n	8000928 <__udivmoddi4+0x220>
 80009b4:	4666      	mov	r6, ip
 80009b6:	e775      	b.n	80008a4 <__udivmoddi4+0x19c>
 80009b8:	4630      	mov	r0, r6
 80009ba:	e74a      	b.n	8000852 <__udivmoddi4+0x14a>
 80009bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80009c0:	4439      	add	r1, r7
 80009c2:	e713      	b.n	80007ec <__udivmoddi4+0xe4>
 80009c4:	3802      	subs	r0, #2
 80009c6:	443c      	add	r4, r7
 80009c8:	e724      	b.n	8000814 <__udivmoddi4+0x10c>
 80009ca:	bf00      	nop

080009cc <__aeabi_idiv0>:
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <delay>:
#define timer htim3


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 80009da:	4b09      	ldr	r3, [pc, #36]	; (8000a00 <delay+0x30>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 80009e2:	bf00      	nop
 80009e4:	4b06      	ldr	r3, [pc, #24]	; (8000a00 <delay+0x30>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009ea:	88fb      	ldrh	r3, [r7, #6]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d3f9      	bcc.n	80009e4 <delay+0x14>
}
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	20000750 	.word	0x20000750

08000a04 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	6039      	str	r1, [r7, #0]
 8000a0e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	461a      	mov	r2, r3
 8000a16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1a:	4820      	ldr	r0, [pc, #128]	; (8000a9c <send_to_lcd+0x98>)
 8000a1c:	f002 fdde 	bl	80035dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8000a20:	2201      	movs	r2, #1
 8000a22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a26:	481e      	ldr	r0, [pc, #120]	; (8000aa0 <send_to_lcd+0x9c>)
 8000a28:	f002 fdd8 	bl	80035dc <HAL_GPIO_WritePin>
//	delay (0.05);
	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	08db      	lsrs	r3, r3, #3
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	461a      	mov	r2, r3
 8000a3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a3e:	4819      	ldr	r0, [pc, #100]	; (8000aa4 <send_to_lcd+0xa0>)
 8000a40:	f002 fdcc 	bl	80035dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	089b      	lsrs	r3, r3, #2
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	b2db      	uxtb	r3, r3
 8000a50:	461a      	mov	r2, r3
 8000a52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a56:	4812      	ldr	r0, [pc, #72]	; (8000aa0 <send_to_lcd+0x9c>)
 8000a58:	f002 fdc0 	bl	80035dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	085b      	lsrs	r3, r3, #1
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	461a      	mov	r2, r3
 8000a6a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a6e:	480c      	ldr	r0, [pc, #48]	; (8000aa0 <send_to_lcd+0x9c>)
 8000a70:	f002 fdb4 	bl	80035dc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 8000a74:	79fb      	ldrb	r3, [r7, #7]
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a82:	4808      	ldr	r0, [pc, #32]	; (8000aa4 <send_to_lcd+0xa0>)
 8000a84:	f002 fdaa 	bl	80035dc <HAL_GPIO_WritePin>
	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */

	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a8e:	4804      	ldr	r0, [pc, #16]	; (8000aa0 <send_to_lcd+0x9c>)
 8000a90:	f002 fda4 	bl	80035dc <HAL_GPIO_WritePin>
//	delay (200);
}
 8000a94:	bf00      	nop
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	40021800 	.word	0x40021800
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	40021400 	.word	0x40021400

08000aa8 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b084      	sub	sp, #16
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	4603      	mov	r3, r0
 8000ab0:	71fb      	strb	r3, [r7, #7]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	091b      	lsrs	r3, r3, #4
 8000ab6:	73fb      	strb	r3, [r7, #15]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
 8000aba:	2100      	movs	r1, #0
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff ffa1 	bl	8000a04 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	f003 030f 	and.w	r3, r3, #15
 8000ac8:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff ff98 	bl	8000a04 <send_to_lcd>
}
 8000ad4:	bf00      	nop
 8000ad6:	3710      	adds	r7, #16
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}

08000adc <lcd_send_data>:

void lcd_send_data (char data)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	091b      	lsrs	r3, r3, #4
 8000aea:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 8000aec:	7bfb      	ldrb	r3, [r7, #15]
 8000aee:	2101      	movs	r1, #1
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff ff87 	bl	8000a04 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	f003 030f 	and.w	r3, r3, #15
 8000afc:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 8000afe:	7bfb      	ldrb	r3, [r7, #15]
 8000b00:	2101      	movs	r1, #1
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff ff7e 	bl	8000a04 <send_to_lcd>
}
 8000b08:	bf00      	nop
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <Lcd_clear>:

void Lcd_clear (void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 8000b14:	2001      	movs	r0, #1
 8000b16:	f7ff ffc7 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(2);
 8000b1a:	2002      	movs	r0, #2
 8000b1c:	f002 f9ea 	bl	8002ef4 <HAL_Delay>
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <Lcd_put_cur>:

void Lcd_put_cur(int row, int col)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	6039      	str	r1, [r7, #0]
	switch(row)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d003      	beq.n	8000b3c <Lcd_put_cur+0x18>
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d005      	beq.n	8000b46 <Lcd_put_cur+0x22>
 8000b3a:	e009      	b.n	8000b50 <Lcd_put_cur+0x2c>
	{
	case 0:
		col |=0x80;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b42:	603b      	str	r3, [r7, #0]
		break;
 8000b44:	e004      	b.n	8000b50 <Lcd_put_cur+0x2c>
	case 1:
		col |= 0xC0;
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000b4c:	603b      	str	r3, [r7, #0]
		break;
 8000b4e:	bf00      	nop
	}
    lcd_send_cmd (col);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	b2db      	uxtb	r3, r3
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff ffa7 	bl	8000aa8 <lcd_send_cmd>
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <Lcd_init>:


void Lcd_init (void)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000b66:	2032      	movs	r0, #50	; 0x32
 8000b68:	f002 f9c4 	bl	8002ef4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000b6c:	2030      	movs	r0, #48	; 0x30
 8000b6e:	f7ff ff9b 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8000b72:	2005      	movs	r0, #5
 8000b74:	f002 f9be 	bl	8002ef4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000b78:	2030      	movs	r0, #48	; 0x30
 8000b7a:	f7ff ff95 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8000b7e:	2001      	movs	r0, #1
 8000b80:	f002 f9b8 	bl	8002ef4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000b84:	2030      	movs	r0, #48	; 0x30
 8000b86:	f7ff ff8f 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(10);
 8000b8a:	200a      	movs	r0, #10
 8000b8c:	f002 f9b2 	bl	8002ef4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000b90:	2020      	movs	r0, #32
 8000b92:	f7ff ff89 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(10);
 8000b96:	200a      	movs	r0, #10
 8000b98:	f002 f9ac 	bl	8002ef4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000b9c:	2028      	movs	r0, #40	; 0x28
 8000b9e:	f7ff ff83 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(1);
 8000ba2:	2001      	movs	r0, #1
 8000ba4:	f002 f9a6 	bl	8002ef4 <HAL_Delay>

	lcd_send_cmd (0x08);  // clear display
 8000ba8:	2008      	movs	r0, #8
 8000baa:	f7ff ff7d 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(1);
 8000bae:	2001      	movs	r0, #1
 8000bb0:	f002 f9a0 	bl	8002ef4 <HAL_Delay>
	HAL_Delay(1);
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	f002 f99d 	bl	8002ef4 <HAL_Delay>
	lcd_send_cmd (0x01); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000bba:	2001      	movs	r0, #1
 8000bbc:	f7ff ff74 	bl	8000aa8 <lcd_send_cmd>
	HAL_Delay(1);
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	f002 f997 	bl	8002ef4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000bc6:	200c      	movs	r0, #12
 8000bc8:	f7ff ff6e 	bl	8000aa8 <lcd_send_cmd>



	HAL_Delay(1);
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f002 f991 	bl	8002ef4 <HAL_Delay>
	HAL_Delay(1);
 8000bd2:	2001      	movs	r0, #1
 8000bd4:	f002 f98e 	bl	8002ef4 <HAL_Delay>
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <Lcd_send_string>:

void Lcd_send_string (char *str)
{
 8000bdc:	b590      	push	{r4, r7, lr}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < strlen(str); i++){
 8000be4:	2300      	movs	r3, #0
 8000be6:	73fb      	strb	r3, [r7, #15]
 8000be8:	e00c      	b.n	8000c04 <Lcd_send_string+0x28>
		lcd_send_data( str[i]);
 8000bea:	7bfb      	ldrb	r3, [r7, #15]
 8000bec:	687a      	ldr	r2, [r7, #4]
 8000bee:	4413      	add	r3, r2
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff ff72 	bl	8000adc <lcd_send_data>
		delay(100);
 8000bf8:	2064      	movs	r0, #100	; 0x64
 8000bfa:	f7ff fee9 	bl	80009d0 <delay>
	for(uint8_t i = 0; i < strlen(str); i++){
 8000bfe:	7bfb      	ldrb	r3, [r7, #15]
 8000c00:	3301      	adds	r3, #1
 8000c02:	73fb      	strb	r3, [r7, #15]
 8000c04:	7bfc      	ldrb	r4, [r7, #15]
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff fb1a 	bl	8000240 <strlen>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	429c      	cmp	r4, r3
 8000c10:	d3eb      	bcc.n	8000bea <Lcd_send_string+0xe>
	}

}
 8000c12:	bf00      	nop
 8000c14:	bf00      	nop
 8000c16:	3714      	adds	r7, #20
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd90      	pop	{r4, r7, pc}

08000c1c <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000c24:	6878      	ldr	r0, [r7, #4]
 8000c26:	f000 fa4b 	bl	80010c0 <null_ptr_check>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8000c2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d117      	bne.n	8000c66 <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 8000c36:	6879      	ldr	r1, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	20d0      	movs	r0, #208	; 0xd0
 8000c3e:	f000 f818 	bl	8000c72 <bmp2_get_regs>
 8000c42:	4603      	mov	r3, r0
 8000c44:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 8000c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d10b      	bne.n	8000c66 <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b58      	cmp	r3, #88	; 0x58
 8000c54:	d105      	bne.n	8000c62 <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f000 fa7d 	bl	8001156 <get_calib_param>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	73fb      	strb	r3, [r7, #15]
 8000c60:	e001      	b.n	8000c66 <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 8000c62:	23fc      	movs	r3, #252	; 0xfc
 8000c64:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8000c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000c72:	b590      	push	{r4, r7, lr}
 8000c74:	b087      	sub	sp, #28
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	60b9      	str	r1, [r7, #8]
 8000c7a:	607a      	str	r2, [r7, #4]
 8000c7c:	603b      	str	r3, [r7, #0]
 8000c7e:	4603      	mov	r3, r0
 8000c80:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000c82:	6838      	ldr	r0, [r7, #0]
 8000c84:	f000 fa1c 	bl	80010c0 <null_ptr_check>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8000c8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d11e      	bne.n	8000cd2 <bmp2_get_regs+0x60>
 8000c94:	68bb      	ldr	r3, [r7, #8]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d01b      	beq.n	8000cd2 <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	785b      	ldrb	r3, [r3, #1]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d103      	bne.n	8000caa <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 8000ca2:	7bfb      	ldrb	r3, [r7, #15]
 8000ca4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ca8:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	68dc      	ldr	r4, [r3, #12]
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	7bf8      	ldrb	r0, [r7, #15]
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	68b9      	ldr	r1, [r7, #8]
 8000cb8:	47a0      	blx	r4
 8000cba:	4603      	mov	r3, r0
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d004      	beq.n	8000cd6 <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 8000ccc:	23fe      	movs	r3, #254	; 0xfe
 8000cce:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000cd0:	e001      	b.n	8000cd6 <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000cd2:	23ff      	movs	r3, #255	; 0xff
 8000cd4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000cd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	371c      	adds	r7, #28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd90      	pop	{r4, r7, pc}

08000ce2 <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 8000ce2:	b590      	push	{r4, r7, lr}
 8000ce4:	b08b      	sub	sp, #44	; 0x2c
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	60f8      	str	r0, [r7, #12]
 8000cea:	60b9      	str	r1, [r7, #8]
 8000cec:	607a      	str	r2, [r7, #4]
 8000cee:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b04      	cmp	r3, #4
 8000cf4:	d901      	bls.n	8000cfa <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 8000cf6:	2304      	movs	r3, #4
 8000cf8:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8000cfa:	6838      	ldr	r0, [r7, #0]
 8000cfc:	f000 f9e0 	bl	80010c0 <null_ptr_check>
 8000d00:	4603      	mov	r3, r0
 8000d02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8000d06:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d150      	bne.n	8000db0 <bmp2_set_regs+0xce>
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d04d      	beq.n	8000db0 <bmp2_set_regs+0xce>
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d04a      	beq.n	8000db0 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d043      	beq.n	8000da8 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	785b      	ldrb	r3, [r3, #1]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d114      	bne.n	8000d58 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000d2e:	2300      	movs	r3, #0
 8000d30:	77fb      	strb	r3, [r7, #31]
 8000d32:	e00d      	b.n	8000d50 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 8000d34:	7ffb      	ldrb	r3, [r7, #31]
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	4413      	add	r3, r2
 8000d3a:	781a      	ldrb	r2, [r3, #0]
 8000d3c:	7ffb      	ldrb	r3, [r7, #31]
 8000d3e:	68f9      	ldr	r1, [r7, #12]
 8000d40:	440b      	add	r3, r1
 8000d42:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8000d46:	b2d2      	uxtb	r2, r2
 8000d48:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8000d4a:	7ffb      	ldrb	r3, [r7, #31]
 8000d4c:	3301      	adds	r3, #1
 8000d4e:	77fb      	strb	r3, [r7, #31]
 8000d50:	7ffb      	ldrb	r3, [r7, #31]
 8000d52:	687a      	ldr	r2, [r7, #4]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d8ed      	bhi.n	8000d34 <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d90b      	bls.n	8000d76 <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8000d5e:	f107 0114 	add.w	r1, r7, #20
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	68f8      	ldr	r0, [r7, #12]
 8000d68:	f000 f9ca 	bl	8001100 <interleave_data>
                temp_len = ((len * 2) - 1);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	005b      	lsls	r3, r3, #1
 8000d70:	3b01      	subs	r3, #1
 8000d72:	623b      	str	r3, [r7, #32]
 8000d74:	e001      	b.n	8000d7a <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	691c      	ldr	r4, [r3, #16]
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	7818      	ldrb	r0, [r3, #0]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	685b      	ldr	r3, [r3, #4]
 8000d86:	f107 0114 	add.w	r1, r7, #20
 8000d8a:	6a3a      	ldr	r2, [r7, #32]
 8000d8c:	47a0      	blx	r4
 8000d8e:	4603      	mov	r3, r0
 8000d90:	461a      	mov	r2, r3
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d00b      	beq.n	8000db8 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 8000da0:	23fe      	movs	r3, #254	; 0xfe
 8000da2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8000da6:	e007      	b.n	8000db8 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 8000da8:	23fd      	movs	r3, #253	; 0xfd
 8000daa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len > 0)
 8000dae:	e003      	b.n	8000db8 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000db0:	23ff      	movs	r3, #255	; 0xff
 8000db2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000db6:	e000      	b.n	8000dba <bmp2_set_regs+0xd8>
        if (len > 0)
 8000db8:	bf00      	nop
    }

    return rslt;
 8000dba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	372c      	adds	r7, #44	; 0x2c
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd90      	pop	{r4, r7, pc}

08000dc6 <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b084      	sub	sp, #16
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 8000dce:	23e0      	movs	r3, #224	; 0xe0
 8000dd0:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 8000dd2:	23b6      	movs	r3, #182	; 0xb6
 8000dd4:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8000dd6:	f107 010d 	add.w	r1, r7, #13
 8000dda:	f107 000e 	add.w	r0, r7, #14
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2201      	movs	r2, #1
 8000de2:	f7ff ff7e 	bl	8000ce2 <bmp2_set_regs>
 8000de6:	4603      	mov	r3, r0
 8000de8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8000dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b084      	sub	sp, #16
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8000e00:	2300      	movs	r3, #0
 8000e02:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d02d      	beq.n	8000e66 <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8000e0a:	f107 010c 	add.w	r1, r7, #12
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	2202      	movs	r2, #2
 8000e12:	20f4      	movs	r0, #244	; 0xf4
 8000e14:	f7ff ff2d 	bl	8000c72 <bmp2_get_regs>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000e1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d122      	bne.n	8000e6a <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 8000e24:	7b3b      	ldrb	r3, [r7, #12]
 8000e26:	095b      	lsrs	r3, r3, #5
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8000e2e:	7b3b      	ldrb	r3, [r7, #12]
 8000e30:	109b      	asrs	r3, r3, #2
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	f003 0307 	and.w	r3, r3, #7
 8000e38:	b2da      	uxtb	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8000e3e:	7b7b      	ldrb	r3, [r7, #13]
 8000e40:	095b      	lsrs	r3, r3, #5
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8000e48:	7b7b      	ldrb	r3, [r7, #13]
 8000e4a:	109b      	asrs	r3, r3, #2
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8000e58:	7b7b      	ldrb	r3, [r7, #13]
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	b2da      	uxtb	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	715a      	strb	r2, [r3, #5]
 8000e64:	e001      	b.n	8000e6a <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000e66:	23ff      	movs	r3, #255	; 0xff
 8000e68:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
 8000e7e:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	2000      	movs	r0, #0
 8000e86:	f000 fa01 	bl	800128c <conf_sensor>
 8000e8a:	4603      	mov	r3, r0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b084      	sub	sp, #16
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d01b      	beq.n	8000edc <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 8000ea4:	f107 010e 	add.w	r1, r7, #14
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	20f3      	movs	r0, #243	; 0xf3
 8000eae:	f7ff fee0 	bl	8000c72 <bmp2_get_regs>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8000eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d110      	bne.n	8000ee0 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	10db      	asrs	r3, r3, #3
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	f003 0301 	and.w	r3, r3, #1
 8000ec8:	b2da      	uxtb	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 8000ece:	7bbb      	ldrb	r3, [r7, #14]
 8000ed0:	f003 0301 	and.w	r3, r3, #1
 8000ed4:	b2da      	uxtb	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	705a      	strb	r2, [r3, #1]
 8000eda:	e001      	b.n	8000ee0 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000edc:	23ff      	movs	r3, #255	; 0xff
 8000ede:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8000ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
 8000ef8:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
 8000efc:	687a      	ldr	r2, [r7, #4]
 8000efe:	68b9      	ldr	r1, [r7, #8]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f000 f9c3 	bl	800128c <conf_sensor>
 8000f06:	4603      	mov	r3, r0
 8000f08:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8000f0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b086      	sub	sp, #24
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8000f20:	2300      	movs	r3, #0
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	2300      	movs	r3, #0
 8000f26:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8000f28:	f107 0308 	add.w	r3, r7, #8
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
 8000f30:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d024      	beq.n	8000f82 <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8000f38:	f107 0110 	add.w	r1, r7, #16
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	2206      	movs	r2, #6
 8000f40:	20f7      	movs	r0, #247	; 0xf7
 8000f42:	f7ff fe96 	bl	8000c72 <bmp2_get_regs>
 8000f46:	4603      	mov	r3, r0
 8000f48:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000f4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d119      	bne.n	8000f86 <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 8000f52:	f107 0208 	add.w	r2, r7, #8
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	4611      	mov	r1, r2
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 fabd 	bl	80014dc <parse_sensor_data>
 8000f62:	4603      	mov	r3, r0
 8000f64:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 8000f66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d10b      	bne.n	8000f86 <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8000f6e:	f107 0308 	add.w	r3, r7, #8
 8000f72:	683a      	ldr	r2, [r7, #0]
 8000f74:	6879      	ldr	r1, [r7, #4]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f000 f80b 	bl	8000f92 <bmp2_compensate_data>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	75fb      	strb	r3, [r7, #23]
 8000f80:	e001      	b.n	8000f86 <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8000f82:	23ff      	movs	r3, #255	; 0xff
 8000f84:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000f86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b086      	sub	sp, #24
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	60f8      	str	r0, [r7, #12]
 8000f9a:	60b9      	str	r1, [r7, #8]
 8000f9c:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f000 f88e 	bl	80010c0 <null_ptr_check>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 8000fa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d129      	bne.n	8001004 <bmp2_compensate_data+0x72>
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d026      	beq.n	8001004 <bmp2_compensate_data+0x72>
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d023      	beq.n	8001004 <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	f04f 0200 	mov.w	r2, #0
 8000fc2:	f04f 0300 	mov.w	r3, #0
 8000fc6:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8000fca:	68b9      	ldr	r1, [r7, #8]
 8000fcc:	f04f 0200 	mov.w	r2, #0
 8000fd0:	f04f 0300 	mov.w	r3, #0
 8000fd4:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	3308      	adds	r3, #8
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	68f9      	ldr	r1, [r7, #12]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f000 fac1 	bl	8001568 <compensate_temperature>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8000fea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d10a      	bne.n	8001008 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	68f9      	ldr	r1, [r7, #12]
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f000 fb81 	bl	8001700 <compensate_pressure>
 8000ffe:	4603      	mov	r3, r0
 8001000:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 8001002:	e001      	b.n	8001008 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001004:	23ff      	movs	r3, #255	; 0xff
 8001006:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001008:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 8001014:	b5b0      	push	{r4, r5, r7, lr}
 8001016:	b092      	sub	sp, #72	; 0x48
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001020:	4b25      	ldr	r3, [pc, #148]	; (80010b8 <bmp2_compute_meas_time+0xa4>)
 8001022:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001026:	461d      	mov	r5, r3
 8001028:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800102c:	682b      	ldr	r3, [r5, #0]
 800102e:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001030:	4b22      	ldr	r3, [pc, #136]	; (80010bc <bmp2_compute_meas_time+0xa8>)
 8001032:	f107 0410 	add.w	r4, r7, #16
 8001036:	461d      	mov	r5, r3
 8001038:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800103a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800103c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001040:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f000 f83b 	bl	80010c0 <null_ptr_check>
 800104a:	4603      	mov	r3, r0
 800104c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001050:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8001054:	2b00      	cmp	r3, #0
 8001056:	d125      	bne.n	80010a4 <bmp2_compute_meas_time+0x90>
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d022      	beq.n	80010a4 <bmp2_compute_meas_time+0x90>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7e1b      	ldrb	r3, [r3, #24]
 8001062:	2b03      	cmp	r3, #3
 8001064:	d113      	bne.n	800108e <bmp2_compute_meas_time+0x7a>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	78db      	ldrb	r3, [r3, #3]
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001070:	4413      	add	r3, r2
 8001072:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8001076:	68bb      	ldr	r3, [r7, #8]
 8001078:	789b      	ldrb	r3, [r3, #2]
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001080:	440b      	add	r3, r1
 8001082:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8001086:	441a      	add	r2, r3
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 800108c:	e00d      	b.n	80010aa <bmp2_compute_meas_time+0x96>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 800108e:	68bb      	ldr	r3, [r7, #8]
 8001090:	78db      	ldrb	r3, [r3, #3]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8001098:	4413      	add	r3, r2
 800109a:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80010a2:	e002      	b.n	80010aa <bmp2_compute_meas_time+0x96>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010a4:	23ff      	movs	r3, #255	; 0xff
 80010a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }

    return rslt;
 80010aa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3748      	adds	r7, #72	; 0x48
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bdb0      	pop	{r4, r5, r7, pc}
 80010b6:	bf00      	nop
 80010b8:	0800d300 	.word	0x0800d300
 80010bc:	0800d314 	.word	0x0800d314

080010c0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d00b      	beq.n	80010e6 <null_ptr_check+0x26>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	68db      	ldr	r3, [r3, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <null_ptr_check+0x26>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d003      	beq.n	80010e6 <null_ptr_check+0x26>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d102      	bne.n	80010ec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80010e6:	23ff      	movs	r3, #255	; 0xff
 80010e8:	73fb      	strb	r3, [r7, #15]
 80010ea:	e001      	b.n	80010f0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80010f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001100:	b480      	push	{r7}
 8001102:	b087      	sub	sp, #28
 8001104:	af00      	add	r7, sp, #0
 8001106:	60f8      	str	r0, [r7, #12]
 8001108:	60b9      	str	r1, [r7, #8]
 800110a:	607a      	str	r2, [r7, #4]
 800110c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800110e:	2301      	movs	r3, #1
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	e015      	b.n	8001140 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001114:	68fa      	ldr	r2, [r7, #12]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	441a      	add	r2, r3
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	3b01      	subs	r3, #1
 8001120:	68b9      	ldr	r1, [r7, #8]
 8001122:	440b      	add	r3, r1
 8001124:	7812      	ldrb	r2, [r2, #0]
 8001126:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	441a      	add	r2, r3
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	005b      	lsls	r3, r3, #1
 8001132:	68b9      	ldr	r1, [r7, #8]
 8001134:	440b      	add	r3, r1
 8001136:	7812      	ldrb	r2, [r2, #0]
 8001138:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	3301      	adds	r3, #1
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	429a      	cmp	r2, r3
 8001146:	d3e5      	bcc.n	8001114 <interleave_data+0x14>
    }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	371c      	adds	r7, #28
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b08a      	sub	sp, #40	; 0x28
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	f107 0310 	add.w	r3, r7, #16
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]
 8001172:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001174:	f107 010c 	add.w	r1, r7, #12
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2219      	movs	r2, #25
 800117c:	2088      	movs	r0, #136	; 0x88
 800117e:	f7ff fd78 	bl	8000c72 <bmp2_get_regs>
 8001182:	4603      	mov	r3, r0
 8001184:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (rslt == BMP2_OK)
 8001188:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800118c:	2b00      	cmp	r3, #0
 800118e:	d177      	bne.n	8001280 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001190:	7b7b      	ldrb	r3, [r7, #13]
 8001192:	021b      	lsls	r3, r3, #8
 8001194:	b21a      	sxth	r2, r3
 8001196:	7b3b      	ldrb	r3, [r7, #12]
 8001198:	b21b      	sxth	r3, r3
 800119a:	4313      	orrs	r3, r2
 800119c:	b21b      	sxth	r3, r3
 800119e:	b29a      	uxth	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	b21a      	sxth	r2, r3
 80011aa:	7bbb      	ldrb	r3, [r7, #14]
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	4313      	orrs	r3, r2
 80011b0:	b21a      	sxth	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80011b6:	7c7b      	ldrb	r3, [r7, #17]
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	b21a      	sxth	r2, r3
 80011bc:	7c3b      	ldrb	r3, [r7, #16]
 80011be:	b21b      	sxth	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b21a      	sxth	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80011c8:	7cfb      	ldrb	r3, [r7, #19]
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	b21a      	sxth	r2, r3
 80011ce:	7cbb      	ldrb	r3, [r7, #18]
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	b21b      	sxth	r3, r3
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	845a      	strh	r2, [r3, #34]	; 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80011dc:	7d7b      	ldrb	r3, [r7, #21]
 80011de:	021b      	lsls	r3, r3, #8
 80011e0:	b21a      	sxth	r2, r3
 80011e2:	7d3b      	ldrb	r3, [r7, #20]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	4313      	orrs	r3, r2
 80011e8:	b21a      	sxth	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	849a      	strh	r2, [r3, #36]	; 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80011ee:	7dfb      	ldrb	r3, [r7, #23]
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	7dbb      	ldrb	r3, [r7, #22]
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4313      	orrs	r3, r2
 80011fa:	b21a      	sxth	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	84da      	strh	r2, [r3, #38]	; 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001200:	7e7b      	ldrb	r3, [r7, #25]
 8001202:	021b      	lsls	r3, r3, #8
 8001204:	b21a      	sxth	r2, r3
 8001206:	7e3b      	ldrb	r3, [r7, #24]
 8001208:	b21b      	sxth	r3, r3
 800120a:	4313      	orrs	r3, r2
 800120c:	b21a      	sxth	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	851a      	strh	r2, [r3, #40]	; 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001212:	7efb      	ldrb	r3, [r7, #27]
 8001214:	021b      	lsls	r3, r3, #8
 8001216:	b21a      	sxth	r2, r3
 8001218:	7ebb      	ldrb	r3, [r7, #26]
 800121a:	b21b      	sxth	r3, r3
 800121c:	4313      	orrs	r3, r2
 800121e:	b21a      	sxth	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	855a      	strh	r2, [r3, #42]	; 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001224:	7f7b      	ldrb	r3, [r7, #29]
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21a      	sxth	r2, r3
 800122a:	7f3b      	ldrb	r3, [r7, #28]
 800122c:	b21b      	sxth	r3, r3
 800122e:	4313      	orrs	r3, r2
 8001230:	b21a      	sxth	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	859a      	strh	r2, [r3, #44]	; 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001236:	7ffb      	ldrb	r3, [r7, #31]
 8001238:	021b      	lsls	r3, r3, #8
 800123a:	b21a      	sxth	r2, r3
 800123c:	7fbb      	ldrb	r3, [r7, #30]
 800123e:	b21b      	sxth	r3, r3
 8001240:	4313      	orrs	r3, r2
 8001242:	b21a      	sxth	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	85da      	strh	r2, [r3, #46]	; 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001248:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	b21a      	sxth	r2, r3
 8001250:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001254:	b21b      	sxth	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	b21a      	sxth	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	861a      	strh	r2, [r3, #48]	; 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800125e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001262:	021b      	lsls	r3, r3, #8
 8001264:	b21a      	sxth	r2, r3
 8001266:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800126a:	b21b      	sxth	r3, r3
 800126c:	4313      	orrs	r3, r2
 800126e:	b21a      	sxth	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	865a      	strh	r2, [r3, #50]	; 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001274:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001278:	b25a      	sxtb	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    return rslt;
 8001280:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001284:	4618      	mov	r0, r3
 8001286:	3728      	adds	r7, #40	; 0x28
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
 8001298:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800129a:	2300      	movs	r3, #0
 800129c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800129e:	f24f 53f4 	movw	r3, #62964	; 0xf5f4
 80012a2:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d074      	beq.n	8001394 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80012aa:	f107 0114 	add.w	r1, r7, #20
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2202      	movs	r2, #2
 80012b2:	20f4      	movs	r0, #244	; 0xf4
 80012b4:	f7ff fcdd 	bl	8000c72 <bmp2_get_regs>
 80012b8:	4603      	mov	r3, r0
 80012ba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80012bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d169      	bne.n	8001398 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff fd7e 	bl	8000dc6 <bmp2_soft_reset>
 80012ca:	4603      	mov	r3, r0
 80012cc:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80012ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d160      	bne.n	8001398 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	68b9      	ldr	r1, [r7, #8]
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 f861 	bl	80013a4 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80012e2:	7d7b      	ldrb	r3, [r7, #21]
 80012e4:	b25b      	sxtb	r3, r3
 80012e6:	f003 031f 	and.w	r3, r3, #31
 80012ea:	b25a      	sxtb	r2, r3
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	789b      	ldrb	r3, [r3, #2]
 80012f0:	015b      	lsls	r3, r3, #5
 80012f2:	b25b      	sxtb	r3, r3
 80012f4:	4313      	orrs	r3, r2
 80012f6:	b25b      	sxtb	r3, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80012fc:	7d7b      	ldrb	r3, [r7, #21]
 80012fe:	b25b      	sxtb	r3, r3
 8001300:	f023 031c 	bic.w	r3, r3, #28
 8001304:	b25a      	sxtb	r2, r3
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	791b      	ldrb	r3, [r3, #4]
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	b25b      	sxtb	r3, r3
 800130e:	f003 031c 	and.w	r3, r3, #28
 8001312:	b25b      	sxtb	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b25b      	sxtb	r3, r3
 8001318:	b2db      	uxtb	r3, r3
 800131a:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 800131c:	7d7b      	ldrb	r3, [r7, #21]
 800131e:	b25b      	sxtb	r3, r3
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	b25a      	sxtb	r2, r3
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	795b      	ldrb	r3, [r3, #5]
 800132a:	b25b      	sxtb	r3, r3
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	b25b      	sxtb	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b25b      	sxtb	r3, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800133a:	f107 0114 	add.w	r1, r7, #20
 800133e:	f107 0010 	add.w	r0, r7, #16
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2202      	movs	r2, #2
 8001346:	f7ff fccc 	bl	8000ce2 <bmp2_set_regs>
 800134a:	4603      	mov	r3, r0
 800134c:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800134e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d120      	bne.n	8001398 <conf_sensor+0x10c>
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d01d      	beq.n	8001398 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	7bfa      	ldrb	r2, [r7, #15]
 8001360:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001362:	7d3b      	ldrb	r3, [r7, #20]
 8001364:	b25b      	sxtb	r3, r3
 8001366:	f023 0303 	bic.w	r3, r3, #3
 800136a:	b25a      	sxtb	r2, r3
 800136c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001370:	f003 0303 	and.w	r3, r3, #3
 8001374:	b25b      	sxtb	r3, r3
 8001376:	4313      	orrs	r3, r2
 8001378:	b25b      	sxtb	r3, r3
 800137a:	b2db      	uxtb	r3, r3
 800137c:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800137e:	f107 0114 	add.w	r1, r7, #20
 8001382:	f107 0010 	add.w	r0, r7, #16
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2201      	movs	r2, #1
 800138a:	f7ff fcaa 	bl	8000ce2 <bmp2_set_regs>
 800138e:	4603      	mov	r3, r0
 8001390:	75fb      	strb	r3, [r7, #23]
 8001392:	e001      	b.n	8001398 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001394:	23ff      	movs	r3, #255	; 0xff
 8001396:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001398:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	78db      	ldrb	r3, [r3, #3]
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	f200 808b 	bhi.w	80014ce <set_os_mode+0x12a>
 80013b8:	a201      	add	r2, pc, #4	; (adr r2, 80013c0 <set_os_mode+0x1c>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d5 	.word	0x080013d5
 80013c4:	08001407 	.word	0x08001407
 80013c8:	08001439 	.word	0x08001439
 80013cc:	0800146b 	.word	0x0800146b
 80013d0:	0800149d 	.word	0x0800149d
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	b25b      	sxtb	r3, r3
 80013da:	f003 031f 	and.w	r3, r3, #31
 80013de:	b25b      	sxtb	r3, r3
 80013e0:	f043 0320 	orr.w	r3, r3, #32
 80013e4:	b25b      	sxtb	r3, r3
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b25b      	sxtb	r3, r3
 80013f2:	f023 031c 	bic.w	r3, r3, #28
 80013f6:	b25b      	sxtb	r3, r3
 80013f8:	f043 0304 	orr.w	r3, r3, #4
 80013fc:	b25b      	sxtb	r3, r3
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	701a      	strb	r2, [r3, #0]
            break;
 8001404:	e064      	b.n	80014d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	b25b      	sxtb	r3, r3
 800140c:	f003 031f 	and.w	r3, r3, #31
 8001410:	b25b      	sxtb	r3, r3
 8001412:	f043 0320 	orr.w	r3, r3, #32
 8001416:	b25b      	sxtb	r3, r3
 8001418:	b2da      	uxtb	r2, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	b25b      	sxtb	r3, r3
 8001424:	f023 031c 	bic.w	r3, r3, #28
 8001428:	b25b      	sxtb	r3, r3
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	b25b      	sxtb	r3, r3
 8001430:	b2da      	uxtb	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	701a      	strb	r2, [r3, #0]
            break;
 8001436:	e04b      	b.n	80014d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	b25b      	sxtb	r3, r3
 800143e:	f003 031f 	and.w	r3, r3, #31
 8001442:	b25b      	sxtb	r3, r3
 8001444:	f043 0320 	orr.w	r3, r3, #32
 8001448:	b25b      	sxtb	r3, r3
 800144a:	b2da      	uxtb	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b25b      	sxtb	r3, r3
 8001456:	f023 031c 	bic.w	r3, r3, #28
 800145a:	b25b      	sxtb	r3, r3
 800145c:	f043 030c 	orr.w	r3, r3, #12
 8001460:	b25b      	sxtb	r3, r3
 8001462:	b2da      	uxtb	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	701a      	strb	r2, [r3, #0]
            break;
 8001468:	e032      	b.n	80014d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	b25b      	sxtb	r3, r3
 8001470:	f003 031f 	and.w	r3, r3, #31
 8001474:	b25b      	sxtb	r3, r3
 8001476:	f043 0320 	orr.w	r3, r3, #32
 800147a:	b25b      	sxtb	r3, r3
 800147c:	b2da      	uxtb	r2, r3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b25b      	sxtb	r3, r3
 8001488:	f023 031c 	bic.w	r3, r3, #28
 800148c:	b25b      	sxtb	r3, r3
 800148e:	f043 0310 	orr.w	r3, r3, #16
 8001492:	b25b      	sxtb	r3, r3
 8001494:	b2da      	uxtb	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	701a      	strb	r2, [r3, #0]
            break;
 800149a:	e019      	b.n	80014d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	b25b      	sxtb	r3, r3
 80014a2:	f003 031f 	and.w	r3, r3, #31
 80014a6:	b25b      	sxtb	r3, r3
 80014a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014ac:	b25b      	sxtb	r3, r3
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	b25b      	sxtb	r3, r3
 80014ba:	f023 031c 	bic.w	r3, r3, #28
 80014be:	b25b      	sxtb	r3, r3
 80014c0:	f043 0314 	orr.w	r3, r3, #20
 80014c4:	b25b      	sxtb	r3, r3
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	701a      	strb	r2, [r3, #0]
            break;
 80014cc:	e000      	b.n	80014d0 <set_os_mode+0x12c>
        default:
            break;
 80014ce:	bf00      	nop
    }
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b086      	sub	sp, #24
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	031b      	lsls	r3, r3, #12
 80014ec:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	3301      	adds	r3, #1
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	011b      	lsls	r3, r3, #4
 80014f6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3302      	adds	r3, #2
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	091b      	lsrs	r3, r3, #4
 8001500:	b2db      	uxtb	r3, r3
 8001502:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	431a      	orrs	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	431a      	orrs	r2, r3
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3303      	adds	r3, #3
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	031b      	lsls	r3, r3, #12
 800151a:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3304      	adds	r3, #4
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	011b      	lsls	r3, r3, #4
 8001524:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3305      	adds	r3, #5
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	b2db      	uxtb	r3, r3
 8001530:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	431a      	orrs	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4313      	orrs	r3, r2
 800153c:	461a      	mov	r2, r3
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	4619      	mov	r1, r3
 800154c:	4610      	mov	r0, r2
 800154e:	f000 fa33 	bl	80019b8 <st_check_boundaries>
 8001552:	4603      	mov	r3, r0
 8001554:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001556:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3718      	adds	r7, #24
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	0000      	movs	r0, r0
 8001564:	0000      	movs	r0, r0
	...

08001568 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001568:	b480      	push	{r7}
 800156a:	b08d      	sub	sp, #52	; 0x34
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001574:	2300      	movs	r3, #0
 8001576:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	ee07 3a90 	vmov	s15, r3
 8001582:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001586:	ed9f 5b4e 	vldr	d5, [pc, #312]	; 80016c0 <compensate_temperature+0x158>
 800158a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	8b9b      	ldrh	r3, [r3, #28]
 8001592:	ee07 3a90 	vmov	s15, r3
 8001596:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 800159a:	ed9f 4b4b 	vldr	d4, [pc, #300]	; 80016c8 <compensate_temperature+0x160>
 800159e:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80015a2:	ee36 6b47 	vsub.f64	d6, d6, d7
           ((double) dev->calib_param.dig_t2);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80015ac:	ee07 3a90 	vmov	s15, r3
 80015b0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80015b4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80015b8:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	ee07 3a90 	vmov	s15, r3
 80015c4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80015c8:	ed9f 5b41 	vldr	d5, [pc, #260]	; 80016d0 <compensate_temperature+0x168>
 80015cc:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	8b9b      	ldrh	r3, [r3, #28]
 80015d4:	ee07 3a90 	vmov	s15, r3
 80015d8:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 80015dc:	ed9f 4b3e 	vldr	d4, [pc, #248]	; 80016d8 <compensate_temperature+0x170>
 80015e0:	ee85 7b04 	vdiv.f64	d7, d5, d4
 80015e4:	ee36 6b47 	vsub.f64	d6, d6, d7
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	ee07 3a90 	vmov	s15, r3
 80015f0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80015f4:	ed9f 4b36 	vldr	d4, [pc, #216]	; 80016d0 <compensate_temperature+0x168>
 80015f8:	ee87 5b04 	vdiv.f64	d5, d7, d4
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	8b9b      	ldrh	r3, [r3, #28]
 8001600:	ee07 3a90 	vmov	s15, r3
 8001604:	eeb8 4b67 	vcvt.f64.u32	d4, s15
 8001608:	ed9f 3b33 	vldr	d3, [pc, #204]	; 80016d8 <compensate_temperature+0x170>
 800160c:	ee84 7b03 	vdiv.f64	d7, d4, d3
 8001610:	ee35 7b47 	vsub.f64	d7, d5, d7
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001614:	ee26 6b07 	vmul.f64	d6, d6, d7
        ((double) dev->calib_param.dig_t3);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800161e:	ee07 3a90 	vmov	s15, r3
 8001622:	eeb8 7be7 	vcvt.f64.s32	d7, s15
    var2 =
 8001626:	ee26 7b07 	vmul.f64	d7, d6, d7
 800162a:	ed87 7b04 	vstr	d7, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 800162e:	ed97 6b06 	vldr	d6, [r7, #24]
 8001632:	ed97 7b04 	vldr	d7, [r7, #16]
 8001636:	ee36 7b07 	vadd.f64	d7, d6, d7
 800163a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800163e:	ee17 2a90 	vmov	r2, s15
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	639a      	str	r2, [r3, #56]	; 0x38
    temperature = (var1 + var2) / 5120.0;
 8001646:	ed97 6b06 	vldr	d6, [r7, #24]
 800164a:	ed97 7b04 	vldr	d7, [r7, #16]
 800164e:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001652:	ed9f 5b23 	vldr	d5, [pc, #140]	; 80016e0 <compensate_temperature+0x178>
 8001656:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800165a:	ed87 7b08 	vstr	d7, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 800165e:	ed97 7b08 	vldr	d7, [r7, #32]
 8001662:	ed9f 6b21 	vldr	d6, [pc, #132]	; 80016e8 <compensate_temperature+0x180>
 8001666:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d507      	bpl.n	8001680 <compensate_temperature+0x118>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	4b20      	ldr	r3, [pc, #128]	; (80016f8 <compensate_temperature+0x190>)
 8001676:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 800167a:	2301      	movs	r3, #1
 800167c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001680:	ed97 7b08 	vldr	d7, [r7, #32]
 8001684:	ed9f 6b1a 	vldr	d6, [pc, #104]	; 80016f0 <compensate_temperature+0x188>
 8001688:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	dd07      	ble.n	80016a2 <compensate_temperature+0x13a>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001692:	f04f 0200 	mov.w	r2, #0
 8001696:	4b19      	ldr	r3, [pc, #100]	; (80016fc <compensate_temperature+0x194>)
 8001698:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 800169c:	2302      	movs	r3, #2
 800169e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    (*comp_temperature) = temperature;
 80016a2:	68f9      	ldr	r1, [r7, #12]
 80016a4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80016a8:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 80016ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3734      	adds	r7, #52	; 0x34
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	f3af 8000 	nop.w
 80016c0:	00000000 	.word	0x00000000
 80016c4:	40d00000 	.word	0x40d00000
 80016c8:	00000000 	.word	0x00000000
 80016cc:	40900000 	.word	0x40900000
 80016d0:	00000000 	.word	0x00000000
 80016d4:	41000000 	.word	0x41000000
 80016d8:	00000000 	.word	0x00000000
 80016dc:	40c00000 	.word	0x40c00000
 80016e0:	00000000 	.word	0x00000000
 80016e4:	40b40000 	.word	0x40b40000
 80016e8:	00000000 	.word	0x00000000
 80016ec:	c0440000 	.word	0xc0440000
 80016f0:	00000000 	.word	0x00000000
 80016f4:	40554000 	.word	0x40554000
 80016f8:	c0440000 	.word	0xc0440000
 80016fc:	40554000 	.word	0x40554000

08001700 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001700:	b480      	push	{r7}
 8001702:	b08d      	sub	sp, #52	; 0x34
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001722:	ee07 3a90 	vmov	s15, r3
 8001726:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800172a:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800172e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001732:	ed9f 6b8d 	vldr	d6, [pc, #564]	; 8001968 <compensate_pressure+0x268>
 8001736:	ee37 7b46 	vsub.f64	d7, d7, d6
 800173a:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 800173e:	ed97 7b06 	vldr	d7, [r7, #24]
 8001742:	ee27 6b07 	vmul.f64	d6, d7, d7
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 800174c:	ee07 3a90 	vmov	s15, r3
 8001750:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001754:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001758:	ed9f 5b85 	vldr	d5, [pc, #532]	; 8001970 <compensate_pressure+0x270>
 800175c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001760:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 800176a:	ee07 3a90 	vmov	s15, r3
 800176e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001772:	ed97 7b06 	vldr	d7, [r7, #24]
 8001776:	ee26 7b07 	vmul.f64	d7, d6, d7
 800177a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800177e:	ed97 6b04 	vldr	d6, [r7, #16]
 8001782:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001786:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 800178a:	ed97 7b04 	vldr	d7, [r7, #16]
 800178e:	eeb1 5b00 	vmov.f64	d5, #16	; 0x40800000  4.0
 8001792:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 800179c:	ee07 3a90 	vmov	s15, r3
 80017a0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80017a4:	ed9f 5b74 	vldr	d5, [pc, #464]	; 8001978 <compensate_pressure+0x278>
 80017a8:	ee27 7b05 	vmul.f64	d7, d7, d5
 80017ac:	ee36 7b07 	vadd.f64	d7, d6, d7
 80017b0:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80017ba:	ee07 3a90 	vmov	s15, r3
 80017be:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80017c2:	ed97 7b06 	vldr	d7, [r7, #24]
 80017c6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80017ca:	ed97 7b06 	vldr	d7, [r7, #24]
 80017ce:	ee26 7b07 	vmul.f64	d7, d6, d7
 80017d2:	ed9f 5b6b 	vldr	d5, [pc, #428]	; 8001980 <compensate_pressure+0x280>
 80017d6:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80017e0:	ee07 3a90 	vmov	s15, r3
 80017e4:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80017e8:	ed97 7b06 	vldr	d7, [r7, #24]
 80017ec:	ee25 7b07 	vmul.f64	d7, d5, d7
 80017f0:	ee36 6b07 	vadd.f64	d6, d6, d7
 80017f4:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8001980 <compensate_pressure+0x280>
 80017f8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80017fc:	ed87 7b06 	vstr	d7, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001800:	ed97 6b06 	vldr	d6, [r7, #24]
 8001804:	ed9f 5b5a 	vldr	d5, [pc, #360]	; 8001970 <compensate_pressure+0x270>
 8001808:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800180c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001810:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001818:	ee07 3a90 	vmov	s15, r3
 800181c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001820:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001824:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001828:	ed97 7b06 	vldr	d7, [r7, #24]
 800182c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001834:	d407      	bmi.n	8001846 <compensate_pressure+0x146>
 8001836:	ed97 7b06 	vldr	d7, [r7, #24]
 800183a:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800183e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001842:	f340 8086 	ble.w	8001952 <compensate_pressure+0x252>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	ee07 3a90 	vmov	s15, r3
 800184e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001852:	ed9f 6b4d 	vldr	d6, [pc, #308]	; 8001988 <compensate_pressure+0x288>
 8001856:	ee36 7b47 	vsub.f64	d7, d6, d7
 800185a:	ed87 7b08 	vstr	d7, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 800185e:	ed97 6b04 	vldr	d6, [r7, #16]
 8001862:	ed9f 5b4b 	vldr	d5, [pc, #300]	; 8001990 <compensate_pressure+0x290>
 8001866:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800186a:	ed97 6b08 	vldr	d6, [r7, #32]
 800186e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001872:	ed9f 6b49 	vldr	d6, [pc, #292]	; 8001998 <compensate_pressure+0x298>
 8001876:	ee27 5b06 	vmul.f64	d5, d7, d6
 800187a:	ed97 6b06 	vldr	d6, [r7, #24]
 800187e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001882:	ed87 7b08 	vstr	d7, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001894:	ed97 7b08 	vldr	d7, [r7, #32]
 8001898:	ee26 6b07 	vmul.f64	d6, d6, d7
 800189c:	ed97 7b08 	vldr	d7, [r7, #32]
 80018a0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80018a4:	ed9f 5b3e 	vldr	d5, [pc, #248]	; 80019a0 <compensate_pressure+0x2a0>
 80018a8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018ac:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80018b6:	ee07 3a90 	vmov	s15, r3
 80018ba:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80018be:	ed97 7b08 	vldr	d7, [r7, #32]
 80018c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 80018c6:	ed9f 5b2a 	vldr	d5, [pc, #168]	; 8001970 <compensate_pressure+0x270>
 80018ca:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018ce:	ed87 7b04 	vstr	d7, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 80018d2:	ed97 6b06 	vldr	d6, [r7, #24]
 80018d6:	ed97 7b04 	vldr	d7, [r7, #16]
 80018da:	ee36 6b07 	vadd.f64	d6, d6, d7
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80018e4:	ee07 3a90 	vmov	s15, r3
 80018e8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80018ec:	ee36 6b07 	vadd.f64	d6, d6, d7
 80018f0:	eeb3 5b00 	vmov.f64	d5, #48	; 0x41800000  16.0
 80018f4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80018f8:	ed97 6b08 	vldr	d6, [r7, #32]
 80018fc:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001900:	ed87 7b08 	vstr	d7, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001904:	ed97 7b08 	vldr	d7, [r7, #32]
 8001908:	ed9f 6b27 	vldr	d6, [pc, #156]	; 80019a8 <compensate_pressure+0x2a8>
 800190c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001914:	d507      	bpl.n	8001926 <compensate_pressure+0x226>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001916:	a324      	add	r3, pc, #144	; (adr r3, 80019a8 <compensate_pressure+0x2a8>)
 8001918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800191c:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001920:	2303      	movs	r3, #3
 8001922:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001926:	ed97 7b08 	vldr	d7, [r7, #32]
 800192a:	ed9f 6b21 	vldr	d6, [pc, #132]	; 80019b0 <compensate_pressure+0x2b0>
 800192e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	dd07      	ble.n	8001948 <compensate_pressure+0x248>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001938:	a31d      	add	r3, pc, #116	; (adr r3, 80019b0 <compensate_pressure+0x2b0>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001942:	2304      	movs	r3, #4
 8001944:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        (*comp_pressure) = pressure;
 8001948:	68f9      	ldr	r1, [r7, #12]
 800194a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800194e:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001952:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001956:	4618      	mov	r0, r3
 8001958:	3734      	adds	r7, #52	; 0x34
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	f3af 8000 	nop.w
 8001968:	00000000 	.word	0x00000000
 800196c:	40ef4000 	.word	0x40ef4000
 8001970:	00000000 	.word	0x00000000
 8001974:	40e00000 	.word	0x40e00000
 8001978:	00000000 	.word	0x00000000
 800197c:	40f00000 	.word	0x40f00000
 8001980:	00000000 	.word	0x00000000
 8001984:	41200000 	.word	0x41200000
 8001988:	00000000 	.word	0x00000000
 800198c:	41300000 	.word	0x41300000
 8001990:	00000000 	.word	0x00000000
 8001994:	40b00000 	.word	0x40b00000
 8001998:	00000000 	.word	0x00000000
 800199c:	40b86a00 	.word	0x40b86a00
 80019a0:	00000000 	.word	0x00000000
 80019a4:	41e00000 	.word	0x41e00000
 80019a8:	00000000 	.word	0x00000000
 80019ac:	40dd4c00 	.word	0x40dd4c00
 80019b0:	00000000 	.word	0x00000000
 80019b4:	40fadb00 	.word	0x40fadb00

080019b8 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	db03      	blt.n	80019d4 <st_check_boundaries+0x1c>
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	4a1c      	ldr	r2, [pc, #112]	; (8001a40 <st_check_boundaries+0x88>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	dd09      	ble.n	80019e8 <st_check_boundaries+0x30>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	db06      	blt.n	80019e8 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a18      	ldr	r2, [pc, #96]	; (8001a40 <st_check_boundaries+0x88>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	dc02      	bgt.n	80019e8 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 80019e2:	23fa      	movs	r3, #250	; 0xfa
 80019e4:	73fb      	strb	r3, [r7, #15]
 80019e6:	e023      	b.n	8001a30 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	db03      	blt.n	80019f6 <st_check_boundaries+0x3e>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a13      	ldr	r2, [pc, #76]	; (8001a40 <st_check_boundaries+0x88>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	dd09      	ble.n	8001a0a <st_check_boundaries+0x52>
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	db06      	blt.n	8001a0a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <st_check_boundaries+0x88>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	dc02      	bgt.n	8001a0a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001a04:	23fb      	movs	r3, #251	; 0xfb
 8001a06:	73fb      	strb	r3, [r7, #15]
 8001a08:	e012      	b.n	8001a30 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	db03      	blt.n	8001a18 <st_check_boundaries+0x60>
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	4a0b      	ldr	r2, [pc, #44]	; (8001a40 <st_check_boundaries+0x88>)
 8001a14:	4293      	cmp	r3, r2
 8001a16:	dd09      	ble.n	8001a2c <st_check_boundaries+0x74>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	db03      	blt.n	8001a26 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4a07      	ldr	r2, [pc, #28]	; (8001a40 <st_check_boundaries+0x88>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	dd02      	ble.n	8001a2c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001a26:	23f9      	movs	r3, #249	; 0xf9
 8001a28:	73fb      	strb	r3, [r7, #15]
 8001a2a:	e001      	b.n	8001a30 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001a30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	3714      	adds	r7, #20
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr
 8001a40:	000ffff0 	.word	0x000ffff0

08001a44 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff f8e5 	bl	8000c1c <bmp2_init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001a56:	f107 0308 	add.w	r3, r7, #8
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff f9ca 	bl	8000df6 <bmp2_get_config>
 8001a62:	4603      	mov	r3, r0
 8001a64:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_OFF;
 8001a66:	2300      	movs	r3, #0
 8001a68:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	6879      	ldr	r1, [r7, #4]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff f9fc 	bl	8000e76 <bmp2_set_config>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001a82:	f107 0308 	add.w	r3, r7, #8
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	2003      	movs	r0, #3
 8001a8c:	f7ff fa2e 	bl	8000eec <bmp2_set_power_mode>
 8001a90:	4603      	mov	r3, r0
 8001a92:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001a94:	f107 0108 	add.w	r1, r7, #8
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fab8 	bl	8001014 <bmp2_compute_meas_time>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8001aa8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b096      	sub	sp, #88	; 0x58
 8001ab8:	af02      	add	r7, sp, #8
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001aca:	2300      	movs	r3, #0
 8001acc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	633b      	str	r3, [r7, #48]	; 0x30
 8001ad4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
 8001ade:	609a      	str	r2, [r3, #8]
 8001ae0:	60da      	str	r2, [r3, #12]
 8001ae2:	611a      	str	r2, [r3, #16]
 8001ae4:	615a      	str	r2, [r3, #20]
  uint8_t rxarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
 8001aea:	f107 0318 	add.w	r3, r7, #24
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	605a      	str	r2, [r3, #4]
 8001af4:	609a      	str	r2, [r3, #8]
 8001af6:	60da      	str	r2, [r3, #12]
 8001af8:	611a      	str	r2, [r3, #16]
 8001afa:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 8001b04:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 8001b06:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 8001b0a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b0e:	4a26      	ldr	r2, [pc, #152]	; (8001ba8 <bmp2_spi_read+0xf4>)
 8001b10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b14:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001b18:	4a24      	ldr	r2, [pc, #144]	; (8001bac <bmp2_spi_read+0xf8>)
 8001b1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	4619      	mov	r1, r3
 8001b22:	f001 fd5b 	bl	80035dc <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_TransmitReceive(BMP2_SPI, (uint8_t*)(&txarray), (uint8_t*)(&rxarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	b29b      	uxth	r3, r3
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	f107 0214 	add.w	r2, r7, #20
 8001b32:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001b36:	2005      	movs	r0, #5
 8001b38:	9000      	str	r0, [sp, #0]
 8001b3a:	481d      	ldr	r0, [pc, #116]	; (8001bb0 <bmp2_spi_read+0xfc>)
 8001b3c:	f003 fa01 	bl	8004f42 <HAL_SPI_TransmitReceive>
 8001b40:	4603      	mov	r3, r0
 8001b42:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001b46:	2300      	movs	r3, #0
 8001b48:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001b4c:	e012      	b.n	8001b74 <bmp2_spi_read+0xc0>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 8001b4e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001b52:	4a15      	ldr	r2, [pc, #84]	; (8001ba8 <bmp2_spi_read+0xf4>)
 8001b54:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001b58:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001b5c:	4a13      	ldr	r2, [pc, #76]	; (8001bac <bmp2_spi_read+0xf8>)
 8001b5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001b62:	2201      	movs	r2, #1
 8001b64:	4619      	mov	r1, r3
 8001b66:	f001 fd39 	bl	80035dc <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001b6a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001b6e:	3301      	adds	r3, #1
 8001b70:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 8001b74:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d9e8      	bls.n	8001b4e <bmp2_spi_read+0x9a>
  }

  if (status != HAL_OK)
 8001b7c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d002      	beq.n	8001b8a <bmp2_spi_read+0xd6>
  {
    // The BME2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 8001b84:	23ff      	movs	r3, #255	; 0xff
 8001b86:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  /* Copy data content from receive buffer */
  memcpy(reg_data, &rxarray[BMP2_DATA_INDEX], length);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	3301      	adds	r3, #1
 8001b90:	687a      	ldr	r2, [r7, #4]
 8001b92:	4619      	mov	r1, r3
 8001b94:	68b8      	ldr	r0, [r7, #8]
 8001b96:	f006 fc0f 	bl	80083b8 <memcpy>

  return iError;
 8001b9a:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3750      	adds	r7, #80	; 0x50
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000004 	.word	0x20000004
 8001bac:	2000000c 	.word	0x2000000c
 8001bb0:	200007b4 	.word	0x200007b4

08001bb4 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08c      	sub	sp, #48	; 0x30
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60b9      	str	r1, [r7, #8]
 8001bbc:	607a      	str	r2, [r7, #4]
 8001bbe:	603b      	str	r3, [r7, #0]
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint8_t txarray[BMP2_SPI_BUFFER_LEN] = {0,};
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
 8001be4:	615a      	str	r2, [r3, #20]
  uint8_t cs = *(uint8_t*)intf_ptr;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001bee:	7bfb      	ldrb	r3, [r7, #15]

  /* Copy selected register address and data content to transmit buffer */
  memcpy(&txarray[BMP2_REG_ADDR_INDEX],  &reg_addr,  BMP2_REG_ADDR_LEN);
 8001bf0:	743b      	strb	r3, [r7, #16]
  memcpy(&txarray[BMP2_DATA_INDEX],       reg_data,  length);
 8001bf2:	f107 0310 	add.w	r3, r7, #16
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	68b9      	ldr	r1, [r7, #8]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f006 fbdb 	bl	80083b8 <memcpy>

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(BMP2_CS_Ports[cs], BMP2_CS_Pins[cs], GPIO_PIN_RESET);
 8001c02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c06:	4a20      	ldr	r2, [pc, #128]	; (8001c88 <bmp2_spi_write+0xd4>)
 8001c08:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001c0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c10:	4a1e      	ldr	r2, [pc, #120]	; (8001c8c <bmp2_spi_write+0xd8>)
 8001c12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c16:	2200      	movs	r2, #0
 8001c18:	4619      	mov	r1, r3
 8001c1a:	f001 fcdf 	bl	80035dc <HAL_GPIO_WritePin>

  /* Data exchange */
  status = HAL_SPI_Transmit(BMP2_SPI, (uint8_t*)(&txarray), length+BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	3301      	adds	r3, #1
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	f107 0110 	add.w	r1, r7, #16
 8001c2a:	2305      	movs	r3, #5
 8001c2c:	4818      	ldr	r0, [pc, #96]	; (8001c90 <bmp2_spi_write+0xdc>)
 8001c2e:	f003 f81a 	bl	8004c66 <HAL_SPI_Transmit>
 8001c32:	4603      	mov	r3, r0
 8001c34:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  /* Disable all slaves */
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001c3e:	e012      	b.n	8001c66 <bmp2_spi_write+0xb2>
  {
    HAL_GPIO_WritePin(BMP2_CS_Ports[i], BMP2_CS_Pins[i], GPIO_PIN_SET);
 8001c40:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c44:	4a10      	ldr	r2, [pc, #64]	; (8001c88 <bmp2_spi_write+0xd4>)
 8001c46:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001c4a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c4e:	4a0f      	ldr	r2, [pc, #60]	; (8001c8c <bmp2_spi_write+0xd8>)
 8001c50:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c54:	2201      	movs	r2, #1
 8001c56:	4619      	mov	r1, r3
 8001c58:	f001 fcc0 	bl	80035dc <HAL_GPIO_WritePin>
  for(uint8_t i = 0; i < BMP2_NUM_OF_SENSORS; i++)
 8001c5c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c60:	3301      	adds	r3, #1
 8001c62:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001c66:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d9e8      	bls.n	8001c40 <bmp2_spi_write+0x8c>
  }

  if (status != HAL_OK)
 8001c6e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d002      	beq.n	8001c7c <bmp2_spi_write+0xc8>
  {
    // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
    iError = (-1);
 8001c76:	23ff      	movs	r3, #255	; 0xff
 8001c78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return iError;
 8001c7c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3730      	adds	r7, #48	; 0x30
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000004 	.word	0x20000004
 8001c8c:	2000000c 	.word	0x2000000c
 8001c90:	200007b4 	.word	0x200007b4

08001c94 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4a05      	ldr	r2, [pc, #20]	; (8001cb8 <bmp2_delay_us+0x24>)
 8001ca2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ca6:	099b      	lsrs	r3, r3, #6
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f001 f923 	bl	8002ef4 <HAL_Delay>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	10624dd3 	.word	0x10624dd3

08001cbc <BMP2_ReadTemperature_degC>:
 *  @param[in]  dev   : BMP2xx device structure
 *
 *  @return Temperature measurement [degC]
 */
double BMP2_ReadTemperature_degC(struct bmp2_dev *dev)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b08c      	sub	sp, #48	; 0x30
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMP2_E_NULL_PTR;
 8001cc4:	23ff      	movs	r3, #255	; 0xff
 8001cc6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    struct bmp2_status status;
    struct bmp2_data comp_data;
    double temp = -1.0;
 8001cca:	f04f 0200 	mov.w	r2, #0
 8001cce:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <BMP2_ReadTemperature_degC+0x78>)
 8001cd0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    int8_t try = 10;
 8001cd4:	230a      	movs	r3, #10
 8001cd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    do {
      /* Read sensor status */
      rslt = bmp2_get_status(&status, dev);
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff f8d7 	bl	8000e94 <bmp2_get_status>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      /* Read compensated data */
      rslt = bmp2_get_sensor_data(&comp_data, dev);
 8001cec:	f107 0308 	add.w	r3, r7, #8
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff f90f 	bl	8000f16 <bmp2_get_sensor_data>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
      temp = comp_data.temperature;
 8001cfe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001d02:	e9c7 2308 	strd	r2, r3, [r7, #32]
      try--;
 8001d06:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 8001d14:	7f3b      	ldrb	r3, [r7, #28]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <BMP2_ReadTemperature_degC+0x66>
 8001d1a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	dcdb      	bgt.n	8001cda <BMP2_ReadTemperature_degC+0x1e>

    return temp;
 8001d22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d26:	ec43 2b17 	vmov	d7, r2, r3
//
//	  /* Calculate measurement time in microseconds */
//	  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
//
//	  return rslt;
}
 8001d2a:	eeb0 0b47 	vmov.f64	d0, d7
 8001d2e:	3730      	adds	r7, #48	; 0x30
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	bff00000 	.word	0xbff00000

08001d38 <LINEAR_TRANSFORM>:
#include "common.h"
#include <math.h>
#include "arm_math.h"
#include "math_helper.h"

float32_t LINEAR_TRANSFORM(float32_t x, float32_t amin,float32_t amax, float32_t bmin, float32_t bmax){
 8001d38:	b480      	push	{r7}
 8001d3a:	b087      	sub	sp, #28
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001d42:	edc7 0a04 	vstr	s1, [r7, #16]
 8001d46:	ed87 1a03 	vstr	s2, [r7, #12]
 8001d4a:	edc7 1a02 	vstr	s3, [r7, #8]
 8001d4e:	ed87 2a01 	vstr	s4, [r7, #4]
	if(x>=amin && x<=amax){
 8001d52:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d56:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	db23      	blt.n	8001dac <LINEAR_TRANSFORM+0x74>
 8001d64:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d68:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d74:	d81a      	bhi.n	8001dac <LINEAR_TRANSFORM+0x74>
	return (((x-amin)/(amax-amin))*(bmax-bmin)+bmin);
 8001d76:	ed97 7a05 	vldr	s14, [r7, #20]
 8001d7a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d7e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001d82:	ed97 7a03 	vldr	s14, [r7, #12]
 8001d86:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d92:	edd7 6a01 	vldr	s13, [r7, #4]
 8001d96:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001da2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001da6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001daa:	e017      	b.n	8001ddc <LINEAR_TRANSFORM+0xa4>
	}
	if(x>amax){
 8001dac:	ed97 7a05 	vldr	s14, [r7, #20]
 8001db0:	edd7 7a03 	vldr	s15, [r7, #12]
 8001db4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dbc:	dd02      	ble.n	8001dc4 <LINEAR_TRANSFORM+0x8c>
		return bmax;
 8001dbe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dc2:	e00b      	b.n	8001ddc <LINEAR_TRANSFORM+0xa4>
	}
	if(x<amin){
 8001dc4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001dc8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd4:	d502      	bpl.n	8001ddc <LINEAR_TRANSFORM+0xa4>
		return bmin;
 8001dd6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dda:	e7ff      	b.n	8001ddc <LINEAR_TRANSFORM+0xa4>
	}
}
 8001ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8001de0:	371c      	adds	r7, #28
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
	...

08001dec <Steering__temp>:
float32_t control_signal =0;
float32_t lin_con_sig =0;
float32_t diff_temp=0;


void Steering__temp (float duty_cycle){
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (duty_cycle >=0){
 8001df6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e02:	da00      	bge.n	8001e06 <Steering__temp+0x1a>
					duty_cycle = 0;
				}

		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty_cycle*10.0);
	}
}
 8001e04:	e023      	b.n	8001e4e <Steering__temp+0x62>
		if (duty_cycle >60){
 8001e06:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e0a:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001e5c <Steering__temp+0x70>
 8001e0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e16:	dd01      	ble.n	8001e1c <Steering__temp+0x30>
			duty_cycle = 60;
 8001e18:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <Steering__temp+0x74>)
 8001e1a:	607b      	str	r3, [r7, #4]
		if (duty_cycle <0){
 8001e1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e28:	d502      	bpl.n	8001e30 <Steering__temp+0x44>
					duty_cycle = 0;
 8001e2a:	f04f 0300 	mov.w	r3, #0
 8001e2e:	607b      	str	r3, [r7, #4]
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, duty_cycle*10.0);
 8001e30:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001e38:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8001e3c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <Steering__temp+0x78>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e48:	ee17 2a90 	vmov	r2, s15
 8001e4c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	42700000 	.word	0x42700000
 8001e60:	42700000 	.word	0x42700000
 8001e64:	20000278 	.word	0x20000278

08001e68 <Steering_fan>:

void Steering_fan (int duty_cycle){
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, duty_cycle*10);
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	4613      	mov	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	4b04      	ldr	r3, [pc, #16]	; (8001e90 <Steering_fan+0x28>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	20000278 	.word	0x20000278

08001e94 <HAL_UART_RxCpltCallback>:
//float control_system(float input){
//	LINEAR_TRANSFORM(input,0,4000,0,100);
//})
char received_message[5]="";
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]

//HAL_UART_Transmit_IT(&huart3, (uint8_t*)received_message, 4);
HAL_UART_Receive_IT(&huart3, (uint8_t*)received_message, 5);
 8001e9c:	2205      	movs	r2, #5
 8001e9e:	4906      	ldr	r1, [pc, #24]	; (8001eb8 <HAL_UART_RxCpltCallback+0x24>)
 8001ea0:	4806      	ldr	r0, [pc, #24]	; (8001ebc <HAL_UART_RxCpltCallback+0x28>)
 8001ea2:	f004 fd18 	bl	80068d6 <HAL_UART_Receive_IT>
sscanf(received_message, "%f", &stemp);
 8001ea6:	4a06      	ldr	r2, [pc, #24]	; (8001ec0 <HAL_UART_RxCpltCallback+0x2c>)
 8001ea8:	4906      	ldr	r1, [pc, #24]	; (8001ec4 <HAL_UART_RxCpltCallback+0x30>)
 8001eaa:	4803      	ldr	r0, [pc, #12]	; (8001eb8 <HAL_UART_RxCpltCallback+0x24>)
 8001eac:	f007 f908 	bl	80090c0 <siscanf>


}
 8001eb0:	bf00      	nop
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20000260 	.word	0x20000260
 8001ebc:	200002c4 	.word	0x200002c4
 8001ec0:	2000004c 	.word	0x2000004c
 8001ec4:	0800d334 	.word	0x0800d334

08001ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b098      	sub	sp, #96	; 0x60
 8001ecc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	arm_pid_instance_f32 myp_PID;


	myp_PID.Kp = 300;  //100
 8001ece:	4bc6      	ldr	r3, [pc, #792]	; (80021e8 <main+0x320>)
 8001ed0:	63fb      	str	r3, [r7, #60]	; 0x3c
	myp_PID.Ki =10.0; //10
 8001ed2:	4bc6      	ldr	r3, [pc, #792]	; (80021ec <main+0x324>)
 8001ed4:	643b      	str	r3, [r7, #64]	; 0x40
	myp_PID.Kd = 0.00001; //0.01
 8001ed6:	4bc6      	ldr	r3, [pc, #792]	; (80021f0 <main+0x328>)
 8001ed8:	647b      	str	r3, [r7, #68]	; 0x44
	arm_pid_init_f32(&myp_PID, 1);
 8001eda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ede:	2101      	movs	r1, #1
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f006 fa21 	bl	8008328 <arm_pid_init_f32>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ee6:	f000 ffa8 	bl	8002e3a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eea:	f000 f9b9 	bl	8002260 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001eee:	f000 fbc3 	bl	8002678 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001ef2:	f000 fb63 	bl	80025bc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001ef6:	f000 fb91 	bl	800261c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8001efa:	f000 fa89 	bl	8002410 <MX_TIM3_Init>
  MX_SPI4_Init();
 8001efe:	f000 fa49 	bl	8002394 <MX_SPI4_Init>
  MX_TIM4_Init();
 8001f02:	f000 fad3 	bl	80024ac <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 8001f06:	48bb      	ldr	r0, [pc, #748]	; (80021f4 <main+0x32c>)
 8001f08:	f003 fc0e 	bl	8005728 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim4);
 8001f0c:	48ba      	ldr	r0, [pc, #744]	; (80021f8 <main+0x330>)
 8001f0e:	f003 fc0b 	bl	8005728 <HAL_TIM_Base_Start>
  Lcd_init();
 8001f12:	f7fe fe26 	bl	8000b62 <Lcd_init>

  BMP2_Init(&hbmp2_1);
 8001f16:	48b9      	ldr	r0, [pc, #740]	; (80021fc <main+0x334>)
 8001f18:	f7ff fd94 	bl	8001a44 <BMP2_Init>

  HAL_UART_Receive_IT(&huart3, (uint8_t*)received_message, 5);
 8001f1c:	2205      	movs	r2, #5
 8001f1e:	49b8      	ldr	r1, [pc, #736]	; (8002200 <main+0x338>)
 8001f20:	48b8      	ldr	r0, [pc, #736]	; (8002204 <main+0x33c>)
 8001f22:	f004 fcd8 	bl	80068d6 <HAL_UART_Receive_IT>

  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8001f26:	2108      	movs	r1, #8
 8001f28:	48b3      	ldr	r0, [pc, #716]	; (80021f8 <main+0x330>)
 8001f2a:	f003 fccf 	bl	80058cc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 8001f2e:	210c      	movs	r1, #12
 8001f30:	48b1      	ldr	r0, [pc, #708]	; (80021f8 <main+0x330>)
 8001f32:	f003 fccb 	bl	80058cc <HAL_TIM_PWM_Start>
  {

//	  temp =  BMP2_ReadTemperature_degC(&hbmp2_1);
//	  n = sprintf(data_msg, "Temp: %4.02f \r\n", (float)temp);

	  temp =  BMP2_ReadTemperature_degC(&hbmp2_1);
 8001f36:	48b1      	ldr	r0, [pc, #708]	; (80021fc <main+0x334>)
 8001f38:	f7ff fec0 	bl	8001cbc <BMP2_ReadTemperature_degC>
 8001f3c:	eeb0 7b40 	vmov.f64	d7, d0
 8001f40:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001f44:	4bb0      	ldr	r3, [pc, #704]	; (8002208 <main+0x340>)
 8001f46:	edc3 7a00 	vstr	s15, [r3]
	  char data_msg[32];
	  n = sprintf(data_msg, "Temp: %4.02f \r\n", (float)temp);
 8001f4a:	4baf      	ldr	r3, [pc, #700]	; (8002208 <main+0x340>)
 8001f4c:	edd3 7a00 	vldr	s15, [r3]
 8001f50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f54:	1d38      	adds	r0, r7, #4
 8001f56:	ec53 2b17 	vmov	r2, r3, d7
 8001f5a:	49ac      	ldr	r1, [pc, #688]	; (800220c <main+0x344>)
 8001f5c:	f007 f890 	bl	8009080 <siprintf>
 8001f60:	4603      	mov	r3, r0
 8001f62:	4aab      	ldr	r2, [pc, #684]	; (8002210 <main+0x348>)
 8001f64:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t*)data_msg, n, 0xffff);
 8001f66:	4baa      	ldr	r3, [pc, #680]	; (8002210 <main+0x348>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	1d39      	adds	r1, r7, #4
 8001f6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f72:	48a4      	ldr	r0, [pc, #656]	; (8002204 <main+0x33c>)
 8001f74:	f004 fc1c 	bl	80067b0 <HAL_UART_Transmit>

	  //sscanf(received_message, "%f", &test);

	  Lcd_clear();
 8001f78:	f7fe fdca 	bl	8000b10 <Lcd_clear>
	  Lcd_put_cur(0, 0);
 8001f7c:	2100      	movs	r1, #0
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f7fe fdd0 	bl	8000b24 <Lcd_put_cur>

	  sprintf (buffer,"Set temp = %4.02f", stemp);
 8001f84:	4ba3      	ldr	r3, [pc, #652]	; (8002214 <main+0x34c>)
 8001f86:	edd3 7a00 	vldr	s15, [r3]
 8001f8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f8e:	ec53 2b17 	vmov	r2, r3, d7
 8001f92:	49a1      	ldr	r1, [pc, #644]	; (8002218 <main+0x350>)
 8001f94:	48a1      	ldr	r0, [pc, #644]	; (800221c <main+0x354>)
 8001f96:	f007 f873 	bl	8009080 <siprintf>
	  Lcd_send_string(buffer);
 8001f9a:	48a0      	ldr	r0, [pc, #640]	; (800221c <main+0x354>)
 8001f9c:	f7fe fe1e 	bl	8000bdc <Lcd_send_string>


	  Lcd_put_cur(1, 0);
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	f7fe fdbe 	bl	8000b24 <Lcd_put_cur>



	  //PID

	  diff_temp = stemp-temp;
 8001fa8:	4b9a      	ldr	r3, [pc, #616]	; (8002214 <main+0x34c>)
 8001faa:	ed93 7a00 	vldr	s14, [r3]
 8001fae:	4b96      	ldr	r3, [pc, #600]	; (8002208 <main+0x340>)
 8001fb0:	edd3 7a00 	vldr	s15, [r3]
 8001fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb8:	4b99      	ldr	r3, [pc, #612]	; (8002220 <main+0x358>)
 8001fba:	edc3 7a00 	vstr	s15, [r3]



	  if(diff_temp >= 0.0){
 8001fbe:	4b98      	ldr	r3, [pc, #608]	; (8002220 <main+0x358>)
 8001fc0:	edd3 7a00 	vldr	s15, [r3]
 8001fc4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fcc:	db34      	blt.n	8002038 <main+0x170>
	  control_signal = arm_pid_f32(&myp_PID, diff_temp);
 8001fce:	4b94      	ldr	r3, [pc, #592]	; (8002220 <main+0x358>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001fd6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001fd8:	65bb      	str	r3, [r7, #88]	; 0x58
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001fda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fdc:	ed93 7a00 	vldr	s14, [r3]
 8001fe0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001fe4:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001fe8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fea:	edd3 6a01 	vldr	s13, [r3, #4]
 8001fee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ff0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ff4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001ff8:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001ffc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ffe:	edd3 6a02 	vldr	s13, [r3, #8]
 8002002:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002004:	edd3 7a04 	vldr	s15, [r3, #16]
 8002008:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800200c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002010:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002012:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    /* Update state */
    S->state[1] = S->state[0];
 800201e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002020:	68da      	ldr	r2, [r3, #12]
 8002022:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002024:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8002026:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002028:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800202a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 800202c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800202e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002030:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8002032:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002034:	4a7b      	ldr	r2, [pc, #492]	; (8002224 <main+0x35c>)
 8002036:	6013      	str	r3, [r2, #0]
	  }
	  if (diff_temp <0){
 8002038:	4b79      	ldr	r3, [pc, #484]	; (8002220 <main+0x358>)
 800203a:	edd3 7a00 	vldr	s15, [r3]
 800203e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002046:	d533      	bpl.n	80020b0 <main+0x1e8>
 8002048:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800204c:	653b      	str	r3, [r7, #80]	; 0x50
 800204e:	4b76      	ldr	r3, [pc, #472]	; (8002228 <main+0x360>)
 8002050:	64fb      	str	r3, [r7, #76]	; 0x4c
    out = (S->A0 * in) +
 8002052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002054:	ed93 7a00 	vldr	s14, [r3]
 8002058:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800205c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002060:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002062:	edd3 6a01 	vldr	s13, [r3, #4]
 8002066:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002068:	edd3 7a03 	vldr	s15, [r3, #12]
 800206c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8002070:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002074:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002076:	edd3 6a02 	vldr	s13, [r3, #8]
 800207a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800207c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002084:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002088:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800208a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800208e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002092:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    S->state[1] = S->state[0];
 8002096:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002098:	68da      	ldr	r2, [r3, #12]
 800209a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800209c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800209e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020a2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80020a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80020a8:	615a      	str	r2, [r3, #20]
    return (out);
 80020aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	  control_signal = arm_pid_f32(&myp_PID, -0.01);
 80020ac:	4a5d      	ldr	r2, [pc, #372]	; (8002224 <main+0x35c>)
 80020ae:	6013      	str	r3, [r2, #0]
	  }



	  if(stemp!=prev_stemp){
 80020b0:	4b58      	ldr	r3, [pc, #352]	; (8002214 <main+0x34c>)
 80020b2:	ed93 7a00 	vldr	s14, [r3]
 80020b6:	4b5d      	ldr	r3, [pc, #372]	; (800222c <main+0x364>)
 80020b8:	edd3 7a00 	vldr	s15, [r3]
 80020bc:	eeb4 7a67 	vcmp.f32	s14, s15
 80020c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020c4:	d008      	beq.n	80020d8 <main+0x210>
		  arm_pid_reset_f32(&myp_PID);
 80020c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ca:	4618      	mov	r0, r3
 80020cc:	f006 f926 	bl	800831c <arm_pid_reset_f32>
		  prev_stemp = stemp;
 80020d0:	4b50      	ldr	r3, [pc, #320]	; (8002214 <main+0x34c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a55      	ldr	r2, [pc, #340]	; (800222c <main+0x364>)
 80020d6:	6013      	str	r3, [r2, #0]
	  }


	  lin_con_sig = LINEAR_TRANSFORM(control_signal,0,5000,0,60);
 80020d8:	4b52      	ldr	r3, [pc, #328]	; (8002224 <main+0x35c>)
 80020da:	edd3 7a00 	vldr	s15, [r3]
 80020de:	ed9f 2a54 	vldr	s4, [pc, #336]	; 8002230 <main+0x368>
 80020e2:	eddf 1a54 	vldr	s3, [pc, #336]	; 8002234 <main+0x36c>
 80020e6:	ed9f 1a54 	vldr	s2, [pc, #336]	; 8002238 <main+0x370>
 80020ea:	eddf 0a52 	vldr	s1, [pc, #328]	; 8002234 <main+0x36c>
 80020ee:	eeb0 0a67 	vmov.f32	s0, s15
 80020f2:	f7ff fe21 	bl	8001d38 <LINEAR_TRANSFORM>
 80020f6:	eef0 7a40 	vmov.f32	s15, s0
 80020fa:	4b50      	ldr	r3, [pc, #320]	; (800223c <main+0x374>)
 80020fc:	edc3 7a00 	vstr	s15, [r3]
//		  lin_con_sig=100;
//	  }
//	  if (lin_con_sig<0){
//		  lin_con_sig=0;
//	  }
	  if (control_signal>0 && diff_temp>-0.01){
 8002100:	4b48      	ldr	r3, [pc, #288]	; (8002224 <main+0x35c>)
 8002102:	edd3 7a00 	vldr	s15, [r3]
 8002106:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800210a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210e:	dd12      	ble.n	8002136 <main+0x26e>
 8002110:	4b43      	ldr	r3, [pc, #268]	; (8002220 <main+0x358>)
 8002112:	edd3 7a00 	vldr	s15, [r3]
 8002116:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800211a:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 80021d8 <main+0x310>
 800211e:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002126:	dd06      	ble.n	8002136 <main+0x26e>

		  Steering__temp(lin_con_sig);
 8002128:	4b44      	ldr	r3, [pc, #272]	; (800223c <main+0x374>)
 800212a:	edd3 7a00 	vldr	s15, [r3]
 800212e:	eeb0 0a67 	vmov.f32	s0, s15
 8002132:	f7ff fe5b 	bl	8001dec <Steering__temp>
	  }
	  if (control_signal<0 || diff_temp<-0.01){
 8002136:	4b3b      	ldr	r3, [pc, #236]	; (8002224 <main+0x35c>)
 8002138:	edd3 7a00 	vldr	s15, [r3]
 800213c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002144:	d40b      	bmi.n	800215e <main+0x296>
 8002146:	4b36      	ldr	r3, [pc, #216]	; (8002220 <main+0x358>)
 8002148:	edd3 7a00 	vldr	s15, [r3]
 800214c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002150:	ed9f 6b21 	vldr	d6, [pc, #132]	; 80021d8 <main+0x310>
 8002154:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800215c:	d503      	bpl.n	8002166 <main+0x29e>
		  Steering__temp(0.0);
 800215e:	ed9f 0a35 	vldr	s0, [pc, #212]	; 8002234 <main+0x36c>
 8002162:	f7ff fe43 	bl	8001dec <Steering__temp>
	  }
	  if(diff_temp<-0.1){
 8002166:	4b2e      	ldr	r3, [pc, #184]	; (8002220 <main+0x358>)
 8002168:	edd3 7a00 	vldr	s15, [r3]
 800216c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002170:	ed9f 6b1b 	vldr	d6, [pc, #108]	; 80021e0 <main+0x318>
 8002174:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217c:	d502      	bpl.n	8002184 <main+0x2bc>
		  Steering_fan(100);
 800217e:	2064      	movs	r0, #100	; 0x64
 8002180:	f7ff fe72 	bl	8001e68 <Steering_fan>
	  }


	  if(diff_temp>-0.1){
 8002184:	4b26      	ldr	r3, [pc, #152]	; (8002220 <main+0x358>)
 8002186:	edd3 7a00 	vldr	s15, [r3]
 800218a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800218e:	ed9f 6b14 	vldr	d6, [pc, #80]	; 80021e0 <main+0x318>
 8002192:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800219a:	dd02      	ble.n	80021a2 <main+0x2da>
	  	  		  Steering_fan(0);
 800219c:	2000      	movs	r0, #0
 800219e:	f7ff fe63 	bl	8001e68 <Steering_fan>
//		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
//	  }
//


	  sprintf (buffer1,"Act temp = %4.02f", (float)temp);
 80021a2:	4b19      	ldr	r3, [pc, #100]	; (8002208 <main+0x340>)
 80021a4:	edd3 7a00 	vldr	s15, [r3]
 80021a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021ac:	ec53 2b17 	vmov	r2, r3, d7
 80021b0:	4923      	ldr	r1, [pc, #140]	; (8002240 <main+0x378>)
 80021b2:	4824      	ldr	r0, [pc, #144]	; (8002244 <main+0x37c>)
 80021b4:	f006 ff64 	bl	8009080 <siprintf>
	  i++;
 80021b8:	4b23      	ldr	r3, [pc, #140]	; (8002248 <main+0x380>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	3301      	adds	r3, #1
 80021be:	4a22      	ldr	r2, [pc, #136]	; (8002248 <main+0x380>)
 80021c0:	6013      	str	r3, [r2, #0]
	  if (i >2){
 80021c2:	4b21      	ldr	r3, [pc, #132]	; (8002248 <main+0x380>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	dd40      	ble.n	800224c <main+0x384>
		  i =0;
 80021ca:	4b1f      	ldr	r3, [pc, #124]	; (8002248 <main+0x380>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e03c      	b.n	800224c <main+0x384>
 80021d2:	bf00      	nop
 80021d4:	f3af 8000 	nop.w
 80021d8:	47ae147b 	.word	0x47ae147b
 80021dc:	bf847ae1 	.word	0xbf847ae1
 80021e0:	9999999a 	.word	0x9999999a
 80021e4:	bfb99999 	.word	0xbfb99999
 80021e8:	43960000 	.word	0x43960000
 80021ec:	41200000 	.word	0x41200000
 80021f0:	3727c5ac 	.word	0x3727c5ac
 80021f4:	20000750 	.word	0x20000750
 80021f8:	20000278 	.word	0x20000278
 80021fc:	20000010 	.word	0x20000010
 8002200:	20000260 	.word	0x20000260
 8002204:	200002c4 	.word	0x200002c4
 8002208:	2000074c 	.word	0x2000074c
 800220c:	0800d338 	.word	0x0800d338
 8002210:	20000274 	.word	0x20000274
 8002214:	2000004c 	.word	0x2000004c
 8002218:	0800d348 	.word	0x0800d348
 800221c:	200007a0 	.word	0x200007a0
 8002220:	2000025c 	.word	0x2000025c
 8002224:	20000254 	.word	0x20000254
 8002228:	bc23d70a 	.word	0xbc23d70a
 800222c:	2000024c 	.word	0x2000024c
 8002230:	42700000 	.word	0x42700000
 8002234:	00000000 	.word	0x00000000
 8002238:	459c4000 	.word	0x459c4000
 800223c:	20000258 	.word	0x20000258
 8002240:	0800d35c 	.word	0x0800d35c
 8002244:	20000818 	.word	0x20000818
 8002248:	20000250 	.word	0x20000250
	  }

	  Lcd_send_string(buffer1);
 800224c:	4803      	ldr	r0, [pc, #12]	; (800225c <main+0x394>)
 800224e:	f7fe fcc5 	bl	8000bdc <Lcd_send_string>
	  HAL_Delay(400);
 8002252:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8002256:	f000 fe4d 	bl	8002ef4 <HAL_Delay>
  {
 800225a:	e66c      	b.n	8001f36 <main+0x6e>
 800225c:	20000818 	.word	0x20000818

08002260 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b0b8      	sub	sp, #224	; 0xe0
 8002264:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002266:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800226a:	2234      	movs	r2, #52	; 0x34
 800226c:	2100      	movs	r1, #0
 800226e:	4618      	mov	r0, r3
 8002270:	f006 f8b0 	bl	80083d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002274:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002284:	f107 0308 	add.w	r3, r7, #8
 8002288:	2290      	movs	r2, #144	; 0x90
 800228a:	2100      	movs	r1, #0
 800228c:	4618      	mov	r0, r3
 800228e:	f006 f8a1 	bl	80083d4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002292:	f001 fb05 	bl	80038a0 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002296:	4b3c      	ldr	r3, [pc, #240]	; (8002388 <SystemClock_Config+0x128>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	4a3b      	ldr	r2, [pc, #236]	; (8002388 <SystemClock_Config+0x128>)
 800229c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a0:	6413      	str	r3, [r2, #64]	; 0x40
 80022a2:	4b39      	ldr	r3, [pc, #228]	; (8002388 <SystemClock_Config+0x128>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022aa:	607b      	str	r3, [r7, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80022ae:	4b37      	ldr	r3, [pc, #220]	; (800238c <SystemClock_Config+0x12c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80022b6:	4a35      	ldr	r2, [pc, #212]	; (800238c <SystemClock_Config+0x12c>)
 80022b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	4b33      	ldr	r3, [pc, #204]	; (800238c <SystemClock_Config+0x12c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022c6:	603b      	str	r3, [r7, #0]
 80022c8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022ca:	2301      	movs	r3, #1
 80022cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80022d0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80022d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022d8:	2302      	movs	r3, #2
 80022da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80022e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80022e6:	2304      	movs	r3, #4
 80022e8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 80022ec:	2360      	movs	r3, #96	; 0x60
 80022ee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022f2:	2302      	movs	r3, #2
 80022f4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022f8:	2304      	movs	r3, #4
 80022fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022fe:	2302      	movs	r3, #2
 8002300:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002304:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002308:	4618      	mov	r0, r3
 800230a:	f001 fb29 	bl	8003960 <HAL_RCC_OscConfig>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002314:	f000 fada 	bl	80028cc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002318:	f001 fad2 	bl	80038c0 <HAL_PWREx_EnableOverDrive>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002322:	f000 fad3 	bl	80028cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002326:	230f      	movs	r3, #15
 8002328:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800232c:	2302      	movs	r3, #2
 800232e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002332:	2300      	movs	r3, #0
 8002334:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002338:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800233c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002344:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002348:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800234c:	2103      	movs	r1, #3
 800234e:	4618      	mov	r0, r3
 8002350:	f001 fdb4 	bl	8003ebc <HAL_RCC_ClockConfig>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <SystemClock_Config+0xfe>
  {
    Error_Handler();
 800235a:	f000 fab7 	bl	80028cc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 800235e:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <SystemClock_Config+0x130>)
 8002360:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002362:	2300      	movs	r3, #0
 8002364:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002366:	2300      	movs	r3, #0
 8002368:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800236c:	f107 0308 	add.w	r3, r7, #8
 8002370:	4618      	mov	r0, r3
 8002372:	f001 ffa5 	bl	80042c0 <HAL_RCCEx_PeriphCLKConfig>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <SystemClock_Config+0x120>
  {
    Error_Handler();
 800237c:	f000 faa6 	bl	80028cc <Error_Handler>
  }
}
 8002380:	bf00      	nop
 8002382:	37e0      	adds	r7, #224	; 0xe0
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	40023800 	.word	0x40023800
 800238c:	40007000 	.word	0x40007000
 8002390:	00200100 	.word	0x00200100

08002394 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002398:	4b1b      	ldr	r3, [pc, #108]	; (8002408 <MX_SPI4_Init+0x74>)
 800239a:	4a1c      	ldr	r2, [pc, #112]	; (800240c <MX_SPI4_Init+0x78>)
 800239c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800239e:	4b1a      	ldr	r3, [pc, #104]	; (8002408 <MX_SPI4_Init+0x74>)
 80023a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80023a4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80023a6:	4b18      	ldr	r3, [pc, #96]	; (8002408 <MX_SPI4_Init+0x74>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80023ac:	4b16      	ldr	r3, [pc, #88]	; (8002408 <MX_SPI4_Init+0x74>)
 80023ae:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80023b2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80023b4:	4b14      	ldr	r3, [pc, #80]	; (8002408 <MX_SPI4_Init+0x74>)
 80023b6:	2202      	movs	r2, #2
 80023b8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 80023ba:	4b13      	ldr	r3, [pc, #76]	; (8002408 <MX_SPI4_Init+0x74>)
 80023bc:	2201      	movs	r2, #1
 80023be:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80023c0:	4b11      	ldr	r3, [pc, #68]	; (8002408 <MX_SPI4_Init+0x74>)
 80023c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023c6:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80023c8:	4b0f      	ldr	r3, [pc, #60]	; (8002408 <MX_SPI4_Init+0x74>)
 80023ca:	2210      	movs	r2, #16
 80023cc:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023ce:	4b0e      	ldr	r3, [pc, #56]	; (8002408 <MX_SPI4_Init+0x74>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80023d4:	4b0c      	ldr	r3, [pc, #48]	; (8002408 <MX_SPI4_Init+0x74>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023da:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <MX_SPI4_Init+0x74>)
 80023dc:	2200      	movs	r2, #0
 80023de:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 80023e0:	4b09      	ldr	r3, [pc, #36]	; (8002408 <MX_SPI4_Init+0x74>)
 80023e2:	2207      	movs	r2, #7
 80023e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80023e6:	4b08      	ldr	r3, [pc, #32]	; (8002408 <MX_SPI4_Init+0x74>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80023ec:	4b06      	ldr	r3, [pc, #24]	; (8002408 <MX_SPI4_Init+0x74>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80023f2:	4805      	ldr	r0, [pc, #20]	; (8002408 <MX_SPI4_Init+0x74>)
 80023f4:	f002 fb8c 	bl	8004b10 <HAL_SPI_Init>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 80023fe:	f000 fa65 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200007b4 	.word	0x200007b4
 800240c:	40013400 	.word	0x40013400

08002410 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002416:	f107 0310 	add.w	r3, r7, #16
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002424:	1d3b      	adds	r3, r7, #4
 8002426:	2200      	movs	r2, #0
 8002428:	601a      	str	r2, [r3, #0]
 800242a:	605a      	str	r2, [r3, #4]
 800242c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800242e:	4b1d      	ldr	r3, [pc, #116]	; (80024a4 <MX_TIM3_Init+0x94>)
 8002430:	4a1d      	ldr	r2, [pc, #116]	; (80024a8 <MX_TIM3_Init+0x98>)
 8002432:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 95;
 8002434:	4b1b      	ldr	r3, [pc, #108]	; (80024a4 <MX_TIM3_Init+0x94>)
 8002436:	225f      	movs	r2, #95	; 0x5f
 8002438:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800243a:	4b1a      	ldr	r3, [pc, #104]	; (80024a4 <MX_TIM3_Init+0x94>)
 800243c:	2200      	movs	r2, #0
 800243e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65534;
 8002440:	4b18      	ldr	r3, [pc, #96]	; (80024a4 <MX_TIM3_Init+0x94>)
 8002442:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002446:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002448:	4b16      	ldr	r3, [pc, #88]	; (80024a4 <MX_TIM3_Init+0x94>)
 800244a:	2200      	movs	r2, #0
 800244c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244e:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <MX_TIM3_Init+0x94>)
 8002450:	2200      	movs	r2, #0
 8002452:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002454:	4813      	ldr	r0, [pc, #76]	; (80024a4 <MX_TIM3_Init+0x94>)
 8002456:	f003 f90f 	bl	8005678 <HAL_TIM_Base_Init>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002460:	f000 fa34 	bl	80028cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002468:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800246a:	f107 0310 	add.w	r3, r7, #16
 800246e:	4619      	mov	r1, r3
 8002470:	480c      	ldr	r0, [pc, #48]	; (80024a4 <MX_TIM3_Init+0x94>)
 8002472:	f003 fc39 	bl	8005ce8 <HAL_TIM_ConfigClockSource>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d001      	beq.n	8002480 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800247c:	f000 fa26 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002480:	2300      	movs	r3, #0
 8002482:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002488:	1d3b      	adds	r3, r7, #4
 800248a:	4619      	mov	r1, r3
 800248c:	4805      	ldr	r0, [pc, #20]	; (80024a4 <MX_TIM3_Init+0x94>)
 800248e:	f004 f8b3 	bl	80065f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d001      	beq.n	800249c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002498:	f000 fa18 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800249c:	bf00      	nop
 800249e:	3720      	adds	r7, #32
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	20000750 	.word	0x20000750
 80024a8:	40000400 	.word	0x40000400

080024ac <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08e      	sub	sp, #56	; 0x38
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024b6:	2200      	movs	r2, #0
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	605a      	str	r2, [r3, #4]
 80024bc:	609a      	str	r2, [r3, #8]
 80024be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c0:	f107 031c 	add.w	r3, r7, #28
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024cc:	463b      	mov	r3, r7
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
 80024d8:	611a      	str	r2, [r3, #16]
 80024da:	615a      	str	r2, [r3, #20]
 80024dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80024de:	4b35      	ldr	r3, [pc, #212]	; (80025b4 <MX_TIM4_Init+0x108>)
 80024e0:	4a35      	ldr	r2, [pc, #212]	; (80025b8 <MX_TIM4_Init+0x10c>)
 80024e2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 95;
 80024e4:	4b33      	ldr	r3, [pc, #204]	; (80025b4 <MX_TIM4_Init+0x108>)
 80024e6:	225f      	movs	r2, #95	; 0x5f
 80024e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ea:	4b32      	ldr	r3, [pc, #200]	; (80025b4 <MX_TIM4_Init+0x108>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 80024f0:	4b30      	ldr	r3, [pc, #192]	; (80025b4 <MX_TIM4_Init+0x108>)
 80024f2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024f6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f8:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <MX_TIM4_Init+0x108>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024fe:	4b2d      	ldr	r3, [pc, #180]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002500:	2200      	movs	r2, #0
 8002502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002504:	482b      	ldr	r0, [pc, #172]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002506:	f003 f8b7 	bl	8005678 <HAL_TIM_Base_Init>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002510:	f000 f9dc 	bl	80028cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002514:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002518:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800251a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800251e:	4619      	mov	r1, r3
 8002520:	4824      	ldr	r0, [pc, #144]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002522:	f003 fbe1 	bl	8005ce8 <HAL_TIM_ConfigClockSource>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800252c:	f000 f9ce 	bl	80028cc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002530:	4820      	ldr	r0, [pc, #128]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002532:	f003 f969 	bl	8005808 <HAL_TIM_PWM_Init>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800253c:	f000 f9c6 	bl	80028cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002540:	2300      	movs	r3, #0
 8002542:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002544:	2300      	movs	r3, #0
 8002546:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002548:	f107 031c 	add.w	r3, r7, #28
 800254c:	4619      	mov	r1, r3
 800254e:	4819      	ldr	r0, [pc, #100]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002550:	f004 f852 	bl	80065f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800255a:	f000 f9b7 	bl	80028cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800255e:	2360      	movs	r3, #96	; 0x60
 8002560:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8002562:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002566:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002568:	2302      	movs	r3, #2
 800256a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002570:	463b      	mov	r3, r7
 8002572:	2208      	movs	r2, #8
 8002574:	4619      	mov	r1, r3
 8002576:	480f      	ldr	r0, [pc, #60]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002578:	f003 faa2 	bl	8005ac0 <HAL_TIM_PWM_ConfigChannel>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d001      	beq.n	8002586 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8002582:	f000 f9a3 	bl	80028cc <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800258a:	2300      	movs	r3, #0
 800258c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800258e:	463b      	mov	r3, r7
 8002590:	220c      	movs	r2, #12
 8002592:	4619      	mov	r1, r3
 8002594:	4807      	ldr	r0, [pc, #28]	; (80025b4 <MX_TIM4_Init+0x108>)
 8002596:	f003 fa93 	bl	8005ac0 <HAL_TIM_PWM_ConfigChannel>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_TIM4_Init+0xf8>
  {
    Error_Handler();
 80025a0:	f000 f994 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80025a4:	4803      	ldr	r0, [pc, #12]	; (80025b4 <MX_TIM4_Init+0x108>)
 80025a6:	f000 fa33 	bl	8002a10 <HAL_TIM_MspPostInit>

}
 80025aa:	bf00      	nop
 80025ac:	3738      	adds	r7, #56	; 0x38
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000278 	.word	0x20000278
 80025b8:	40000800 	.word	0x40000800

080025bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80025c0:	4b14      	ldr	r3, [pc, #80]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025c2:	4a15      	ldr	r2, [pc, #84]	; (8002618 <MX_USART3_UART_Init+0x5c>)
 80025c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80025c6:	4b13      	ldr	r3, [pc, #76]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025c8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025ce:	4b11      	ldr	r3, [pc, #68]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025d4:	4b0f      	ldr	r3, [pc, #60]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025da:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025dc:	2200      	movs	r2, #0
 80025de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025e0:	4b0c      	ldr	r3, [pc, #48]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025e2:	220c      	movs	r2, #12
 80025e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025e6:	4b0b      	ldr	r3, [pc, #44]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80025ec:	4b09      	ldr	r3, [pc, #36]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025f2:	4b08      	ldr	r3, [pc, #32]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025f8:	4b06      	ldr	r3, [pc, #24]	; (8002614 <MX_USART3_UART_Init+0x58>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80025fe:	4805      	ldr	r0, [pc, #20]	; (8002614 <MX_USART3_UART_Init+0x58>)
 8002600:	f004 f888 	bl	8006714 <HAL_UART_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800260a:	f000 f95f 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	200002c4 	.word	0x200002c4
 8002618:	40004800 	.word	0x40004800

0800261c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002620:	4b14      	ldr	r3, [pc, #80]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002622:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002626:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002628:	4b12      	ldr	r3, [pc, #72]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800262a:	2206      	movs	r2, #6
 800262c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800262e:	4b11      	ldr	r3, [pc, #68]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002630:	2202      	movs	r2, #2
 8002632:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002634:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002636:	2200      	movs	r2, #0
 8002638:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800263a:	4b0e      	ldr	r3, [pc, #56]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800263c:	2202      	movs	r2, #2
 800263e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002640:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002642:	2201      	movs	r2, #1
 8002644:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002646:	4b0b      	ldr	r3, [pc, #44]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002648:	2200      	movs	r2, #0
 800264a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800264c:	4b09      	ldr	r3, [pc, #36]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800264e:	2200      	movs	r2, #0
 8002650:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002652:	4b08      	ldr	r3, [pc, #32]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002654:	2201      	movs	r2, #1
 8002656:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002658:	4b06      	ldr	r3, [pc, #24]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800265a:	2200      	movs	r2, #0
 800265c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800265e:	4805      	ldr	r0, [pc, #20]	; (8002674 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002660:	f000 ffd5 	bl	800360e <HAL_PCD_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800266a:	f000 f92f 	bl	80028cc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000348 	.word	0x20000348

08002678 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b08e      	sub	sp, #56	; 0x38
 800267c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002682:	2200      	movs	r2, #0
 8002684:	601a      	str	r2, [r3, #0]
 8002686:	605a      	str	r2, [r3, #4]
 8002688:	609a      	str	r2, [r3, #8]
 800268a:	60da      	str	r2, [r3, #12]
 800268c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800268e:	4b89      	ldr	r3, [pc, #548]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	4a88      	ldr	r2, [pc, #544]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002694:	f043 0310 	orr.w	r3, r3, #16
 8002698:	6313      	str	r3, [r2, #48]	; 0x30
 800269a:	4b86      	ldr	r3, [pc, #536]	; (80028b4 <MX_GPIO_Init+0x23c>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	f003 0310 	and.w	r3, r3, #16
 80026a2:	623b      	str	r3, [r7, #32]
 80026a4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026a6:	4b83      	ldr	r3, [pc, #524]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	4a82      	ldr	r2, [pc, #520]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026ac:	f043 0304 	orr.w	r3, r3, #4
 80026b0:	6313      	str	r3, [r2, #48]	; 0x30
 80026b2:	4b80      	ldr	r3, [pc, #512]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	f003 0304 	and.w	r3, r3, #4
 80026ba:	61fb      	str	r3, [r7, #28]
 80026bc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026be:	4b7d      	ldr	r3, [pc, #500]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a7c      	ldr	r2, [pc, #496]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b7a      	ldr	r3, [pc, #488]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026d2:	61bb      	str	r3, [r7, #24]
 80026d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d6:	4b77      	ldr	r3, [pc, #476]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026da:	4a76      	ldr	r2, [pc, #472]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026dc:	f043 0302 	orr.w	r3, r3, #2
 80026e0:	6313      	str	r3, [r2, #48]	; 0x30
 80026e2:	4b74      	ldr	r3, [pc, #464]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026ee:	4b71      	ldr	r3, [pc, #452]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f2:	4a70      	ldr	r2, [pc, #448]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026f4:	f043 0320 	orr.w	r3, r3, #32
 80026f8:	6313      	str	r3, [r2, #48]	; 0x30
 80026fa:	4b6e      	ldr	r3, [pc, #440]	; (80028b4 <MX_GPIO_Init+0x23c>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fe:	f003 0320 	and.w	r3, r3, #32
 8002702:	613b      	str	r3, [r7, #16]
 8002704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002706:	4b6b      	ldr	r3, [pc, #428]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800270a:	4a6a      	ldr	r2, [pc, #424]	; (80028b4 <MX_GPIO_Init+0x23c>)
 800270c:	f043 0308 	orr.w	r3, r3, #8
 8002710:	6313      	str	r3, [r2, #48]	; 0x30
 8002712:	4b68      	ldr	r3, [pc, #416]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	f003 0308 	and.w	r3, r3, #8
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800271e:	4b65      	ldr	r3, [pc, #404]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	4a64      	ldr	r2, [pc, #400]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002728:	6313      	str	r3, [r2, #48]	; 0x30
 800272a:	4b62      	ldr	r3, [pc, #392]	; (80028b4 <MX_GPIO_Init+0x23c>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002736:	4b5f      	ldr	r3, [pc, #380]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a5e      	ldr	r2, [pc, #376]	; (80028b4 <MX_GPIO_Init+0x23c>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	4b5c      	ldr	r3, [pc, #368]	; (80028b4 <MX_GPIO_Init+0x23c>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	607b      	str	r3, [r7, #4]
 800274c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BMP280_CS2_Pin|BMP280_CS1_Pin|D6_Pin|D5_Pin
 800274e:	2200      	movs	r2, #0
 8002750:	f642 2118 	movw	r1, #10776	; 0x2a18
 8002754:	4858      	ldr	r0, [pc, #352]	; (80028b8 <MX_GPIO_Init+0x240>)
 8002756:	f000 ff41 	bl	80035dc <HAL_GPIO_WritePin>
                          |EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800275a:	2200      	movs	r2, #0
 800275c:	f244 0181 	movw	r1, #16513	; 0x4081
 8002760:	4856      	ldr	r0, [pc, #344]	; (80028bc <MX_GPIO_Init+0x244>)
 8002762:	f000 ff3b 	bl	80035dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, D7_Pin|D4_Pin|RW_Pin, GPIO_PIN_RESET);
 8002766:	2200      	movs	r2, #0
 8002768:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800276c:	4854      	ldr	r0, [pc, #336]	; (80028c0 <MX_GPIO_Init+0x248>)
 800276e:	f000 ff35 	bl	80035dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|RS_Pin, GPIO_PIN_RESET);
 8002772:	2200      	movs	r2, #0
 8002774:	f244 0140 	movw	r1, #16448	; 0x4040
 8002778:	4852      	ldr	r0, [pc, #328]	; (80028c4 <MX_GPIO_Init+0x24c>)
 800277a:	f000 ff2f 	bl	80035dc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BMP280_CS2_Pin BMP280_CS1_Pin D6_Pin D5_Pin
                           EN_Pin */
  GPIO_InitStruct.Pin = BMP280_CS2_Pin|BMP280_CS1_Pin|D6_Pin|D5_Pin
 800277e:	f642 2318 	movw	r3, #10776	; 0x2a18
 8002782:	627b      	str	r3, [r7, #36]	; 0x24
                          |EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002784:	2301      	movs	r3, #1
 8002786:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	2300      	movs	r3, #0
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800278c:	2300      	movs	r3, #0
 800278e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002790:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002794:	4619      	mov	r1, r3
 8002796:	4848      	ldr	r0, [pc, #288]	; (80028b8 <MX_GPIO_Init+0x240>)
 8002798:	f000 fd74 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800279c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80027a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80027ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027b0:	4619      	mov	r1, r3
 80027b2:	4845      	ldr	r0, [pc, #276]	; (80028c8 <MX_GPIO_Init+0x250>)
 80027b4:	f000 fd66 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_MDC_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin;
 80027b8:	2302      	movs	r3, #2
 80027ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027bc:	2302      	movs	r3, #2
 80027be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027c4:	2303      	movs	r3, #3
 80027c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80027c8:	230b      	movs	r3, #11
 80027ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_MDC_GPIO_Port, &GPIO_InitStruct);
 80027cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027d0:	4619      	mov	r1, r3
 80027d2:	483d      	ldr	r0, [pc, #244]	; (80028c8 <MX_GPIO_Init+0x250>)
 80027d4:	f000 fd56 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80027d8:	f244 0381 	movw	r3, #16513	; 0x4081
 80027dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027de:	2301      	movs	r3, #1
 80027e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e2:	2300      	movs	r3, #0
 80027e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e6:	2300      	movs	r3, #0
 80027e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027ee:	4619      	mov	r1, r3
 80027f0:	4832      	ldr	r0, [pc, #200]	; (80028bc <MX_GPIO_Init+0x244>)
 80027f2:	f000 fd47 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin RW_Pin */
  GPIO_InitStruct.Pin = D7_Pin|RW_Pin;
 80027f6:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80027fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fc:	2301      	movs	r3, #1
 80027fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002804:	2300      	movs	r3, #0
 8002806:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800280c:	4619      	mov	r1, r3
 800280e:	482c      	ldr	r0, [pc, #176]	; (80028c0 <MX_GPIO_Init+0x248>)
 8002810:	f000 fd38 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pin : D4_Pin */
  GPIO_InitStruct.Pin = D4_Pin;
 8002814:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281a:	2301      	movs	r3, #1
 800281c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002822:	2301      	movs	r3, #1
 8002824:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(D4_GPIO_Port, &GPIO_InitStruct);
 8002826:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800282a:	4619      	mov	r1, r3
 800282c:	4824      	ldr	r0, [pc, #144]	; (80028c0 <MX_GPIO_Init+0x248>)
 800282e:	f000 fd29 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002832:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002838:	2302      	movs	r3, #2
 800283a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283c:	2300      	movs	r3, #0
 800283e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002840:	2303      	movs	r3, #3
 8002842:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002844:	230b      	movs	r3, #11
 8002846:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8002848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800284c:	4619      	mov	r1, r3
 800284e:	481b      	ldr	r0, [pc, #108]	; (80028bc <MX_GPIO_Init+0x244>)
 8002850:	f000 fd18 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_PowerSwitchOn_Pin RS_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|RS_Pin;
 8002854:	f244 0340 	movw	r3, #16448	; 0x4040
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800285a:	2301      	movs	r3, #1
 800285c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002862:	2300      	movs	r3, #0
 8002864:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800286a:	4619      	mov	r1, r3
 800286c:	4815      	ldr	r0, [pc, #84]	; (80028c4 <MX_GPIO_Init+0x24c>)
 800286e:	f000 fd09 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002872:	2380      	movs	r3, #128	; 0x80
 8002874:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002876:	2300      	movs	r3, #0
 8002878:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	2300      	movs	r3, #0
 800287c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800287e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002882:	4619      	mov	r1, r3
 8002884:	480f      	ldr	r0, [pc, #60]	; (80028c4 <MX_GPIO_Init+0x24c>)
 8002886:	f000 fcfd 	bl	8003284 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800288a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002890:	2302      	movs	r3, #2
 8002892:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002894:	2300      	movs	r3, #0
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002898:	2303      	movs	r3, #3
 800289a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800289c:	230b      	movs	r3, #11
 800289e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a4:	4619      	mov	r1, r3
 80028a6:	4807      	ldr	r0, [pc, #28]	; (80028c4 <MX_GPIO_Init+0x24c>)
 80028a8:	f000 fcec 	bl	8003284 <HAL_GPIO_Init>

}
 80028ac:	bf00      	nop
 80028ae:	3738      	adds	r7, #56	; 0x38
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	40023800 	.word	0x40023800
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40020400 	.word	0x40020400
 80028c0:	40021400 	.word	0x40021400
 80028c4:	40021800 	.word	0x40021800
 80028c8:	40020800 	.word	0x40020800

080028cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028d0:	b672      	cpsid	i
}
 80028d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028d4:	e7fe      	b.n	80028d4 <Error_Handler+0x8>
	...

080028d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80028de:	4b0f      	ldr	r3, [pc, #60]	; (800291c <HAL_MspInit+0x44>)
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	4a0e      	ldr	r2, [pc, #56]	; (800291c <HAL_MspInit+0x44>)
 80028e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028e8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ea:	4b0c      	ldr	r3, [pc, #48]	; (800291c <HAL_MspInit+0x44>)
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f2:	607b      	str	r3, [r7, #4]
 80028f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	4b09      	ldr	r3, [pc, #36]	; (800291c <HAL_MspInit+0x44>)
 80028f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fa:	4a08      	ldr	r2, [pc, #32]	; (800291c <HAL_MspInit+0x44>)
 80028fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002900:	6453      	str	r3, [r2, #68]	; 0x44
 8002902:	4b06      	ldr	r3, [pc, #24]	; (800291c <HAL_MspInit+0x44>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800290a:	603b      	str	r3, [r7, #0]
 800290c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800290e:	bf00      	nop
 8002910:	370c      	adds	r7, #12
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40023800 	.word	0x40023800

08002920 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08a      	sub	sp, #40	; 0x28
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002928:	f107 0314 	add.w	r3, r7, #20
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]
 8002930:	605a      	str	r2, [r3, #4]
 8002932:	609a      	str	r2, [r3, #8]
 8002934:	60da      	str	r2, [r3, #12]
 8002936:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a17      	ldr	r2, [pc, #92]	; (800299c <HAL_SPI_MspInit+0x7c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d127      	bne.n	8002992 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002942:	4b17      	ldr	r3, [pc, #92]	; (80029a0 <HAL_SPI_MspInit+0x80>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002946:	4a16      	ldr	r2, [pc, #88]	; (80029a0 <HAL_SPI_MspInit+0x80>)
 8002948:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800294c:	6453      	str	r3, [r2, #68]	; 0x44
 800294e:	4b14      	ldr	r3, [pc, #80]	; (80029a0 <HAL_SPI_MspInit+0x80>)
 8002950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002952:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002956:	613b      	str	r3, [r7, #16]
 8002958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800295a:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <HAL_SPI_MspInit+0x80>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295e:	4a10      	ldr	r2, [pc, #64]	; (80029a0 <HAL_SPI_MspInit+0x80>)
 8002960:	f043 0310 	orr.w	r3, r3, #16
 8002964:	6313      	str	r3, [r2, #48]	; 0x30
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <HAL_SPI_MspInit+0x80>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	60fb      	str	r3, [r7, #12]
 8002970:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8002972:	2364      	movs	r3, #100	; 0x64
 8002974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002976:	2302      	movs	r3, #2
 8002978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800297e:	2303      	movs	r3, #3
 8002980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002982:	2305      	movs	r3, #5
 8002984:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002986:	f107 0314 	add.w	r3, r7, #20
 800298a:	4619      	mov	r1, r3
 800298c:	4805      	ldr	r0, [pc, #20]	; (80029a4 <HAL_SPI_MspInit+0x84>)
 800298e:	f000 fc79 	bl	8003284 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002992:	bf00      	nop
 8002994:	3728      	adds	r7, #40	; 0x28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40013400 	.word	0x40013400
 80029a0:	40023800 	.word	0x40023800
 80029a4:	40021000 	.word	0x40021000

080029a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a13      	ldr	r2, [pc, #76]	; (8002a04 <HAL_TIM_Base_MspInit+0x5c>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d10c      	bne.n	80029d4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029ba:	4b13      	ldr	r3, [pc, #76]	; (8002a08 <HAL_TIM_Base_MspInit+0x60>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	4a12      	ldr	r2, [pc, #72]	; (8002a08 <HAL_TIM_Base_MspInit+0x60>)
 80029c0:	f043 0302 	orr.w	r3, r3, #2
 80029c4:	6413      	str	r3, [r2, #64]	; 0x40
 80029c6:	4b10      	ldr	r3, [pc, #64]	; (8002a08 <HAL_TIM_Base_MspInit+0x60>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80029d2:	e010      	b.n	80029f6 <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM4)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a0c      	ldr	r2, [pc, #48]	; (8002a0c <HAL_TIM_Base_MspInit+0x64>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d10b      	bne.n	80029f6 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029de:	4b0a      	ldr	r3, [pc, #40]	; (8002a08 <HAL_TIM_Base_MspInit+0x60>)
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	4a09      	ldr	r2, [pc, #36]	; (8002a08 <HAL_TIM_Base_MspInit+0x60>)
 80029e4:	f043 0304 	orr.w	r3, r3, #4
 80029e8:	6413      	str	r3, [r2, #64]	; 0x40
 80029ea:	4b07      	ldr	r3, [pc, #28]	; (8002a08 <HAL_TIM_Base_MspInit+0x60>)
 80029ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	60bb      	str	r3, [r7, #8]
 80029f4:	68bb      	ldr	r3, [r7, #8]
}
 80029f6:	bf00      	nop
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40000400 	.word	0x40000400
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40000800 	.word	0x40000800

08002a10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a18:	f107 030c 	add.w	r3, r7, #12
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	601a      	str	r2, [r3, #0]
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	609a      	str	r2, [r3, #8]
 8002a24:	60da      	str	r2, [r3, #12]
 8002a26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a11      	ldr	r2, [pc, #68]	; (8002a74 <HAL_TIM_MspPostInit+0x64>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d11c      	bne.n	8002a6c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a32:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <HAL_TIM_MspPostInit+0x68>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a36:	4a10      	ldr	r2, [pc, #64]	; (8002a78 <HAL_TIM_MspPostInit+0x68>)
 8002a38:	f043 0308 	orr.w	r3, r3, #8
 8002a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3e:	4b0e      	ldr	r3, [pc, #56]	; (8002a78 <HAL_TIM_MspPostInit+0x68>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	f003 0308 	and.w	r3, r3, #8
 8002a46:	60bb      	str	r3, [r7, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002a4a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002a4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a50:	2302      	movs	r3, #2
 8002a52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a60:	f107 030c 	add.w	r3, r7, #12
 8002a64:	4619      	mov	r1, r3
 8002a66:	4805      	ldr	r0, [pc, #20]	; (8002a7c <HAL_TIM_MspPostInit+0x6c>)
 8002a68:	f000 fc0c 	bl	8003284 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002a6c:	bf00      	nop
 8002a6e:	3720      	adds	r7, #32
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	40000800 	.word	0x40000800
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40020c00 	.word	0x40020c00

08002a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b08a      	sub	sp, #40	; 0x28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a88:	f107 0314 	add.w	r3, r7, #20
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a1b      	ldr	r2, [pc, #108]	; (8002b0c <HAL_UART_MspInit+0x8c>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d130      	bne.n	8002b04 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002aa2:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <HAL_UART_MspInit+0x90>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	4a1a      	ldr	r2, [pc, #104]	; (8002b10 <HAL_UART_MspInit+0x90>)
 8002aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aac:	6413      	str	r3, [r2, #64]	; 0x40
 8002aae:	4b18      	ldr	r3, [pc, #96]	; (8002b10 <HAL_UART_MspInit+0x90>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ab6:	613b      	str	r3, [r7, #16]
 8002ab8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aba:	4b15      	ldr	r3, [pc, #84]	; (8002b10 <HAL_UART_MspInit+0x90>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	4a14      	ldr	r2, [pc, #80]	; (8002b10 <HAL_UART_MspInit+0x90>)
 8002ac0:	f043 0308 	orr.w	r3, r3, #8
 8002ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac6:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <HAL_UART_MspInit+0x90>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002ad2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad8:	2302      	movs	r3, #2
 8002ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002adc:	2300      	movs	r3, #0
 8002ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ae4:	2307      	movs	r3, #7
 8002ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ae8:	f107 0314 	add.w	r3, r7, #20
 8002aec:	4619      	mov	r1, r3
 8002aee:	4809      	ldr	r0, [pc, #36]	; (8002b14 <HAL_UART_MspInit+0x94>)
 8002af0:	f000 fbc8 	bl	8003284 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002af4:	2200      	movs	r2, #0
 8002af6:	2100      	movs	r1, #0
 8002af8:	2027      	movs	r0, #39	; 0x27
 8002afa:	f000 fafa 	bl	80030f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002afe:	2027      	movs	r0, #39	; 0x27
 8002b00:	f000 fb13 	bl	800312a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002b04:	bf00      	nop
 8002b06:	3728      	adds	r7, #40	; 0x28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	40004800 	.word	0x40004800
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40020c00 	.word	0x40020c00

08002b18 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08a      	sub	sp, #40	; 0x28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b20:	f107 0314 	add.w	r3, r7, #20
 8002b24:	2200      	movs	r2, #0
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	605a      	str	r2, [r3, #4]
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	60da      	str	r2, [r3, #12]
 8002b2e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b38:	d141      	bne.n	8002bbe <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b3a:	4b23      	ldr	r3, [pc, #140]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3e:	4a22      	ldr	r2, [pc, #136]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002b40:	f043 0301 	orr.w	r3, r3, #1
 8002b44:	6313      	str	r3, [r2, #48]	; 0x30
 8002b46:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002b52:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002b56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b58:	2302      	movs	r3, #2
 8002b5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b60:	2303      	movs	r3, #3
 8002b62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b64:	230a      	movs	r3, #10
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4817      	ldr	r0, [pc, #92]	; (8002bcc <HAL_PCD_MspInit+0xb4>)
 8002b70:	f000 fb88 	bl	8003284 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002b74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002b82:	f107 0314 	add.w	r3, r7, #20
 8002b86:	4619      	mov	r1, r3
 8002b88:	4810      	ldr	r0, [pc, #64]	; (8002bcc <HAL_PCD_MspInit+0xb4>)
 8002b8a:	f000 fb7b 	bl	8003284 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002b8e:	4b0e      	ldr	r3, [pc, #56]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b92:	4a0d      	ldr	r2, [pc, #52]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b98:	6353      	str	r3, [r2, #52]	; 0x34
 8002b9a:	4b0b      	ldr	r3, [pc, #44]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002baa:	4a07      	ldr	r2, [pc, #28]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002bac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb2:	4b05      	ldr	r3, [pc, #20]	; (8002bc8 <HAL_PCD_MspInit+0xb0>)
 8002bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bba:	60bb      	str	r3, [r7, #8]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002bbe:	bf00      	nop
 8002bc0:	3728      	adds	r7, #40	; 0x28
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800
 8002bcc:	40020000 	.word	0x40020000

08002bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bd4:	e7fe      	b.n	8002bd4 <NMI_Handler+0x4>

08002bd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bda:	e7fe      	b.n	8002bda <HardFault_Handler+0x4>

08002bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002be0:	e7fe      	b.n	8002be0 <MemManage_Handler+0x4>

08002be2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002be2:	b480      	push	{r7}
 8002be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002be6:	e7fe      	b.n	8002be6 <BusFault_Handler+0x4>

08002be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bec:	e7fe      	b.n	8002bec <UsageFault_Handler+0x4>

08002bee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bf2:	bf00      	nop
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c00:	bf00      	nop
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c0a:	b480      	push	{r7}
 8002c0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c1c:	f000 f94a 	bl	8002eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c20:	bf00      	nop
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c28:	4802      	ldr	r0, [pc, #8]	; (8002c34 <USART3_IRQHandler+0x10>)
 8002c2a:	f003 fea3 	bl	8006974 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	200002c4 	.word	0x200002c4

08002c38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
	return 1;
 8002c3c:	2301      	movs	r3, #1
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <_kill>:

int _kill(int pid, int sig)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002c52:	f005 fb87 	bl	8008364 <__errno>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2216      	movs	r2, #22
 8002c5a:	601a      	str	r2, [r3, #0]
	return -1;
 8002c5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}

08002c68 <_exit>:

void _exit (int status)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002c70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7ff ffe7 	bl	8002c48 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002c7a:	e7fe      	b.n	8002c7a <_exit+0x12>

08002c7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	e00a      	b.n	8002ca4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002c8e:	f3af 8000 	nop.w
 8002c92:	4601      	mov	r1, r0
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	1c5a      	adds	r2, r3, #1
 8002c98:	60ba      	str	r2, [r7, #8]
 8002c9a:	b2ca      	uxtb	r2, r1
 8002c9c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	617b      	str	r3, [r7, #20]
 8002ca4:	697a      	ldr	r2, [r7, #20]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	dbf0      	blt.n	8002c8e <_read+0x12>
	}

return len;
 8002cac:	687b      	ldr	r3, [r7, #4]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3718      	adds	r7, #24
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b086      	sub	sp, #24
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	60f8      	str	r0, [r7, #12]
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	617b      	str	r3, [r7, #20]
 8002cc6:	e009      	b.n	8002cdc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	60ba      	str	r2, [r7, #8]
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	dbf1      	blt.n	8002cc8 <_write+0x12>
	}
	return len;
 8002ce4:	687b      	ldr	r3, [r7, #4]
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3718      	adds	r7, #24
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}

08002cee <_close>:

int _close(int file)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
	return -1;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d04:	4770      	bx	lr

08002d06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d06:	b480      	push	{r7}
 8002d08:	b083      	sub	sp, #12
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
 8002d0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d16:	605a      	str	r2, [r3, #4]
	return 0;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr

08002d26 <_isatty>:

int _isatty(int file)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d2e:	2301      	movs	r3, #1
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
	return 0;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3714      	adds	r7, #20
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
	...

08002d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d60:	4a14      	ldr	r2, [pc, #80]	; (8002db4 <_sbrk+0x5c>)
 8002d62:	4b15      	ldr	r3, [pc, #84]	; (8002db8 <_sbrk+0x60>)
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d6c:	4b13      	ldr	r3, [pc, #76]	; (8002dbc <_sbrk+0x64>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d102      	bne.n	8002d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d74:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <_sbrk+0x64>)
 8002d76:	4a12      	ldr	r2, [pc, #72]	; (8002dc0 <_sbrk+0x68>)
 8002d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d7a:	4b10      	ldr	r3, [pc, #64]	; (8002dbc <_sbrk+0x64>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4413      	add	r3, r2
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d207      	bcs.n	8002d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d88:	f005 faec 	bl	8008364 <__errno>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	220c      	movs	r2, #12
 8002d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002d96:	e009      	b.n	8002dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d98:	4b08      	ldr	r3, [pc, #32]	; (8002dbc <_sbrk+0x64>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d9e:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <_sbrk+0x64>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4413      	add	r3, r2
 8002da6:	4a05      	ldr	r2, [pc, #20]	; (8002dbc <_sbrk+0x64>)
 8002da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002daa:	68fb      	ldr	r3, [r7, #12]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3718      	adds	r7, #24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	20080000 	.word	0x20080000
 8002db8:	00000400 	.word	0x00000400
 8002dbc:	20000268 	.word	0x20000268
 8002dc0:	20000860 	.word	0x20000860

08002dc4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dc8:	4b06      	ldr	r3, [pc, #24]	; (8002de4 <SystemInit+0x20>)
 8002dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dce:	4a05      	ldr	r2, [pc, #20]	; (8002de4 <SystemInit+0x20>)
 8002dd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002dd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dd8:	bf00      	nop
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002de8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dec:	480d      	ldr	r0, [pc, #52]	; (8002e24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002dee:	490e      	ldr	r1, [pc, #56]	; (8002e28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002df0:	4a0e      	ldr	r2, [pc, #56]	; (8002e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002df4:	e002      	b.n	8002dfc <LoopCopyDataInit>

08002df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dfa:	3304      	adds	r3, #4

08002dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e00:	d3f9      	bcc.n	8002df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e02:	4a0b      	ldr	r2, [pc, #44]	; (8002e30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e04:	4c0b      	ldr	r4, [pc, #44]	; (8002e34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e08:	e001      	b.n	8002e0e <LoopFillZerobss>

08002e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e0c:	3204      	adds	r2, #4

08002e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e10:	d3fb      	bcc.n	8002e0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e12:	f7ff ffd7 	bl	8002dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e16:	f005 faab 	bl	8008370 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e1a:	f7ff f855 	bl	8001ec8 <main>
  bx  lr    
 8002e1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e20:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e28:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 8002e2c:	0800d86c 	.word	0x0800d86c
  ldr r2, =_sbss
 8002e30:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8002e34:	20000860 	.word	0x20000860

08002e38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e38:	e7fe      	b.n	8002e38 <ADC_IRQHandler>

08002e3a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e3e:	2003      	movs	r0, #3
 8002e40:	f000 f94c 	bl	80030dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e44:	2000      	movs	r0, #0
 8002e46:	f000 f805 	bl	8002e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e4a:	f7ff fd45 	bl	80028d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e5c:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_InitTick+0x54>)
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4b12      	ldr	r3, [pc, #72]	; (8002eac <HAL_InitTick+0x58>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	4619      	mov	r1, r3
 8002e66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e72:	4618      	mov	r0, r3
 8002e74:	f000 f967 	bl	8003146 <HAL_SYSTICK_Config>
 8002e78:	4603      	mov	r3, r0
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e00e      	b.n	8002ea0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b0f      	cmp	r3, #15
 8002e86:	d80a      	bhi.n	8002e9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e88:	2200      	movs	r2, #0
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e90:	f000 f92f 	bl	80030f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e94:	4a06      	ldr	r2, [pc, #24]	; (8002eb0 <HAL_InitTick+0x5c>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	e000      	b.n	8002ea0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	20000050 	.word	0x20000050
 8002eac:	20000058 	.word	0x20000058
 8002eb0:	20000054 	.word	0x20000054

08002eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002eb8:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <HAL_IncTick+0x20>)
 8002eba:	781b      	ldrb	r3, [r3, #0]
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	4b06      	ldr	r3, [pc, #24]	; (8002ed8 <HAL_IncTick+0x24>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	4a04      	ldr	r2, [pc, #16]	; (8002ed8 <HAL_IncTick+0x24>)
 8002ec6:	6013      	str	r3, [r2, #0]
}
 8002ec8:	bf00      	nop
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	20000058 	.word	0x20000058
 8002ed8:	2000084c 	.word	0x2000084c

08002edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
  return uwTick;
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <HAL_GetTick+0x14>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	2000084c 	.word	0x2000084c

08002ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b084      	sub	sp, #16
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002efc:	f7ff ffee 	bl	8002edc <HAL_GetTick>
 8002f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f0c:	d005      	beq.n	8002f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <HAL_Delay+0x44>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	461a      	mov	r2, r3
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	4413      	add	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f1a:	bf00      	nop
 8002f1c:	f7ff ffde 	bl	8002edc <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d8f7      	bhi.n	8002f1c <HAL_Delay+0x28>
  {
  }
}
 8002f2c:	bf00      	nop
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	20000058 	.word	0x20000058

08002f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f4c:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <__NVIC_SetPriorityGrouping+0x40>)
 8002f4e:	68db      	ldr	r3, [r3, #12]
 8002f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f58:	4013      	ands	r3, r2
 8002f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f64:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <__NVIC_SetPriorityGrouping+0x44>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f6a:	4a04      	ldr	r2, [pc, #16]	; (8002f7c <__NVIC_SetPriorityGrouping+0x40>)
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	60d3      	str	r3, [r2, #12]
}
 8002f70:	bf00      	nop
 8002f72:	3714      	adds	r7, #20
 8002f74:	46bd      	mov	sp, r7
 8002f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7a:	4770      	bx	lr
 8002f7c:	e000ed00 	.word	0xe000ed00
 8002f80:	05fa0000 	.word	0x05fa0000

08002f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f88:	4b04      	ldr	r3, [pc, #16]	; (8002f9c <__NVIC_GetPriorityGrouping+0x18>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	0a1b      	lsrs	r3, r3, #8
 8002f8e:	f003 0307 	and.w	r3, r3, #7
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr
 8002f9c:	e000ed00 	.word	0xe000ed00

08002fa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	db0b      	blt.n	8002fca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	f003 021f 	and.w	r2, r3, #31
 8002fb8:	4907      	ldr	r1, [pc, #28]	; (8002fd8 <__NVIC_EnableIRQ+0x38>)
 8002fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbe:	095b      	lsrs	r3, r3, #5
 8002fc0:	2001      	movs	r0, #1
 8002fc2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	e000e100 	.word	0xe000e100

08002fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	6039      	str	r1, [r7, #0]
 8002fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	db0a      	blt.n	8003006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	490c      	ldr	r1, [pc, #48]	; (8003028 <__NVIC_SetPriority+0x4c>)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	0112      	lsls	r2, r2, #4
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	440b      	add	r3, r1
 8003000:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003004:	e00a      	b.n	800301c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	4908      	ldr	r1, [pc, #32]	; (800302c <__NVIC_SetPriority+0x50>)
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	3b04      	subs	r3, #4
 8003014:	0112      	lsls	r2, r2, #4
 8003016:	b2d2      	uxtb	r2, r2
 8003018:	440b      	add	r3, r1
 800301a:	761a      	strb	r2, [r3, #24]
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000e100 	.word	0xe000e100
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003030:	b480      	push	{r7}
 8003032:	b089      	sub	sp, #36	; 0x24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f1c3 0307 	rsb	r3, r3, #7
 800304a:	2b04      	cmp	r3, #4
 800304c:	bf28      	it	cs
 800304e:	2304      	movcs	r3, #4
 8003050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3304      	adds	r3, #4
 8003056:	2b06      	cmp	r3, #6
 8003058:	d902      	bls.n	8003060 <NVIC_EncodePriority+0x30>
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3b03      	subs	r3, #3
 800305e:	e000      	b.n	8003062 <NVIC_EncodePriority+0x32>
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003064:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	401a      	ands	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003078:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	43d9      	mvns	r1, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	4313      	orrs	r3, r2
         );
}
 800308a:	4618      	mov	r0, r3
 800308c:	3724      	adds	r7, #36	; 0x24
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030a8:	d301      	bcc.n	80030ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00f      	b.n	80030ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ae:	4a0a      	ldr	r2, [pc, #40]	; (80030d8 <SysTick_Config+0x40>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030b6:	210f      	movs	r1, #15
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80030bc:	f7ff ff8e 	bl	8002fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c0:	4b05      	ldr	r3, [pc, #20]	; (80030d8 <SysTick_Config+0x40>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030c6:	4b04      	ldr	r3, [pc, #16]	; (80030d8 <SysTick_Config+0x40>)
 80030c8:	2207      	movs	r2, #7
 80030ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	e000e010 	.word	0xe000e010

080030dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ff29 	bl	8002f3c <__NVIC_SetPriorityGrouping>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	4603      	mov	r3, r0
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003104:	f7ff ff3e 	bl	8002f84 <__NVIC_GetPriorityGrouping>
 8003108:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	68b9      	ldr	r1, [r7, #8]
 800310e:	6978      	ldr	r0, [r7, #20]
 8003110:	f7ff ff8e 	bl	8003030 <NVIC_EncodePriority>
 8003114:	4602      	mov	r2, r0
 8003116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311a:	4611      	mov	r1, r2
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff ff5d 	bl	8002fdc <__NVIC_SetPriority>
}
 8003122:	bf00      	nop
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
 8003130:	4603      	mov	r3, r0
 8003132:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff ff31 	bl	8002fa0 <__NVIC_EnableIRQ>
}
 800313e:	bf00      	nop
 8003140:	3708      	adds	r7, #8
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}

08003146 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003146:	b580      	push	{r7, lr}
 8003148:	b082      	sub	sp, #8
 800314a:	af00      	add	r7, sp, #0
 800314c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff ffa2 	bl	8003098 <SysTick_Config>
 8003154:	4603      	mov	r3, r0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3708      	adds	r7, #8
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}

0800315e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800315e:	b580      	push	{r7, lr}
 8003160:	b084      	sub	sp, #16
 8003162:	af00      	add	r7, sp, #0
 8003164:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7ff feb6 	bl	8002edc <HAL_GetTick>
 8003170:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d008      	beq.n	8003190 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2280      	movs	r2, #128	; 0x80
 8003182:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e052      	b.n	8003236 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0216 	bic.w	r2, r2, #22
 800319e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	695a      	ldr	r2, [r3, #20]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d103      	bne.n	80031c0 <HAL_DMA_Abort+0x62>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d007      	beq.n	80031d0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f022 0208 	bic.w	r2, r2, #8
 80031ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031e0:	e013      	b.n	800320a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031e2:	f7ff fe7b 	bl	8002edc <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b05      	cmp	r3, #5
 80031ee:	d90c      	bls.n	800320a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2220      	movs	r2, #32
 80031f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2203      	movs	r2, #3
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e015      	b.n	8003236 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0301 	and.w	r3, r3, #1
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1e4      	bne.n	80031e2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321c:	223f      	movs	r2, #63	; 0x3f
 800321e:	409a      	lsls	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	4618      	mov	r0, r3
 8003238:	3710      	adds	r7, #16
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800323e:	b480      	push	{r7}
 8003240:	b083      	sub	sp, #12
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d004      	beq.n	800325c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2280      	movs	r2, #128	; 0x80
 8003256:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e00c      	b.n	8003276 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2205      	movs	r2, #5
 8003260:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 0201 	bic.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003284:	b480      	push	{r7}
 8003286:	b089      	sub	sp, #36	; 0x24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800328e:	2300      	movs	r3, #0
 8003290:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003296:	2300      	movs	r3, #0
 8003298:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800329e:	2300      	movs	r3, #0
 80032a0:	61fb      	str	r3, [r7, #28]
 80032a2:	e175      	b.n	8003590 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80032a4:	2201      	movs	r2, #1
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4013      	ands	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	429a      	cmp	r2, r3
 80032be:	f040 8164 	bne.w	800358a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d005      	beq.n	80032da <HAL_GPIO_Init+0x56>
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d130      	bne.n	800333c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	005b      	lsls	r3, r3, #1
 80032e4:	2203      	movs	r2, #3
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43db      	mvns	r3, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4013      	ands	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	68da      	ldr	r2, [r3, #12]
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4313      	orrs	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003310:	2201      	movs	r2, #1
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	fa02 f303 	lsl.w	r3, r2, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	4013      	ands	r3, r2
 800331e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	f003 0201 	and.w	r2, r3, #1
 800332a:	69fb      	ldr	r3, [r7, #28]
 800332c:	fa02 f303 	lsl.w	r3, r2, r3
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	4313      	orrs	r3, r2
 8003334:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69ba      	ldr	r2, [r7, #24]
 800333a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	2b03      	cmp	r3, #3
 8003346:	d017      	beq.n	8003378 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	2203      	movs	r2, #3
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4013      	ands	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	689a      	ldr	r2, [r3, #8]
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	005b      	lsls	r3, r3, #1
 8003368:	fa02 f303 	lsl.w	r3, r2, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4313      	orrs	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 0303 	and.w	r3, r3, #3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d123      	bne.n	80033cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	08da      	lsrs	r2, r3, #3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	3208      	adds	r2, #8
 800338c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	f003 0307 	and.w	r3, r3, #7
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	220f      	movs	r2, #15
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4013      	ands	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	08da      	lsrs	r2, r3, #3
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3208      	adds	r2, #8
 80033c6:	69b9      	ldr	r1, [r7, #24]
 80033c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	2203      	movs	r2, #3
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	69ba      	ldr	r2, [r7, #24]
 80033e0:	4013      	ands	r3, r2
 80033e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 0203 	and.w	r2, r3, #3
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	4313      	orrs	r3, r2
 80033f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	69ba      	ldr	r2, [r7, #24]
 80033fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003408:	2b00      	cmp	r3, #0
 800340a:	f000 80be 	beq.w	800358a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800340e:	4b66      	ldr	r3, [pc, #408]	; (80035a8 <HAL_GPIO_Init+0x324>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	4a65      	ldr	r2, [pc, #404]	; (80035a8 <HAL_GPIO_Init+0x324>)
 8003414:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003418:	6453      	str	r3, [r2, #68]	; 0x44
 800341a:	4b63      	ldr	r3, [pc, #396]	; (80035a8 <HAL_GPIO_Init+0x324>)
 800341c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800341e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003426:	4a61      	ldr	r2, [pc, #388]	; (80035ac <HAL_GPIO_Init+0x328>)
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	089b      	lsrs	r3, r3, #2
 800342c:	3302      	adds	r3, #2
 800342e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003432:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	220f      	movs	r2, #15
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4013      	ands	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a58      	ldr	r2, [pc, #352]	; (80035b0 <HAL_GPIO_Init+0x32c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d037      	beq.n	80034c2 <HAL_GPIO_Init+0x23e>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a57      	ldr	r2, [pc, #348]	; (80035b4 <HAL_GPIO_Init+0x330>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d031      	beq.n	80034be <HAL_GPIO_Init+0x23a>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a56      	ldr	r2, [pc, #344]	; (80035b8 <HAL_GPIO_Init+0x334>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d02b      	beq.n	80034ba <HAL_GPIO_Init+0x236>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a55      	ldr	r2, [pc, #340]	; (80035bc <HAL_GPIO_Init+0x338>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d025      	beq.n	80034b6 <HAL_GPIO_Init+0x232>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a54      	ldr	r2, [pc, #336]	; (80035c0 <HAL_GPIO_Init+0x33c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d01f      	beq.n	80034b2 <HAL_GPIO_Init+0x22e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a53      	ldr	r2, [pc, #332]	; (80035c4 <HAL_GPIO_Init+0x340>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d019      	beq.n	80034ae <HAL_GPIO_Init+0x22a>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a52      	ldr	r2, [pc, #328]	; (80035c8 <HAL_GPIO_Init+0x344>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d013      	beq.n	80034aa <HAL_GPIO_Init+0x226>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a51      	ldr	r2, [pc, #324]	; (80035cc <HAL_GPIO_Init+0x348>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d00d      	beq.n	80034a6 <HAL_GPIO_Init+0x222>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4a50      	ldr	r2, [pc, #320]	; (80035d0 <HAL_GPIO_Init+0x34c>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d007      	beq.n	80034a2 <HAL_GPIO_Init+0x21e>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a4f      	ldr	r2, [pc, #316]	; (80035d4 <HAL_GPIO_Init+0x350>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d101      	bne.n	800349e <HAL_GPIO_Init+0x21a>
 800349a:	2309      	movs	r3, #9
 800349c:	e012      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 800349e:	230a      	movs	r3, #10
 80034a0:	e010      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034a2:	2308      	movs	r3, #8
 80034a4:	e00e      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034a6:	2307      	movs	r3, #7
 80034a8:	e00c      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034aa:	2306      	movs	r3, #6
 80034ac:	e00a      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034ae:	2305      	movs	r3, #5
 80034b0:	e008      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034b2:	2304      	movs	r3, #4
 80034b4:	e006      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034b6:	2303      	movs	r3, #3
 80034b8:	e004      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034ba:	2302      	movs	r3, #2
 80034bc:	e002      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_GPIO_Init+0x240>
 80034c2:	2300      	movs	r3, #0
 80034c4:	69fa      	ldr	r2, [r7, #28]
 80034c6:	f002 0203 	and.w	r2, r2, #3
 80034ca:	0092      	lsls	r2, r2, #2
 80034cc:	4093      	lsls	r3, r2
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80034d4:	4935      	ldr	r1, [pc, #212]	; (80035ac <HAL_GPIO_Init+0x328>)
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	089b      	lsrs	r3, r3, #2
 80034da:	3302      	adds	r3, #2
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80034e2:	4b3d      	ldr	r3, [pc, #244]	; (80035d8 <HAL_GPIO_Init+0x354>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	43db      	mvns	r3, r3
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	4013      	ands	r3, r2
 80034f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4313      	orrs	r3, r2
 8003504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003506:	4a34      	ldr	r2, [pc, #208]	; (80035d8 <HAL_GPIO_Init+0x354>)
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800350c:	4b32      	ldr	r3, [pc, #200]	; (80035d8 <HAL_GPIO_Init+0x354>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	43db      	mvns	r3, r3
 8003516:	69ba      	ldr	r2, [r7, #24]
 8003518:	4013      	ands	r3, r2
 800351a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d003      	beq.n	8003530 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	4313      	orrs	r3, r2
 800352e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003530:	4a29      	ldr	r2, [pc, #164]	; (80035d8 <HAL_GPIO_Init+0x354>)
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003536:	4b28      	ldr	r3, [pc, #160]	; (80035d8 <HAL_GPIO_Init+0x354>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800355a:	4a1f      	ldr	r2, [pc, #124]	; (80035d8 <HAL_GPIO_Init+0x354>)
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003560:	4b1d      	ldr	r3, [pc, #116]	; (80035d8 <HAL_GPIO_Init+0x354>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	43db      	mvns	r3, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4013      	ands	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003584:	4a14      	ldr	r2, [pc, #80]	; (80035d8 <HAL_GPIO_Init+0x354>)
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	3301      	adds	r3, #1
 800358e:	61fb      	str	r3, [r7, #28]
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	2b0f      	cmp	r3, #15
 8003594:	f67f ae86 	bls.w	80032a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003598:	bf00      	nop
 800359a:	bf00      	nop
 800359c:	3724      	adds	r7, #36	; 0x24
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40023800 	.word	0x40023800
 80035ac:	40013800 	.word	0x40013800
 80035b0:	40020000 	.word	0x40020000
 80035b4:	40020400 	.word	0x40020400
 80035b8:	40020800 	.word	0x40020800
 80035bc:	40020c00 	.word	0x40020c00
 80035c0:	40021000 	.word	0x40021000
 80035c4:	40021400 	.word	0x40021400
 80035c8:	40021800 	.word	0x40021800
 80035cc:	40021c00 	.word	0x40021c00
 80035d0:	40022000 	.word	0x40022000
 80035d4:	40022400 	.word	0x40022400
 80035d8:	40013c00 	.word	0x40013c00

080035dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	807b      	strh	r3, [r7, #2]
 80035e8:	4613      	mov	r3, r2
 80035ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035ec:	787b      	ldrb	r3, [r7, #1]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035f2:	887a      	ldrh	r2, [r7, #2]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80035f8:	e003      	b.n	8003602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80035fa:	887b      	ldrh	r3, [r7, #2]
 80035fc:	041a      	lsls	r2, r3, #16
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	619a      	str	r2, [r3, #24]
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr

0800360e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800360e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003610:	b08f      	sub	sp, #60	; 0x3c
 8003612:	af0a      	add	r7, sp, #40	; 0x28
 8003614:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d101      	bne.n	8003620 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e116      	b.n	800384e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff fa6c 	bl	8002b18 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2203      	movs	r2, #3
 8003644:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003650:	2b00      	cmp	r3, #0
 8003652:	d102      	bne.n	800365a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4618      	mov	r0, r3
 8003660:	f004 fbc6 	bl	8007df0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	603b      	str	r3, [r7, #0]
 800366a:	687e      	ldr	r6, [r7, #4]
 800366c:	466d      	mov	r5, sp
 800366e:	f106 0410 	add.w	r4, r6, #16
 8003672:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003674:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003676:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003678:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800367a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800367e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003682:	1d33      	adds	r3, r6, #4
 8003684:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003686:	6838      	ldr	r0, [r7, #0]
 8003688:	f004 fb5a 	bl	8007d40 <USB_CoreInit>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d005      	beq.n	800369e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2202      	movs	r2, #2
 8003696:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e0d7      	b.n	800384e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2100      	movs	r1, #0
 80036a4:	4618      	mov	r0, r3
 80036a6:	f004 fbb4 	bl	8007e12 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036aa:	2300      	movs	r3, #0
 80036ac:	73fb      	strb	r3, [r7, #15]
 80036ae:	e04a      	b.n	8003746 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036b0:	7bfa      	ldrb	r2, [r7, #15]
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	4613      	mov	r3, r2
 80036b6:	00db      	lsls	r3, r3, #3
 80036b8:	1a9b      	subs	r3, r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	333d      	adds	r3, #61	; 0x3d
 80036c0:	2201      	movs	r2, #1
 80036c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80036c4:	7bfa      	ldrb	r2, [r7, #15]
 80036c6:	6879      	ldr	r1, [r7, #4]
 80036c8:	4613      	mov	r3, r2
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	1a9b      	subs	r3, r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	333c      	adds	r3, #60	; 0x3c
 80036d4:	7bfa      	ldrb	r2, [r7, #15]
 80036d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80036d8:	7bfa      	ldrb	r2, [r7, #15]
 80036da:	7bfb      	ldrb	r3, [r7, #15]
 80036dc:	b298      	uxth	r0, r3
 80036de:	6879      	ldr	r1, [r7, #4]
 80036e0:	4613      	mov	r3, r2
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	3342      	adds	r3, #66	; 0x42
 80036ec:	4602      	mov	r2, r0
 80036ee:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036f0:	7bfa      	ldrb	r2, [r7, #15]
 80036f2:	6879      	ldr	r1, [r7, #4]
 80036f4:	4613      	mov	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	333f      	adds	r3, #63	; 0x3f
 8003700:	2200      	movs	r2, #0
 8003702:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003704:	7bfa      	ldrb	r2, [r7, #15]
 8003706:	6879      	ldr	r1, [r7, #4]
 8003708:	4613      	mov	r3, r2
 800370a:	00db      	lsls	r3, r3, #3
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	3344      	adds	r3, #68	; 0x44
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003718:	7bfa      	ldrb	r2, [r7, #15]
 800371a:	6879      	ldr	r1, [r7, #4]
 800371c:	4613      	mov	r3, r2
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	1a9b      	subs	r3, r3, r2
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	440b      	add	r3, r1
 8003726:	3348      	adds	r3, #72	; 0x48
 8003728:	2200      	movs	r2, #0
 800372a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800372c:	7bfa      	ldrb	r2, [r7, #15]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	4613      	mov	r3, r2
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	3350      	adds	r3, #80	; 0x50
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003740:	7bfb      	ldrb	r3, [r7, #15]
 8003742:	3301      	adds	r3, #1
 8003744:	73fb      	strb	r3, [r7, #15]
 8003746:	7bfa      	ldrb	r2, [r7, #15]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	429a      	cmp	r2, r3
 800374e:	d3af      	bcc.n	80036b0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003750:	2300      	movs	r3, #0
 8003752:	73fb      	strb	r3, [r7, #15]
 8003754:	e044      	b.n	80037e0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003756:	7bfa      	ldrb	r2, [r7, #15]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	1a9b      	subs	r3, r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800376c:	7bfa      	ldrb	r2, [r7, #15]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800377e:	7bfa      	ldrb	r2, [r7, #15]
 8003780:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003782:	7bfa      	ldrb	r2, [r7, #15]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	00db      	lsls	r3, r3, #3
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003794:	2200      	movs	r2, #0
 8003796:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003798:	7bfa      	ldrb	r2, [r7, #15]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	00db      	lsls	r3, r3, #3
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037ae:	7bfa      	ldrb	r2, [r7, #15]
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	4613      	mov	r3, r2
 80037b4:	00db      	lsls	r3, r3, #3
 80037b6:	1a9b      	subs	r3, r3, r2
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	440b      	add	r3, r1
 80037bc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80037c4:	7bfa      	ldrb	r2, [r7, #15]
 80037c6:	6879      	ldr	r1, [r7, #4]
 80037c8:	4613      	mov	r3, r2
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	1a9b      	subs	r3, r3, r2
 80037ce:	009b      	lsls	r3, r3, #2
 80037d0:	440b      	add	r3, r1
 80037d2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037da:	7bfb      	ldrb	r3, [r7, #15]
 80037dc:	3301      	adds	r3, #1
 80037de:	73fb      	strb	r3, [r7, #15]
 80037e0:	7bfa      	ldrb	r2, [r7, #15]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d3b5      	bcc.n	8003756 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	603b      	str	r3, [r7, #0]
 80037f0:	687e      	ldr	r6, [r7, #4]
 80037f2:	466d      	mov	r5, sp
 80037f4:	f106 0410 	add.w	r4, r6, #16
 80037f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80037fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80037fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003800:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003804:	e885 0003 	stmia.w	r5, {r0, r1}
 8003808:	1d33      	adds	r3, r6, #4
 800380a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800380c:	6838      	ldr	r0, [r7, #0]
 800380e:	f004 fb4d 	bl	8007eac <USB_DevInit>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2202      	movs	r2, #2
 800381c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e014      	b.n	800384e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2201      	movs	r2, #1
 8003830:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003838:	2b01      	cmp	r3, #1
 800383a:	d102      	bne.n	8003842 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 f80b 	bl	8003858 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f004 fd07 	bl	800825a <USB_DevDisconnect>

  return HAL_OK;
 800384c:	2300      	movs	r3, #0
}
 800384e:	4618      	mov	r0, r3
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003858 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2201      	movs	r2, #1
 800386a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003886:	4b05      	ldr	r3, [pc, #20]	; (800389c <HAL_PCDEx_ActivateLPM+0x44>)
 8003888:	4313      	orrs	r3, r2
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	10000003 	.word	0x10000003

080038a0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038a4:	4b05      	ldr	r3, [pc, #20]	; (80038bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a04      	ldr	r2, [pc, #16]	; (80038bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80038aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038ae:	6013      	str	r3, [r2, #0]
}
 80038b0:	bf00      	nop
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	40007000 	.word	0x40007000

080038c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80038c6:	2300      	movs	r3, #0
 80038c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	4b23      	ldr	r3, [pc, #140]	; (8003958 <HAL_PWREx_EnableOverDrive+0x98>)
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	4a22      	ldr	r2, [pc, #136]	; (8003958 <HAL_PWREx_EnableOverDrive+0x98>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d4:	6413      	str	r3, [r2, #64]	; 0x40
 80038d6:	4b20      	ldr	r3, [pc, #128]	; (8003958 <HAL_PWREx_EnableOverDrive+0x98>)
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038de:	603b      	str	r3, [r7, #0]
 80038e0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80038e2:	4b1e      	ldr	r3, [pc, #120]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a1d      	ldr	r2, [pc, #116]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 80038e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038ee:	f7ff faf5 	bl	8002edc <HAL_GetTick>
 80038f2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038f4:	e009      	b.n	800390a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038f6:	f7ff faf1 	bl	8002edc <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003904:	d901      	bls.n	800390a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e022      	b.n	8003950 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800390a:	4b14      	ldr	r3, [pc, #80]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003912:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003916:	d1ee      	bne.n	80038f6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003918:	4b10      	ldr	r3, [pc, #64]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a0f      	ldr	r2, [pc, #60]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 800391e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003922:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003924:	f7ff fada 	bl	8002edc <HAL_GetTick>
 8003928:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800392a:	e009      	b.n	8003940 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800392c:	f7ff fad6 	bl	8002edc <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800393a:	d901      	bls.n	8003940 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e007      	b.n	8003950 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003940:	4b06      	ldr	r3, [pc, #24]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003948:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800394c:	d1ee      	bne.n	800392c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40023800 	.word	0x40023800
 800395c:	40007000 	.word	0x40007000

08003960 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003968:	2300      	movs	r3, #0
 800396a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e29b      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	f000 8087 	beq.w	8003a92 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003984:	4b96      	ldr	r3, [pc, #600]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 030c 	and.w	r3, r3, #12
 800398c:	2b04      	cmp	r3, #4
 800398e:	d00c      	beq.n	80039aa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003990:	4b93      	ldr	r3, [pc, #588]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f003 030c 	and.w	r3, r3, #12
 8003998:	2b08      	cmp	r3, #8
 800399a:	d112      	bne.n	80039c2 <HAL_RCC_OscConfig+0x62>
 800399c:	4b90      	ldr	r3, [pc, #576]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039a8:	d10b      	bne.n	80039c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039aa:	4b8d      	ldr	r3, [pc, #564]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d06c      	beq.n	8003a90 <HAL_RCC_OscConfig+0x130>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d168      	bne.n	8003a90 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e275      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ca:	d106      	bne.n	80039da <HAL_RCC_OscConfig+0x7a>
 80039cc:	4b84      	ldr	r3, [pc, #528]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a83      	ldr	r2, [pc, #524]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	e02e      	b.n	8003a38 <HAL_RCC_OscConfig+0xd8>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10c      	bne.n	80039fc <HAL_RCC_OscConfig+0x9c>
 80039e2:	4b7f      	ldr	r3, [pc, #508]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a7e      	ldr	r2, [pc, #504]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	4b7c      	ldr	r3, [pc, #496]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a7b      	ldr	r2, [pc, #492]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 80039f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	e01d      	b.n	8003a38 <HAL_RCC_OscConfig+0xd8>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0xc0>
 8003a06:	4b76      	ldr	r3, [pc, #472]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a75      	ldr	r2, [pc, #468]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	4b73      	ldr	r3, [pc, #460]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a72      	ldr	r2, [pc, #456]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	e00b      	b.n	8003a38 <HAL_RCC_OscConfig+0xd8>
 8003a20:	4b6f      	ldr	r3, [pc, #444]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a6e      	ldr	r2, [pc, #440]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4b6c      	ldr	r3, [pc, #432]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a6b      	ldr	r2, [pc, #428]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d013      	beq.n	8003a68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7ff fa4c 	bl	8002edc <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a48:	f7ff fa48 	bl	8002edc <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	; 0x64
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e229      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5a:	4b61      	ldr	r3, [pc, #388]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0f0      	beq.n	8003a48 <HAL_RCC_OscConfig+0xe8>
 8003a66:	e014      	b.n	8003a92 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a68:	f7ff fa38 	bl	8002edc <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a70:	f7ff fa34 	bl	8002edc <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b64      	cmp	r3, #100	; 0x64
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e215      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a82:	4b57      	ldr	r3, [pc, #348]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x110>
 8003a8e:	e000      	b.n	8003a92 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d069      	beq.n	8003b72 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a9e:	4b50      	ldr	r3, [pc, #320]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00b      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aaa:	4b4d      	ldr	r3, [pc, #308]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	f003 030c 	and.w	r3, r3, #12
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d11c      	bne.n	8003af0 <HAL_RCC_OscConfig+0x190>
 8003ab6:	4b4a      	ldr	r3, [pc, #296]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d116      	bne.n	8003af0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac2:	4b47      	ldr	r3, [pc, #284]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <HAL_RCC_OscConfig+0x17a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d001      	beq.n	8003ada <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e1e9      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ada:	4b41      	ldr	r3, [pc, #260]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	00db      	lsls	r3, r3, #3
 8003ae8:	493d      	ldr	r1, [pc, #244]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003aea:	4313      	orrs	r3, r2
 8003aec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aee:	e040      	b.n	8003b72 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d023      	beq.n	8003b40 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003af8:	4b39      	ldr	r3, [pc, #228]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a38      	ldr	r2, [pc, #224]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003afe:	f043 0301 	orr.w	r3, r3, #1
 8003b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b04:	f7ff f9ea 	bl	8002edc <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b0c:	f7ff f9e6 	bl	8002edc <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e1c7      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1e:	4b30      	ldr	r3, [pc, #192]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0f0      	beq.n	8003b0c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b2a:	4b2d      	ldr	r3, [pc, #180]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	691b      	ldr	r3, [r3, #16]
 8003b36:	00db      	lsls	r3, r3, #3
 8003b38:	4929      	ldr	r1, [pc, #164]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	600b      	str	r3, [r1, #0]
 8003b3e:	e018      	b.n	8003b72 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b40:	4b27      	ldr	r3, [pc, #156]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4a26      	ldr	r2, [pc, #152]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b46:	f023 0301 	bic.w	r3, r3, #1
 8003b4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4c:	f7ff f9c6 	bl	8002edc <HAL_GetTick>
 8003b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b52:	e008      	b.n	8003b66 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b54:	f7ff f9c2 	bl	8002edc <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	2b02      	cmp	r3, #2
 8003b60:	d901      	bls.n	8003b66 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b62:	2303      	movs	r3, #3
 8003b64:	e1a3      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b66:	4b1e      	ldr	r3, [pc, #120]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d1f0      	bne.n	8003b54 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0308 	and.w	r3, r3, #8
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d038      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d019      	beq.n	8003bba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b86:	4b16      	ldr	r3, [pc, #88]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8a:	4a15      	ldr	r2, [pc, #84]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003b8c:	f043 0301 	orr.w	r3, r3, #1
 8003b90:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b92:	f7ff f9a3 	bl	8002edc <HAL_GetTick>
 8003b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b98:	e008      	b.n	8003bac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b9a:	f7ff f99f 	bl	8002edc <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d901      	bls.n	8003bac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ba8:	2303      	movs	r3, #3
 8003baa:	e180      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bac:	4b0c      	ldr	r3, [pc, #48]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003bae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0f0      	beq.n	8003b9a <HAL_RCC_OscConfig+0x23a>
 8003bb8:	e01a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bba:	4b09      	ldr	r3, [pc, #36]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003bbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bbe:	4a08      	ldr	r2, [pc, #32]	; (8003be0 <HAL_RCC_OscConfig+0x280>)
 8003bc0:	f023 0301 	bic.w	r3, r3, #1
 8003bc4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc6:	f7ff f989 	bl	8002edc <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	e00a      	b.n	8003be4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bce:	f7ff f985 	bl	8002edc <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d903      	bls.n	8003be4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e166      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
 8003be0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be4:	4b92      	ldr	r3, [pc, #584]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1ee      	bne.n	8003bce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0304 	and.w	r3, r3, #4
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80a4 	beq.w	8003d46 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bfe:	4b8c      	ldr	r3, [pc, #560]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10d      	bne.n	8003c26 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0a:	4b89      	ldr	r3, [pc, #548]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	4a88      	ldr	r2, [pc, #544]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c14:	6413      	str	r3, [r2, #64]	; 0x40
 8003c16:	4b86      	ldr	r3, [pc, #536]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1e:	60bb      	str	r3, [r7, #8]
 8003c20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c22:	2301      	movs	r3, #1
 8003c24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c26:	4b83      	ldr	r3, [pc, #524]	; (8003e34 <HAL_RCC_OscConfig+0x4d4>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d118      	bne.n	8003c64 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003c32:	4b80      	ldr	r3, [pc, #512]	; (8003e34 <HAL_RCC_OscConfig+0x4d4>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a7f      	ldr	r2, [pc, #508]	; (8003e34 <HAL_RCC_OscConfig+0x4d4>)
 8003c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3e:	f7ff f94d 	bl	8002edc <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c46:	f7ff f949 	bl	8002edc <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b64      	cmp	r3, #100	; 0x64
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e12a      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c58:	4b76      	ldr	r3, [pc, #472]	; (8003e34 <HAL_RCC_OscConfig+0x4d4>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f0      	beq.n	8003c46 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d106      	bne.n	8003c7a <HAL_RCC_OscConfig+0x31a>
 8003c6c:	4b70      	ldr	r3, [pc, #448]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c70:	4a6f      	ldr	r2, [pc, #444]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	6713      	str	r3, [r2, #112]	; 0x70
 8003c78:	e02d      	b.n	8003cd6 <HAL_RCC_OscConfig+0x376>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10c      	bne.n	8003c9c <HAL_RCC_OscConfig+0x33c>
 8003c82:	4b6b      	ldr	r3, [pc, #428]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c86:	4a6a      	ldr	r2, [pc, #424]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8e:	4b68      	ldr	r3, [pc, #416]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c92:	4a67      	ldr	r2, [pc, #412]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003c94:	f023 0304 	bic.w	r3, r3, #4
 8003c98:	6713      	str	r3, [r2, #112]	; 0x70
 8003c9a:	e01c      	b.n	8003cd6 <HAL_RCC_OscConfig+0x376>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x35e>
 8003ca4:	4b62      	ldr	r3, [pc, #392]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	4a61      	ldr	r2, [pc, #388]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003caa:	f043 0304 	orr.w	r3, r3, #4
 8003cae:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb0:	4b5f      	ldr	r3, [pc, #380]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb4:	4a5e      	ldr	r2, [pc, #376]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	6713      	str	r3, [r2, #112]	; 0x70
 8003cbc:	e00b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x376>
 8003cbe:	4b5c      	ldr	r3, [pc, #368]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc2:	4a5b      	ldr	r2, [pc, #364]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003cc4:	f023 0301 	bic.w	r3, r3, #1
 8003cc8:	6713      	str	r3, [r2, #112]	; 0x70
 8003cca:	4b59      	ldr	r3, [pc, #356]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cce:	4a58      	ldr	r2, [pc, #352]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003cd0:	f023 0304 	bic.w	r3, r3, #4
 8003cd4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d015      	beq.n	8003d0a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cde:	f7ff f8fd 	bl	8002edc <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7ff f8f9 	bl	8002edc <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0d8      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	4b4c      	ldr	r3, [pc, #304]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ee      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x386>
 8003d08:	e014      	b.n	8003d34 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d0a:	f7ff f8e7 	bl	8002edc <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7ff f8e3 	bl	8002edc <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e0c2      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d28:	4b41      	ldr	r3, [pc, #260]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ee      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d34:	7dfb      	ldrb	r3, [r7, #23]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d105      	bne.n	8003d46 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3a:	4b3d      	ldr	r3, [pc, #244]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3e:	4a3c      	ldr	r2, [pc, #240]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d44:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80ae 	beq.w	8003eac <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d50:	4b37      	ldr	r3, [pc, #220]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f003 030c 	and.w	r3, r3, #12
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d06d      	beq.n	8003e38 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d14b      	bne.n	8003dfc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d64:	4b32      	ldr	r3, [pc, #200]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a31      	ldr	r2, [pc, #196]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7ff f8b4 	bl	8002edc <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d78:	f7ff f8b0 	bl	8002edc <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e091      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8a:	4b29      	ldr	r3, [pc, #164]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1f0      	bne.n	8003d78 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	019b      	lsls	r3, r3, #6
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	3b01      	subs	r3, #1
 8003db0:	041b      	lsls	r3, r3, #16
 8003db2:	431a      	orrs	r2, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db8:	061b      	lsls	r3, r3, #24
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc0:	071b      	lsls	r3, r3, #28
 8003dc2:	491b      	ldr	r1, [pc, #108]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc8:	4b19      	ldr	r3, [pc, #100]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a18      	ldr	r2, [pc, #96]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003dce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dd4:	f7ff f882 	bl	8002edc <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ddc:	f7ff f87e 	bl	8002edc <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e05f      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dee:	4b10      	ldr	r3, [pc, #64]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f0      	beq.n	8003ddc <HAL_RCC_OscConfig+0x47c>
 8003dfa:	e057      	b.n	8003eac <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dfc:	4b0c      	ldr	r3, [pc, #48]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a0b      	ldr	r2, [pc, #44]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003e02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e08:	f7ff f868 	bl	8002edc <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e10:	f7ff f864 	bl	8002edc <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e045      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e22:	4b03      	ldr	r3, [pc, #12]	; (8003e30 <HAL_RCC_OscConfig+0x4d0>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1f0      	bne.n	8003e10 <HAL_RCC_OscConfig+0x4b0>
 8003e2e:	e03d      	b.n	8003eac <HAL_RCC_OscConfig+0x54c>
 8003e30:	40023800 	.word	0x40023800
 8003e34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003e38:	4b1f      	ldr	r3, [pc, #124]	; (8003eb8 <HAL_RCC_OscConfig+0x558>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d030      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d129      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	429a      	cmp	r2, r3
 8003e60:	d122      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e68:	4013      	ands	r3, r2
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e6e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d119      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7e:	085b      	lsrs	r3, r3, #1
 8003e80:	3b01      	subs	r3, #1
 8003e82:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d10f      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e92:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d107      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d001      	beq.n	8003eac <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e000      	b.n	8003eae <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3718      	adds	r7, #24
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	40023800 	.word	0x40023800

08003ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e0d0      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ed4:	4b6a      	ldr	r3, [pc, #424]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 030f 	and.w	r3, r3, #15
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d910      	bls.n	8003f04 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ee2:	4b67      	ldr	r3, [pc, #412]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f023 020f 	bic.w	r2, r3, #15
 8003eea:	4965      	ldr	r1, [pc, #404]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ef2:	4b63      	ldr	r3, [pc, #396]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	683a      	ldr	r2, [r7, #0]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d001      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e0b8      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d020      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f003 0304 	and.w	r3, r3, #4
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d005      	beq.n	8003f28 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f1c:	4b59      	ldr	r3, [pc, #356]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	4a58      	ldr	r2, [pc, #352]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0308 	and.w	r3, r3, #8
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d005      	beq.n	8003f40 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f34:	4b53      	ldr	r3, [pc, #332]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	4a52      	ldr	r2, [pc, #328]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f3e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f40:	4b50      	ldr	r3, [pc, #320]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	494d      	ldr	r1, [pc, #308]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d040      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d107      	bne.n	8003f76 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f66:	4b47      	ldr	r3, [pc, #284]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d115      	bne.n	8003f9e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e07f      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d107      	bne.n	8003f8e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f7e:	4b41      	ldr	r3, [pc, #260]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d109      	bne.n	8003f9e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e073      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8e:	4b3d      	ldr	r3, [pc, #244]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d101      	bne.n	8003f9e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e06b      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f9e:	4b39      	ldr	r3, [pc, #228]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f023 0203 	bic.w	r2, r3, #3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	4936      	ldr	r1, [pc, #216]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fb0:	f7fe ff94 	bl	8002edc <HAL_GetTick>
 8003fb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb6:	e00a      	b.n	8003fce <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fb8:	f7fe ff90 	bl	8002edc <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e053      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	4b2d      	ldr	r3, [pc, #180]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 020c 	and.w	r2, r3, #12
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d1eb      	bne.n	8003fb8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fe0:	4b27      	ldr	r3, [pc, #156]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 030f 	and.w	r3, r3, #15
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d210      	bcs.n	8004010 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fee:	4b24      	ldr	r3, [pc, #144]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f023 020f 	bic.w	r2, r3, #15
 8003ff6:	4922      	ldr	r1, [pc, #136]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ffe:	4b20      	ldr	r3, [pc, #128]	; (8004080 <HAL_RCC_ClockConfig+0x1c4>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 030f 	and.w	r3, r3, #15
 8004006:	683a      	ldr	r2, [r7, #0]
 8004008:	429a      	cmp	r2, r3
 800400a:	d001      	beq.n	8004010 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e032      	b.n	8004076 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0304 	and.w	r3, r3, #4
 8004018:	2b00      	cmp	r3, #0
 800401a:	d008      	beq.n	800402e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800401c:	4b19      	ldr	r3, [pc, #100]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	4916      	ldr	r1, [pc, #88]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 800402a:	4313      	orrs	r3, r2
 800402c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b00      	cmp	r3, #0
 8004038:	d009      	beq.n	800404e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800403a:	4b12      	ldr	r3, [pc, #72]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	691b      	ldr	r3, [r3, #16]
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	490e      	ldr	r1, [pc, #56]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 800404a:	4313      	orrs	r3, r2
 800404c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800404e:	f000 f821 	bl	8004094 <HAL_RCC_GetSysClockFreq>
 8004052:	4602      	mov	r2, r0
 8004054:	4b0b      	ldr	r3, [pc, #44]	; (8004084 <HAL_RCC_ClockConfig+0x1c8>)
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	091b      	lsrs	r3, r3, #4
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	490a      	ldr	r1, [pc, #40]	; (8004088 <HAL_RCC_ClockConfig+0x1cc>)
 8004060:	5ccb      	ldrb	r3, [r1, r3]
 8004062:	fa22 f303 	lsr.w	r3, r2, r3
 8004066:	4a09      	ldr	r2, [pc, #36]	; (800408c <HAL_RCC_ClockConfig+0x1d0>)
 8004068:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800406a:	4b09      	ldr	r3, [pc, #36]	; (8004090 <HAL_RCC_ClockConfig+0x1d4>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4618      	mov	r0, r3
 8004070:	f7fe fef0 	bl	8002e54 <HAL_InitTick>

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	40023c00 	.word	0x40023c00
 8004084:	40023800 	.word	0x40023800
 8004088:	0800d37c 	.word	0x0800d37c
 800408c:	20000050 	.word	0x20000050
 8004090:	20000054 	.word	0x20000054

08004094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004094:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004098:	b084      	sub	sp, #16
 800409a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800409c:	2300      	movs	r3, #0
 800409e:	607b      	str	r3, [r7, #4]
 80040a0:	2300      	movs	r3, #0
 80040a2:	60fb      	str	r3, [r7, #12]
 80040a4:	2300      	movs	r3, #0
 80040a6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040ac:	4b67      	ldr	r3, [pc, #412]	; (800424c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f003 030c 	and.w	r3, r3, #12
 80040b4:	2b08      	cmp	r3, #8
 80040b6:	d00d      	beq.n	80040d4 <HAL_RCC_GetSysClockFreq+0x40>
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	f200 80bd 	bhi.w	8004238 <HAL_RCC_GetSysClockFreq+0x1a4>
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d002      	beq.n	80040c8 <HAL_RCC_GetSysClockFreq+0x34>
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d003      	beq.n	80040ce <HAL_RCC_GetSysClockFreq+0x3a>
 80040c6:	e0b7      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040c8:	4b61      	ldr	r3, [pc, #388]	; (8004250 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80040ca:	60bb      	str	r3, [r7, #8]
      break;
 80040cc:	e0b7      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040ce:	4b61      	ldr	r3, [pc, #388]	; (8004254 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80040d0:	60bb      	str	r3, [r7, #8]
      break;
 80040d2:	e0b4      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040d4:	4b5d      	ldr	r3, [pc, #372]	; (800424c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040dc:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80040de:	4b5b      	ldr	r3, [pc, #364]	; (800424c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d04d      	beq.n	8004186 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040ea:	4b58      	ldr	r3, [pc, #352]	; (800424c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	099b      	lsrs	r3, r3, #6
 80040f0:	461a      	mov	r2, r3
 80040f2:	f04f 0300 	mov.w	r3, #0
 80040f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80040fa:	f04f 0100 	mov.w	r1, #0
 80040fe:	ea02 0800 	and.w	r8, r2, r0
 8004102:	ea03 0901 	and.w	r9, r3, r1
 8004106:	4640      	mov	r0, r8
 8004108:	4649      	mov	r1, r9
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	f04f 0300 	mov.w	r3, #0
 8004112:	014b      	lsls	r3, r1, #5
 8004114:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004118:	0142      	lsls	r2, r0, #5
 800411a:	4610      	mov	r0, r2
 800411c:	4619      	mov	r1, r3
 800411e:	ebb0 0008 	subs.w	r0, r0, r8
 8004122:	eb61 0109 	sbc.w	r1, r1, r9
 8004126:	f04f 0200 	mov.w	r2, #0
 800412a:	f04f 0300 	mov.w	r3, #0
 800412e:	018b      	lsls	r3, r1, #6
 8004130:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004134:	0182      	lsls	r2, r0, #6
 8004136:	1a12      	subs	r2, r2, r0
 8004138:	eb63 0301 	sbc.w	r3, r3, r1
 800413c:	f04f 0000 	mov.w	r0, #0
 8004140:	f04f 0100 	mov.w	r1, #0
 8004144:	00d9      	lsls	r1, r3, #3
 8004146:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800414a:	00d0      	lsls	r0, r2, #3
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	eb12 0208 	adds.w	r2, r2, r8
 8004154:	eb43 0309 	adc.w	r3, r3, r9
 8004158:	f04f 0000 	mov.w	r0, #0
 800415c:	f04f 0100 	mov.w	r1, #0
 8004160:	0259      	lsls	r1, r3, #9
 8004162:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004166:	0250      	lsls	r0, r2, #9
 8004168:	4602      	mov	r2, r0
 800416a:	460b      	mov	r3, r1
 800416c:	4610      	mov	r0, r2
 800416e:	4619      	mov	r1, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	461a      	mov	r2, r3
 8004174:	f04f 0300 	mov.w	r3, #0
 8004178:	f7fc fa76 	bl	8000668 <__aeabi_uldivmod>
 800417c:	4602      	mov	r2, r0
 800417e:	460b      	mov	r3, r1
 8004180:	4613      	mov	r3, r2
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	e04a      	b.n	800421c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004186:	4b31      	ldr	r3, [pc, #196]	; (800424c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	099b      	lsrs	r3, r3, #6
 800418c:	461a      	mov	r2, r3
 800418e:	f04f 0300 	mov.w	r3, #0
 8004192:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004196:	f04f 0100 	mov.w	r1, #0
 800419a:	ea02 0400 	and.w	r4, r2, r0
 800419e:	ea03 0501 	and.w	r5, r3, r1
 80041a2:	4620      	mov	r0, r4
 80041a4:	4629      	mov	r1, r5
 80041a6:	f04f 0200 	mov.w	r2, #0
 80041aa:	f04f 0300 	mov.w	r3, #0
 80041ae:	014b      	lsls	r3, r1, #5
 80041b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80041b4:	0142      	lsls	r2, r0, #5
 80041b6:	4610      	mov	r0, r2
 80041b8:	4619      	mov	r1, r3
 80041ba:	1b00      	subs	r0, r0, r4
 80041bc:	eb61 0105 	sbc.w	r1, r1, r5
 80041c0:	f04f 0200 	mov.w	r2, #0
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	018b      	lsls	r3, r1, #6
 80041ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80041ce:	0182      	lsls	r2, r0, #6
 80041d0:	1a12      	subs	r2, r2, r0
 80041d2:	eb63 0301 	sbc.w	r3, r3, r1
 80041d6:	f04f 0000 	mov.w	r0, #0
 80041da:	f04f 0100 	mov.w	r1, #0
 80041de:	00d9      	lsls	r1, r3, #3
 80041e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041e4:	00d0      	lsls	r0, r2, #3
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	1912      	adds	r2, r2, r4
 80041ec:	eb45 0303 	adc.w	r3, r5, r3
 80041f0:	f04f 0000 	mov.w	r0, #0
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	0299      	lsls	r1, r3, #10
 80041fa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80041fe:	0290      	lsls	r0, r2, #10
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4610      	mov	r0, r2
 8004206:	4619      	mov	r1, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	461a      	mov	r2, r3
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	f7fc fa2a 	bl	8000668 <__aeabi_uldivmod>
 8004214:	4602      	mov	r2, r0
 8004216:	460b      	mov	r3, r1
 8004218:	4613      	mov	r3, r2
 800421a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800421c:	4b0b      	ldr	r3, [pc, #44]	; (800424c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	0c1b      	lsrs	r3, r3, #16
 8004222:	f003 0303 	and.w	r3, r3, #3
 8004226:	3301      	adds	r3, #1
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	fbb2 f3f3 	udiv	r3, r2, r3
 8004234:	60bb      	str	r3, [r7, #8]
      break;
 8004236:	e002      	b.n	800423e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004238:	4b05      	ldr	r3, [pc, #20]	; (8004250 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800423a:	60bb      	str	r3, [r7, #8]
      break;
 800423c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800423e:	68bb      	ldr	r3, [r7, #8]
}
 8004240:	4618      	mov	r0, r3
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800424a:	bf00      	nop
 800424c:	40023800 	.word	0x40023800
 8004250:	00f42400 	.word	0x00f42400
 8004254:	007a1200 	.word	0x007a1200

08004258 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004258:	b480      	push	{r7}
 800425a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800425c:	4b03      	ldr	r3, [pc, #12]	; (800426c <HAL_RCC_GetHCLKFreq+0x14>)
 800425e:	681b      	ldr	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	20000050 	.word	0x20000050

08004270 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004274:	f7ff fff0 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 8004278:	4602      	mov	r2, r0
 800427a:	4b05      	ldr	r3, [pc, #20]	; (8004290 <HAL_RCC_GetPCLK1Freq+0x20>)
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	0a9b      	lsrs	r3, r3, #10
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	4903      	ldr	r1, [pc, #12]	; (8004294 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004286:	5ccb      	ldrb	r3, [r1, r3]
 8004288:	fa22 f303 	lsr.w	r3, r2, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	bd80      	pop	{r7, pc}
 8004290:	40023800 	.word	0x40023800
 8004294:	0800d38c 	.word	0x0800d38c

08004298 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800429c:	f7ff ffdc 	bl	8004258 <HAL_RCC_GetHCLKFreq>
 80042a0:	4602      	mov	r2, r0
 80042a2:	4b05      	ldr	r3, [pc, #20]	; (80042b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	0b5b      	lsrs	r3, r3, #13
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	4903      	ldr	r1, [pc, #12]	; (80042bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042ae:	5ccb      	ldrb	r3, [r1, r3]
 80042b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40023800 	.word	0x40023800
 80042bc:	0800d38c 	.word	0x0800d38c

080042c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b088      	sub	sp, #32
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80042c8:	2300      	movs	r3, #0
 80042ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80042cc:	2300      	movs	r3, #0
 80042ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80042d0:	2300      	movs	r3, #0
 80042d2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80042d8:	2300      	movs	r3, #0
 80042da:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d012      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80042e8:	4b69      	ldr	r3, [pc, #420]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	4a68      	ldr	r2, [pc, #416]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042ee:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80042f2:	6093      	str	r3, [r2, #8]
 80042f4:	4b66      	ldr	r3, [pc, #408]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042f6:	689a      	ldr	r2, [r3, #8]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fc:	4964      	ldr	r1, [pc, #400]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800430a:	2301      	movs	r3, #1
 800430c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d017      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800431a:	4b5d      	ldr	r3, [pc, #372]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800431c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004320:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004328:	4959      	ldr	r1, [pc, #356]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800432a:	4313      	orrs	r3, r2
 800432c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004334:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004338:	d101      	bne.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800433a:	2301      	movs	r3, #1
 800433c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004346:	2301      	movs	r3, #1
 8004348:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d017      	beq.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004356:	4b4e      	ldr	r3, [pc, #312]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004358:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800435c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004364:	494a      	ldr	r1, [pc, #296]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004366:	4313      	orrs	r3, r2
 8004368:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004374:	d101      	bne.n	800437a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004376:	2301      	movs	r3, #1
 8004378:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	2b00      	cmp	r3, #0
 8004380:	d101      	bne.n	8004386 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004382:	2301      	movs	r3, #1
 8004384:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004392:	2301      	movs	r3, #1
 8004394:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0320 	and.w	r3, r3, #32
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 808b 	beq.w	80044ba <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043a4:	4b3a      	ldr	r3, [pc, #232]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a8:	4a39      	ldr	r2, [pc, #228]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ae:	6413      	str	r3, [r2, #64]	; 0x40
 80043b0:	4b37      	ldr	r3, [pc, #220]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80043bc:	4b35      	ldr	r3, [pc, #212]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a34      	ldr	r2, [pc, #208]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c8:	f7fe fd88 	bl	8002edc <HAL_GetTick>
 80043cc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80043ce:	e008      	b.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043d0:	f7fe fd84 	bl	8002edc <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	2b64      	cmp	r3, #100	; 0x64
 80043dc:	d901      	bls.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e38f      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80043e2:	4b2c      	ldr	r3, [pc, #176]	; (8004494 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d0f0      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043ee:	4b28      	ldr	r3, [pc, #160]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043f6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d035      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	429a      	cmp	r2, r3
 800440a:	d02e      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800440c:	4b20      	ldr	r3, [pc, #128]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800440e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004410:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004414:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004416:	4b1e      	ldr	r3, [pc, #120]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441a:	4a1d      	ldr	r2, [pc, #116]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800441c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004420:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004422:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004426:	4a1a      	ldr	r2, [pc, #104]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004428:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800442c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800442e:	4a18      	ldr	r2, [pc, #96]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004434:	4b16      	ldr	r3, [pc, #88]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b01      	cmp	r3, #1
 800443e:	d114      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004440:	f7fe fd4c 	bl	8002edc <HAL_GetTick>
 8004444:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004446:	e00a      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004448:	f7fe fd48 	bl	8002edc <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	f241 3288 	movw	r2, #5000	; 0x1388
 8004456:	4293      	cmp	r3, r2
 8004458:	d901      	bls.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e351      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800445e:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004462:	f003 0302 	and.w	r3, r3, #2
 8004466:	2b00      	cmp	r3, #0
 8004468:	d0ee      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004472:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004476:	d111      	bne.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004484:	4b04      	ldr	r3, [pc, #16]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004486:	400b      	ands	r3, r1
 8004488:	4901      	ldr	r1, [pc, #4]	; (8004490 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]
 800448e:	e00b      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004490:	40023800 	.word	0x40023800
 8004494:	40007000 	.word	0x40007000
 8004498:	0ffffcff 	.word	0x0ffffcff
 800449c:	4bb3      	ldr	r3, [pc, #716]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	4ab2      	ldr	r2, [pc, #712]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044a2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80044a6:	6093      	str	r3, [r2, #8]
 80044a8:	4bb0      	ldr	r3, [pc, #704]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044aa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b4:	49ad      	ldr	r1, [pc, #692]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0310 	and.w	r3, r3, #16
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d010      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044c6:	4ba9      	ldr	r3, [pc, #676]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044cc:	4aa7      	ldr	r2, [pc, #668]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80044d2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80044d6:	4ba5      	ldr	r3, [pc, #660]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044d8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044e0:	49a2      	ldr	r1, [pc, #648]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00a      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044f4:	4b9d      	ldr	r3, [pc, #628]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80044f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004502:	499a      	ldr	r1, [pc, #616]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004504:	4313      	orrs	r3, r2
 8004506:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00a      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004516:	4b95      	ldr	r3, [pc, #596]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800451c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004524:	4991      	ldr	r1, [pc, #580]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004526:	4313      	orrs	r3, r2
 8004528:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00a      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004538:	4b8c      	ldr	r3, [pc, #560]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800453a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800453e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004546:	4989      	ldr	r1, [pc, #548]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004548:	4313      	orrs	r3, r2
 800454a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00a      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800455a:	4b84      	ldr	r3, [pc, #528]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800455c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004560:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004568:	4980      	ldr	r1, [pc, #512]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800456a:	4313      	orrs	r3, r2
 800456c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004578:	2b00      	cmp	r3, #0
 800457a:	d00a      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800457c:	4b7b      	ldr	r3, [pc, #492]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800457e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004582:	f023 0203 	bic.w	r2, r3, #3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	4978      	ldr	r1, [pc, #480]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800459e:	4b73      	ldr	r3, [pc, #460]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045a4:	f023 020c 	bic.w	r2, r3, #12
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ac:	496f      	ldr	r1, [pc, #444]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00a      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045c0:	4b6a      	ldr	r3, [pc, #424]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045c6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ce:	4967      	ldr	r1, [pc, #412]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045e2:	4b62      	ldr	r3, [pc, #392]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045f0:	495e      	ldr	r1, [pc, #376]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00a      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004604:	4b59      	ldr	r3, [pc, #356]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800460a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004612:	4956      	ldr	r1, [pc, #344]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004614:	4313      	orrs	r3, r2
 8004616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00a      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004626:	4b51      	ldr	r3, [pc, #324]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800462c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004634:	494d      	ldr	r1, [pc, #308]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00a      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004648:	4b48      	ldr	r3, [pc, #288]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800464a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800464e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004656:	4945      	ldr	r1, [pc, #276]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004658:	4313      	orrs	r3, r2
 800465a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00a      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800466a:	4b40      	ldr	r3, [pc, #256]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800466c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004670:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004678:	493c      	ldr	r1, [pc, #240]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800467a:	4313      	orrs	r3, r2
 800467c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00a      	beq.n	80046a2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800468c:	4b37      	ldr	r3, [pc, #220]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800468e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004692:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800469a:	4934      	ldr	r1, [pc, #208]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800469c:	4313      	orrs	r3, r2
 800469e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d011      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80046ae:	4b2f      	ldr	r3, [pc, #188]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046bc:	492b      	ldr	r1, [pc, #172]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046cc:	d101      	bne.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80046ce:	2301      	movs	r3, #1
 80046d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0308 	and.w	r3, r3, #8
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80046de:	2301      	movs	r3, #1
 80046e0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00a      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046ee:	4b1f      	ldr	r3, [pc, #124]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046fc:	491b      	ldr	r1, [pc, #108]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00b      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004710:	4b16      	ldr	r3, [pc, #88]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004716:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004720:	4912      	ldr	r1, [pc, #72]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004722:	4313      	orrs	r3, r2
 8004724:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00b      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004734:	4b0d      	ldr	r3, [pc, #52]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800473a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004744:	4909      	ldr	r1, [pc, #36]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8004746:	4313      	orrs	r3, r2
 8004748:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d00f      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004758:	4b04      	ldr	r3, [pc, #16]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800475a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800475e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004768:	e002      	b.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800476a:	bf00      	nop
 800476c:	40023800 	.word	0x40023800
 8004770:	4986      	ldr	r1, [pc, #536]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004772:	4313      	orrs	r3, r2
 8004774:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004780:	2b00      	cmp	r3, #0
 8004782:	d00b      	beq.n	800479c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004784:	4b81      	ldr	r3, [pc, #516]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004786:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800478a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004794:	497d      	ldr	r1, [pc, #500]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004796:	4313      	orrs	r3, r2
 8004798:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800479c:	69fb      	ldr	r3, [r7, #28]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d006      	beq.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 80d6 	beq.w	800495c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80047b0:	4b76      	ldr	r3, [pc, #472]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a75      	ldr	r2, [pc, #468]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047b6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80047ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047bc:	f7fe fb8e 	bl	8002edc <HAL_GetTick>
 80047c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047c2:	e008      	b.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047c4:	f7fe fb8a 	bl	8002edc <HAL_GetTick>
 80047c8:	4602      	mov	r2, r0
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b64      	cmp	r3, #100	; 0x64
 80047d0:	d901      	bls.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	e195      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047d6:	4b6d      	ldr	r3, [pc, #436]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1f0      	bne.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d021      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d11d      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80047f6:	4b65      	ldr	r3, [pc, #404]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047fc:	0c1b      	lsrs	r3, r3, #16
 80047fe:	f003 0303 	and.w	r3, r3, #3
 8004802:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004804:	4b61      	ldr	r3, [pc, #388]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004806:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800480a:	0e1b      	lsrs	r3, r3, #24
 800480c:	f003 030f 	and.w	r3, r3, #15
 8004810:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	019a      	lsls	r2, r3, #6
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	041b      	lsls	r3, r3, #16
 800481c:	431a      	orrs	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	061b      	lsls	r3, r3, #24
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	071b      	lsls	r3, r3, #28
 800482a:	4958      	ldr	r1, [pc, #352]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800482c:	4313      	orrs	r3, r2
 800482e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d004      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004842:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004846:	d00a      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004850:	2b00      	cmp	r3, #0
 8004852:	d02e      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800485c:	d129      	bne.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800485e:	4b4b      	ldr	r3, [pc, #300]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004860:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004864:	0c1b      	lsrs	r3, r3, #16
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800486c:	4b47      	ldr	r3, [pc, #284]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800486e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004872:	0f1b      	lsrs	r3, r3, #28
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	019a      	lsls	r2, r3, #6
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	041b      	lsls	r3, r3, #16
 8004884:	431a      	orrs	r2, r3
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	061b      	lsls	r3, r3, #24
 800488c:	431a      	orrs	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	071b      	lsls	r3, r3, #28
 8004892:	493e      	ldr	r1, [pc, #248]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004894:	4313      	orrs	r3, r2
 8004896:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800489a:	4b3c      	ldr	r3, [pc, #240]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800489c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048a0:	f023 021f 	bic.w	r2, r3, #31
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a8:	3b01      	subs	r3, #1
 80048aa:	4938      	ldr	r1, [pc, #224]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048ac:	4313      	orrs	r3, r2
 80048ae:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d01d      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048be:	4b33      	ldr	r3, [pc, #204]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048c4:	0e1b      	lsrs	r3, r3, #24
 80048c6:	f003 030f 	and.w	r3, r3, #15
 80048ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048cc:	4b2f      	ldr	r3, [pc, #188]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048d2:	0f1b      	lsrs	r3, r3, #28
 80048d4:	f003 0307 	and.w	r3, r3, #7
 80048d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	019a      	lsls	r2, r3, #6
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	041b      	lsls	r3, r3, #16
 80048e6:	431a      	orrs	r2, r3
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	061b      	lsls	r3, r3, #24
 80048ec:	431a      	orrs	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	071b      	lsls	r3, r3, #28
 80048f2:	4926      	ldr	r1, [pc, #152]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d011      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	019a      	lsls	r2, r3, #6
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	691b      	ldr	r3, [r3, #16]
 8004910:	041b      	lsls	r3, r3, #16
 8004912:	431a      	orrs	r2, r3
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	061b      	lsls	r3, r3, #24
 800491a:	431a      	orrs	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	689b      	ldr	r3, [r3, #8]
 8004920:	071b      	lsls	r3, r3, #28
 8004922:	491a      	ldr	r1, [pc, #104]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004924:	4313      	orrs	r3, r2
 8004926:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800492a:	4b18      	ldr	r3, [pc, #96]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a17      	ldr	r2, [pc, #92]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004930:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004934:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004936:	f7fe fad1 	bl	8002edc <HAL_GetTick>
 800493a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800493c:	e008      	b.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800493e:	f7fe facd 	bl	8002edc <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b64      	cmp	r3, #100	; 0x64
 800494a:	d901      	bls.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e0d8      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004950:	4b0e      	ldr	r3, [pc, #56]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d0f0      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	2b01      	cmp	r3, #1
 8004960:	f040 80ce 	bne.w	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004964:	4b09      	ldr	r3, [pc, #36]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a08      	ldr	r2, [pc, #32]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800496a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800496e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004970:	f7fe fab4 	bl	8002edc <HAL_GetTick>
 8004974:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004976:	e00b      	b.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004978:	f7fe fab0 	bl	8002edc <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	2b64      	cmp	r3, #100	; 0x64
 8004984:	d904      	bls.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004986:	2303      	movs	r3, #3
 8004988:	e0bb      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800498a:	bf00      	nop
 800498c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004990:	4b5e      	ldr	r3, [pc, #376]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800499c:	d0ec      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d009      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d02e      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d12a      	bne.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049c6:	4b51      	ldr	r3, [pc, #324]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049cc:	0c1b      	lsrs	r3, r3, #16
 80049ce:	f003 0303 	and.w	r3, r3, #3
 80049d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049d4:	4b4d      	ldr	r3, [pc, #308]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049da:	0f1b      	lsrs	r3, r3, #28
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	695b      	ldr	r3, [r3, #20]
 80049e6:	019a      	lsls	r2, r3, #6
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	041b      	lsls	r3, r3, #16
 80049ec:	431a      	orrs	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	061b      	lsls	r3, r3, #24
 80049f4:	431a      	orrs	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	071b      	lsls	r3, r3, #28
 80049fa:	4944      	ldr	r1, [pc, #272]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004a02:	4b42      	ldr	r3, [pc, #264]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a08:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a10:	3b01      	subs	r3, #1
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	493d      	ldr	r1, [pc, #244]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d022      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a30:	d11d      	bne.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a32:	4b36      	ldr	r3, [pc, #216]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a38:	0e1b      	lsrs	r3, r3, #24
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a40:	4b32      	ldr	r3, [pc, #200]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a46:	0f1b      	lsrs	r3, r3, #28
 8004a48:	f003 0307 	and.w	r3, r3, #7
 8004a4c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	019a      	lsls	r2, r3, #6
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	041b      	lsls	r3, r3, #16
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	061b      	lsls	r3, r3, #24
 8004a60:	431a      	orrs	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	071b      	lsls	r3, r3, #28
 8004a66:	4929      	ldr	r1, [pc, #164]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0308 	and.w	r3, r3, #8
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d028      	beq.n	8004acc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a7a:	4b24      	ldr	r3, [pc, #144]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a80:	0e1b      	lsrs	r3, r3, #24
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004a88:	4b20      	ldr	r3, [pc, #128]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a8e:	0c1b      	lsrs	r3, r3, #16
 8004a90:	f003 0303 	and.w	r3, r3, #3
 8004a94:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	019a      	lsls	r2, r3, #6
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	041b      	lsls	r3, r3, #16
 8004aa0:	431a      	orrs	r2, r3
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	061b      	lsls	r3, r3, #24
 8004aa6:	431a      	orrs	r2, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	69db      	ldr	r3, [r3, #28]
 8004aac:	071b      	lsls	r3, r3, #28
 8004aae:	4917      	ldr	r1, [pc, #92]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ab6:	4b15      	ldr	r3, [pc, #84]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ab8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004abc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac4:	4911      	ldr	r1, [pc, #68]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004acc:	4b0f      	ldr	r3, [pc, #60]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a0e      	ldr	r2, [pc, #56]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ad8:	f7fe fa00 	bl	8002edc <HAL_GetTick>
 8004adc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ade:	e008      	b.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ae0:	f7fe f9fc 	bl	8002edc <HAL_GetTick>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	1ad3      	subs	r3, r2, r3
 8004aea:	2b64      	cmp	r3, #100	; 0x64
 8004aec:	d901      	bls.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e007      	b.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004af2:	4b06      	ldr	r3, [pc, #24]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004afa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004afe:	d1ef      	bne.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3720      	adds	r7, #32
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40023800 	.word	0x40023800

08004b10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e09d      	b.n	8004c5e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d108      	bne.n	8004b3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b32:	d009      	beq.n	8004b48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	61da      	str	r2, [r3, #28]
 8004b3a:	e005      	b.n	8004b48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2200      	movs	r2, #0
 8004b46:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d106      	bne.n	8004b68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fd fedc 	bl	8002920 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2202      	movs	r2, #2
 8004b6c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004b88:	d902      	bls.n	8004b90 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	60fb      	str	r3, [r7, #12]
 8004b8e:	e002      	b.n	8004b96 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b94:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004b9e:	d007      	beq.n	8004bb0 <HAL_SPI_Init+0xa0>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ba8:	d002      	beq.n	8004bb0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	431a      	orrs	r2, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	f003 0301 	and.w	r3, r3, #1
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bde:	431a      	orrs	r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	69db      	ldr	r3, [r3, #28]
 8004be4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004be8:	431a      	orrs	r2, r3
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf2:	ea42 0103 	orr.w	r1, r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bfa:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	0c1b      	lsrs	r3, r3, #16
 8004c0c:	f003 0204 	and.w	r2, r3, #4
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	f003 0310 	and.w	r3, r3, #16
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c1e:	f003 0308 	and.w	r3, r3, #8
 8004c22:	431a      	orrs	r2, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004c2c:	ea42 0103 	orr.w	r1, r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	69da      	ldr	r2, [r3, #28]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c4c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3710      	adds	r7, #16
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b088      	sub	sp, #32
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	60f8      	str	r0, [r7, #12]
 8004c6e:	60b9      	str	r1, [r7, #8]
 8004c70:	603b      	str	r3, [r7, #0]
 8004c72:	4613      	mov	r3, r2
 8004c74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_SPI_Transmit+0x22>
 8004c84:	2302      	movs	r3, #2
 8004c86:	e158      	b.n	8004f3a <HAL_SPI_Transmit+0x2d4>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c90:	f7fe f924 	bl	8002edc <HAL_GetTick>
 8004c94:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004c96:	88fb      	ldrh	r3, [r7, #6]
 8004c98:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d002      	beq.n	8004cac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ca6:	2302      	movs	r3, #2
 8004ca8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004caa:	e13d      	b.n	8004f28 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d002      	beq.n	8004cb8 <HAL_SPI_Transmit+0x52>
 8004cb2:	88fb      	ldrh	r3, [r7, #6]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d102      	bne.n	8004cbe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004cbc:	e134      	b.n	8004f28 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2203      	movs	r2, #3
 8004cc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	88fa      	ldrh	r2, [r7, #6]
 8004cd6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	88fa      	ldrh	r2, [r7, #6]
 8004cdc:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d08:	d10f      	bne.n	8004d2a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d18:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d28:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d34:	2b40      	cmp	r3, #64	; 0x40
 8004d36:	d007      	beq.n	8004d48 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d46:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	68db      	ldr	r3, [r3, #12]
 8004d4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d50:	d94b      	bls.n	8004dea <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <HAL_SPI_Transmit+0xfa>
 8004d5a:	8afb      	ldrh	r3, [r7, #22]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d13e      	bne.n	8004dde <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d64:	881a      	ldrh	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d70:	1c9a      	adds	r2, r3, #2
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004d84:	e02b      	b.n	8004dde <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d112      	bne.n	8004dba <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d98:	881a      	ldrh	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004da4:	1c9a      	adds	r2, r3, #2
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	3b01      	subs	r3, #1
 8004db2:	b29a      	uxth	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004db8:	e011      	b.n	8004dde <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004dba:	f7fe f88f 	bl	8002edc <HAL_GetTick>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	1ad3      	subs	r3, r2, r3
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	429a      	cmp	r2, r3
 8004dc8:	d803      	bhi.n	8004dd2 <HAL_SPI_Transmit+0x16c>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dd0:	d102      	bne.n	8004dd8 <HAL_SPI_Transmit+0x172>
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d102      	bne.n	8004dde <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ddc:	e0a4      	b.n	8004f28 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d1ce      	bne.n	8004d86 <HAL_SPI_Transmit+0x120>
 8004de8:	e07c      	b.n	8004ee4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <HAL_SPI_Transmit+0x192>
 8004df2:	8afb      	ldrh	r3, [r7, #22]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d170      	bne.n	8004eda <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d912      	bls.n	8004e28 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e06:	881a      	ldrh	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e12:	1c9a      	adds	r2, r3, #2
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b02      	subs	r3, #2
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e26:	e058      	b.n	8004eda <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	330c      	adds	r3, #12
 8004e32:	7812      	ldrb	r2, [r2, #0]
 8004e34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e3a:	1c5a      	adds	r2, r3, #1
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	3b01      	subs	r3, #1
 8004e48:	b29a      	uxth	r2, r3
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004e4e:	e044      	b.n	8004eda <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d12b      	bne.n	8004eb6 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d912      	bls.n	8004e8e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6c:	881a      	ldrh	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e78:	1c9a      	adds	r2, r3, #2
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	3b02      	subs	r3, #2
 8004e86:	b29a      	uxth	r2, r3
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e8c:	e025      	b.n	8004eda <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	330c      	adds	r3, #12
 8004e98:	7812      	ldrb	r2, [r2, #0]
 8004e9a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea0:	1c5a      	adds	r2, r3, #1
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004eb4:	e011      	b.n	8004eda <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eb6:	f7fe f811 	bl	8002edc <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	683a      	ldr	r2, [r7, #0]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d803      	bhi.n	8004ece <HAL_SPI_Transmit+0x268>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ecc:	d102      	bne.n	8004ed4 <HAL_SPI_Transmit+0x26e>
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d102      	bne.n	8004eda <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ed8:	e026      	b.n	8004f28 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1b5      	bne.n	8004e50 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	6839      	ldr	r1, [r7, #0]
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 fb5b 	bl	80055a4 <SPI_EndRxTxTransaction>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d002      	beq.n	8004efa <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10a      	bne.n	8004f18 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f02:	2300      	movs	r3, #0
 8004f04:	613b      	str	r3, [r7, #16]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	613b      	str	r3, [r7, #16]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	613b      	str	r3, [r7, #16]
 8004f16:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	77fb      	strb	r3, [r7, #31]
 8004f24:	e000      	b.n	8004f28 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004f26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004f38:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3720      	adds	r7, #32
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}

08004f42 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b08a      	sub	sp, #40	; 0x28
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	607a      	str	r2, [r7, #4]
 8004f4e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f50:	2301      	movs	r3, #1
 8004f52:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004f54:	2300      	movs	r3, #0
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d101      	bne.n	8004f68 <HAL_SPI_TransmitReceive+0x26>
 8004f64:	2302      	movs	r3, #2
 8004f66:	e1fb      	b.n	8005360 <HAL_SPI_TransmitReceive+0x41e>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f70:	f7fd ffb4 	bl	8002edc <HAL_GetTick>
 8004f74:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f7c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004f84:	887b      	ldrh	r3, [r7, #2]
 8004f86:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004f88:	887b      	ldrh	r3, [r7, #2]
 8004f8a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f8c:	7efb      	ldrb	r3, [r7, #27]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d00e      	beq.n	8004fb0 <HAL_SPI_TransmitReceive+0x6e>
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f98:	d106      	bne.n	8004fa8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d102      	bne.n	8004fa8 <HAL_SPI_TransmitReceive+0x66>
 8004fa2:	7efb      	ldrb	r3, [r7, #27]
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d003      	beq.n	8004fb0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004fae:	e1cd      	b.n	800534c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d005      	beq.n	8004fc2 <HAL_SPI_TransmitReceive+0x80>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d002      	beq.n	8004fc2 <HAL_SPI_TransmitReceive+0x80>
 8004fbc:	887b      	ldrh	r3, [r7, #2]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d103      	bne.n	8004fca <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004fc8:	e1c0      	b.n	800534c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b04      	cmp	r3, #4
 8004fd4:	d003      	beq.n	8004fde <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2205      	movs	r2, #5
 8004fda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	887a      	ldrh	r2, [r7, #2]
 8004fee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	887a      	ldrh	r2, [r7, #2]
 8004ff6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	68ba      	ldr	r2, [r7, #8]
 8004ffe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	887a      	ldrh	r2, [r7, #2]
 8005004:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	887a      	ldrh	r2, [r7, #2]
 800500a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005020:	d802      	bhi.n	8005028 <HAL_SPI_TransmitReceive+0xe6>
 8005022:	8a3b      	ldrh	r3, [r7, #16]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d908      	bls.n	800503a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005036:	605a      	str	r2, [r3, #4]
 8005038:	e007      	b.n	800504a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	685a      	ldr	r2, [r3, #4]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005048:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005054:	2b40      	cmp	r3, #64	; 0x40
 8005056:	d007      	beq.n	8005068 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005070:	d97c      	bls.n	800516c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d002      	beq.n	8005080 <HAL_SPI_TransmitReceive+0x13e>
 800507a:	8a7b      	ldrh	r3, [r7, #18]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d169      	bne.n	8005154 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005084:	881a      	ldrh	r2, [r3, #0]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005090:	1c9a      	adds	r2, r3, #2
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800509a:	b29b      	uxth	r3, r3
 800509c:	3b01      	subs	r3, #1
 800509e:	b29a      	uxth	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050a4:	e056      	b.n	8005154 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d11b      	bne.n	80050ec <HAL_SPI_TransmitReceive+0x1aa>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d016      	beq.n	80050ec <HAL_SPI_TransmitReceive+0x1aa>
 80050be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d113      	bne.n	80050ec <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c8:	881a      	ldrh	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050d4:	1c9a      	adds	r2, r3, #2
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050de:	b29b      	uxth	r3, r3
 80050e0:	3b01      	subs	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f003 0301 	and.w	r3, r3, #1
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d11c      	bne.n	8005134 <HAL_SPI_TransmitReceive+0x1f2>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005100:	b29b      	uxth	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d016      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68da      	ldr	r2, [r3, #12]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005110:	b292      	uxth	r2, r2
 8005112:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005118:	1c9a      	adds	r2, r3, #2
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005124:	b29b      	uxth	r3, r3
 8005126:	3b01      	subs	r3, #1
 8005128:	b29a      	uxth	r2, r3
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005130:	2301      	movs	r3, #1
 8005132:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005134:	f7fd fed2 	bl	8002edc <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	69fb      	ldr	r3, [r7, #28]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005140:	429a      	cmp	r2, r3
 8005142:	d807      	bhi.n	8005154 <HAL_SPI_TransmitReceive+0x212>
 8005144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800514a:	d003      	beq.n	8005154 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005152:	e0fb      	b.n	800534c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005158:	b29b      	uxth	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1a3      	bne.n	80050a6 <HAL_SPI_TransmitReceive+0x164>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005164:	b29b      	uxth	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d19d      	bne.n	80050a6 <HAL_SPI_TransmitReceive+0x164>
 800516a:	e0df      	b.n	800532c <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d003      	beq.n	800517c <HAL_SPI_TransmitReceive+0x23a>
 8005174:	8a7b      	ldrh	r3, [r7, #18]
 8005176:	2b01      	cmp	r3, #1
 8005178:	f040 80cb 	bne.w	8005312 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b01      	cmp	r3, #1
 8005184:	d912      	bls.n	80051ac <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518a:	881a      	ldrh	r2, [r3, #0]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005196:	1c9a      	adds	r2, r3, #2
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051a0:	b29b      	uxth	r3, r3
 80051a2:	3b02      	subs	r3, #2
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051aa:	e0b2      	b.n	8005312 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	330c      	adds	r3, #12
 80051b6:	7812      	ldrb	r2, [r2, #0]
 80051b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	1c5a      	adds	r2, r3, #1
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	3b01      	subs	r3, #1
 80051cc:	b29a      	uxth	r2, r3
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051d2:	e09e      	b.n	8005312 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d134      	bne.n	800524c <HAL_SPI_TransmitReceive+0x30a>
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d02f      	beq.n	800524c <HAL_SPI_TransmitReceive+0x30a>
 80051ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d12c      	bne.n	800524c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d912      	bls.n	8005222 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005200:	881a      	ldrh	r2, [r3, #0]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800520c:	1c9a      	adds	r2, r3, #2
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005216:	b29b      	uxth	r3, r3
 8005218:	3b02      	subs	r3, #2
 800521a:	b29a      	uxth	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005220:	e012      	b.n	8005248 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	330c      	adds	r3, #12
 800522c:	7812      	ldrb	r2, [r2, #0]
 800522e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005234:	1c5a      	adds	r2, r3, #1
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523e:	b29b      	uxth	r3, r3
 8005240:	3b01      	subs	r3, #1
 8005242:	b29a      	uxth	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005248:	2300      	movs	r3, #0
 800524a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b01      	cmp	r3, #1
 8005258:	d148      	bne.n	80052ec <HAL_SPI_TransmitReceive+0x3aa>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005260:	b29b      	uxth	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	d042      	beq.n	80052ec <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800526c:	b29b      	uxth	r3, r3
 800526e:	2b01      	cmp	r3, #1
 8005270:	d923      	bls.n	80052ba <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527c:	b292      	uxth	r2, r2
 800527e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005284:	1c9a      	adds	r2, r3, #2
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005290:	b29b      	uxth	r3, r3
 8005292:	3b02      	subs	r3, #2
 8005294:	b29a      	uxth	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052a2:	b29b      	uxth	r3, r3
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d81f      	bhi.n	80052e8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80052b6:	605a      	str	r2, [r3, #4]
 80052b8:	e016      	b.n	80052e8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f103 020c 	add.w	r2, r3, #12
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c6:	7812      	ldrb	r2, [r2, #0]
 80052c8:	b2d2      	uxtb	r2, r2
 80052ca:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052dc:	b29b      	uxth	r3, r3
 80052de:	3b01      	subs	r3, #1
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052e8:	2301      	movs	r3, #1
 80052ea:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052ec:	f7fd fdf6 	bl	8002edc <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d803      	bhi.n	8005304 <HAL_SPI_TransmitReceive+0x3c2>
 80052fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005302:	d102      	bne.n	800530a <HAL_SPI_TransmitReceive+0x3c8>
 8005304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005306:	2b00      	cmp	r3, #0
 8005308:	d103      	bne.n	8005312 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005310:	e01c      	b.n	800534c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005316:	b29b      	uxth	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	f47f af5b 	bne.w	80051d4 <HAL_SPI_TransmitReceive+0x292>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005324:	b29b      	uxth	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	f47f af54 	bne.w	80051d4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800532c:	69fa      	ldr	r2, [r7, #28]
 800532e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 f937 	bl	80055a4 <SPI_EndRxTxTransaction>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d006      	beq.n	800534a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2220      	movs	r2, #32
 8005346:	661a      	str	r2, [r3, #96]	; 0x60
 8005348:	e000      	b.n	800534c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800534a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800535c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005360:	4618      	mov	r0, r3
 8005362:	3728      	adds	r7, #40	; 0x28
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b088      	sub	sp, #32
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	603b      	str	r3, [r7, #0]
 8005374:	4613      	mov	r3, r2
 8005376:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005378:	f7fd fdb0 	bl	8002edc <HAL_GetTick>
 800537c:	4602      	mov	r2, r0
 800537e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005380:	1a9b      	subs	r3, r3, r2
 8005382:	683a      	ldr	r2, [r7, #0]
 8005384:	4413      	add	r3, r2
 8005386:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005388:	f7fd fda8 	bl	8002edc <HAL_GetTick>
 800538c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800538e:	4b39      	ldr	r3, [pc, #228]	; (8005474 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	015b      	lsls	r3, r3, #5
 8005394:	0d1b      	lsrs	r3, r3, #20
 8005396:	69fa      	ldr	r2, [r7, #28]
 8005398:	fb02 f303 	mul.w	r3, r2, r3
 800539c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800539e:	e054      	b.n	800544a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053a6:	d050      	beq.n	800544a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80053a8:	f7fd fd98 	bl	8002edc <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	69fa      	ldr	r2, [r7, #28]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d902      	bls.n	80053be <SPI_WaitFlagStateUntilTimeout+0x56>
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d13d      	bne.n	800543a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	685a      	ldr	r2, [r3, #4]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053d6:	d111      	bne.n	80053fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053e0:	d004      	beq.n	80053ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ea:	d107      	bne.n	80053fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005400:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005404:	d10f      	bne.n	8005426 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005414:	601a      	str	r2, [r3, #0]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005424:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e017      	b.n	800546a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005440:	2300      	movs	r3, #0
 8005442:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	3b01      	subs	r3, #1
 8005448:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	4013      	ands	r3, r2
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	429a      	cmp	r2, r3
 8005458:	bf0c      	ite	eq
 800545a:	2301      	moveq	r3, #1
 800545c:	2300      	movne	r3, #0
 800545e:	b2db      	uxtb	r3, r3
 8005460:	461a      	mov	r2, r3
 8005462:	79fb      	ldrb	r3, [r7, #7]
 8005464:	429a      	cmp	r2, r3
 8005466:	d19b      	bne.n	80053a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3720      	adds	r7, #32
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	20000050 	.word	0x20000050

08005478 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b08a      	sub	sp, #40	; 0x28
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
 8005484:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005486:	2300      	movs	r3, #0
 8005488:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800548a:	f7fd fd27 	bl	8002edc <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005492:	1a9b      	subs	r3, r3, r2
 8005494:	683a      	ldr	r2, [r7, #0]
 8005496:	4413      	add	r3, r2
 8005498:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800549a:	f7fd fd1f 	bl	8002edc <HAL_GetTick>
 800549e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	330c      	adds	r3, #12
 80054a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80054a8:	4b3d      	ldr	r3, [pc, #244]	; (80055a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	4613      	mov	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	4413      	add	r3, r2
 80054b2:	00da      	lsls	r2, r3, #3
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	0d1b      	lsrs	r3, r3, #20
 80054b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ba:	fb02 f303 	mul.w	r3, r2, r3
 80054be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80054c0:	e060      	b.n	8005584 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80054c8:	d107      	bne.n	80054da <SPI_WaitFifoStateUntilTimeout+0x62>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d104      	bne.n	80054da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80054d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80054e0:	d050      	beq.n	8005584 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054e2:	f7fd fcfb 	bl	8002edc <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	6a3b      	ldr	r3, [r7, #32]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d902      	bls.n	80054f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80054f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d13d      	bne.n	8005574 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005506:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005510:	d111      	bne.n	8005536 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800551a:	d004      	beq.n	8005526 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005524:	d107      	bne.n	8005536 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005534:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800553e:	d10f      	bne.n	8005560 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681a      	ldr	r2, [r3, #0]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800555e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e010      	b.n	8005596 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800557a:	2300      	movs	r3, #0
 800557c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	3b01      	subs	r3, #1
 8005582:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	689a      	ldr	r2, [r3, #8]
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	4013      	ands	r3, r2
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	429a      	cmp	r2, r3
 8005592:	d196      	bne.n	80054c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3728      	adds	r7, #40	; 0x28
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	20000050 	.word	0x20000050

080055a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b088      	sub	sp, #32
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	60b9      	str	r1, [r7, #8]
 80055ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f7ff ff5b 	bl	8005478 <SPI_WaitFifoStateUntilTimeout>
 80055c2:	4603      	mov	r3, r0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d007      	beq.n	80055d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055cc:	f043 0220 	orr.w	r2, r3, #32
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055d4:	2303      	movs	r3, #3
 80055d6:	e046      	b.n	8005666 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80055d8:	4b25      	ldr	r3, [pc, #148]	; (8005670 <SPI_EndRxTxTransaction+0xcc>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a25      	ldr	r2, [pc, #148]	; (8005674 <SPI_EndRxTxTransaction+0xd0>)
 80055de:	fba2 2303 	umull	r2, r3, r2, r3
 80055e2:	0d5b      	lsrs	r3, r3, #21
 80055e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80055e8:	fb02 f303 	mul.w	r3, r2, r3
 80055ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055f6:	d112      	bne.n	800561e <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	2200      	movs	r2, #0
 8005600:	2180      	movs	r1, #128	; 0x80
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f7ff feb0 	bl	8005368 <SPI_WaitFlagStateUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d016      	beq.n	800563c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005612:	f043 0220 	orr.w	r2, r3, #32
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e023      	b.n	8005666 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d00a      	beq.n	800563a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	3b01      	subs	r3, #1
 8005628:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005634:	2b80      	cmp	r3, #128	; 0x80
 8005636:	d0f2      	beq.n	800561e <SPI_EndRxTxTransaction+0x7a>
 8005638:	e000      	b.n	800563c <SPI_EndRxTxTransaction+0x98>
        break;
 800563a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	9300      	str	r3, [sp, #0]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2200      	movs	r2, #0
 8005644:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f7ff ff15 	bl	8005478 <SPI_WaitFifoStateUntilTimeout>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005658:	f043 0220 	orr.w	r2, r3, #32
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e000      	b.n	8005666 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3718      	adds	r7, #24
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
 800566e:	bf00      	nop
 8005670:	20000050 	.word	0x20000050
 8005674:	165e9f81 	.word	0x165e9f81

08005678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e049      	b.n	800571e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d106      	bne.n	80056a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7fd f982 	bl	80029a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3304      	adds	r3, #4
 80056b4:	4619      	mov	r1, r3
 80056b6:	4610      	mov	r0, r2
 80056b8:	f000 fbe0 	bl	8005e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
	...

08005728 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b01      	cmp	r3, #1
 800573a:	d001      	beq.n	8005740 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e04c      	b.n	80057da <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a26      	ldr	r2, [pc, #152]	; (80057e8 <HAL_TIM_Base_Start+0xc0>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d022      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575a:	d01d      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a22      	ldr	r2, [pc, #136]	; (80057ec <HAL_TIM_Base_Start+0xc4>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d018      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a21      	ldr	r2, [pc, #132]	; (80057f0 <HAL_TIM_Base_Start+0xc8>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d013      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a1f      	ldr	r2, [pc, #124]	; (80057f4 <HAL_TIM_Base_Start+0xcc>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d00e      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a1e      	ldr	r2, [pc, #120]	; (80057f8 <HAL_TIM_Base_Start+0xd0>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d009      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a1c      	ldr	r2, [pc, #112]	; (80057fc <HAL_TIM_Base_Start+0xd4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d004      	beq.n	8005798 <HAL_TIM_Base_Start+0x70>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a1b      	ldr	r2, [pc, #108]	; (8005800 <HAL_TIM_Base_Start+0xd8>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d115      	bne.n	80057c4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689a      	ldr	r2, [r3, #8]
 800579e:	4b19      	ldr	r3, [pc, #100]	; (8005804 <HAL_TIM_Base_Start+0xdc>)
 80057a0:	4013      	ands	r3, r2
 80057a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2b06      	cmp	r3, #6
 80057a8:	d015      	beq.n	80057d6 <HAL_TIM_Base_Start+0xae>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057b0:	d011      	beq.n	80057d6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f042 0201 	orr.w	r2, r2, #1
 80057c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c2:	e008      	b.n	80057d6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f042 0201 	orr.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	e000      	b.n	80057d8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3714      	adds	r7, #20
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	40010000 	.word	0x40010000
 80057ec:	40000400 	.word	0x40000400
 80057f0:	40000800 	.word	0x40000800
 80057f4:	40000c00 	.word	0x40000c00
 80057f8:	40010400 	.word	0x40010400
 80057fc:	40014000 	.word	0x40014000
 8005800:	40001800 	.word	0x40001800
 8005804:	00010007 	.word	0x00010007

08005808 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e049      	b.n	80058ae <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d106      	bne.n	8005834 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 f841 	bl	80058b6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	3304      	adds	r3, #4
 8005844:	4619      	mov	r1, r3
 8005846:	4610      	mov	r0, r2
 8005848:	f000 fb18 	bl	8005e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058b6:	b480      	push	{r7}
 80058b8:	b083      	sub	sp, #12
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058be:	bf00      	nop
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
	...

080058cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d109      	bne.n	80058f0 <HAL_TIM_PWM_Start+0x24>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	bf14      	ite	ne
 80058e8:	2301      	movne	r3, #1
 80058ea:	2300      	moveq	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	e03c      	b.n	800596a <HAL_TIM_PWM_Start+0x9e>
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d109      	bne.n	800590a <HAL_TIM_PWM_Start+0x3e>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b01      	cmp	r3, #1
 8005900:	bf14      	ite	ne
 8005902:	2301      	movne	r3, #1
 8005904:	2300      	moveq	r3, #0
 8005906:	b2db      	uxtb	r3, r3
 8005908:	e02f      	b.n	800596a <HAL_TIM_PWM_Start+0x9e>
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b08      	cmp	r3, #8
 800590e:	d109      	bne.n	8005924 <HAL_TIM_PWM_Start+0x58>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005916:	b2db      	uxtb	r3, r3
 8005918:	2b01      	cmp	r3, #1
 800591a:	bf14      	ite	ne
 800591c:	2301      	movne	r3, #1
 800591e:	2300      	moveq	r3, #0
 8005920:	b2db      	uxtb	r3, r3
 8005922:	e022      	b.n	800596a <HAL_TIM_PWM_Start+0x9e>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	2b0c      	cmp	r3, #12
 8005928:	d109      	bne.n	800593e <HAL_TIM_PWM_Start+0x72>
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005930:	b2db      	uxtb	r3, r3
 8005932:	2b01      	cmp	r3, #1
 8005934:	bf14      	ite	ne
 8005936:	2301      	movne	r3, #1
 8005938:	2300      	moveq	r3, #0
 800593a:	b2db      	uxtb	r3, r3
 800593c:	e015      	b.n	800596a <HAL_TIM_PWM_Start+0x9e>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	2b10      	cmp	r3, #16
 8005942:	d109      	bne.n	8005958 <HAL_TIM_PWM_Start+0x8c>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b01      	cmp	r3, #1
 800594e:	bf14      	ite	ne
 8005950:	2301      	movne	r3, #1
 8005952:	2300      	moveq	r3, #0
 8005954:	b2db      	uxtb	r3, r3
 8005956:	e008      	b.n	800596a <HAL_TIM_PWM_Start+0x9e>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800595e:	b2db      	uxtb	r3, r3
 8005960:	2b01      	cmp	r3, #1
 8005962:	bf14      	ite	ne
 8005964:	2301      	movne	r3, #1
 8005966:	2300      	moveq	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800596e:	2301      	movs	r3, #1
 8005970:	e092      	b.n	8005a98 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d104      	bne.n	8005982 <HAL_TIM_PWM_Start+0xb6>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2202      	movs	r2, #2
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005980:	e023      	b.n	80059ca <HAL_TIM_PWM_Start+0xfe>
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	2b04      	cmp	r3, #4
 8005986:	d104      	bne.n	8005992 <HAL_TIM_PWM_Start+0xc6>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005990:	e01b      	b.n	80059ca <HAL_TIM_PWM_Start+0xfe>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b08      	cmp	r3, #8
 8005996:	d104      	bne.n	80059a2 <HAL_TIM_PWM_Start+0xd6>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059a0:	e013      	b.n	80059ca <HAL_TIM_PWM_Start+0xfe>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b0c      	cmp	r3, #12
 80059a6:	d104      	bne.n	80059b2 <HAL_TIM_PWM_Start+0xe6>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80059b0:	e00b      	b.n	80059ca <HAL_TIM_PWM_Start+0xfe>
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	2b10      	cmp	r3, #16
 80059b6:	d104      	bne.n	80059c2 <HAL_TIM_PWM_Start+0xf6>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80059c0:	e003      	b.n	80059ca <HAL_TIM_PWM_Start+0xfe>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2202      	movs	r2, #2
 80059c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2201      	movs	r2, #1
 80059d0:	6839      	ldr	r1, [r7, #0]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fdea 	bl	80065ac <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a30      	ldr	r2, [pc, #192]	; (8005aa0 <HAL_TIM_PWM_Start+0x1d4>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d004      	beq.n	80059ec <HAL_TIM_PWM_Start+0x120>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a2f      	ldr	r2, [pc, #188]	; (8005aa4 <HAL_TIM_PWM_Start+0x1d8>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d101      	bne.n	80059f0 <HAL_TIM_PWM_Start+0x124>
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <HAL_TIM_PWM_Start+0x126>
 80059f0:	2300      	movs	r3, #0
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d007      	beq.n	8005a06 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a04:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a25      	ldr	r2, [pc, #148]	; (8005aa0 <HAL_TIM_PWM_Start+0x1d4>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d022      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a18:	d01d      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a22      	ldr	r2, [pc, #136]	; (8005aa8 <HAL_TIM_PWM_Start+0x1dc>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d018      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a20      	ldr	r2, [pc, #128]	; (8005aac <HAL_TIM_PWM_Start+0x1e0>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d013      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a1f      	ldr	r2, [pc, #124]	; (8005ab0 <HAL_TIM_PWM_Start+0x1e4>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d00e      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a19      	ldr	r2, [pc, #100]	; (8005aa4 <HAL_TIM_PWM_Start+0x1d8>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d009      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a1b      	ldr	r2, [pc, #108]	; (8005ab4 <HAL_TIM_PWM_Start+0x1e8>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d004      	beq.n	8005a56 <HAL_TIM_PWM_Start+0x18a>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a19      	ldr	r2, [pc, #100]	; (8005ab8 <HAL_TIM_PWM_Start+0x1ec>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d115      	bne.n	8005a82 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	4b17      	ldr	r3, [pc, #92]	; (8005abc <HAL_TIM_PWM_Start+0x1f0>)
 8005a5e:	4013      	ands	r3, r2
 8005a60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2b06      	cmp	r3, #6
 8005a66:	d015      	beq.n	8005a94 <HAL_TIM_PWM_Start+0x1c8>
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a6e:	d011      	beq.n	8005a94 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a80:	e008      	b.n	8005a94 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f042 0201 	orr.w	r2, r2, #1
 8005a90:	601a      	str	r2, [r3, #0]
 8005a92:	e000      	b.n	8005a96 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a94:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a96:	2300      	movs	r3, #0
}
 8005a98:	4618      	mov	r0, r3
 8005a9a:	3710      	adds	r7, #16
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	bd80      	pop	{r7, pc}
 8005aa0:	40010000 	.word	0x40010000
 8005aa4:	40010400 	.word	0x40010400
 8005aa8:	40000400 	.word	0x40000400
 8005aac:	40000800 	.word	0x40000800
 8005ab0:	40000c00 	.word	0x40000c00
 8005ab4:	40014000 	.word	0x40014000
 8005ab8:	40001800 	.word	0x40001800
 8005abc:	00010007 	.word	0x00010007

08005ac0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b086      	sub	sp, #24
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005acc:	2300      	movs	r3, #0
 8005ace:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d101      	bne.n	8005ade <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ada:	2302      	movs	r3, #2
 8005adc:	e0ff      	b.n	8005cde <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2b14      	cmp	r3, #20
 8005aea:	f200 80f0 	bhi.w	8005cce <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005aee:	a201      	add	r2, pc, #4	; (adr r2, 8005af4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005af4:	08005b49 	.word	0x08005b49
 8005af8:	08005ccf 	.word	0x08005ccf
 8005afc:	08005ccf 	.word	0x08005ccf
 8005b00:	08005ccf 	.word	0x08005ccf
 8005b04:	08005b89 	.word	0x08005b89
 8005b08:	08005ccf 	.word	0x08005ccf
 8005b0c:	08005ccf 	.word	0x08005ccf
 8005b10:	08005ccf 	.word	0x08005ccf
 8005b14:	08005bcb 	.word	0x08005bcb
 8005b18:	08005ccf 	.word	0x08005ccf
 8005b1c:	08005ccf 	.word	0x08005ccf
 8005b20:	08005ccf 	.word	0x08005ccf
 8005b24:	08005c0b 	.word	0x08005c0b
 8005b28:	08005ccf 	.word	0x08005ccf
 8005b2c:	08005ccf 	.word	0x08005ccf
 8005b30:	08005ccf 	.word	0x08005ccf
 8005b34:	08005c4d 	.word	0x08005c4d
 8005b38:	08005ccf 	.word	0x08005ccf
 8005b3c:	08005ccf 	.word	0x08005ccf
 8005b40:	08005ccf 	.word	0x08005ccf
 8005b44:	08005c8d 	.word	0x08005c8d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68b9      	ldr	r1, [r7, #8]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	f000 fa34 	bl	8005fbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	699a      	ldr	r2, [r3, #24]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f042 0208 	orr.w	r2, r2, #8
 8005b62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699a      	ldr	r2, [r3, #24]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f022 0204 	bic.w	r2, r2, #4
 8005b72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	6999      	ldr	r1, [r3, #24]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	691a      	ldr	r2, [r3, #16]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	430a      	orrs	r2, r1
 8005b84:	619a      	str	r2, [r3, #24]
      break;
 8005b86:	e0a5      	b.n	8005cd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f000 fa86 	bl	80060a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	699a      	ldr	r2, [r3, #24]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699a      	ldr	r2, [r3, #24]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6999      	ldr	r1, [r3, #24]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	021a      	lsls	r2, r3, #8
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	619a      	str	r2, [r3, #24]
      break;
 8005bc8:	e084      	b.n	8005cd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 fadd 	bl	8006190 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	69da      	ldr	r2, [r3, #28]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f042 0208 	orr.w	r2, r2, #8
 8005be4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	69da      	ldr	r2, [r3, #28]
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f022 0204 	bic.w	r2, r2, #4
 8005bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	69d9      	ldr	r1, [r3, #28]
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	691a      	ldr	r2, [r3, #16]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	430a      	orrs	r2, r1
 8005c06:	61da      	str	r2, [r3, #28]
      break;
 8005c08:	e064      	b.n	8005cd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68b9      	ldr	r1, [r7, #8]
 8005c10:	4618      	mov	r0, r3
 8005c12:	f000 fb33 	bl	800627c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	69da      	ldr	r2, [r3, #28]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	69da      	ldr	r2, [r3, #28]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	69d9      	ldr	r1, [r3, #28]
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	021a      	lsls	r2, r3, #8
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	430a      	orrs	r2, r1
 8005c48:	61da      	str	r2, [r3, #28]
      break;
 8005c4a:	e043      	b.n	8005cd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68b9      	ldr	r1, [r7, #8]
 8005c52:	4618      	mov	r0, r3
 8005c54:	f000 fb6a 	bl	800632c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0208 	orr.w	r2, r2, #8
 8005c66:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0204 	bic.w	r2, r2, #4
 8005c76:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	691a      	ldr	r2, [r3, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005c8a:	e023      	b.n	8005cd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68b9      	ldr	r1, [r7, #8]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 fb9c 	bl	80063d0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ca6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cb6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	021a      	lsls	r2, r3, #8
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ccc:	e002      	b.n	8005cd4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	75fb      	strb	r3, [r7, #23]
      break;
 8005cd2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3718      	adds	r7, #24
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop

08005ce8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d101      	bne.n	8005d04 <HAL_TIM_ConfigClockSource+0x1c>
 8005d00:	2302      	movs	r3, #2
 8005d02:	e0b4      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x186>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2201      	movs	r2, #1
 8005d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2202      	movs	r2, #2
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d1c:	68ba      	ldr	r2, [r7, #8]
 8005d1e:	4b56      	ldr	r3, [pc, #344]	; (8005e78 <HAL_TIM_ConfigClockSource+0x190>)
 8005d20:	4013      	ands	r3, r2
 8005d22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d3c:	d03e      	beq.n	8005dbc <HAL_TIM_ConfigClockSource+0xd4>
 8005d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d42:	f200 8087 	bhi.w	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d4a:	f000 8086 	beq.w	8005e5a <HAL_TIM_ConfigClockSource+0x172>
 8005d4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d52:	d87f      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d54:	2b70      	cmp	r3, #112	; 0x70
 8005d56:	d01a      	beq.n	8005d8e <HAL_TIM_ConfigClockSource+0xa6>
 8005d58:	2b70      	cmp	r3, #112	; 0x70
 8005d5a:	d87b      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d5c:	2b60      	cmp	r3, #96	; 0x60
 8005d5e:	d050      	beq.n	8005e02 <HAL_TIM_ConfigClockSource+0x11a>
 8005d60:	2b60      	cmp	r3, #96	; 0x60
 8005d62:	d877      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d64:	2b50      	cmp	r3, #80	; 0x50
 8005d66:	d03c      	beq.n	8005de2 <HAL_TIM_ConfigClockSource+0xfa>
 8005d68:	2b50      	cmp	r3, #80	; 0x50
 8005d6a:	d873      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d6c:	2b40      	cmp	r3, #64	; 0x40
 8005d6e:	d058      	beq.n	8005e22 <HAL_TIM_ConfigClockSource+0x13a>
 8005d70:	2b40      	cmp	r3, #64	; 0x40
 8005d72:	d86f      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d74:	2b30      	cmp	r3, #48	; 0x30
 8005d76:	d064      	beq.n	8005e42 <HAL_TIM_ConfigClockSource+0x15a>
 8005d78:	2b30      	cmp	r3, #48	; 0x30
 8005d7a:	d86b      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d7c:	2b20      	cmp	r3, #32
 8005d7e:	d060      	beq.n	8005e42 <HAL_TIM_ConfigClockSource+0x15a>
 8005d80:	2b20      	cmp	r3, #32
 8005d82:	d867      	bhi.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d05c      	beq.n	8005e42 <HAL_TIM_ConfigClockSource+0x15a>
 8005d88:	2b10      	cmp	r3, #16
 8005d8a:	d05a      	beq.n	8005e42 <HAL_TIM_ConfigClockSource+0x15a>
 8005d8c:	e062      	b.n	8005e54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6818      	ldr	r0, [r3, #0]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	6899      	ldr	r1, [r3, #8]
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685a      	ldr	r2, [r3, #4]
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	68db      	ldr	r3, [r3, #12]
 8005d9e:	f000 fbe5 	bl	800656c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005db0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	609a      	str	r2, [r3, #8]
      break;
 8005dba:	e04f      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6818      	ldr	r0, [r3, #0]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	6899      	ldr	r1, [r3, #8]
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	685a      	ldr	r2, [r3, #4]
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	f000 fbce 	bl	800656c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	689a      	ldr	r2, [r3, #8]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005dde:	609a      	str	r2, [r3, #8]
      break;
 8005de0:	e03c      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	6859      	ldr	r1, [r3, #4]
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	461a      	mov	r2, r3
 8005df0:	f000 fb42 	bl	8006478 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	2150      	movs	r1, #80	; 0x50
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f000 fb9b 	bl	8006536 <TIM_ITRx_SetConfig>
      break;
 8005e00:	e02c      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6818      	ldr	r0, [r3, #0]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	6859      	ldr	r1, [r3, #4]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	461a      	mov	r2, r3
 8005e10:	f000 fb61 	bl	80064d6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	2160      	movs	r1, #96	; 0x60
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f000 fb8b 	bl	8006536 <TIM_ITRx_SetConfig>
      break;
 8005e20:	e01c      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6818      	ldr	r0, [r3, #0]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	6859      	ldr	r1, [r3, #4]
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	461a      	mov	r2, r3
 8005e30:	f000 fb22 	bl	8006478 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2140      	movs	r1, #64	; 0x40
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 fb7b 	bl	8006536 <TIM_ITRx_SetConfig>
      break;
 8005e40:	e00c      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4610      	mov	r0, r2
 8005e4e:	f000 fb72 	bl	8006536 <TIM_ITRx_SetConfig>
      break;
 8005e52:	e003      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	73fb      	strb	r3, [r7, #15]
      break;
 8005e58:	e000      	b.n	8005e5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3710      	adds	r7, #16
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	bf00      	nop
 8005e78:	fffeff88 	.word	0xfffeff88

08005e7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a40      	ldr	r2, [pc, #256]	; (8005f90 <TIM_Base_SetConfig+0x114>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d013      	beq.n	8005ebc <TIM_Base_SetConfig+0x40>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e9a:	d00f      	beq.n	8005ebc <TIM_Base_SetConfig+0x40>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a3d      	ldr	r2, [pc, #244]	; (8005f94 <TIM_Base_SetConfig+0x118>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d00b      	beq.n	8005ebc <TIM_Base_SetConfig+0x40>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a3c      	ldr	r2, [pc, #240]	; (8005f98 <TIM_Base_SetConfig+0x11c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d007      	beq.n	8005ebc <TIM_Base_SetConfig+0x40>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a3b      	ldr	r2, [pc, #236]	; (8005f9c <TIM_Base_SetConfig+0x120>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d003      	beq.n	8005ebc <TIM_Base_SetConfig+0x40>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a3a      	ldr	r2, [pc, #232]	; (8005fa0 <TIM_Base_SetConfig+0x124>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d108      	bne.n	8005ece <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	4a2f      	ldr	r2, [pc, #188]	; (8005f90 <TIM_Base_SetConfig+0x114>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d02b      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005edc:	d027      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	4a2c      	ldr	r2, [pc, #176]	; (8005f94 <TIM_Base_SetConfig+0x118>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d023      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	4a2b      	ldr	r2, [pc, #172]	; (8005f98 <TIM_Base_SetConfig+0x11c>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d01f      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a2a      	ldr	r2, [pc, #168]	; (8005f9c <TIM_Base_SetConfig+0x120>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d01b      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a29      	ldr	r2, [pc, #164]	; (8005fa0 <TIM_Base_SetConfig+0x124>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d017      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a28      	ldr	r2, [pc, #160]	; (8005fa4 <TIM_Base_SetConfig+0x128>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d013      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a27      	ldr	r2, [pc, #156]	; (8005fa8 <TIM_Base_SetConfig+0x12c>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d00f      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a26      	ldr	r2, [pc, #152]	; (8005fac <TIM_Base_SetConfig+0x130>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00b      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a25      	ldr	r2, [pc, #148]	; (8005fb0 <TIM_Base_SetConfig+0x134>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d007      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a24      	ldr	r2, [pc, #144]	; (8005fb4 <TIM_Base_SetConfig+0x138>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d003      	beq.n	8005f2e <TIM_Base_SetConfig+0xb2>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a23      	ldr	r2, [pc, #140]	; (8005fb8 <TIM_Base_SetConfig+0x13c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d108      	bne.n	8005f40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a0a      	ldr	r2, [pc, #40]	; (8005f90 <TIM_Base_SetConfig+0x114>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d003      	beq.n	8005f74 <TIM_Base_SetConfig+0xf8>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a0c      	ldr	r2, [pc, #48]	; (8005fa0 <TIM_Base_SetConfig+0x124>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d103      	bne.n	8005f7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	691a      	ldr	r2, [r3, #16]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	615a      	str	r2, [r3, #20]
}
 8005f82:	bf00      	nop
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	40010000 	.word	0x40010000
 8005f94:	40000400 	.word	0x40000400
 8005f98:	40000800 	.word	0x40000800
 8005f9c:	40000c00 	.word	0x40000c00
 8005fa0:	40010400 	.word	0x40010400
 8005fa4:	40014000 	.word	0x40014000
 8005fa8:	40014400 	.word	0x40014400
 8005fac:	40014800 	.word	0x40014800
 8005fb0:	40001800 	.word	0x40001800
 8005fb4:	40001c00 	.word	0x40001c00
 8005fb8:	40002000 	.word	0x40002000

08005fbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	f023 0201 	bic.w	r2, r3, #1
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6a1b      	ldr	r3, [r3, #32]
 8005fd6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4b2b      	ldr	r3, [pc, #172]	; (8006094 <TIM_OC1_SetConfig+0xd8>)
 8005fe8:	4013      	ands	r3, r2
 8005fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0303 	bic.w	r3, r3, #3
 8005ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f023 0302 	bic.w	r3, r3, #2
 8006004:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a21      	ldr	r2, [pc, #132]	; (8006098 <TIM_OC1_SetConfig+0xdc>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d003      	beq.n	8006020 <TIM_OC1_SetConfig+0x64>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a20      	ldr	r2, [pc, #128]	; (800609c <TIM_OC1_SetConfig+0xe0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d10c      	bne.n	800603a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f023 0308 	bic.w	r3, r3, #8
 8006026:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	697a      	ldr	r2, [r7, #20]
 800602e:	4313      	orrs	r3, r2
 8006030:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f023 0304 	bic.w	r3, r3, #4
 8006038:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a16      	ldr	r2, [pc, #88]	; (8006098 <TIM_OC1_SetConfig+0xdc>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d003      	beq.n	800604a <TIM_OC1_SetConfig+0x8e>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a15      	ldr	r2, [pc, #84]	; (800609c <TIM_OC1_SetConfig+0xe0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d111      	bne.n	800606e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006050:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006058:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	4313      	orrs	r3, r2
 8006062:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	699b      	ldr	r3, [r3, #24]
 8006068:	693a      	ldr	r2, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	685a      	ldr	r2, [r3, #4]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	621a      	str	r2, [r3, #32]
}
 8006088:	bf00      	nop
 800608a:	371c      	adds	r7, #28
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr
 8006094:	fffeff8f 	.word	0xfffeff8f
 8006098:	40010000 	.word	0x40010000
 800609c:	40010400 	.word	0x40010400

080060a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	f023 0210 	bic.w	r2, r3, #16
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a1b      	ldr	r3, [r3, #32]
 80060ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	699b      	ldr	r3, [r3, #24]
 80060c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4b2e      	ldr	r3, [pc, #184]	; (8006184 <TIM_OC2_SetConfig+0xe4>)
 80060cc:	4013      	ands	r3, r2
 80060ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	021b      	lsls	r3, r3, #8
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f023 0320 	bic.w	r3, r3, #32
 80060ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a23      	ldr	r2, [pc, #140]	; (8006188 <TIM_OC2_SetConfig+0xe8>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d003      	beq.n	8006108 <TIM_OC2_SetConfig+0x68>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a22      	ldr	r2, [pc, #136]	; (800618c <TIM_OC2_SetConfig+0xec>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d10d      	bne.n	8006124 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800610e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	011b      	lsls	r3, r3, #4
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	4313      	orrs	r3, r2
 800611a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006122:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a18      	ldr	r2, [pc, #96]	; (8006188 <TIM_OC2_SetConfig+0xe8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d003      	beq.n	8006134 <TIM_OC2_SetConfig+0x94>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a17      	ldr	r2, [pc, #92]	; (800618c <TIM_OC2_SetConfig+0xec>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d113      	bne.n	800615c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800613a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006142:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	693a      	ldr	r2, [r7, #16]
 800614c:	4313      	orrs	r3, r2
 800614e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	699b      	ldr	r3, [r3, #24]
 8006154:	009b      	lsls	r3, r3, #2
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	4313      	orrs	r3, r2
 800615a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	621a      	str	r2, [r3, #32]
}
 8006176:	bf00      	nop
 8006178:	371c      	adds	r7, #28
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	feff8fff 	.word	0xfeff8fff
 8006188:	40010000 	.word	0x40010000
 800618c:	40010400 	.word	0x40010400

08006190 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
 8006198:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a1b      	ldr	r3, [r3, #32]
 800619e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a1b      	ldr	r3, [r3, #32]
 80061aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	69db      	ldr	r3, [r3, #28]
 80061b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	4b2d      	ldr	r3, [pc, #180]	; (8006270 <TIM_OC3_SetConfig+0xe0>)
 80061bc:	4013      	ands	r3, r2
 80061be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	f023 0303 	bic.w	r3, r3, #3
 80061c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	021b      	lsls	r3, r3, #8
 80061e0:	697a      	ldr	r2, [r7, #20]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a22      	ldr	r2, [pc, #136]	; (8006274 <TIM_OC3_SetConfig+0xe4>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d003      	beq.n	80061f6 <TIM_OC3_SetConfig+0x66>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a21      	ldr	r2, [pc, #132]	; (8006278 <TIM_OC3_SetConfig+0xe8>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d10d      	bne.n	8006212 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	021b      	lsls	r3, r3, #8
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	4313      	orrs	r3, r2
 8006208:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006210:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a17      	ldr	r2, [pc, #92]	; (8006274 <TIM_OC3_SetConfig+0xe4>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d003      	beq.n	8006222 <TIM_OC3_SetConfig+0x92>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a16      	ldr	r2, [pc, #88]	; (8006278 <TIM_OC3_SetConfig+0xe8>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d113      	bne.n	800624a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006228:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006230:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	695b      	ldr	r3, [r3, #20]
 8006236:	011b      	lsls	r3, r3, #4
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	4313      	orrs	r3, r2
 800623c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	699b      	ldr	r3, [r3, #24]
 8006242:	011b      	lsls	r3, r3, #4
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4313      	orrs	r3, r2
 8006248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	621a      	str	r2, [r3, #32]
}
 8006264:	bf00      	nop
 8006266:	371c      	adds	r7, #28
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr
 8006270:	fffeff8f 	.word	0xfffeff8f
 8006274:	40010000 	.word	0x40010000
 8006278:	40010400 	.word	0x40010400

0800627c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800627c:	b480      	push	{r7}
 800627e:	b087      	sub	sp, #28
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	69db      	ldr	r3, [r3, #28]
 80062a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	4b1e      	ldr	r3, [pc, #120]	; (8006320 <TIM_OC4_SetConfig+0xa4>)
 80062a8:	4013      	ands	r3, r2
 80062aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	021b      	lsls	r3, r3, #8
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	4313      	orrs	r3, r2
 80062be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80062c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	031b      	lsls	r3, r3, #12
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	4313      	orrs	r3, r2
 80062d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a13      	ldr	r2, [pc, #76]	; (8006324 <TIM_OC4_SetConfig+0xa8>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d003      	beq.n	80062e4 <TIM_OC4_SetConfig+0x68>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a12      	ldr	r2, [pc, #72]	; (8006328 <TIM_OC4_SetConfig+0xac>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d109      	bne.n	80062f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	019b      	lsls	r3, r3, #6
 80062f2:	697a      	ldr	r2, [r7, #20]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	697a      	ldr	r2, [r7, #20]
 80062fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	693a      	ldr	r2, [r7, #16]
 8006310:	621a      	str	r2, [r3, #32]
}
 8006312:	bf00      	nop
 8006314:	371c      	adds	r7, #28
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	feff8fff 	.word	0xfeff8fff
 8006324:	40010000 	.word	0x40010000
 8006328:	40010400 	.word	0x40010400

0800632c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a1b      	ldr	r3, [r3, #32]
 800633a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	685b      	ldr	r3, [r3, #4]
 800634c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	4b1b      	ldr	r3, [pc, #108]	; (80063c4 <TIM_OC5_SetConfig+0x98>)
 8006358:	4013      	ands	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	4313      	orrs	r3, r2
 8006364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800636c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	041b      	lsls	r3, r3, #16
 8006374:	693a      	ldr	r2, [r7, #16]
 8006376:	4313      	orrs	r3, r2
 8006378:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a12      	ldr	r2, [pc, #72]	; (80063c8 <TIM_OC5_SetConfig+0x9c>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d003      	beq.n	800638a <TIM_OC5_SetConfig+0x5e>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a11      	ldr	r2, [pc, #68]	; (80063cc <TIM_OC5_SetConfig+0xa0>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d109      	bne.n	800639e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006390:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	021b      	lsls	r3, r3, #8
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	4313      	orrs	r3, r2
 800639c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	621a      	str	r2, [r3, #32]
}
 80063b8:	bf00      	nop
 80063ba:	371c      	adds	r7, #28
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr
 80063c4:	fffeff8f 	.word	0xfffeff8f
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40010400 	.word	0x40010400

080063d0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b087      	sub	sp, #28
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a1b      	ldr	r3, [r3, #32]
 80063ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	4b1c      	ldr	r3, [pc, #112]	; (800646c <TIM_OC6_SetConfig+0x9c>)
 80063fc:	4013      	ands	r3, r2
 80063fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	021b      	lsls	r3, r3, #8
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	4313      	orrs	r3, r2
 800640a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006412:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	051b      	lsls	r3, r3, #20
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	4313      	orrs	r3, r2
 800641e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a13      	ldr	r2, [pc, #76]	; (8006470 <TIM_OC6_SetConfig+0xa0>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d003      	beq.n	8006430 <TIM_OC6_SetConfig+0x60>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a12      	ldr	r2, [pc, #72]	; (8006474 <TIM_OC6_SetConfig+0xa4>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d109      	bne.n	8006444 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006436:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	029b      	lsls	r3, r3, #10
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	4313      	orrs	r3, r2
 8006442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	621a      	str	r2, [r3, #32]
}
 800645e:	bf00      	nop
 8006460:	371c      	adds	r7, #28
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop
 800646c:	feff8fff 	.word	0xfeff8fff
 8006470:	40010000 	.word	0x40010000
 8006474:	40010400 	.word	0x40010400

08006478 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006478:	b480      	push	{r7}
 800647a:	b087      	sub	sp, #28
 800647c:	af00      	add	r7, sp, #0
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	60b9      	str	r1, [r7, #8]
 8006482:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6a1b      	ldr	r3, [r3, #32]
 800648e:	f023 0201 	bic.w	r2, r3, #1
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	011b      	lsls	r3, r3, #4
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f023 030a 	bic.w	r3, r3, #10
 80064b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064b6:	697a      	ldr	r2, [r7, #20]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	621a      	str	r2, [r3, #32]
}
 80064ca:	bf00      	nop
 80064cc:	371c      	adds	r7, #28
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr

080064d6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064d6:	b480      	push	{r7}
 80064d8:	b087      	sub	sp, #28
 80064da:	af00      	add	r7, sp, #0
 80064dc:	60f8      	str	r0, [r7, #12]
 80064de:	60b9      	str	r1, [r7, #8]
 80064e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	6a1b      	ldr	r3, [r3, #32]
 80064e6:	f023 0210 	bic.w	r2, r3, #16
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006500:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	031b      	lsls	r3, r3, #12
 8006506:	697a      	ldr	r2, [r7, #20]
 8006508:	4313      	orrs	r3, r2
 800650a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006512:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	011b      	lsls	r3, r3, #4
 8006518:	693a      	ldr	r2, [r7, #16]
 800651a:	4313      	orrs	r3, r2
 800651c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	697a      	ldr	r2, [r7, #20]
 8006522:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	621a      	str	r2, [r3, #32]
}
 800652a:	bf00      	nop
 800652c:	371c      	adds	r7, #28
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr

08006536 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006536:	b480      	push	{r7}
 8006538:	b085      	sub	sp, #20
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
 800653e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800654c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800654e:	683a      	ldr	r2, [r7, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	4313      	orrs	r3, r2
 8006554:	f043 0307 	orr.w	r3, r3, #7
 8006558:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	609a      	str	r2, [r3, #8]
}
 8006560:	bf00      	nop
 8006562:	3714      	adds	r7, #20
 8006564:	46bd      	mov	sp, r7
 8006566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656a:	4770      	bx	lr

0800656c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
 8006578:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006586:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	021a      	lsls	r2, r3, #8
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	431a      	orrs	r2, r3
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	4313      	orrs	r3, r2
 8006594:	697a      	ldr	r2, [r7, #20]
 8006596:	4313      	orrs	r3, r2
 8006598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	697a      	ldr	r2, [r7, #20]
 800659e:	609a      	str	r2, [r3, #8]
}
 80065a0:	bf00      	nop
 80065a2:	371c      	adds	r7, #28
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b087      	sub	sp, #28
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	f003 031f 	and.w	r3, r3, #31
 80065be:	2201      	movs	r2, #1
 80065c0:	fa02 f303 	lsl.w	r3, r2, r3
 80065c4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6a1a      	ldr	r2, [r3, #32]
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	43db      	mvns	r3, r3
 80065ce:	401a      	ands	r2, r3
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a1a      	ldr	r2, [r3, #32]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	f003 031f 	and.w	r3, r3, #31
 80065de:	6879      	ldr	r1, [r7, #4]
 80065e0:	fa01 f303 	lsl.w	r3, r1, r3
 80065e4:	431a      	orrs	r2, r3
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	621a      	str	r2, [r3, #32]
}
 80065ea:	bf00      	nop
 80065ec:	371c      	adds	r7, #28
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
	...

080065f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b085      	sub	sp, #20
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006608:	2b01      	cmp	r3, #1
 800660a:	d101      	bne.n	8006610 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800660c:	2302      	movs	r3, #2
 800660e:	e06d      	b.n	80066ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2202      	movs	r2, #2
 800661c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a30      	ldr	r2, [pc, #192]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d004      	beq.n	8006644 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a2f      	ldr	r2, [pc, #188]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d108      	bne.n	8006656 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800664a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	4313      	orrs	r3, r2
 8006654:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800665c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	68fa      	ldr	r2, [r7, #12]
 8006664:	4313      	orrs	r3, r2
 8006666:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a20      	ldr	r2, [pc, #128]	; (80066f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d022      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006682:	d01d      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a1d      	ldr	r2, [pc, #116]	; (8006700 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d018      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a1c      	ldr	r2, [pc, #112]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d013      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a1a      	ldr	r2, [pc, #104]	; (8006708 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d00e      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a15      	ldr	r2, [pc, #84]	; (80066fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d009      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a16      	ldr	r2, [pc, #88]	; (800670c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d004      	beq.n	80066c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a15      	ldr	r2, [pc, #84]	; (8006710 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d10c      	bne.n	80066da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	68ba      	ldr	r2, [r7, #8]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066ea:	2300      	movs	r3, #0
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3714      	adds	r7, #20
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr
 80066f8:	40010000 	.word	0x40010000
 80066fc:	40010400 	.word	0x40010400
 8006700:	40000400 	.word	0x40000400
 8006704:	40000800 	.word	0x40000800
 8006708:	40000c00 	.word	0x40000c00
 800670c:	40014000 	.word	0x40014000
 8006710:	40001800 	.word	0x40001800

08006714 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b082      	sub	sp, #8
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d101      	bne.n	8006726 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e040      	b.n	80067a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800672a:	2b00      	cmp	r3, #0
 800672c:	d106      	bne.n	800673c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7fc f9a2 	bl	8002a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2224      	movs	r2, #36	; 0x24
 8006740:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 0201 	bic.w	r2, r2, #1
 8006750:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 fc18 	bl	8006f88 <UART_SetConfig>
 8006758:	4603      	mov	r3, r0
 800675a:	2b01      	cmp	r3, #1
 800675c:	d101      	bne.n	8006762 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e022      	b.n	80067a8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006766:	2b00      	cmp	r3, #0
 8006768:	d002      	beq.n	8006770 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fe6e 	bl	800744c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	685a      	ldr	r2, [r3, #4]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800677e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	689a      	ldr	r2, [r3, #8]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800678e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f042 0201 	orr.w	r2, r2, #1
 800679e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 fef5 	bl	8007590 <UART_CheckIdleState>
 80067a6:	4603      	mov	r3, r0
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3708      	adds	r7, #8
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}

080067b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b08a      	sub	sp, #40	; 0x28
 80067b4:	af02      	add	r7, sp, #8
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	603b      	str	r3, [r7, #0]
 80067bc:	4613      	mov	r3, r2
 80067be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80067c4:	2b20      	cmp	r3, #32
 80067c6:	f040 8081 	bne.w	80068cc <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d002      	beq.n	80067d6 <HAL_UART_Transmit+0x26>
 80067d0:	88fb      	ldrh	r3, [r7, #6]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d101      	bne.n	80067da <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e079      	b.n	80068ce <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d101      	bne.n	80067e8 <HAL_UART_Transmit+0x38>
 80067e4:	2302      	movs	r3, #2
 80067e6:	e072      	b.n	80068ce <HAL_UART_Transmit+0x11e>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2221      	movs	r2, #33	; 0x21
 80067fc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80067fe:	f7fc fb6d 	bl	8002edc <HAL_GetTick>
 8006802:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	88fa      	ldrh	r2, [r7, #6]
 8006808:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	88fa      	ldrh	r2, [r7, #6]
 8006810:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800681c:	d108      	bne.n	8006830 <HAL_UART_Transmit+0x80>
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d104      	bne.n	8006830 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006826:	2300      	movs	r3, #0
 8006828:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	61bb      	str	r3, [r7, #24]
 800682e:	e003      	b.n	8006838 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006834:	2300      	movs	r3, #0
 8006836:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	2200      	movs	r2, #0
 800683c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006840:	e02c      	b.n	800689c <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2200      	movs	r2, #0
 800684a:	2180      	movs	r1, #128	; 0x80
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f000 fee8 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d001      	beq.n	800685c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006858:	2303      	movs	r3, #3
 800685a:	e038      	b.n	80068ce <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d10b      	bne.n	800687a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006862:	69bb      	ldr	r3, [r7, #24]
 8006864:	881b      	ldrh	r3, [r3, #0]
 8006866:	461a      	mov	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006870:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006872:	69bb      	ldr	r3, [r7, #24]
 8006874:	3302      	adds	r3, #2
 8006876:	61bb      	str	r3, [r7, #24]
 8006878:	e007      	b.n	800688a <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800687a:	69fb      	ldr	r3, [r7, #28]
 800687c:	781a      	ldrb	r2, [r3, #0]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	3301      	adds	r3, #1
 8006888:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006890:	b29b      	uxth	r3, r3
 8006892:	3b01      	subs	r3, #1
 8006894:	b29a      	uxth	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d1cc      	bne.n	8006842 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	2200      	movs	r2, #0
 80068b0:	2140      	movs	r1, #64	; 0x40
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 feb5 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80068be:	2303      	movs	r3, #3
 80068c0:	e005      	b.n	80068ce <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2220      	movs	r2, #32
 80068c6:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80068c8:	2300      	movs	r3, #0
 80068ca:	e000      	b.n	80068ce <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80068cc:	2302      	movs	r3, #2
  }
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3720      	adds	r7, #32
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}

080068d6 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b08a      	sub	sp, #40	; 0x28
 80068da:	af00      	add	r7, sp, #0
 80068dc:	60f8      	str	r0, [r7, #12]
 80068de:	60b9      	str	r1, [r7, #8]
 80068e0:	4613      	mov	r3, r2
 80068e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068e8:	2b20      	cmp	r3, #32
 80068ea:	d13d      	bne.n	8006968 <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d002      	beq.n	80068f8 <HAL_UART_Receive_IT+0x22>
 80068f2:	88fb      	ldrh	r3, [r7, #6]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d101      	bne.n	80068fc <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e036      	b.n	800696a <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006902:	2b01      	cmp	r3, #1
 8006904:	d101      	bne.n	800690a <HAL_UART_Receive_IT+0x34>
 8006906:	2302      	movs	r3, #2
 8006908:	e02f      	b.n	800696a <HAL_UART_Receive_IT+0x94>
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d018      	beq.n	8006958 <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	e853 3f00 	ldrex	r3, [r3]
 8006932:	613b      	str	r3, [r7, #16]
   return(result);
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800693a:	627b      	str	r3, [r7, #36]	; 0x24
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	461a      	mov	r2, r3
 8006942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006944:	623b      	str	r3, [r7, #32]
 8006946:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006948:	69f9      	ldr	r1, [r7, #28]
 800694a:	6a3a      	ldr	r2, [r7, #32]
 800694c:	e841 2300 	strex	r3, r2, [r1]
 8006950:	61bb      	str	r3, [r7, #24]
   return(result);
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d1e6      	bne.n	8006926 <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006958:	88fb      	ldrh	r3, [r7, #6]
 800695a:	461a      	mov	r2, r3
 800695c:	68b9      	ldr	r1, [r7, #8]
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 ff24 	bl	80077ac <UART_Start_Receive_IT>
 8006964:	4603      	mov	r3, r0
 8006966:	e000      	b.n	800696a <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006968:	2302      	movs	r3, #2
  }
}
 800696a:	4618      	mov	r0, r3
 800696c:	3728      	adds	r7, #40	; 0x28
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
	...

08006974 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b0ba      	sub	sp, #232	; 0xe8
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	689b      	ldr	r3, [r3, #8]
 8006996:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800699a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800699e:	f640 030f 	movw	r3, #2063	; 0x80f
 80069a2:	4013      	ands	r3, r2
 80069a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80069a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d115      	bne.n	80069dc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80069b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069b4:	f003 0320 	and.w	r3, r3, #32
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00f      	beq.n	80069dc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80069bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069c0:	f003 0320 	and.w	r3, r3, #32
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d009      	beq.n	80069dc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 82a4 	beq.w	8006f1a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	4798      	blx	r3
      }
      return;
 80069da:	e29e      	b.n	8006f1a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80069dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f000 8117 	beq.w	8006c14 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80069e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80069f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80069f6:	4b85      	ldr	r3, [pc, #532]	; (8006c0c <HAL_UART_IRQHandler+0x298>)
 80069f8:	4013      	ands	r3, r2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 810a 	beq.w	8006c14 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a04:	f003 0301 	and.w	r3, r3, #1
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d011      	beq.n	8006a30 <HAL_UART_IRQHandler+0xbc>
 8006a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d00b      	beq.n	8006a30 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a26:	f043 0201 	orr.w	r2, r3, #1
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a34:	f003 0302 	and.w	r3, r3, #2
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d011      	beq.n	8006a60 <HAL_UART_IRQHandler+0xec>
 8006a3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d00b      	beq.n	8006a60 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	2202      	movs	r2, #2
 8006a4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a56:	f043 0204 	orr.w	r2, r3, #4
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d011      	beq.n	8006a90 <HAL_UART_IRQHandler+0x11c>
 8006a6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a70:	f003 0301 	and.w	r3, r3, #1
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00b      	beq.n	8006a90 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	2204      	movs	r2, #4
 8006a7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a86:	f043 0202 	orr.w	r2, r3, #2
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006a90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a94:	f003 0308 	and.w	r3, r3, #8
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d017      	beq.n	8006acc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006a9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006aa0:	f003 0320 	and.w	r3, r3, #32
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d105      	bne.n	8006ab4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006aa8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006aac:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00b      	beq.n	8006acc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2208      	movs	r2, #8
 8006aba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ac2:	f043 0208 	orr.w	r2, r3, #8
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006acc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ad0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d012      	beq.n	8006afe <HAL_UART_IRQHandler+0x18a>
 8006ad8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006adc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d00c      	beq.n	8006afe <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006aec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006af4:	f043 0220 	orr.w	r2, r3, #32
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 820a 	beq.w	8006f1e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b0e:	f003 0320 	and.w	r3, r3, #32
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00d      	beq.n	8006b32 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b1a:	f003 0320 	and.w	r3, r3, #32
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d007      	beq.n	8006b32 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d003      	beq.n	8006b32 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006b38:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b46:	2b40      	cmp	r3, #64	; 0x40
 8006b48:	d005      	beq.n	8006b56 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006b4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b4e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d04f      	beq.n	8006bf6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fef2 	bl	8007940 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b66:	2b40      	cmp	r3, #64	; 0x40
 8006b68:	d141      	bne.n	8006bee <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3308      	adds	r3, #8
 8006b70:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b78:	e853 3f00 	ldrex	r3, [r3]
 8006b7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006b80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	3308      	adds	r3, #8
 8006b92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006b96:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006ba2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006ba6:	e841 2300 	strex	r3, r2, [r1]
 8006baa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006bae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1d9      	bne.n	8006b6a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d013      	beq.n	8006be6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc2:	4a13      	ldr	r2, [pc, #76]	; (8006c10 <HAL_UART_IRQHandler+0x29c>)
 8006bc4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7fc fb37 	bl	800323e <HAL_DMA_Abort_IT>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d017      	beq.n	8006c06 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006be0:	4610      	mov	r0, r2
 8006be2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006be4:	e00f      	b.n	8006c06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f9ae 	bl	8006f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bec:	e00b      	b.n	8006c06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f9aa 	bl	8006f48 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf4:	e007      	b.n	8006c06 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f9a6 	bl	8006f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006c04:	e18b      	b.n	8006f1e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c06:	bf00      	nop
    return;
 8006c08:	e189      	b.n	8006f1e <HAL_UART_IRQHandler+0x5aa>
 8006c0a:	bf00      	nop
 8006c0c:	04000120 	.word	0x04000120
 8006c10:	08007a07 	.word	0x08007a07

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	f040 8144 	bne.w	8006ea6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c22:	f003 0310 	and.w	r3, r3, #16
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	f000 813d 	beq.w	8006ea6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006c2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c30:	f003 0310 	and.w	r3, r3, #16
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f000 8136 	beq.w	8006ea6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	2210      	movs	r2, #16
 8006c40:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c4c:	2b40      	cmp	r3, #64	; 0x40
 8006c4e:	f040 80b2 	bne.w	8006db6 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c5e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 815d 	beq.w	8006f22 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006c6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c72:	429a      	cmp	r2, r3
 8006c74:	f080 8155 	bcs.w	8006f22 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c7e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c86:	69db      	ldr	r3, [r3, #28]
 8006c88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c8c:	f000 8085 	beq.w	8006d9a <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c98:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c9c:	e853 3f00 	ldrex	r3, [r3]
 8006ca0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006ca4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006ca8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006cba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006cbe:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006cc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006cca:	e841 2300 	strex	r3, r2, [r1]
 8006cce:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006cd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1da      	bne.n	8006c90 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	3308      	adds	r3, #8
 8006ce0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ce4:	e853 3f00 	ldrex	r3, [r3]
 8006ce8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006cea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006cec:	f023 0301 	bic.w	r3, r3, #1
 8006cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	3308      	adds	r3, #8
 8006cfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006cfe:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d02:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d06:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d0a:	e841 2300 	strex	r3, r2, [r1]
 8006d0e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1e1      	bne.n	8006cda <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3308      	adds	r3, #8
 8006d1c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d20:	e853 3f00 	ldrex	r3, [r3]
 8006d24:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3308      	adds	r3, #8
 8006d36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006d3a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d3c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006d40:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006d48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e3      	bne.n	8006d16 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d62:	e853 3f00 	ldrex	r3, [r3]
 8006d66:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d6a:	f023 0310 	bic.w	r3, r3, #16
 8006d6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	461a      	mov	r2, r3
 8006d78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006d7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006d7e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d80:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d82:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d84:	e841 2300 	strex	r3, r2, [r1]
 8006d88:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d8a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d1e4      	bne.n	8006d5a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7fc f9e2 	bl	800315e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	1ad3      	subs	r3, r2, r3
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	4619      	mov	r1, r3
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f8d4 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006db4:	e0b5      	b.n	8006f22 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dc2:	b29b      	uxth	r3, r3
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f000 80a7 	beq.w	8006f26 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8006dd8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 80a2 	beq.w	8006f26 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dea:	e853 3f00 	ldrex	r3, [r3]
 8006dee:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006df2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006df6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006e04:	647b      	str	r3, [r7, #68]	; 0x44
 8006e06:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e08:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e0c:	e841 2300 	strex	r3, r2, [r1]
 8006e10:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1e4      	bne.n	8006de2 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	3308      	adds	r3, #8
 8006e1e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e22:	e853 3f00 	ldrex	r3, [r3]
 8006e26:	623b      	str	r3, [r7, #32]
   return(result);
 8006e28:	6a3b      	ldr	r3, [r7, #32]
 8006e2a:	f023 0301 	bic.w	r3, r3, #1
 8006e2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	3308      	adds	r3, #8
 8006e38:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006e3c:	633a      	str	r2, [r7, #48]	; 0x30
 8006e3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e3      	bne.n	8006e18 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2220      	movs	r2, #32
 8006e54:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	e853 3f00 	ldrex	r3, [r3]
 8006e6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 0310 	bic.w	r3, r3, #16
 8006e76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006e84:	61fb      	str	r3, [r7, #28]
 8006e86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e88:	69b9      	ldr	r1, [r7, #24]
 8006e8a:	69fa      	ldr	r2, [r7, #28]
 8006e8c:	e841 2300 	strex	r3, r2, [r1]
 8006e90:	617b      	str	r3, [r7, #20]
   return(result);
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1e4      	bne.n	8006e62 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006e98:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006e9c:	4619      	mov	r1, r3
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	f000 f85c 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ea4:	e03f      	b.n	8006f26 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ea6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eaa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d00e      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x55c>
 8006eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006eb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d008      	beq.n	8006ed0 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006ec6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f853 	bl	8006f74 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006ece:	e02d      	b.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006ed0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00e      	beq.n	8006efa <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006edc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d008      	beq.n	8006efa <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d01c      	beq.n	8006f2a <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	4798      	blx	r3
    }
    return;
 8006ef8:	e017      	b.n	8006f2a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006efa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d012      	beq.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
 8006f06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00c      	beq.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 fd8d 	bl	8007a32 <UART_EndTransmit_IT>
    return;
 8006f18:	e008      	b.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
      return;
 8006f1a:	bf00      	nop
 8006f1c:	e006      	b.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
    return;
 8006f1e:	bf00      	nop
 8006f20:	e004      	b.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
      return;
 8006f22:	bf00      	nop
 8006f24:	e002      	b.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
      return;
 8006f26:	bf00      	nop
 8006f28:	e000      	b.n	8006f2c <HAL_UART_IRQHandler+0x5b8>
    return;
 8006f2a:	bf00      	nop
  }

}
 8006f2c:	37e8      	adds	r7, #232	; 0xe8
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop

08006f34 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006f50:	bf00      	nop
 8006f52:	370c      	adds	r7, #12
 8006f54:	46bd      	mov	sp, r7
 8006f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5a:	4770      	bx	lr

08006f5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	460b      	mov	r3, r1
 8006f66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f68:	bf00      	nop
 8006f6a:	370c      	adds	r7, #12
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f72:	4770      	bx	lr

08006f74 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr

08006f88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b088      	sub	sp, #32
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f90:	2300      	movs	r3, #0
 8006f92:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	689a      	ldr	r2, [r3, #8]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	431a      	orrs	r2, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	69db      	ldr	r3, [r3, #28]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	4ba7      	ldr	r3, [pc, #668]	; (8007250 <UART_SetConfig+0x2c8>)
 8006fb4:	4013      	ands	r3, r2
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	6812      	ldr	r2, [r2, #0]
 8006fba:	6979      	ldr	r1, [r7, #20]
 8006fbc:	430b      	orrs	r3, r1
 8006fbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	68da      	ldr	r2, [r3, #12]
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	699b      	ldr	r3, [r3, #24]
 8006fda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6a1b      	ldr	r3, [r3, #32]
 8006fe0:	697a      	ldr	r2, [r7, #20]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	430a      	orrs	r2, r1
 8006ff8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a95      	ldr	r2, [pc, #596]	; (8007254 <UART_SetConfig+0x2cc>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d120      	bne.n	8007046 <UART_SetConfig+0xbe>
 8007004:	4b94      	ldr	r3, [pc, #592]	; (8007258 <UART_SetConfig+0x2d0>)
 8007006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	2b03      	cmp	r3, #3
 8007010:	d816      	bhi.n	8007040 <UART_SetConfig+0xb8>
 8007012:	a201      	add	r2, pc, #4	; (adr r2, 8007018 <UART_SetConfig+0x90>)
 8007014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007018:	08007029 	.word	0x08007029
 800701c:	08007035 	.word	0x08007035
 8007020:	0800702f 	.word	0x0800702f
 8007024:	0800703b 	.word	0x0800703b
 8007028:	2301      	movs	r3, #1
 800702a:	77fb      	strb	r3, [r7, #31]
 800702c:	e14f      	b.n	80072ce <UART_SetConfig+0x346>
 800702e:	2302      	movs	r3, #2
 8007030:	77fb      	strb	r3, [r7, #31]
 8007032:	e14c      	b.n	80072ce <UART_SetConfig+0x346>
 8007034:	2304      	movs	r3, #4
 8007036:	77fb      	strb	r3, [r7, #31]
 8007038:	e149      	b.n	80072ce <UART_SetConfig+0x346>
 800703a:	2308      	movs	r3, #8
 800703c:	77fb      	strb	r3, [r7, #31]
 800703e:	e146      	b.n	80072ce <UART_SetConfig+0x346>
 8007040:	2310      	movs	r3, #16
 8007042:	77fb      	strb	r3, [r7, #31]
 8007044:	e143      	b.n	80072ce <UART_SetConfig+0x346>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a84      	ldr	r2, [pc, #528]	; (800725c <UART_SetConfig+0x2d4>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d132      	bne.n	80070b6 <UART_SetConfig+0x12e>
 8007050:	4b81      	ldr	r3, [pc, #516]	; (8007258 <UART_SetConfig+0x2d0>)
 8007052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007056:	f003 030c 	and.w	r3, r3, #12
 800705a:	2b0c      	cmp	r3, #12
 800705c:	d828      	bhi.n	80070b0 <UART_SetConfig+0x128>
 800705e:	a201      	add	r2, pc, #4	; (adr r2, 8007064 <UART_SetConfig+0xdc>)
 8007060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007064:	08007099 	.word	0x08007099
 8007068:	080070b1 	.word	0x080070b1
 800706c:	080070b1 	.word	0x080070b1
 8007070:	080070b1 	.word	0x080070b1
 8007074:	080070a5 	.word	0x080070a5
 8007078:	080070b1 	.word	0x080070b1
 800707c:	080070b1 	.word	0x080070b1
 8007080:	080070b1 	.word	0x080070b1
 8007084:	0800709f 	.word	0x0800709f
 8007088:	080070b1 	.word	0x080070b1
 800708c:	080070b1 	.word	0x080070b1
 8007090:	080070b1 	.word	0x080070b1
 8007094:	080070ab 	.word	0x080070ab
 8007098:	2300      	movs	r3, #0
 800709a:	77fb      	strb	r3, [r7, #31]
 800709c:	e117      	b.n	80072ce <UART_SetConfig+0x346>
 800709e:	2302      	movs	r3, #2
 80070a0:	77fb      	strb	r3, [r7, #31]
 80070a2:	e114      	b.n	80072ce <UART_SetConfig+0x346>
 80070a4:	2304      	movs	r3, #4
 80070a6:	77fb      	strb	r3, [r7, #31]
 80070a8:	e111      	b.n	80072ce <UART_SetConfig+0x346>
 80070aa:	2308      	movs	r3, #8
 80070ac:	77fb      	strb	r3, [r7, #31]
 80070ae:	e10e      	b.n	80072ce <UART_SetConfig+0x346>
 80070b0:	2310      	movs	r3, #16
 80070b2:	77fb      	strb	r3, [r7, #31]
 80070b4:	e10b      	b.n	80072ce <UART_SetConfig+0x346>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a69      	ldr	r2, [pc, #420]	; (8007260 <UART_SetConfig+0x2d8>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d120      	bne.n	8007102 <UART_SetConfig+0x17a>
 80070c0:	4b65      	ldr	r3, [pc, #404]	; (8007258 <UART_SetConfig+0x2d0>)
 80070c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80070ca:	2b30      	cmp	r3, #48	; 0x30
 80070cc:	d013      	beq.n	80070f6 <UART_SetConfig+0x16e>
 80070ce:	2b30      	cmp	r3, #48	; 0x30
 80070d0:	d814      	bhi.n	80070fc <UART_SetConfig+0x174>
 80070d2:	2b20      	cmp	r3, #32
 80070d4:	d009      	beq.n	80070ea <UART_SetConfig+0x162>
 80070d6:	2b20      	cmp	r3, #32
 80070d8:	d810      	bhi.n	80070fc <UART_SetConfig+0x174>
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d002      	beq.n	80070e4 <UART_SetConfig+0x15c>
 80070de:	2b10      	cmp	r3, #16
 80070e0:	d006      	beq.n	80070f0 <UART_SetConfig+0x168>
 80070e2:	e00b      	b.n	80070fc <UART_SetConfig+0x174>
 80070e4:	2300      	movs	r3, #0
 80070e6:	77fb      	strb	r3, [r7, #31]
 80070e8:	e0f1      	b.n	80072ce <UART_SetConfig+0x346>
 80070ea:	2302      	movs	r3, #2
 80070ec:	77fb      	strb	r3, [r7, #31]
 80070ee:	e0ee      	b.n	80072ce <UART_SetConfig+0x346>
 80070f0:	2304      	movs	r3, #4
 80070f2:	77fb      	strb	r3, [r7, #31]
 80070f4:	e0eb      	b.n	80072ce <UART_SetConfig+0x346>
 80070f6:	2308      	movs	r3, #8
 80070f8:	77fb      	strb	r3, [r7, #31]
 80070fa:	e0e8      	b.n	80072ce <UART_SetConfig+0x346>
 80070fc:	2310      	movs	r3, #16
 80070fe:	77fb      	strb	r3, [r7, #31]
 8007100:	e0e5      	b.n	80072ce <UART_SetConfig+0x346>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a57      	ldr	r2, [pc, #348]	; (8007264 <UART_SetConfig+0x2dc>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d120      	bne.n	800714e <UART_SetConfig+0x1c6>
 800710c:	4b52      	ldr	r3, [pc, #328]	; (8007258 <UART_SetConfig+0x2d0>)
 800710e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007112:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007116:	2bc0      	cmp	r3, #192	; 0xc0
 8007118:	d013      	beq.n	8007142 <UART_SetConfig+0x1ba>
 800711a:	2bc0      	cmp	r3, #192	; 0xc0
 800711c:	d814      	bhi.n	8007148 <UART_SetConfig+0x1c0>
 800711e:	2b80      	cmp	r3, #128	; 0x80
 8007120:	d009      	beq.n	8007136 <UART_SetConfig+0x1ae>
 8007122:	2b80      	cmp	r3, #128	; 0x80
 8007124:	d810      	bhi.n	8007148 <UART_SetConfig+0x1c0>
 8007126:	2b00      	cmp	r3, #0
 8007128:	d002      	beq.n	8007130 <UART_SetConfig+0x1a8>
 800712a:	2b40      	cmp	r3, #64	; 0x40
 800712c:	d006      	beq.n	800713c <UART_SetConfig+0x1b4>
 800712e:	e00b      	b.n	8007148 <UART_SetConfig+0x1c0>
 8007130:	2300      	movs	r3, #0
 8007132:	77fb      	strb	r3, [r7, #31]
 8007134:	e0cb      	b.n	80072ce <UART_SetConfig+0x346>
 8007136:	2302      	movs	r3, #2
 8007138:	77fb      	strb	r3, [r7, #31]
 800713a:	e0c8      	b.n	80072ce <UART_SetConfig+0x346>
 800713c:	2304      	movs	r3, #4
 800713e:	77fb      	strb	r3, [r7, #31]
 8007140:	e0c5      	b.n	80072ce <UART_SetConfig+0x346>
 8007142:	2308      	movs	r3, #8
 8007144:	77fb      	strb	r3, [r7, #31]
 8007146:	e0c2      	b.n	80072ce <UART_SetConfig+0x346>
 8007148:	2310      	movs	r3, #16
 800714a:	77fb      	strb	r3, [r7, #31]
 800714c:	e0bf      	b.n	80072ce <UART_SetConfig+0x346>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a45      	ldr	r2, [pc, #276]	; (8007268 <UART_SetConfig+0x2e0>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d125      	bne.n	80071a4 <UART_SetConfig+0x21c>
 8007158:	4b3f      	ldr	r3, [pc, #252]	; (8007258 <UART_SetConfig+0x2d0>)
 800715a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800715e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007162:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007166:	d017      	beq.n	8007198 <UART_SetConfig+0x210>
 8007168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800716c:	d817      	bhi.n	800719e <UART_SetConfig+0x216>
 800716e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007172:	d00b      	beq.n	800718c <UART_SetConfig+0x204>
 8007174:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007178:	d811      	bhi.n	800719e <UART_SetConfig+0x216>
 800717a:	2b00      	cmp	r3, #0
 800717c:	d003      	beq.n	8007186 <UART_SetConfig+0x1fe>
 800717e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007182:	d006      	beq.n	8007192 <UART_SetConfig+0x20a>
 8007184:	e00b      	b.n	800719e <UART_SetConfig+0x216>
 8007186:	2300      	movs	r3, #0
 8007188:	77fb      	strb	r3, [r7, #31]
 800718a:	e0a0      	b.n	80072ce <UART_SetConfig+0x346>
 800718c:	2302      	movs	r3, #2
 800718e:	77fb      	strb	r3, [r7, #31]
 8007190:	e09d      	b.n	80072ce <UART_SetConfig+0x346>
 8007192:	2304      	movs	r3, #4
 8007194:	77fb      	strb	r3, [r7, #31]
 8007196:	e09a      	b.n	80072ce <UART_SetConfig+0x346>
 8007198:	2308      	movs	r3, #8
 800719a:	77fb      	strb	r3, [r7, #31]
 800719c:	e097      	b.n	80072ce <UART_SetConfig+0x346>
 800719e:	2310      	movs	r3, #16
 80071a0:	77fb      	strb	r3, [r7, #31]
 80071a2:	e094      	b.n	80072ce <UART_SetConfig+0x346>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a30      	ldr	r2, [pc, #192]	; (800726c <UART_SetConfig+0x2e4>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d125      	bne.n	80071fa <UART_SetConfig+0x272>
 80071ae:	4b2a      	ldr	r3, [pc, #168]	; (8007258 <UART_SetConfig+0x2d0>)
 80071b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80071b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80071bc:	d017      	beq.n	80071ee <UART_SetConfig+0x266>
 80071be:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80071c2:	d817      	bhi.n	80071f4 <UART_SetConfig+0x26c>
 80071c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071c8:	d00b      	beq.n	80071e2 <UART_SetConfig+0x25a>
 80071ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071ce:	d811      	bhi.n	80071f4 <UART_SetConfig+0x26c>
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d003      	beq.n	80071dc <UART_SetConfig+0x254>
 80071d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071d8:	d006      	beq.n	80071e8 <UART_SetConfig+0x260>
 80071da:	e00b      	b.n	80071f4 <UART_SetConfig+0x26c>
 80071dc:	2301      	movs	r3, #1
 80071de:	77fb      	strb	r3, [r7, #31]
 80071e0:	e075      	b.n	80072ce <UART_SetConfig+0x346>
 80071e2:	2302      	movs	r3, #2
 80071e4:	77fb      	strb	r3, [r7, #31]
 80071e6:	e072      	b.n	80072ce <UART_SetConfig+0x346>
 80071e8:	2304      	movs	r3, #4
 80071ea:	77fb      	strb	r3, [r7, #31]
 80071ec:	e06f      	b.n	80072ce <UART_SetConfig+0x346>
 80071ee:	2308      	movs	r3, #8
 80071f0:	77fb      	strb	r3, [r7, #31]
 80071f2:	e06c      	b.n	80072ce <UART_SetConfig+0x346>
 80071f4:	2310      	movs	r3, #16
 80071f6:	77fb      	strb	r3, [r7, #31]
 80071f8:	e069      	b.n	80072ce <UART_SetConfig+0x346>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a1c      	ldr	r2, [pc, #112]	; (8007270 <UART_SetConfig+0x2e8>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d137      	bne.n	8007274 <UART_SetConfig+0x2ec>
 8007204:	4b14      	ldr	r3, [pc, #80]	; (8007258 <UART_SetConfig+0x2d0>)
 8007206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800720a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800720e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007212:	d017      	beq.n	8007244 <UART_SetConfig+0x2bc>
 8007214:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007218:	d817      	bhi.n	800724a <UART_SetConfig+0x2c2>
 800721a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800721e:	d00b      	beq.n	8007238 <UART_SetConfig+0x2b0>
 8007220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007224:	d811      	bhi.n	800724a <UART_SetConfig+0x2c2>
 8007226:	2b00      	cmp	r3, #0
 8007228:	d003      	beq.n	8007232 <UART_SetConfig+0x2aa>
 800722a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800722e:	d006      	beq.n	800723e <UART_SetConfig+0x2b6>
 8007230:	e00b      	b.n	800724a <UART_SetConfig+0x2c2>
 8007232:	2300      	movs	r3, #0
 8007234:	77fb      	strb	r3, [r7, #31]
 8007236:	e04a      	b.n	80072ce <UART_SetConfig+0x346>
 8007238:	2302      	movs	r3, #2
 800723a:	77fb      	strb	r3, [r7, #31]
 800723c:	e047      	b.n	80072ce <UART_SetConfig+0x346>
 800723e:	2304      	movs	r3, #4
 8007240:	77fb      	strb	r3, [r7, #31]
 8007242:	e044      	b.n	80072ce <UART_SetConfig+0x346>
 8007244:	2308      	movs	r3, #8
 8007246:	77fb      	strb	r3, [r7, #31]
 8007248:	e041      	b.n	80072ce <UART_SetConfig+0x346>
 800724a:	2310      	movs	r3, #16
 800724c:	77fb      	strb	r3, [r7, #31]
 800724e:	e03e      	b.n	80072ce <UART_SetConfig+0x346>
 8007250:	efff69f3 	.word	0xefff69f3
 8007254:	40011000 	.word	0x40011000
 8007258:	40023800 	.word	0x40023800
 800725c:	40004400 	.word	0x40004400
 8007260:	40004800 	.word	0x40004800
 8007264:	40004c00 	.word	0x40004c00
 8007268:	40005000 	.word	0x40005000
 800726c:	40011400 	.word	0x40011400
 8007270:	40007800 	.word	0x40007800
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	4a71      	ldr	r2, [pc, #452]	; (8007440 <UART_SetConfig+0x4b8>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d125      	bne.n	80072ca <UART_SetConfig+0x342>
 800727e:	4b71      	ldr	r3, [pc, #452]	; (8007444 <UART_SetConfig+0x4bc>)
 8007280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007284:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007288:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800728c:	d017      	beq.n	80072be <UART_SetConfig+0x336>
 800728e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007292:	d817      	bhi.n	80072c4 <UART_SetConfig+0x33c>
 8007294:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007298:	d00b      	beq.n	80072b2 <UART_SetConfig+0x32a>
 800729a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800729e:	d811      	bhi.n	80072c4 <UART_SetConfig+0x33c>
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d003      	beq.n	80072ac <UART_SetConfig+0x324>
 80072a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072a8:	d006      	beq.n	80072b8 <UART_SetConfig+0x330>
 80072aa:	e00b      	b.n	80072c4 <UART_SetConfig+0x33c>
 80072ac:	2300      	movs	r3, #0
 80072ae:	77fb      	strb	r3, [r7, #31]
 80072b0:	e00d      	b.n	80072ce <UART_SetConfig+0x346>
 80072b2:	2302      	movs	r3, #2
 80072b4:	77fb      	strb	r3, [r7, #31]
 80072b6:	e00a      	b.n	80072ce <UART_SetConfig+0x346>
 80072b8:	2304      	movs	r3, #4
 80072ba:	77fb      	strb	r3, [r7, #31]
 80072bc:	e007      	b.n	80072ce <UART_SetConfig+0x346>
 80072be:	2308      	movs	r3, #8
 80072c0:	77fb      	strb	r3, [r7, #31]
 80072c2:	e004      	b.n	80072ce <UART_SetConfig+0x346>
 80072c4:	2310      	movs	r3, #16
 80072c6:	77fb      	strb	r3, [r7, #31]
 80072c8:	e001      	b.n	80072ce <UART_SetConfig+0x346>
 80072ca:	2310      	movs	r3, #16
 80072cc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	69db      	ldr	r3, [r3, #28]
 80072d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072d6:	d15a      	bne.n	800738e <UART_SetConfig+0x406>
  {
    switch (clocksource)
 80072d8:	7ffb      	ldrb	r3, [r7, #31]
 80072da:	2b08      	cmp	r3, #8
 80072dc:	d827      	bhi.n	800732e <UART_SetConfig+0x3a6>
 80072de:	a201      	add	r2, pc, #4	; (adr r2, 80072e4 <UART_SetConfig+0x35c>)
 80072e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e4:	08007309 	.word	0x08007309
 80072e8:	08007311 	.word	0x08007311
 80072ec:	08007319 	.word	0x08007319
 80072f0:	0800732f 	.word	0x0800732f
 80072f4:	0800731f 	.word	0x0800731f
 80072f8:	0800732f 	.word	0x0800732f
 80072fc:	0800732f 	.word	0x0800732f
 8007300:	0800732f 	.word	0x0800732f
 8007304:	08007327 	.word	0x08007327
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007308:	f7fc ffb2 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 800730c:	61b8      	str	r0, [r7, #24]
        break;
 800730e:	e013      	b.n	8007338 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007310:	f7fc ffc2 	bl	8004298 <HAL_RCC_GetPCLK2Freq>
 8007314:	61b8      	str	r0, [r7, #24]
        break;
 8007316:	e00f      	b.n	8007338 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007318:	4b4b      	ldr	r3, [pc, #300]	; (8007448 <UART_SetConfig+0x4c0>)
 800731a:	61bb      	str	r3, [r7, #24]
        break;
 800731c:	e00c      	b.n	8007338 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800731e:	f7fc feb9 	bl	8004094 <HAL_RCC_GetSysClockFreq>
 8007322:	61b8      	str	r0, [r7, #24]
        break;
 8007324:	e008      	b.n	8007338 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800732a:	61bb      	str	r3, [r7, #24]
        break;
 800732c:	e004      	b.n	8007338 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800732e:	2300      	movs	r3, #0
 8007330:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	77bb      	strb	r3, [r7, #30]
        break;
 8007336:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d074      	beq.n	8007428 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800733e:	69bb      	ldr	r3, [r7, #24]
 8007340:	005a      	lsls	r2, r3, #1
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	085b      	lsrs	r3, r3, #1
 8007348:	441a      	add	r2, r3
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007352:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	2b0f      	cmp	r3, #15
 8007358:	d916      	bls.n	8007388 <UART_SetConfig+0x400>
 800735a:	693b      	ldr	r3, [r7, #16]
 800735c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007360:	d212      	bcs.n	8007388 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	b29b      	uxth	r3, r3
 8007366:	f023 030f 	bic.w	r3, r3, #15
 800736a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	085b      	lsrs	r3, r3, #1
 8007370:	b29b      	uxth	r3, r3
 8007372:	f003 0307 	and.w	r3, r3, #7
 8007376:	b29a      	uxth	r2, r3
 8007378:	89fb      	ldrh	r3, [r7, #14]
 800737a:	4313      	orrs	r3, r2
 800737c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	89fa      	ldrh	r2, [r7, #14]
 8007384:	60da      	str	r2, [r3, #12]
 8007386:	e04f      	b.n	8007428 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	77bb      	strb	r3, [r7, #30]
 800738c:	e04c      	b.n	8007428 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800738e:	7ffb      	ldrb	r3, [r7, #31]
 8007390:	2b08      	cmp	r3, #8
 8007392:	d828      	bhi.n	80073e6 <UART_SetConfig+0x45e>
 8007394:	a201      	add	r2, pc, #4	; (adr r2, 800739c <UART_SetConfig+0x414>)
 8007396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739a:	bf00      	nop
 800739c:	080073c1 	.word	0x080073c1
 80073a0:	080073c9 	.word	0x080073c9
 80073a4:	080073d1 	.word	0x080073d1
 80073a8:	080073e7 	.word	0x080073e7
 80073ac:	080073d7 	.word	0x080073d7
 80073b0:	080073e7 	.word	0x080073e7
 80073b4:	080073e7 	.word	0x080073e7
 80073b8:	080073e7 	.word	0x080073e7
 80073bc:	080073df 	.word	0x080073df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073c0:	f7fc ff56 	bl	8004270 <HAL_RCC_GetPCLK1Freq>
 80073c4:	61b8      	str	r0, [r7, #24]
        break;
 80073c6:	e013      	b.n	80073f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073c8:	f7fc ff66 	bl	8004298 <HAL_RCC_GetPCLK2Freq>
 80073cc:	61b8      	str	r0, [r7, #24]
        break;
 80073ce:	e00f      	b.n	80073f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073d0:	4b1d      	ldr	r3, [pc, #116]	; (8007448 <UART_SetConfig+0x4c0>)
 80073d2:	61bb      	str	r3, [r7, #24]
        break;
 80073d4:	e00c      	b.n	80073f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073d6:	f7fc fe5d 	bl	8004094 <HAL_RCC_GetSysClockFreq>
 80073da:	61b8      	str	r0, [r7, #24]
        break;
 80073dc:	e008      	b.n	80073f0 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073e2:	61bb      	str	r3, [r7, #24]
        break;
 80073e4:	e004      	b.n	80073f0 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	77bb      	strb	r3, [r7, #30]
        break;
 80073ee:	bf00      	nop
    }

    if (pclk != 0U)
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d018      	beq.n	8007428 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	085a      	lsrs	r2, r3, #1
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	441a      	add	r2, r3
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	fbb2 f3f3 	udiv	r3, r2, r3
 8007408:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	2b0f      	cmp	r3, #15
 800740e:	d909      	bls.n	8007424 <UART_SetConfig+0x49c>
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007416:	d205      	bcs.n	8007424 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	b29a      	uxth	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	60da      	str	r2, [r3, #12]
 8007422:	e001      	b.n	8007428 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2200      	movs	r2, #0
 800742c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007434:	7fbb      	ldrb	r3, [r7, #30]
}
 8007436:	4618      	mov	r0, r3
 8007438:	3720      	adds	r7, #32
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	40007c00 	.word	0x40007c00
 8007444:	40023800 	.word	0x40023800
 8007448:	00f42400 	.word	0x00f42400

0800744c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800744c:	b480      	push	{r7}
 800744e:	b083      	sub	sp, #12
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00a      	beq.n	8007476 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	430a      	orrs	r2, r1
 8007474:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747a:	f003 0302 	and.w	r3, r3, #2
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00a      	beq.n	8007498 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	430a      	orrs	r2, r1
 8007496:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749c:	f003 0304 	and.w	r3, r3, #4
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d00a      	beq.n	80074ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	430a      	orrs	r2, r1
 80074b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074be:	f003 0308 	and.w	r3, r3, #8
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00a      	beq.n	80074dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	685b      	ldr	r3, [r3, #4]
 80074cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	430a      	orrs	r2, r1
 80074da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074e0:	f003 0310 	and.w	r3, r3, #16
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00a      	beq.n	80074fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	430a      	orrs	r2, r1
 80074fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007502:	f003 0320 	and.w	r3, r3, #32
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	430a      	orrs	r2, r1
 800751e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	d01a      	beq.n	8007562 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	430a      	orrs	r2, r1
 8007540:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007546:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800754a:	d10a      	bne.n	8007562 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	430a      	orrs	r2, r1
 8007560:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800756a:	2b00      	cmp	r3, #0
 800756c:	d00a      	beq.n	8007584 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	430a      	orrs	r2, r1
 8007582:	605a      	str	r2, [r3, #4]
  }
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af02      	add	r7, sp, #8
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075a0:	f7fb fc9c 	bl	8002edc <HAL_GetTick>
 80075a4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0308 	and.w	r3, r3, #8
 80075b0:	2b08      	cmp	r3, #8
 80075b2:	d10e      	bne.n	80075d2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075b8:	9300      	str	r3, [sp, #0]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 f82d 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 80075c8:	4603      	mov	r3, r0
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d001      	beq.n	80075d2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e023      	b.n	800761a <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0304 	and.w	r3, r3, #4
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d10e      	bne.n	80075fe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80075e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80075e4:	9300      	str	r3, [sp, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2200      	movs	r2, #0
 80075ea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f817 	bl	8007622 <UART_WaitOnFlagUntilTimeout>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e00d      	b.n	800761a <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2220      	movs	r2, #32
 8007602:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2220      	movs	r2, #32
 8007608:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	2200      	movs	r2, #0
 800760e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3710      	adds	r7, #16
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b09c      	sub	sp, #112	; 0x70
 8007626:	af00      	add	r7, sp, #0
 8007628:	60f8      	str	r0, [r7, #12]
 800762a:	60b9      	str	r1, [r7, #8]
 800762c:	603b      	str	r3, [r7, #0]
 800762e:	4613      	mov	r3, r2
 8007630:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007632:	e0a5      	b.n	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007634:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007636:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800763a:	f000 80a1 	beq.w	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800763e:	f7fb fc4d 	bl	8002edc <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800764a:	429a      	cmp	r2, r3
 800764c:	d302      	bcc.n	8007654 <UART_WaitOnFlagUntilTimeout+0x32>
 800764e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007650:	2b00      	cmp	r3, #0
 8007652:	d13e      	bne.n	80076d2 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800765c:	e853 3f00 	ldrex	r3, [r3]
 8007660:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007664:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007668:	667b      	str	r3, [r7, #100]	; 0x64
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007672:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007674:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007676:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007678:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800767a:	e841 2300 	strex	r3, r2, [r1]
 800767e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007680:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1e6      	bne.n	8007654 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	3308      	adds	r3, #8
 800768c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007698:	f023 0301 	bic.w	r3, r3, #1
 800769c:	663b      	str	r3, [r7, #96]	; 0x60
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3308      	adds	r3, #8
 80076a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80076a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80076a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80076ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80076b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e5      	bne.n	8007686 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2220      	movs	r2, #32
 80076be:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2220      	movs	r2, #32
 80076c4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80076ce:	2303      	movs	r3, #3
 80076d0:	e067      	b.n	80077a2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d04f      	beq.n	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	69db      	ldr	r3, [r3, #28]
 80076e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076ee:	d147      	bne.n	8007780 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80076f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007702:	e853 3f00 	ldrex	r3, [r3]
 8007706:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800770a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800770e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	461a      	mov	r2, r3
 8007716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007718:	637b      	str	r3, [r7, #52]	; 0x34
 800771a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800771c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800771e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007720:	e841 2300 	strex	r3, r2, [r1]
 8007724:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1e6      	bne.n	80076fa <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	3308      	adds	r3, #8
 8007732:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	e853 3f00 	ldrex	r3, [r3]
 800773a:	613b      	str	r3, [r7, #16]
   return(result);
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	f023 0301 	bic.w	r3, r3, #1
 8007742:	66bb      	str	r3, [r7, #104]	; 0x68
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3308      	adds	r3, #8
 800774a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800774c:	623a      	str	r2, [r7, #32]
 800774e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007750:	69f9      	ldr	r1, [r7, #28]
 8007752:	6a3a      	ldr	r2, [r7, #32]
 8007754:	e841 2300 	strex	r3, r2, [r1]
 8007758:	61bb      	str	r3, [r7, #24]
   return(result);
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1e5      	bne.n	800772c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2220      	movs	r2, #32
 8007764:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	2220      	movs	r2, #32
 800776a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	2220      	movs	r2, #32
 8007770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2200      	movs	r2, #0
 8007778:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e010      	b.n	80077a2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	69da      	ldr	r2, [r3, #28]
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4013      	ands	r3, r2
 800778a:	68ba      	ldr	r2, [r7, #8]
 800778c:	429a      	cmp	r2, r3
 800778e:	bf0c      	ite	eq
 8007790:	2301      	moveq	r3, #1
 8007792:	2300      	movne	r3, #0
 8007794:	b2db      	uxtb	r3, r3
 8007796:	461a      	mov	r2, r3
 8007798:	79fb      	ldrb	r3, [r7, #7]
 800779a:	429a      	cmp	r2, r3
 800779c:	f43f af4a 	beq.w	8007634 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80077a0:	2300      	movs	r3, #0
}
 80077a2:	4618      	mov	r0, r3
 80077a4:	3770      	adds	r7, #112	; 0x70
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
	...

080077ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b097      	sub	sp, #92	; 0x5c
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	4613      	mov	r3, r2
 80077b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	88fa      	ldrh	r2, [r7, #6]
 80077c4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	88fa      	ldrh	r2, [r7, #6]
 80077cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077de:	d10e      	bne.n	80077fe <UART_Start_Receive_IT+0x52>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	691b      	ldr	r3, [r3, #16]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d105      	bne.n	80077f4 <UART_Start_Receive_IT+0x48>
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 80077ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077f2:	e02d      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	22ff      	movs	r2, #255	; 0xff
 80077f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80077fc:	e028      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10d      	bne.n	8007822 <UART_Start_Receive_IT+0x76>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d104      	bne.n	8007818 <UART_Start_Receive_IT+0x6c>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	22ff      	movs	r2, #255	; 0xff
 8007812:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007816:	e01b      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	227f      	movs	r2, #127	; 0x7f
 800781c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007820:	e016      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800782a:	d10d      	bne.n	8007848 <UART_Start_Receive_IT+0x9c>
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d104      	bne.n	800783e <UART_Start_Receive_IT+0x92>
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	227f      	movs	r2, #127	; 0x7f
 8007838:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800783c:	e008      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	223f      	movs	r2, #63	; 0x3f
 8007842:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007846:	e003      	b.n	8007850 <UART_Start_Receive_IT+0xa4>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2200      	movs	r2, #0
 8007854:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2222      	movs	r2, #34	; 0x22
 800785c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3308      	adds	r3, #8
 8007864:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007868:	e853 3f00 	ldrex	r3, [r3]
 800786c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800786e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007870:	f043 0301 	orr.w	r3, r3, #1
 8007874:	657b      	str	r3, [r7, #84]	; 0x54
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3308      	adds	r3, #8
 800787c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800787e:	64ba      	str	r2, [r7, #72]	; 0x48
 8007880:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007882:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007884:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007886:	e841 2300 	strex	r3, r2, [r1]
 800788a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800788c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1e5      	bne.n	800785e <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800789a:	d107      	bne.n	80078ac <UART_Start_Receive_IT+0x100>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d103      	bne.n	80078ac <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	4a24      	ldr	r2, [pc, #144]	; (8007938 <UART_Start_Receive_IT+0x18c>)
 80078a8:	665a      	str	r2, [r3, #100]	; 0x64
 80078aa:	e002      	b.n	80078b2 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	4a23      	ldr	r2, [pc, #140]	; (800793c <UART_Start_Receive_IT+0x190>)
 80078b0:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	691b      	ldr	r3, [r3, #16]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d019      	beq.n	80078f6 <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ca:	e853 3f00 	ldrex	r3, [r3]
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80078d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	461a      	mov	r2, r3
 80078de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078e0:	637b      	str	r3, [r7, #52]	; 0x34
 80078e2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80078e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80078e8:	e841 2300 	strex	r3, r2, [r1]
 80078ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80078ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1e6      	bne.n	80078c2 <UART_Start_Receive_IT+0x116>
 80078f4:	e018      	b.n	8007928 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	e853 3f00 	ldrex	r3, [r3]
 8007902:	613b      	str	r3, [r7, #16]
   return(result);
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f043 0320 	orr.w	r3, r3, #32
 800790a:	653b      	str	r3, [r7, #80]	; 0x50
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	461a      	mov	r2, r3
 8007912:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007914:	623b      	str	r3, [r7, #32]
 8007916:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007918:	69f9      	ldr	r1, [r7, #28]
 800791a:	6a3a      	ldr	r2, [r7, #32]
 800791c:	e841 2300 	strex	r3, r2, [r1]
 8007920:	61bb      	str	r3, [r7, #24]
   return(result);
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1e6      	bne.n	80078f6 <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	375c      	adds	r7, #92	; 0x5c
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	08007be3 	.word	0x08007be3
 800793c:	08007a87 	.word	0x08007a87

08007940 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007940:	b480      	push	{r7}
 8007942:	b095      	sub	sp, #84	; 0x54
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800794e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007950:	e853 3f00 	ldrex	r3, [r3]
 8007954:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007958:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800795c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	461a      	mov	r2, r3
 8007964:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007966:	643b      	str	r3, [r7, #64]	; 0x40
 8007968:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800796c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800796e:	e841 2300 	strex	r3, r2, [r1]
 8007972:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007976:	2b00      	cmp	r3, #0
 8007978:	d1e6      	bne.n	8007948 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	3308      	adds	r3, #8
 8007980:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	e853 3f00 	ldrex	r3, [r3]
 8007988:	61fb      	str	r3, [r7, #28]
   return(result);
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	f023 0301 	bic.w	r3, r3, #1
 8007990:	64bb      	str	r3, [r7, #72]	; 0x48
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3308      	adds	r3, #8
 8007998:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800799a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800799c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80079a2:	e841 2300 	strex	r3, r2, [r1]
 80079a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e5      	bne.n	800797a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d118      	bne.n	80079e8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	e853 3f00 	ldrex	r3, [r3]
 80079c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80079c4:	68bb      	ldr	r3, [r7, #8]
 80079c6:	f023 0310 	bic.w	r3, r3, #16
 80079ca:	647b      	str	r3, [r7, #68]	; 0x44
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	461a      	mov	r2, r3
 80079d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079d4:	61bb      	str	r3, [r7, #24]
 80079d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079d8:	6979      	ldr	r1, [r7, #20]
 80079da:	69ba      	ldr	r2, [r7, #24]
 80079dc:	e841 2300 	strex	r3, r2, [r1]
 80079e0:	613b      	str	r3, [r7, #16]
   return(result);
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d1e6      	bne.n	80079b6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2220      	movs	r2, #32
 80079ec:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	665a      	str	r2, [r3, #100]	; 0x64
}
 80079fa:	bf00      	nop
 80079fc:	3754      	adds	r7, #84	; 0x54
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr

08007a06 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b084      	sub	sp, #16
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f7ff fa8f 	bl	8006f48 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a2a:	bf00      	nop
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}

08007a32 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b088      	sub	sp, #32
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	e853 3f00 	ldrex	r3, [r3]
 8007a46:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a4e:	61fb      	str	r3, [r7, #28]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	461a      	mov	r2, r3
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	61bb      	str	r3, [r7, #24]
 8007a5a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5c:	6979      	ldr	r1, [r7, #20]
 8007a5e:	69ba      	ldr	r2, [r7, #24]
 8007a60:	e841 2300 	strex	r3, r2, [r1]
 8007a64:	613b      	str	r3, [r7, #16]
   return(result);
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d1e6      	bne.n	8007a3a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2220      	movs	r2, #32
 8007a70:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7ff fa5b 	bl	8006f34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a7e:	bf00      	nop
 8007a80:	3720      	adds	r7, #32
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b096      	sub	sp, #88	; 0x58
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007a94:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a9c:	2b22      	cmp	r3, #34	; 0x22
 8007a9e:	f040 8094 	bne.w	8007bca <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa8:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007aac:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8007ab0:	b2d9      	uxtb	r1, r3
 8007ab2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007ab6:	b2da      	uxtb	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007abc:	400a      	ands	r2, r1
 8007abe:	b2d2      	uxtb	r2, r2
 8007ac0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	3b01      	subs	r3, #1
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d177      	bne.n	8007bda <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007af2:	e853 3f00 	ldrex	r3, [r3]
 8007af6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007afa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007afe:	653b      	str	r3, [r7, #80]	; 0x50
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	461a      	mov	r2, r3
 8007b06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b08:	647b      	str	r3, [r7, #68]	; 0x44
 8007b0a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b0e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b10:	e841 2300 	strex	r3, r2, [r1]
 8007b14:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1e6      	bne.n	8007aea <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	3308      	adds	r3, #8
 8007b22:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b26:	e853 3f00 	ldrex	r3, [r3]
 8007b2a:	623b      	str	r3, [r7, #32]
   return(result);
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	f023 0301 	bic.w	r3, r3, #1
 8007b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	3308      	adds	r3, #8
 8007b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b3c:	633a      	str	r2, [r7, #48]	; 0x30
 8007b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b40:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b44:	e841 2300 	strex	r3, r2, [r1]
 8007b48:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d1e5      	bne.n	8007b1c <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2220      	movs	r2, #32
 8007b54:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d12e      	bne.n	8007bc2 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	e853 3f00 	ldrex	r3, [r3]
 8007b76:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f023 0310 	bic.w	r3, r3, #16
 8007b7e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	461a      	mov	r2, r3
 8007b86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007b88:	61fb      	str	r3, [r7, #28]
 8007b8a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8c:	69b9      	ldr	r1, [r7, #24]
 8007b8e:	69fa      	ldr	r2, [r7, #28]
 8007b90:	e841 2300 	strex	r3, r2, [r1]
 8007b94:	617b      	str	r3, [r7, #20]
   return(result);
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d1e6      	bne.n	8007b6a <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f003 0310 	and.w	r3, r3, #16
 8007ba6:	2b10      	cmp	r3, #16
 8007ba8:	d103      	bne.n	8007bb2 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2210      	movs	r2, #16
 8007bb0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007bb8:	4619      	mov	r1, r3
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f7ff f9ce 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007bc0:	e00b      	b.n	8007bda <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f7fa f966 	bl	8001e94 <HAL_UART_RxCpltCallback>
}
 8007bc8:	e007      	b.n	8007bda <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	699a      	ldr	r2, [r3, #24]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f042 0208 	orr.w	r2, r2, #8
 8007bd8:	619a      	str	r2, [r3, #24]
}
 8007bda:	bf00      	nop
 8007bdc:	3758      	adds	r7, #88	; 0x58
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b096      	sub	sp, #88	; 0x58
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007bf0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007bf8:	2b22      	cmp	r3, #34	; 0x22
 8007bfa:	f040 8094 	bne.w	8007d26 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c04:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c0c:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8007c0e:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8007c12:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007c16:	4013      	ands	r3, r2
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c1c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c22:	1c9a      	adds	r2, r3, #2
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	3b01      	subs	r3, #1
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c40:	b29b      	uxth	r3, r3
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d177      	bne.n	8007d36 <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c4e:	e853 3f00 	ldrex	r3, [r3]
 8007c52:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c56:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	461a      	mov	r2, r3
 8007c62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c64:	643b      	str	r3, [r7, #64]	; 0x40
 8007c66:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c68:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c6a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c6c:	e841 2300 	strex	r3, r2, [r1]
 8007c70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d1e6      	bne.n	8007c46 <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	3308      	adds	r3, #8
 8007c7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c80:	6a3b      	ldr	r3, [r7, #32]
 8007c82:	e853 3f00 	ldrex	r3, [r3]
 8007c86:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	f023 0301 	bic.w	r3, r3, #1
 8007c8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	3308      	adds	r3, #8
 8007c96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ca0:	e841 2300 	strex	r3, r2, [r1]
 8007ca4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1e5      	bne.n	8007c78 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2220      	movs	r2, #32
 8007cb0:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d12e      	bne.n	8007d1e <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	e853 3f00 	ldrex	r3, [r3]
 8007cd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	f023 0310 	bic.w	r3, r3, #16
 8007cda:	647b      	str	r3, [r7, #68]	; 0x44
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	461a      	mov	r2, r3
 8007ce2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ce4:	61bb      	str	r3, [r7, #24]
 8007ce6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce8:	6979      	ldr	r1, [r7, #20]
 8007cea:	69ba      	ldr	r2, [r7, #24]
 8007cec:	e841 2300 	strex	r3, r2, [r1]
 8007cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d1e6      	bne.n	8007cc6 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	69db      	ldr	r3, [r3, #28]
 8007cfe:	f003 0310 	and.w	r3, r3, #16
 8007d02:	2b10      	cmp	r3, #16
 8007d04:	d103      	bne.n	8007d0e <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	2210      	movs	r2, #16
 8007d0c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007d14:	4619      	mov	r1, r3
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f7ff f920 	bl	8006f5c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007d1c:	e00b      	b.n	8007d36 <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f7fa f8b8 	bl	8001e94 <HAL_UART_RxCpltCallback>
}
 8007d24:	e007      	b.n	8007d36 <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	699a      	ldr	r2, [r3, #24]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f042 0208 	orr.w	r2, r2, #8
 8007d34:	619a      	str	r2, [r3, #24]
}
 8007d36:	bf00      	nop
 8007d38:	3758      	adds	r7, #88	; 0x58
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
	...

08007d40 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d40:	b084      	sub	sp, #16
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b084      	sub	sp, #16
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	f107 001c 	add.w	r0, r7, #28
 8007d4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d120      	bne.n	8007d9a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	68da      	ldr	r2, [r3, #12]
 8007d68:	4b20      	ldr	r3, [pc, #128]	; (8007dec <USB_CoreInit+0xac>)
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d105      	bne.n	8007d8e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68db      	ldr	r3, [r3, #12]
 8007d86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 fa92 	bl	80082b8 <USB_CoreReset>
 8007d94:	4603      	mov	r3, r0
 8007d96:	73fb      	strb	r3, [r7, #15]
 8007d98:	e010      	b.n	8007dbc <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	68db      	ldr	r3, [r3, #12]
 8007d9e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fa86 	bl	80082b8 <USB_CoreReset>
 8007dac:	4603      	mov	r3, r0
 8007dae:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d10b      	bne.n	8007dda <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	f043 0206 	orr.w	r2, r3, #6
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	f043 0220 	orr.w	r2, r3, #32
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ddc:	4618      	mov	r0, r3
 8007dde:	3710      	adds	r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007de6:	b004      	add	sp, #16
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop
 8007dec:	ffbdffbf 	.word	0xffbdffbf

08007df0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b083      	sub	sp, #12
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	689b      	ldr	r3, [r3, #8]
 8007dfc:	f023 0201 	bic.w	r2, r3, #1
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e04:	2300      	movs	r3, #0
}
 8007e06:	4618      	mov	r0, r3
 8007e08:	370c      	adds	r7, #12
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr

08007e12 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e12:	b580      	push	{r7, lr}
 8007e14:	b084      	sub	sp, #16
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	6078      	str	r0, [r7, #4]
 8007e1a:	460b      	mov	r3, r1
 8007e1c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68db      	ldr	r3, [r3, #12]
 8007e26:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e2e:	78fb      	ldrb	r3, [r7, #3]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d115      	bne.n	8007e60 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	68db      	ldr	r3, [r3, #12]
 8007e38:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e40:	2001      	movs	r0, #1
 8007e42:	f7fb f857 	bl	8002ef4 <HAL_Delay>
      ms++;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007e4c:	6878      	ldr	r0, [r7, #4]
 8007e4e:	f000 fa25 	bl	800829c <USB_GetMode>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d01e      	beq.n	8007e96 <USB_SetCurrentMode+0x84>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2b31      	cmp	r3, #49	; 0x31
 8007e5c:	d9f0      	bls.n	8007e40 <USB_SetCurrentMode+0x2e>
 8007e5e:	e01a      	b.n	8007e96 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e60:	78fb      	ldrb	r3, [r7, #3]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d115      	bne.n	8007e92 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68db      	ldr	r3, [r3, #12]
 8007e6a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e72:	2001      	movs	r0, #1
 8007e74:	f7fb f83e 	bl	8002ef4 <HAL_Delay>
      ms++;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f000 fa0c 	bl	800829c <USB_GetMode>
 8007e84:	4603      	mov	r3, r0
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d005      	beq.n	8007e96 <USB_SetCurrentMode+0x84>
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2b31      	cmp	r3, #49	; 0x31
 8007e8e:	d9f0      	bls.n	8007e72 <USB_SetCurrentMode+0x60>
 8007e90:	e001      	b.n	8007e96 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e005      	b.n	8007ea2 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2b32      	cmp	r3, #50	; 0x32
 8007e9a:	d101      	bne.n	8007ea0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e000      	b.n	8007ea2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}
	...

08007eac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007eac:	b084      	sub	sp, #16
 8007eae:	b580      	push	{r7, lr}
 8007eb0:	b086      	sub	sp, #24
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
 8007eb6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007eba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	613b      	str	r3, [r7, #16]
 8007eca:	e009      	b.n	8007ee0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	3340      	adds	r3, #64	; 0x40
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	4413      	add	r3, r2
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007eda:	693b      	ldr	r3, [r7, #16]
 8007edc:	3301      	adds	r3, #1
 8007ede:	613b      	str	r3, [r7, #16]
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	2b0e      	cmp	r3, #14
 8007ee4:	d9f2      	bls.n	8007ecc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007ee6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d11c      	bne.n	8007f26 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007efa:	f043 0302 	orr.w	r3, r3, #2
 8007efe:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f04:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	601a      	str	r2, [r3, #0]
 8007f24:	e005      	b.n	8007f32 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f2a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f38:	461a      	mov	r2, r3
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f44:	4619      	mov	r1, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	680b      	ldr	r3, [r1, #0]
 8007f50:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d10c      	bne.n	8007f72 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d104      	bne.n	8007f68 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007f5e:	2100      	movs	r1, #0
 8007f60:	6878      	ldr	r0, [r7, #4]
 8007f62:	f000 f961 	bl	8008228 <USB_SetDevSpeed>
 8007f66:	e008      	b.n	8007f7a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007f68:	2101      	movs	r1, #1
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f000 f95c 	bl	8008228 <USB_SetDevSpeed>
 8007f70:	e003      	b.n	8007f7a <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007f72:	2103      	movs	r1, #3
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f957 	bl	8008228 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f7a:	2110      	movs	r1, #16
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f8f3 	bl	8008168 <USB_FlushTxFifo>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d001      	beq.n	8007f8c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 f91d 	bl	80081cc <USB_FlushRxFifo>
 8007f92:	4603      	mov	r3, r0
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d001      	beq.n	8007f9c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fae:	461a      	mov	r2, r3
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fba:	461a      	mov	r2, r3
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	613b      	str	r3, [r7, #16]
 8007fc4:	e043      	b.n	800804e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	4413      	add	r3, r2
 8007fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fdc:	d118      	bne.n	8008010 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007fde:	693b      	ldr	r3, [r7, #16]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d10a      	bne.n	8007ffa <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	015a      	lsls	r2, r3, #5
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	4413      	add	r3, r2
 8007fec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ff6:	6013      	str	r3, [r2, #0]
 8007ff8:	e013      	b.n	8008022 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	015a      	lsls	r2, r3, #5
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	4413      	add	r3, r2
 8008002:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008006:	461a      	mov	r2, r3
 8008008:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800800c:	6013      	str	r3, [r2, #0]
 800800e:	e008      	b.n	8008022 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	015a      	lsls	r2, r3, #5
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	4413      	add	r3, r2
 8008018:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800801c:	461a      	mov	r2, r3
 800801e:	2300      	movs	r3, #0
 8008020:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	015a      	lsls	r2, r3, #5
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	4413      	add	r3, r2
 800802a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800802e:	461a      	mov	r2, r3
 8008030:	2300      	movs	r3, #0
 8008032:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	015a      	lsls	r2, r3, #5
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	4413      	add	r3, r2
 800803c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008040:	461a      	mov	r2, r3
 8008042:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008046:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008048:	693b      	ldr	r3, [r7, #16]
 800804a:	3301      	adds	r3, #1
 800804c:	613b      	str	r3, [r7, #16]
 800804e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	429a      	cmp	r2, r3
 8008054:	d3b7      	bcc.n	8007fc6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008056:	2300      	movs	r3, #0
 8008058:	613b      	str	r3, [r7, #16]
 800805a:	e043      	b.n	80080e4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	015a      	lsls	r2, r3, #5
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	4413      	add	r3, r2
 8008064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800806e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008072:	d118      	bne.n	80080a6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008074:	693b      	ldr	r3, [r7, #16]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10a      	bne.n	8008090 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	015a      	lsls	r2, r3, #5
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	4413      	add	r3, r2
 8008082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008086:	461a      	mov	r2, r3
 8008088:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800808c:	6013      	str	r3, [r2, #0]
 800808e:	e013      	b.n	80080b8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	015a      	lsls	r2, r3, #5
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	4413      	add	r3, r2
 8008098:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800809c:	461a      	mov	r2, r3
 800809e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80080a2:	6013      	str	r3, [r2, #0]
 80080a4:	e008      	b.n	80080b8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b2:	461a      	mov	r2, r3
 80080b4:	2300      	movs	r3, #0
 80080b6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	015a      	lsls	r2, r3, #5
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	4413      	add	r3, r2
 80080c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080c4:	461a      	mov	r2, r3
 80080c6:	2300      	movs	r3, #0
 80080c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80080ca:	693b      	ldr	r3, [r7, #16]
 80080cc:	015a      	lsls	r2, r3, #5
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	4413      	add	r3, r2
 80080d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080d6:	461a      	mov	r2, r3
 80080d8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80080dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080de:	693b      	ldr	r3, [r7, #16]
 80080e0:	3301      	adds	r3, #1
 80080e2:	613b      	str	r3, [r7, #16]
 80080e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e6:	693a      	ldr	r2, [r7, #16]
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d3b7      	bcc.n	800805c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	68fa      	ldr	r2, [r7, #12]
 80080f6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80080fa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080fe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800810c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800810e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008110:	2b00      	cmp	r3, #0
 8008112:	d105      	bne.n	8008120 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	f043 0210 	orr.w	r2, r3, #16
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	699a      	ldr	r2, [r3, #24]
 8008124:	4b0e      	ldr	r3, [pc, #56]	; (8008160 <USB_DevInit+0x2b4>)
 8008126:	4313      	orrs	r3, r2
 8008128:	687a      	ldr	r2, [r7, #4]
 800812a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800812c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800812e:	2b00      	cmp	r3, #0
 8008130:	d005      	beq.n	800813e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	f043 0208 	orr.w	r2, r3, #8
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800813e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008140:	2b01      	cmp	r3, #1
 8008142:	d105      	bne.n	8008150 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	699a      	ldr	r2, [r3, #24]
 8008148:	4b06      	ldr	r3, [pc, #24]	; (8008164 <USB_DevInit+0x2b8>)
 800814a:	4313      	orrs	r3, r2
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008150:	7dfb      	ldrb	r3, [r7, #23]
}
 8008152:	4618      	mov	r0, r3
 8008154:	3718      	adds	r7, #24
 8008156:	46bd      	mov	sp, r7
 8008158:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800815c:	b004      	add	sp, #16
 800815e:	4770      	bx	lr
 8008160:	803c3800 	.word	0x803c3800
 8008164:	40000004 	.word	0x40000004

08008168 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008172:	2300      	movs	r3, #0
 8008174:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	3301      	adds	r3, #1
 800817a:	60fb      	str	r3, [r7, #12]
 800817c:	4a12      	ldr	r2, [pc, #72]	; (80081c8 <USB_FlushTxFifo+0x60>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d901      	bls.n	8008186 <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008182:	2303      	movs	r3, #3
 8008184:	e01a      	b.n	80081bc <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	2b00      	cmp	r3, #0
 800818c:	daf3      	bge.n	8008176 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800818e:	2300      	movs	r3, #0
 8008190:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	019b      	lsls	r3, r3, #6
 8008196:	f043 0220 	orr.w	r2, r3, #32
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	3301      	adds	r3, #1
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	4a08      	ldr	r2, [pc, #32]	; (80081c8 <USB_FlushTxFifo+0x60>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d901      	bls.n	80081ae <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 80081aa:	2303      	movs	r3, #3
 80081ac:	e006      	b.n	80081bc <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	f003 0320 	and.w	r3, r3, #32
 80081b6:	2b20      	cmp	r3, #32
 80081b8:	d0f1      	beq.n	800819e <USB_FlushTxFifo+0x36>

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr
 80081c8:	00030d40 	.word	0x00030d40

080081cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	3301      	adds	r3, #1
 80081dc:	60fb      	str	r3, [r7, #12]
 80081de:	4a11      	ldr	r2, [pc, #68]	; (8008224 <USB_FlushRxFifo+0x58>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d901      	bls.n	80081e8 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e017      	b.n	8008218 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	691b      	ldr	r3, [r3, #16]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	daf3      	bge.n	80081d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80081f0:	2300      	movs	r3, #0
 80081f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2210      	movs	r2, #16
 80081f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	3301      	adds	r3, #1
 80081fe:	60fb      	str	r3, [r7, #12]
 8008200:	4a08      	ldr	r2, [pc, #32]	; (8008224 <USB_FlushRxFifo+0x58>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d901      	bls.n	800820a <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8008206:	2303      	movs	r3, #3
 8008208:	e006      	b.n	8008218 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	691b      	ldr	r3, [r3, #16]
 800820e:	f003 0310 	and.w	r3, r3, #16
 8008212:	2b10      	cmp	r3, #16
 8008214:	d0f1      	beq.n	80081fa <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8008216:	2300      	movs	r3, #0
}
 8008218:	4618      	mov	r0, r3
 800821a:	3714      	adds	r7, #20
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr
 8008224:	00030d40 	.word	0x00030d40

08008228 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008228:	b480      	push	{r7}
 800822a:	b085      	sub	sp, #20
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	460b      	mov	r3, r1
 8008232:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	78fb      	ldrb	r3, [r7, #3]
 8008242:	68f9      	ldr	r1, [r7, #12]
 8008244:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008248:	4313      	orrs	r3, r2
 800824a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	4618      	mov	r0, r3
 8008250:	3714      	adds	r7, #20
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800825a:	b480      	push	{r7}
 800825c:	b085      	sub	sp, #20
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008274:	f023 0303 	bic.w	r3, r3, #3
 8008278:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008288:	f043 0302 	orr.w	r3, r3, #2
 800828c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800828e:	2300      	movs	r3, #0
}
 8008290:	4618      	mov	r0, r3
 8008292:	3714      	adds	r7, #20
 8008294:	46bd      	mov	sp, r7
 8008296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829a:	4770      	bx	lr

0800829c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	f003 0301 	and.w	r3, r3, #1
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	370c      	adds	r7, #12
 80082b0:	46bd      	mov	sp, r7
 80082b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b6:	4770      	bx	lr

080082b8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082c0:	2300      	movs	r3, #0
 80082c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	3301      	adds	r3, #1
 80082c8:	60fb      	str	r3, [r7, #12]
 80082ca:	4a13      	ldr	r2, [pc, #76]	; (8008318 <USB_CoreReset+0x60>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d901      	bls.n	80082d4 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80082d0:	2303      	movs	r3, #3
 80082d2:	e01a      	b.n	800830a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	691b      	ldr	r3, [r3, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	daf3      	bge.n	80082c4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80082dc:	2300      	movs	r3, #0
 80082de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	f043 0201 	orr.w	r2, r3, #1
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	3301      	adds	r3, #1
 80082f0:	60fb      	str	r3, [r7, #12]
 80082f2:	4a09      	ldr	r2, [pc, #36]	; (8008318 <USB_CoreReset+0x60>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d901      	bls.n	80082fc <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80082f8:	2303      	movs	r3, #3
 80082fa:	e006      	b.n	800830a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	691b      	ldr	r3, [r3, #16]
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	2b01      	cmp	r3, #1
 8008306:	d0f1      	beq.n	80082ec <USB_CoreReset+0x34>

  return HAL_OK;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
 8008316:	bf00      	nop
 8008318:	00030d40 	.word	0x00030d40

0800831c <arm_pid_reset_f32>:
 800831c:	2300      	movs	r3, #0
 800831e:	60c3      	str	r3, [r0, #12]
 8008320:	6103      	str	r3, [r0, #16]
 8008322:	6143      	str	r3, [r0, #20]
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop

08008328 <arm_pid_init_f32>:
 8008328:	ed90 7a08 	vldr	s14, [r0, #32]
 800832c:	edd0 7a06 	vldr	s15, [r0, #24]
 8008330:	ed90 6a07 	vldr	s12, [r0, #28]
 8008334:	eef1 6a67 	vneg.f32	s13, s15
 8008338:	ed80 7a02 	vstr	s14, [r0, #8]
 800833c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8008340:	ee37 6a07 	vadd.f32	s12, s14, s14
 8008344:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008348:	ee36 7ac6 	vsub.f32	s14, s13, s12
 800834c:	edc0 7a00 	vstr	s15, [r0]
 8008350:	ed80 7a01 	vstr	s14, [r0, #4]
 8008354:	b901      	cbnz	r1, 8008358 <arm_pid_init_f32+0x30>
 8008356:	4770      	bx	lr
 8008358:	2300      	movs	r3, #0
 800835a:	60c3      	str	r3, [r0, #12]
 800835c:	6103      	str	r3, [r0, #16]
 800835e:	6143      	str	r3, [r0, #20]
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop

08008364 <__errno>:
 8008364:	4b01      	ldr	r3, [pc, #4]	; (800836c <__errno+0x8>)
 8008366:	6818      	ldr	r0, [r3, #0]
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	2000005c 	.word	0x2000005c

08008370 <__libc_init_array>:
 8008370:	b570      	push	{r4, r5, r6, lr}
 8008372:	4d0d      	ldr	r5, [pc, #52]	; (80083a8 <__libc_init_array+0x38>)
 8008374:	4c0d      	ldr	r4, [pc, #52]	; (80083ac <__libc_init_array+0x3c>)
 8008376:	1b64      	subs	r4, r4, r5
 8008378:	10a4      	asrs	r4, r4, #2
 800837a:	2600      	movs	r6, #0
 800837c:	42a6      	cmp	r6, r4
 800837e:	d109      	bne.n	8008394 <__libc_init_array+0x24>
 8008380:	4d0b      	ldr	r5, [pc, #44]	; (80083b0 <__libc_init_array+0x40>)
 8008382:	4c0c      	ldr	r4, [pc, #48]	; (80083b4 <__libc_init_array+0x44>)
 8008384:	f004 ffb0 	bl	800d2e8 <_init>
 8008388:	1b64      	subs	r4, r4, r5
 800838a:	10a4      	asrs	r4, r4, #2
 800838c:	2600      	movs	r6, #0
 800838e:	42a6      	cmp	r6, r4
 8008390:	d105      	bne.n	800839e <__libc_init_array+0x2e>
 8008392:	bd70      	pop	{r4, r5, r6, pc}
 8008394:	f855 3b04 	ldr.w	r3, [r5], #4
 8008398:	4798      	blx	r3
 800839a:	3601      	adds	r6, #1
 800839c:	e7ee      	b.n	800837c <__libc_init_array+0xc>
 800839e:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a2:	4798      	blx	r3
 80083a4:	3601      	adds	r6, #1
 80083a6:	e7f2      	b.n	800838e <__libc_init_array+0x1e>
 80083a8:	0800d864 	.word	0x0800d864
 80083ac:	0800d864 	.word	0x0800d864
 80083b0:	0800d864 	.word	0x0800d864
 80083b4:	0800d868 	.word	0x0800d868

080083b8 <memcpy>:
 80083b8:	440a      	add	r2, r1
 80083ba:	4291      	cmp	r1, r2
 80083bc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80083c0:	d100      	bne.n	80083c4 <memcpy+0xc>
 80083c2:	4770      	bx	lr
 80083c4:	b510      	push	{r4, lr}
 80083c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083ce:	4291      	cmp	r1, r2
 80083d0:	d1f9      	bne.n	80083c6 <memcpy+0xe>
 80083d2:	bd10      	pop	{r4, pc}

080083d4 <memset>:
 80083d4:	4402      	add	r2, r0
 80083d6:	4603      	mov	r3, r0
 80083d8:	4293      	cmp	r3, r2
 80083da:	d100      	bne.n	80083de <memset+0xa>
 80083dc:	4770      	bx	lr
 80083de:	f803 1b01 	strb.w	r1, [r3], #1
 80083e2:	e7f9      	b.n	80083d8 <memset+0x4>

080083e4 <__cvt>:
 80083e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80083e6:	ed2d 8b02 	vpush	{d8}
 80083ea:	eeb0 8b40 	vmov.f64	d8, d0
 80083ee:	b085      	sub	sp, #20
 80083f0:	4617      	mov	r7, r2
 80083f2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80083f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80083f6:	ee18 2a90 	vmov	r2, s17
 80083fa:	f025 0520 	bic.w	r5, r5, #32
 80083fe:	2a00      	cmp	r2, #0
 8008400:	bfb6      	itet	lt
 8008402:	222d      	movlt	r2, #45	; 0x2d
 8008404:	2200      	movge	r2, #0
 8008406:	eeb1 8b40 	vneglt.f64	d8, d0
 800840a:	2d46      	cmp	r5, #70	; 0x46
 800840c:	460c      	mov	r4, r1
 800840e:	701a      	strb	r2, [r3, #0]
 8008410:	d004      	beq.n	800841c <__cvt+0x38>
 8008412:	2d45      	cmp	r5, #69	; 0x45
 8008414:	d100      	bne.n	8008418 <__cvt+0x34>
 8008416:	3401      	adds	r4, #1
 8008418:	2102      	movs	r1, #2
 800841a:	e000      	b.n	800841e <__cvt+0x3a>
 800841c:	2103      	movs	r1, #3
 800841e:	ab03      	add	r3, sp, #12
 8008420:	9301      	str	r3, [sp, #4]
 8008422:	ab02      	add	r3, sp, #8
 8008424:	9300      	str	r3, [sp, #0]
 8008426:	4622      	mov	r2, r4
 8008428:	4633      	mov	r3, r6
 800842a:	eeb0 0b48 	vmov.f64	d0, d8
 800842e:	f001 fde3 	bl	8009ff8 <_dtoa_r>
 8008432:	2d47      	cmp	r5, #71	; 0x47
 8008434:	d109      	bne.n	800844a <__cvt+0x66>
 8008436:	07fb      	lsls	r3, r7, #31
 8008438:	d407      	bmi.n	800844a <__cvt+0x66>
 800843a:	9b03      	ldr	r3, [sp, #12]
 800843c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800843e:	1a1b      	subs	r3, r3, r0
 8008440:	6013      	str	r3, [r2, #0]
 8008442:	b005      	add	sp, #20
 8008444:	ecbd 8b02 	vpop	{d8}
 8008448:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800844a:	2d46      	cmp	r5, #70	; 0x46
 800844c:	eb00 0204 	add.w	r2, r0, r4
 8008450:	d10c      	bne.n	800846c <__cvt+0x88>
 8008452:	7803      	ldrb	r3, [r0, #0]
 8008454:	2b30      	cmp	r3, #48	; 0x30
 8008456:	d107      	bne.n	8008468 <__cvt+0x84>
 8008458:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800845c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008460:	bf1c      	itt	ne
 8008462:	f1c4 0401 	rsbne	r4, r4, #1
 8008466:	6034      	strne	r4, [r6, #0]
 8008468:	6833      	ldr	r3, [r6, #0]
 800846a:	441a      	add	r2, r3
 800846c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008474:	bf08      	it	eq
 8008476:	9203      	streq	r2, [sp, #12]
 8008478:	2130      	movs	r1, #48	; 0x30
 800847a:	9b03      	ldr	r3, [sp, #12]
 800847c:	4293      	cmp	r3, r2
 800847e:	d2dc      	bcs.n	800843a <__cvt+0x56>
 8008480:	1c5c      	adds	r4, r3, #1
 8008482:	9403      	str	r4, [sp, #12]
 8008484:	7019      	strb	r1, [r3, #0]
 8008486:	e7f8      	b.n	800847a <__cvt+0x96>

08008488 <__exponent>:
 8008488:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800848a:	4603      	mov	r3, r0
 800848c:	2900      	cmp	r1, #0
 800848e:	bfb8      	it	lt
 8008490:	4249      	neglt	r1, r1
 8008492:	f803 2b02 	strb.w	r2, [r3], #2
 8008496:	bfb4      	ite	lt
 8008498:	222d      	movlt	r2, #45	; 0x2d
 800849a:	222b      	movge	r2, #43	; 0x2b
 800849c:	2909      	cmp	r1, #9
 800849e:	7042      	strb	r2, [r0, #1]
 80084a0:	dd2a      	ble.n	80084f8 <__exponent+0x70>
 80084a2:	f10d 0407 	add.w	r4, sp, #7
 80084a6:	46a4      	mov	ip, r4
 80084a8:	270a      	movs	r7, #10
 80084aa:	46a6      	mov	lr, r4
 80084ac:	460a      	mov	r2, r1
 80084ae:	fb91 f6f7 	sdiv	r6, r1, r7
 80084b2:	fb07 1516 	mls	r5, r7, r6, r1
 80084b6:	3530      	adds	r5, #48	; 0x30
 80084b8:	2a63      	cmp	r2, #99	; 0x63
 80084ba:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80084be:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80084c2:	4631      	mov	r1, r6
 80084c4:	dcf1      	bgt.n	80084aa <__exponent+0x22>
 80084c6:	3130      	adds	r1, #48	; 0x30
 80084c8:	f1ae 0502 	sub.w	r5, lr, #2
 80084cc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80084d0:	1c44      	adds	r4, r0, #1
 80084d2:	4629      	mov	r1, r5
 80084d4:	4561      	cmp	r1, ip
 80084d6:	d30a      	bcc.n	80084ee <__exponent+0x66>
 80084d8:	f10d 0209 	add.w	r2, sp, #9
 80084dc:	eba2 020e 	sub.w	r2, r2, lr
 80084e0:	4565      	cmp	r5, ip
 80084e2:	bf88      	it	hi
 80084e4:	2200      	movhi	r2, #0
 80084e6:	4413      	add	r3, r2
 80084e8:	1a18      	subs	r0, r3, r0
 80084ea:	b003      	add	sp, #12
 80084ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80084f2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80084f6:	e7ed      	b.n	80084d4 <__exponent+0x4c>
 80084f8:	2330      	movs	r3, #48	; 0x30
 80084fa:	3130      	adds	r1, #48	; 0x30
 80084fc:	7083      	strb	r3, [r0, #2]
 80084fe:	70c1      	strb	r1, [r0, #3]
 8008500:	1d03      	adds	r3, r0, #4
 8008502:	e7f1      	b.n	80084e8 <__exponent+0x60>
 8008504:	0000      	movs	r0, r0
	...

08008508 <_printf_float>:
 8008508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850c:	b08b      	sub	sp, #44	; 0x2c
 800850e:	460c      	mov	r4, r1
 8008510:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8008514:	4616      	mov	r6, r2
 8008516:	461f      	mov	r7, r3
 8008518:	4605      	mov	r5, r0
 800851a:	f002 fe5f 	bl	800b1dc <_localeconv_r>
 800851e:	f8d0 b000 	ldr.w	fp, [r0]
 8008522:	4658      	mov	r0, fp
 8008524:	f7f7 fe8c 	bl	8000240 <strlen>
 8008528:	2300      	movs	r3, #0
 800852a:	9308      	str	r3, [sp, #32]
 800852c:	f8d8 3000 	ldr.w	r3, [r8]
 8008530:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008534:	6822      	ldr	r2, [r4, #0]
 8008536:	3307      	adds	r3, #7
 8008538:	f023 0307 	bic.w	r3, r3, #7
 800853c:	f103 0108 	add.w	r1, r3, #8
 8008540:	f8c8 1000 	str.w	r1, [r8]
 8008544:	4682      	mov	sl, r0
 8008546:	e9d3 0100 	ldrd	r0, r1, [r3]
 800854a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800854e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 80087b0 <_printf_float+0x2a8>
 8008552:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8008556:	eeb0 6bc0 	vabs.f64	d6, d0
 800855a:	eeb4 6b47 	vcmp.f64	d6, d7
 800855e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008562:	dd24      	ble.n	80085ae <_printf_float+0xa6>
 8008564:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800856c:	d502      	bpl.n	8008574 <_printf_float+0x6c>
 800856e:	232d      	movs	r3, #45	; 0x2d
 8008570:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008574:	4b90      	ldr	r3, [pc, #576]	; (80087b8 <_printf_float+0x2b0>)
 8008576:	4891      	ldr	r0, [pc, #580]	; (80087bc <_printf_float+0x2b4>)
 8008578:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800857c:	bf94      	ite	ls
 800857e:	4698      	movls	r8, r3
 8008580:	4680      	movhi	r8, r0
 8008582:	2303      	movs	r3, #3
 8008584:	6123      	str	r3, [r4, #16]
 8008586:	f022 0204 	bic.w	r2, r2, #4
 800858a:	2300      	movs	r3, #0
 800858c:	6022      	str	r2, [r4, #0]
 800858e:	9304      	str	r3, [sp, #16]
 8008590:	9700      	str	r7, [sp, #0]
 8008592:	4633      	mov	r3, r6
 8008594:	aa09      	add	r2, sp, #36	; 0x24
 8008596:	4621      	mov	r1, r4
 8008598:	4628      	mov	r0, r5
 800859a:	f000 f9d3 	bl	8008944 <_printf_common>
 800859e:	3001      	adds	r0, #1
 80085a0:	f040 808a 	bne.w	80086b8 <_printf_float+0x1b0>
 80085a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085a8:	b00b      	add	sp, #44	; 0x2c
 80085aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085ae:	eeb4 0b40 	vcmp.f64	d0, d0
 80085b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085b6:	d709      	bvc.n	80085cc <_printf_float+0xc4>
 80085b8:	ee10 3a90 	vmov	r3, s1
 80085bc:	2b00      	cmp	r3, #0
 80085be:	bfbc      	itt	lt
 80085c0:	232d      	movlt	r3, #45	; 0x2d
 80085c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80085c6:	487e      	ldr	r0, [pc, #504]	; (80087c0 <_printf_float+0x2b8>)
 80085c8:	4b7e      	ldr	r3, [pc, #504]	; (80087c4 <_printf_float+0x2bc>)
 80085ca:	e7d5      	b.n	8008578 <_printf_float+0x70>
 80085cc:	6863      	ldr	r3, [r4, #4]
 80085ce:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80085d2:	9104      	str	r1, [sp, #16]
 80085d4:	1c59      	adds	r1, r3, #1
 80085d6:	d13c      	bne.n	8008652 <_printf_float+0x14a>
 80085d8:	2306      	movs	r3, #6
 80085da:	6063      	str	r3, [r4, #4]
 80085dc:	2300      	movs	r3, #0
 80085de:	9303      	str	r3, [sp, #12]
 80085e0:	ab08      	add	r3, sp, #32
 80085e2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80085e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80085ea:	ab07      	add	r3, sp, #28
 80085ec:	6861      	ldr	r1, [r4, #4]
 80085ee:	9300      	str	r3, [sp, #0]
 80085f0:	6022      	str	r2, [r4, #0]
 80085f2:	f10d 031b 	add.w	r3, sp, #27
 80085f6:	4628      	mov	r0, r5
 80085f8:	f7ff fef4 	bl	80083e4 <__cvt>
 80085fc:	9b04      	ldr	r3, [sp, #16]
 80085fe:	9907      	ldr	r1, [sp, #28]
 8008600:	2b47      	cmp	r3, #71	; 0x47
 8008602:	4680      	mov	r8, r0
 8008604:	d108      	bne.n	8008618 <_printf_float+0x110>
 8008606:	1cc8      	adds	r0, r1, #3
 8008608:	db02      	blt.n	8008610 <_printf_float+0x108>
 800860a:	6863      	ldr	r3, [r4, #4]
 800860c:	4299      	cmp	r1, r3
 800860e:	dd41      	ble.n	8008694 <_printf_float+0x18c>
 8008610:	f1a9 0902 	sub.w	r9, r9, #2
 8008614:	fa5f f989 	uxtb.w	r9, r9
 8008618:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800861c:	d820      	bhi.n	8008660 <_printf_float+0x158>
 800861e:	3901      	subs	r1, #1
 8008620:	464a      	mov	r2, r9
 8008622:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008626:	9107      	str	r1, [sp, #28]
 8008628:	f7ff ff2e 	bl	8008488 <__exponent>
 800862c:	9a08      	ldr	r2, [sp, #32]
 800862e:	9004      	str	r0, [sp, #16]
 8008630:	1813      	adds	r3, r2, r0
 8008632:	2a01      	cmp	r2, #1
 8008634:	6123      	str	r3, [r4, #16]
 8008636:	dc02      	bgt.n	800863e <_printf_float+0x136>
 8008638:	6822      	ldr	r2, [r4, #0]
 800863a:	07d2      	lsls	r2, r2, #31
 800863c:	d501      	bpl.n	8008642 <_printf_float+0x13a>
 800863e:	3301      	adds	r3, #1
 8008640:	6123      	str	r3, [r4, #16]
 8008642:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d0a2      	beq.n	8008590 <_printf_float+0x88>
 800864a:	232d      	movs	r3, #45	; 0x2d
 800864c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008650:	e79e      	b.n	8008590 <_printf_float+0x88>
 8008652:	9904      	ldr	r1, [sp, #16]
 8008654:	2947      	cmp	r1, #71	; 0x47
 8008656:	d1c1      	bne.n	80085dc <_printf_float+0xd4>
 8008658:	2b00      	cmp	r3, #0
 800865a:	d1bf      	bne.n	80085dc <_printf_float+0xd4>
 800865c:	2301      	movs	r3, #1
 800865e:	e7bc      	b.n	80085da <_printf_float+0xd2>
 8008660:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008664:	d118      	bne.n	8008698 <_printf_float+0x190>
 8008666:	2900      	cmp	r1, #0
 8008668:	6863      	ldr	r3, [r4, #4]
 800866a:	dd0b      	ble.n	8008684 <_printf_float+0x17c>
 800866c:	6121      	str	r1, [r4, #16]
 800866e:	b913      	cbnz	r3, 8008676 <_printf_float+0x16e>
 8008670:	6822      	ldr	r2, [r4, #0]
 8008672:	07d0      	lsls	r0, r2, #31
 8008674:	d502      	bpl.n	800867c <_printf_float+0x174>
 8008676:	3301      	adds	r3, #1
 8008678:	440b      	add	r3, r1
 800867a:	6123      	str	r3, [r4, #16]
 800867c:	2300      	movs	r3, #0
 800867e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008680:	9304      	str	r3, [sp, #16]
 8008682:	e7de      	b.n	8008642 <_printf_float+0x13a>
 8008684:	b913      	cbnz	r3, 800868c <_printf_float+0x184>
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	07d2      	lsls	r2, r2, #31
 800868a:	d501      	bpl.n	8008690 <_printf_float+0x188>
 800868c:	3302      	adds	r3, #2
 800868e:	e7f4      	b.n	800867a <_printf_float+0x172>
 8008690:	2301      	movs	r3, #1
 8008692:	e7f2      	b.n	800867a <_printf_float+0x172>
 8008694:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008698:	9b08      	ldr	r3, [sp, #32]
 800869a:	4299      	cmp	r1, r3
 800869c:	db05      	blt.n	80086aa <_printf_float+0x1a2>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	6121      	str	r1, [r4, #16]
 80086a2:	07d8      	lsls	r0, r3, #31
 80086a4:	d5ea      	bpl.n	800867c <_printf_float+0x174>
 80086a6:	1c4b      	adds	r3, r1, #1
 80086a8:	e7e7      	b.n	800867a <_printf_float+0x172>
 80086aa:	2900      	cmp	r1, #0
 80086ac:	bfd4      	ite	le
 80086ae:	f1c1 0202 	rsble	r2, r1, #2
 80086b2:	2201      	movgt	r2, #1
 80086b4:	4413      	add	r3, r2
 80086b6:	e7e0      	b.n	800867a <_printf_float+0x172>
 80086b8:	6823      	ldr	r3, [r4, #0]
 80086ba:	055a      	lsls	r2, r3, #21
 80086bc:	d407      	bmi.n	80086ce <_printf_float+0x1c6>
 80086be:	6923      	ldr	r3, [r4, #16]
 80086c0:	4642      	mov	r2, r8
 80086c2:	4631      	mov	r1, r6
 80086c4:	4628      	mov	r0, r5
 80086c6:	47b8      	blx	r7
 80086c8:	3001      	adds	r0, #1
 80086ca:	d12a      	bne.n	8008722 <_printf_float+0x21a>
 80086cc:	e76a      	b.n	80085a4 <_printf_float+0x9c>
 80086ce:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80086d2:	f240 80e2 	bls.w	800889a <_printf_float+0x392>
 80086d6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80086da:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80086de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086e2:	d133      	bne.n	800874c <_printf_float+0x244>
 80086e4:	4a38      	ldr	r2, [pc, #224]	; (80087c8 <_printf_float+0x2c0>)
 80086e6:	2301      	movs	r3, #1
 80086e8:	4631      	mov	r1, r6
 80086ea:	4628      	mov	r0, r5
 80086ec:	47b8      	blx	r7
 80086ee:	3001      	adds	r0, #1
 80086f0:	f43f af58 	beq.w	80085a4 <_printf_float+0x9c>
 80086f4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	db02      	blt.n	8008702 <_printf_float+0x1fa>
 80086fc:	6823      	ldr	r3, [r4, #0]
 80086fe:	07d8      	lsls	r0, r3, #31
 8008700:	d50f      	bpl.n	8008722 <_printf_float+0x21a>
 8008702:	4653      	mov	r3, sl
 8008704:	465a      	mov	r2, fp
 8008706:	4631      	mov	r1, r6
 8008708:	4628      	mov	r0, r5
 800870a:	47b8      	blx	r7
 800870c:	3001      	adds	r0, #1
 800870e:	f43f af49 	beq.w	80085a4 <_printf_float+0x9c>
 8008712:	f04f 0800 	mov.w	r8, #0
 8008716:	f104 091a 	add.w	r9, r4, #26
 800871a:	9b08      	ldr	r3, [sp, #32]
 800871c:	3b01      	subs	r3, #1
 800871e:	4543      	cmp	r3, r8
 8008720:	dc09      	bgt.n	8008736 <_printf_float+0x22e>
 8008722:	6823      	ldr	r3, [r4, #0]
 8008724:	079b      	lsls	r3, r3, #30
 8008726:	f100 8108 	bmi.w	800893a <_printf_float+0x432>
 800872a:	68e0      	ldr	r0, [r4, #12]
 800872c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800872e:	4298      	cmp	r0, r3
 8008730:	bfb8      	it	lt
 8008732:	4618      	movlt	r0, r3
 8008734:	e738      	b.n	80085a8 <_printf_float+0xa0>
 8008736:	2301      	movs	r3, #1
 8008738:	464a      	mov	r2, r9
 800873a:	4631      	mov	r1, r6
 800873c:	4628      	mov	r0, r5
 800873e:	47b8      	blx	r7
 8008740:	3001      	adds	r0, #1
 8008742:	f43f af2f 	beq.w	80085a4 <_printf_float+0x9c>
 8008746:	f108 0801 	add.w	r8, r8, #1
 800874a:	e7e6      	b.n	800871a <_printf_float+0x212>
 800874c:	9b07      	ldr	r3, [sp, #28]
 800874e:	2b00      	cmp	r3, #0
 8008750:	dc3c      	bgt.n	80087cc <_printf_float+0x2c4>
 8008752:	4a1d      	ldr	r2, [pc, #116]	; (80087c8 <_printf_float+0x2c0>)
 8008754:	2301      	movs	r3, #1
 8008756:	4631      	mov	r1, r6
 8008758:	4628      	mov	r0, r5
 800875a:	47b8      	blx	r7
 800875c:	3001      	adds	r0, #1
 800875e:	f43f af21 	beq.w	80085a4 <_printf_float+0x9c>
 8008762:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008766:	4313      	orrs	r3, r2
 8008768:	d102      	bne.n	8008770 <_printf_float+0x268>
 800876a:	6823      	ldr	r3, [r4, #0]
 800876c:	07d9      	lsls	r1, r3, #31
 800876e:	d5d8      	bpl.n	8008722 <_printf_float+0x21a>
 8008770:	4653      	mov	r3, sl
 8008772:	465a      	mov	r2, fp
 8008774:	4631      	mov	r1, r6
 8008776:	4628      	mov	r0, r5
 8008778:	47b8      	blx	r7
 800877a:	3001      	adds	r0, #1
 800877c:	f43f af12 	beq.w	80085a4 <_printf_float+0x9c>
 8008780:	f04f 0900 	mov.w	r9, #0
 8008784:	f104 0a1a 	add.w	sl, r4, #26
 8008788:	9b07      	ldr	r3, [sp, #28]
 800878a:	425b      	negs	r3, r3
 800878c:	454b      	cmp	r3, r9
 800878e:	dc01      	bgt.n	8008794 <_printf_float+0x28c>
 8008790:	9b08      	ldr	r3, [sp, #32]
 8008792:	e795      	b.n	80086c0 <_printf_float+0x1b8>
 8008794:	2301      	movs	r3, #1
 8008796:	4652      	mov	r2, sl
 8008798:	4631      	mov	r1, r6
 800879a:	4628      	mov	r0, r5
 800879c:	47b8      	blx	r7
 800879e:	3001      	adds	r0, #1
 80087a0:	f43f af00 	beq.w	80085a4 <_printf_float+0x9c>
 80087a4:	f109 0901 	add.w	r9, r9, #1
 80087a8:	e7ee      	b.n	8008788 <_printf_float+0x280>
 80087aa:	bf00      	nop
 80087ac:	f3af 8000 	nop.w
 80087b0:	ffffffff 	.word	0xffffffff
 80087b4:	7fefffff 	.word	0x7fefffff
 80087b8:	0800d398 	.word	0x0800d398
 80087bc:	0800d39c 	.word	0x0800d39c
 80087c0:	0800d3a4 	.word	0x0800d3a4
 80087c4:	0800d3a0 	.word	0x0800d3a0
 80087c8:	0800d7a9 	.word	0x0800d7a9
 80087cc:	9a08      	ldr	r2, [sp, #32]
 80087ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087d0:	429a      	cmp	r2, r3
 80087d2:	bfa8      	it	ge
 80087d4:	461a      	movge	r2, r3
 80087d6:	2a00      	cmp	r2, #0
 80087d8:	4691      	mov	r9, r2
 80087da:	dc38      	bgt.n	800884e <_printf_float+0x346>
 80087dc:	2300      	movs	r3, #0
 80087de:	9305      	str	r3, [sp, #20]
 80087e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087e4:	f104 021a 	add.w	r2, r4, #26
 80087e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087ea:	9905      	ldr	r1, [sp, #20]
 80087ec:	9304      	str	r3, [sp, #16]
 80087ee:	eba3 0309 	sub.w	r3, r3, r9
 80087f2:	428b      	cmp	r3, r1
 80087f4:	dc33      	bgt.n	800885e <_printf_float+0x356>
 80087f6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	db3c      	blt.n	8008878 <_printf_float+0x370>
 80087fe:	6823      	ldr	r3, [r4, #0]
 8008800:	07da      	lsls	r2, r3, #31
 8008802:	d439      	bmi.n	8008878 <_printf_float+0x370>
 8008804:	9a08      	ldr	r2, [sp, #32]
 8008806:	9b04      	ldr	r3, [sp, #16]
 8008808:	9907      	ldr	r1, [sp, #28]
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	eba2 0901 	sub.w	r9, r2, r1
 8008810:	4599      	cmp	r9, r3
 8008812:	bfa8      	it	ge
 8008814:	4699      	movge	r9, r3
 8008816:	f1b9 0f00 	cmp.w	r9, #0
 800881a:	dc35      	bgt.n	8008888 <_printf_float+0x380>
 800881c:	f04f 0800 	mov.w	r8, #0
 8008820:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008824:	f104 0a1a 	add.w	sl, r4, #26
 8008828:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800882c:	1a9b      	subs	r3, r3, r2
 800882e:	eba3 0309 	sub.w	r3, r3, r9
 8008832:	4543      	cmp	r3, r8
 8008834:	f77f af75 	ble.w	8008722 <_printf_float+0x21a>
 8008838:	2301      	movs	r3, #1
 800883a:	4652      	mov	r2, sl
 800883c:	4631      	mov	r1, r6
 800883e:	4628      	mov	r0, r5
 8008840:	47b8      	blx	r7
 8008842:	3001      	adds	r0, #1
 8008844:	f43f aeae 	beq.w	80085a4 <_printf_float+0x9c>
 8008848:	f108 0801 	add.w	r8, r8, #1
 800884c:	e7ec      	b.n	8008828 <_printf_float+0x320>
 800884e:	4613      	mov	r3, r2
 8008850:	4631      	mov	r1, r6
 8008852:	4642      	mov	r2, r8
 8008854:	4628      	mov	r0, r5
 8008856:	47b8      	blx	r7
 8008858:	3001      	adds	r0, #1
 800885a:	d1bf      	bne.n	80087dc <_printf_float+0x2d4>
 800885c:	e6a2      	b.n	80085a4 <_printf_float+0x9c>
 800885e:	2301      	movs	r3, #1
 8008860:	4631      	mov	r1, r6
 8008862:	4628      	mov	r0, r5
 8008864:	9204      	str	r2, [sp, #16]
 8008866:	47b8      	blx	r7
 8008868:	3001      	adds	r0, #1
 800886a:	f43f ae9b 	beq.w	80085a4 <_printf_float+0x9c>
 800886e:	9b05      	ldr	r3, [sp, #20]
 8008870:	9a04      	ldr	r2, [sp, #16]
 8008872:	3301      	adds	r3, #1
 8008874:	9305      	str	r3, [sp, #20]
 8008876:	e7b7      	b.n	80087e8 <_printf_float+0x2e0>
 8008878:	4653      	mov	r3, sl
 800887a:	465a      	mov	r2, fp
 800887c:	4631      	mov	r1, r6
 800887e:	4628      	mov	r0, r5
 8008880:	47b8      	blx	r7
 8008882:	3001      	adds	r0, #1
 8008884:	d1be      	bne.n	8008804 <_printf_float+0x2fc>
 8008886:	e68d      	b.n	80085a4 <_printf_float+0x9c>
 8008888:	9a04      	ldr	r2, [sp, #16]
 800888a:	464b      	mov	r3, r9
 800888c:	4442      	add	r2, r8
 800888e:	4631      	mov	r1, r6
 8008890:	4628      	mov	r0, r5
 8008892:	47b8      	blx	r7
 8008894:	3001      	adds	r0, #1
 8008896:	d1c1      	bne.n	800881c <_printf_float+0x314>
 8008898:	e684      	b.n	80085a4 <_printf_float+0x9c>
 800889a:	9a08      	ldr	r2, [sp, #32]
 800889c:	2a01      	cmp	r2, #1
 800889e:	dc01      	bgt.n	80088a4 <_printf_float+0x39c>
 80088a0:	07db      	lsls	r3, r3, #31
 80088a2:	d537      	bpl.n	8008914 <_printf_float+0x40c>
 80088a4:	2301      	movs	r3, #1
 80088a6:	4642      	mov	r2, r8
 80088a8:	4631      	mov	r1, r6
 80088aa:	4628      	mov	r0, r5
 80088ac:	47b8      	blx	r7
 80088ae:	3001      	adds	r0, #1
 80088b0:	f43f ae78 	beq.w	80085a4 <_printf_float+0x9c>
 80088b4:	4653      	mov	r3, sl
 80088b6:	465a      	mov	r2, fp
 80088b8:	4631      	mov	r1, r6
 80088ba:	4628      	mov	r0, r5
 80088bc:	47b8      	blx	r7
 80088be:	3001      	adds	r0, #1
 80088c0:	f43f ae70 	beq.w	80085a4 <_printf_float+0x9c>
 80088c4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80088c8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80088cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088d0:	d01b      	beq.n	800890a <_printf_float+0x402>
 80088d2:	9b08      	ldr	r3, [sp, #32]
 80088d4:	f108 0201 	add.w	r2, r8, #1
 80088d8:	3b01      	subs	r3, #1
 80088da:	4631      	mov	r1, r6
 80088dc:	4628      	mov	r0, r5
 80088de:	47b8      	blx	r7
 80088e0:	3001      	adds	r0, #1
 80088e2:	d10e      	bne.n	8008902 <_printf_float+0x3fa>
 80088e4:	e65e      	b.n	80085a4 <_printf_float+0x9c>
 80088e6:	2301      	movs	r3, #1
 80088e8:	464a      	mov	r2, r9
 80088ea:	4631      	mov	r1, r6
 80088ec:	4628      	mov	r0, r5
 80088ee:	47b8      	blx	r7
 80088f0:	3001      	adds	r0, #1
 80088f2:	f43f ae57 	beq.w	80085a4 <_printf_float+0x9c>
 80088f6:	f108 0801 	add.w	r8, r8, #1
 80088fa:	9b08      	ldr	r3, [sp, #32]
 80088fc:	3b01      	subs	r3, #1
 80088fe:	4543      	cmp	r3, r8
 8008900:	dcf1      	bgt.n	80088e6 <_printf_float+0x3de>
 8008902:	9b04      	ldr	r3, [sp, #16]
 8008904:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008908:	e6db      	b.n	80086c2 <_printf_float+0x1ba>
 800890a:	f04f 0800 	mov.w	r8, #0
 800890e:	f104 091a 	add.w	r9, r4, #26
 8008912:	e7f2      	b.n	80088fa <_printf_float+0x3f2>
 8008914:	2301      	movs	r3, #1
 8008916:	4642      	mov	r2, r8
 8008918:	e7df      	b.n	80088da <_printf_float+0x3d2>
 800891a:	2301      	movs	r3, #1
 800891c:	464a      	mov	r2, r9
 800891e:	4631      	mov	r1, r6
 8008920:	4628      	mov	r0, r5
 8008922:	47b8      	blx	r7
 8008924:	3001      	adds	r0, #1
 8008926:	f43f ae3d 	beq.w	80085a4 <_printf_float+0x9c>
 800892a:	f108 0801 	add.w	r8, r8, #1
 800892e:	68e3      	ldr	r3, [r4, #12]
 8008930:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008932:	1a5b      	subs	r3, r3, r1
 8008934:	4543      	cmp	r3, r8
 8008936:	dcf0      	bgt.n	800891a <_printf_float+0x412>
 8008938:	e6f7      	b.n	800872a <_printf_float+0x222>
 800893a:	f04f 0800 	mov.w	r8, #0
 800893e:	f104 0919 	add.w	r9, r4, #25
 8008942:	e7f4      	b.n	800892e <_printf_float+0x426>

08008944 <_printf_common>:
 8008944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008948:	4616      	mov	r6, r2
 800894a:	4699      	mov	r9, r3
 800894c:	688a      	ldr	r2, [r1, #8]
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008954:	4293      	cmp	r3, r2
 8008956:	bfb8      	it	lt
 8008958:	4613      	movlt	r3, r2
 800895a:	6033      	str	r3, [r6, #0]
 800895c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008960:	4607      	mov	r7, r0
 8008962:	460c      	mov	r4, r1
 8008964:	b10a      	cbz	r2, 800896a <_printf_common+0x26>
 8008966:	3301      	adds	r3, #1
 8008968:	6033      	str	r3, [r6, #0]
 800896a:	6823      	ldr	r3, [r4, #0]
 800896c:	0699      	lsls	r1, r3, #26
 800896e:	bf42      	ittt	mi
 8008970:	6833      	ldrmi	r3, [r6, #0]
 8008972:	3302      	addmi	r3, #2
 8008974:	6033      	strmi	r3, [r6, #0]
 8008976:	6825      	ldr	r5, [r4, #0]
 8008978:	f015 0506 	ands.w	r5, r5, #6
 800897c:	d106      	bne.n	800898c <_printf_common+0x48>
 800897e:	f104 0a19 	add.w	sl, r4, #25
 8008982:	68e3      	ldr	r3, [r4, #12]
 8008984:	6832      	ldr	r2, [r6, #0]
 8008986:	1a9b      	subs	r3, r3, r2
 8008988:	42ab      	cmp	r3, r5
 800898a:	dc26      	bgt.n	80089da <_printf_common+0x96>
 800898c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008990:	1e13      	subs	r3, r2, #0
 8008992:	6822      	ldr	r2, [r4, #0]
 8008994:	bf18      	it	ne
 8008996:	2301      	movne	r3, #1
 8008998:	0692      	lsls	r2, r2, #26
 800899a:	d42b      	bmi.n	80089f4 <_printf_common+0xb0>
 800899c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089a0:	4649      	mov	r1, r9
 80089a2:	4638      	mov	r0, r7
 80089a4:	47c0      	blx	r8
 80089a6:	3001      	adds	r0, #1
 80089a8:	d01e      	beq.n	80089e8 <_printf_common+0xa4>
 80089aa:	6823      	ldr	r3, [r4, #0]
 80089ac:	68e5      	ldr	r5, [r4, #12]
 80089ae:	6832      	ldr	r2, [r6, #0]
 80089b0:	f003 0306 	and.w	r3, r3, #6
 80089b4:	2b04      	cmp	r3, #4
 80089b6:	bf08      	it	eq
 80089b8:	1aad      	subeq	r5, r5, r2
 80089ba:	68a3      	ldr	r3, [r4, #8]
 80089bc:	6922      	ldr	r2, [r4, #16]
 80089be:	bf0c      	ite	eq
 80089c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089c4:	2500      	movne	r5, #0
 80089c6:	4293      	cmp	r3, r2
 80089c8:	bfc4      	itt	gt
 80089ca:	1a9b      	subgt	r3, r3, r2
 80089cc:	18ed      	addgt	r5, r5, r3
 80089ce:	2600      	movs	r6, #0
 80089d0:	341a      	adds	r4, #26
 80089d2:	42b5      	cmp	r5, r6
 80089d4:	d11a      	bne.n	8008a0c <_printf_common+0xc8>
 80089d6:	2000      	movs	r0, #0
 80089d8:	e008      	b.n	80089ec <_printf_common+0xa8>
 80089da:	2301      	movs	r3, #1
 80089dc:	4652      	mov	r2, sl
 80089de:	4649      	mov	r1, r9
 80089e0:	4638      	mov	r0, r7
 80089e2:	47c0      	blx	r8
 80089e4:	3001      	adds	r0, #1
 80089e6:	d103      	bne.n	80089f0 <_printf_common+0xac>
 80089e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80089ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089f0:	3501      	adds	r5, #1
 80089f2:	e7c6      	b.n	8008982 <_printf_common+0x3e>
 80089f4:	18e1      	adds	r1, r4, r3
 80089f6:	1c5a      	adds	r2, r3, #1
 80089f8:	2030      	movs	r0, #48	; 0x30
 80089fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80089fe:	4422      	add	r2, r4
 8008a00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a08:	3302      	adds	r3, #2
 8008a0a:	e7c7      	b.n	800899c <_printf_common+0x58>
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	4622      	mov	r2, r4
 8008a10:	4649      	mov	r1, r9
 8008a12:	4638      	mov	r0, r7
 8008a14:	47c0      	blx	r8
 8008a16:	3001      	adds	r0, #1
 8008a18:	d0e6      	beq.n	80089e8 <_printf_common+0xa4>
 8008a1a:	3601      	adds	r6, #1
 8008a1c:	e7d9      	b.n	80089d2 <_printf_common+0x8e>
	...

08008a20 <_printf_i>:
 8008a20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a24:	460c      	mov	r4, r1
 8008a26:	4691      	mov	r9, r2
 8008a28:	7e27      	ldrb	r7, [r4, #24]
 8008a2a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008a2c:	2f78      	cmp	r7, #120	; 0x78
 8008a2e:	4680      	mov	r8, r0
 8008a30:	469a      	mov	sl, r3
 8008a32:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008a36:	d807      	bhi.n	8008a48 <_printf_i+0x28>
 8008a38:	2f62      	cmp	r7, #98	; 0x62
 8008a3a:	d80a      	bhi.n	8008a52 <_printf_i+0x32>
 8008a3c:	2f00      	cmp	r7, #0
 8008a3e:	f000 80d8 	beq.w	8008bf2 <_printf_i+0x1d2>
 8008a42:	2f58      	cmp	r7, #88	; 0x58
 8008a44:	f000 80a3 	beq.w	8008b8e <_printf_i+0x16e>
 8008a48:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008a4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a50:	e03a      	b.n	8008ac8 <_printf_i+0xa8>
 8008a52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a56:	2b15      	cmp	r3, #21
 8008a58:	d8f6      	bhi.n	8008a48 <_printf_i+0x28>
 8008a5a:	a001      	add	r0, pc, #4	; (adr r0, 8008a60 <_printf_i+0x40>)
 8008a5c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008a60:	08008ab9 	.word	0x08008ab9
 8008a64:	08008acd 	.word	0x08008acd
 8008a68:	08008a49 	.word	0x08008a49
 8008a6c:	08008a49 	.word	0x08008a49
 8008a70:	08008a49 	.word	0x08008a49
 8008a74:	08008a49 	.word	0x08008a49
 8008a78:	08008acd 	.word	0x08008acd
 8008a7c:	08008a49 	.word	0x08008a49
 8008a80:	08008a49 	.word	0x08008a49
 8008a84:	08008a49 	.word	0x08008a49
 8008a88:	08008a49 	.word	0x08008a49
 8008a8c:	08008bd9 	.word	0x08008bd9
 8008a90:	08008afd 	.word	0x08008afd
 8008a94:	08008bbb 	.word	0x08008bbb
 8008a98:	08008a49 	.word	0x08008a49
 8008a9c:	08008a49 	.word	0x08008a49
 8008aa0:	08008bfb 	.word	0x08008bfb
 8008aa4:	08008a49 	.word	0x08008a49
 8008aa8:	08008afd 	.word	0x08008afd
 8008aac:	08008a49 	.word	0x08008a49
 8008ab0:	08008a49 	.word	0x08008a49
 8008ab4:	08008bc3 	.word	0x08008bc3
 8008ab8:	680b      	ldr	r3, [r1, #0]
 8008aba:	1d1a      	adds	r2, r3, #4
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	600a      	str	r2, [r1, #0]
 8008ac0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008ac4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e0a3      	b.n	8008c14 <_printf_i+0x1f4>
 8008acc:	6825      	ldr	r5, [r4, #0]
 8008ace:	6808      	ldr	r0, [r1, #0]
 8008ad0:	062e      	lsls	r6, r5, #24
 8008ad2:	f100 0304 	add.w	r3, r0, #4
 8008ad6:	d50a      	bpl.n	8008aee <_printf_i+0xce>
 8008ad8:	6805      	ldr	r5, [r0, #0]
 8008ada:	600b      	str	r3, [r1, #0]
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	da03      	bge.n	8008ae8 <_printf_i+0xc8>
 8008ae0:	232d      	movs	r3, #45	; 0x2d
 8008ae2:	426d      	negs	r5, r5
 8008ae4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ae8:	485e      	ldr	r0, [pc, #376]	; (8008c64 <_printf_i+0x244>)
 8008aea:	230a      	movs	r3, #10
 8008aec:	e019      	b.n	8008b22 <_printf_i+0x102>
 8008aee:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008af2:	6805      	ldr	r5, [r0, #0]
 8008af4:	600b      	str	r3, [r1, #0]
 8008af6:	bf18      	it	ne
 8008af8:	b22d      	sxthne	r5, r5
 8008afa:	e7ef      	b.n	8008adc <_printf_i+0xbc>
 8008afc:	680b      	ldr	r3, [r1, #0]
 8008afe:	6825      	ldr	r5, [r4, #0]
 8008b00:	1d18      	adds	r0, r3, #4
 8008b02:	6008      	str	r0, [r1, #0]
 8008b04:	0628      	lsls	r0, r5, #24
 8008b06:	d501      	bpl.n	8008b0c <_printf_i+0xec>
 8008b08:	681d      	ldr	r5, [r3, #0]
 8008b0a:	e002      	b.n	8008b12 <_printf_i+0xf2>
 8008b0c:	0669      	lsls	r1, r5, #25
 8008b0e:	d5fb      	bpl.n	8008b08 <_printf_i+0xe8>
 8008b10:	881d      	ldrh	r5, [r3, #0]
 8008b12:	4854      	ldr	r0, [pc, #336]	; (8008c64 <_printf_i+0x244>)
 8008b14:	2f6f      	cmp	r7, #111	; 0x6f
 8008b16:	bf0c      	ite	eq
 8008b18:	2308      	moveq	r3, #8
 8008b1a:	230a      	movne	r3, #10
 8008b1c:	2100      	movs	r1, #0
 8008b1e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b22:	6866      	ldr	r6, [r4, #4]
 8008b24:	60a6      	str	r6, [r4, #8]
 8008b26:	2e00      	cmp	r6, #0
 8008b28:	bfa2      	ittt	ge
 8008b2a:	6821      	ldrge	r1, [r4, #0]
 8008b2c:	f021 0104 	bicge.w	r1, r1, #4
 8008b30:	6021      	strge	r1, [r4, #0]
 8008b32:	b90d      	cbnz	r5, 8008b38 <_printf_i+0x118>
 8008b34:	2e00      	cmp	r6, #0
 8008b36:	d04d      	beq.n	8008bd4 <_printf_i+0x1b4>
 8008b38:	4616      	mov	r6, r2
 8008b3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008b3e:	fb03 5711 	mls	r7, r3, r1, r5
 8008b42:	5dc7      	ldrb	r7, [r0, r7]
 8008b44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008b48:	462f      	mov	r7, r5
 8008b4a:	42bb      	cmp	r3, r7
 8008b4c:	460d      	mov	r5, r1
 8008b4e:	d9f4      	bls.n	8008b3a <_printf_i+0x11a>
 8008b50:	2b08      	cmp	r3, #8
 8008b52:	d10b      	bne.n	8008b6c <_printf_i+0x14c>
 8008b54:	6823      	ldr	r3, [r4, #0]
 8008b56:	07df      	lsls	r7, r3, #31
 8008b58:	d508      	bpl.n	8008b6c <_printf_i+0x14c>
 8008b5a:	6923      	ldr	r3, [r4, #16]
 8008b5c:	6861      	ldr	r1, [r4, #4]
 8008b5e:	4299      	cmp	r1, r3
 8008b60:	bfde      	ittt	le
 8008b62:	2330      	movle	r3, #48	; 0x30
 8008b64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b68:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8008b6c:	1b92      	subs	r2, r2, r6
 8008b6e:	6122      	str	r2, [r4, #16]
 8008b70:	f8cd a000 	str.w	sl, [sp]
 8008b74:	464b      	mov	r3, r9
 8008b76:	aa03      	add	r2, sp, #12
 8008b78:	4621      	mov	r1, r4
 8008b7a:	4640      	mov	r0, r8
 8008b7c:	f7ff fee2 	bl	8008944 <_printf_common>
 8008b80:	3001      	adds	r0, #1
 8008b82:	d14c      	bne.n	8008c1e <_printf_i+0x1fe>
 8008b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008b88:	b004      	add	sp, #16
 8008b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b8e:	4835      	ldr	r0, [pc, #212]	; (8008c64 <_printf_i+0x244>)
 8008b90:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008b94:	6823      	ldr	r3, [r4, #0]
 8008b96:	680e      	ldr	r6, [r1, #0]
 8008b98:	061f      	lsls	r7, r3, #24
 8008b9a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008b9e:	600e      	str	r6, [r1, #0]
 8008ba0:	d514      	bpl.n	8008bcc <_printf_i+0x1ac>
 8008ba2:	07d9      	lsls	r1, r3, #31
 8008ba4:	bf44      	itt	mi
 8008ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8008baa:	6023      	strmi	r3, [r4, #0]
 8008bac:	b91d      	cbnz	r5, 8008bb6 <_printf_i+0x196>
 8008bae:	6823      	ldr	r3, [r4, #0]
 8008bb0:	f023 0320 	bic.w	r3, r3, #32
 8008bb4:	6023      	str	r3, [r4, #0]
 8008bb6:	2310      	movs	r3, #16
 8008bb8:	e7b0      	b.n	8008b1c <_printf_i+0xfc>
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	f043 0320 	orr.w	r3, r3, #32
 8008bc0:	6023      	str	r3, [r4, #0]
 8008bc2:	2378      	movs	r3, #120	; 0x78
 8008bc4:	4828      	ldr	r0, [pc, #160]	; (8008c68 <_printf_i+0x248>)
 8008bc6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008bca:	e7e3      	b.n	8008b94 <_printf_i+0x174>
 8008bcc:	065e      	lsls	r6, r3, #25
 8008bce:	bf48      	it	mi
 8008bd0:	b2ad      	uxthmi	r5, r5
 8008bd2:	e7e6      	b.n	8008ba2 <_printf_i+0x182>
 8008bd4:	4616      	mov	r6, r2
 8008bd6:	e7bb      	b.n	8008b50 <_printf_i+0x130>
 8008bd8:	680b      	ldr	r3, [r1, #0]
 8008bda:	6826      	ldr	r6, [r4, #0]
 8008bdc:	6960      	ldr	r0, [r4, #20]
 8008bde:	1d1d      	adds	r5, r3, #4
 8008be0:	600d      	str	r5, [r1, #0]
 8008be2:	0635      	lsls	r5, r6, #24
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	d501      	bpl.n	8008bec <_printf_i+0x1cc>
 8008be8:	6018      	str	r0, [r3, #0]
 8008bea:	e002      	b.n	8008bf2 <_printf_i+0x1d2>
 8008bec:	0671      	lsls	r1, r6, #25
 8008bee:	d5fb      	bpl.n	8008be8 <_printf_i+0x1c8>
 8008bf0:	8018      	strh	r0, [r3, #0]
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	6123      	str	r3, [r4, #16]
 8008bf6:	4616      	mov	r6, r2
 8008bf8:	e7ba      	b.n	8008b70 <_printf_i+0x150>
 8008bfa:	680b      	ldr	r3, [r1, #0]
 8008bfc:	1d1a      	adds	r2, r3, #4
 8008bfe:	600a      	str	r2, [r1, #0]
 8008c00:	681e      	ldr	r6, [r3, #0]
 8008c02:	6862      	ldr	r2, [r4, #4]
 8008c04:	2100      	movs	r1, #0
 8008c06:	4630      	mov	r0, r6
 8008c08:	f7f7 fb22 	bl	8000250 <memchr>
 8008c0c:	b108      	cbz	r0, 8008c12 <_printf_i+0x1f2>
 8008c0e:	1b80      	subs	r0, r0, r6
 8008c10:	6060      	str	r0, [r4, #4]
 8008c12:	6863      	ldr	r3, [r4, #4]
 8008c14:	6123      	str	r3, [r4, #16]
 8008c16:	2300      	movs	r3, #0
 8008c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c1c:	e7a8      	b.n	8008b70 <_printf_i+0x150>
 8008c1e:	6923      	ldr	r3, [r4, #16]
 8008c20:	4632      	mov	r2, r6
 8008c22:	4649      	mov	r1, r9
 8008c24:	4640      	mov	r0, r8
 8008c26:	47d0      	blx	sl
 8008c28:	3001      	adds	r0, #1
 8008c2a:	d0ab      	beq.n	8008b84 <_printf_i+0x164>
 8008c2c:	6823      	ldr	r3, [r4, #0]
 8008c2e:	079b      	lsls	r3, r3, #30
 8008c30:	d413      	bmi.n	8008c5a <_printf_i+0x23a>
 8008c32:	68e0      	ldr	r0, [r4, #12]
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	4298      	cmp	r0, r3
 8008c38:	bfb8      	it	lt
 8008c3a:	4618      	movlt	r0, r3
 8008c3c:	e7a4      	b.n	8008b88 <_printf_i+0x168>
 8008c3e:	2301      	movs	r3, #1
 8008c40:	4632      	mov	r2, r6
 8008c42:	4649      	mov	r1, r9
 8008c44:	4640      	mov	r0, r8
 8008c46:	47d0      	blx	sl
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d09b      	beq.n	8008b84 <_printf_i+0x164>
 8008c4c:	3501      	adds	r5, #1
 8008c4e:	68e3      	ldr	r3, [r4, #12]
 8008c50:	9903      	ldr	r1, [sp, #12]
 8008c52:	1a5b      	subs	r3, r3, r1
 8008c54:	42ab      	cmp	r3, r5
 8008c56:	dcf2      	bgt.n	8008c3e <_printf_i+0x21e>
 8008c58:	e7eb      	b.n	8008c32 <_printf_i+0x212>
 8008c5a:	2500      	movs	r5, #0
 8008c5c:	f104 0619 	add.w	r6, r4, #25
 8008c60:	e7f5      	b.n	8008c4e <_printf_i+0x22e>
 8008c62:	bf00      	nop
 8008c64:	0800d3a8 	.word	0x0800d3a8
 8008c68:	0800d3b9 	.word	0x0800d3b9

08008c6c <_scanf_float>:
 8008c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c70:	b087      	sub	sp, #28
 8008c72:	4617      	mov	r7, r2
 8008c74:	9303      	str	r3, [sp, #12]
 8008c76:	688b      	ldr	r3, [r1, #8]
 8008c78:	1e5a      	subs	r2, r3, #1
 8008c7a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008c7e:	bf83      	ittte	hi
 8008c80:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008c84:	195b      	addhi	r3, r3, r5
 8008c86:	9302      	strhi	r3, [sp, #8]
 8008c88:	2300      	movls	r3, #0
 8008c8a:	bf86      	itte	hi
 8008c8c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008c90:	608b      	strhi	r3, [r1, #8]
 8008c92:	9302      	strls	r3, [sp, #8]
 8008c94:	680b      	ldr	r3, [r1, #0]
 8008c96:	468b      	mov	fp, r1
 8008c98:	2500      	movs	r5, #0
 8008c9a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8008c9e:	f84b 3b1c 	str.w	r3, [fp], #28
 8008ca2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008ca6:	4680      	mov	r8, r0
 8008ca8:	460c      	mov	r4, r1
 8008caa:	465e      	mov	r6, fp
 8008cac:	46aa      	mov	sl, r5
 8008cae:	46a9      	mov	r9, r5
 8008cb0:	9501      	str	r5, [sp, #4]
 8008cb2:	68a2      	ldr	r2, [r4, #8]
 8008cb4:	b152      	cbz	r2, 8008ccc <_scanf_float+0x60>
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	2b4e      	cmp	r3, #78	; 0x4e
 8008cbc:	d864      	bhi.n	8008d88 <_scanf_float+0x11c>
 8008cbe:	2b40      	cmp	r3, #64	; 0x40
 8008cc0:	d83c      	bhi.n	8008d3c <_scanf_float+0xd0>
 8008cc2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8008cc6:	b2c8      	uxtb	r0, r1
 8008cc8:	280e      	cmp	r0, #14
 8008cca:	d93a      	bls.n	8008d42 <_scanf_float+0xd6>
 8008ccc:	f1b9 0f00 	cmp.w	r9, #0
 8008cd0:	d003      	beq.n	8008cda <_scanf_float+0x6e>
 8008cd2:	6823      	ldr	r3, [r4, #0]
 8008cd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008cd8:	6023      	str	r3, [r4, #0]
 8008cda:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008cde:	f1ba 0f01 	cmp.w	sl, #1
 8008ce2:	f200 8113 	bhi.w	8008f0c <_scanf_float+0x2a0>
 8008ce6:	455e      	cmp	r6, fp
 8008ce8:	f200 8105 	bhi.w	8008ef6 <_scanf_float+0x28a>
 8008cec:	2501      	movs	r5, #1
 8008cee:	4628      	mov	r0, r5
 8008cf0:	b007      	add	sp, #28
 8008cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cf6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008cfa:	2a0d      	cmp	r2, #13
 8008cfc:	d8e6      	bhi.n	8008ccc <_scanf_float+0x60>
 8008cfe:	a101      	add	r1, pc, #4	; (adr r1, 8008d04 <_scanf_float+0x98>)
 8008d00:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008d04:	08008e43 	.word	0x08008e43
 8008d08:	08008ccd 	.word	0x08008ccd
 8008d0c:	08008ccd 	.word	0x08008ccd
 8008d10:	08008ccd 	.word	0x08008ccd
 8008d14:	08008ea3 	.word	0x08008ea3
 8008d18:	08008e7b 	.word	0x08008e7b
 8008d1c:	08008ccd 	.word	0x08008ccd
 8008d20:	08008ccd 	.word	0x08008ccd
 8008d24:	08008e51 	.word	0x08008e51
 8008d28:	08008ccd 	.word	0x08008ccd
 8008d2c:	08008ccd 	.word	0x08008ccd
 8008d30:	08008ccd 	.word	0x08008ccd
 8008d34:	08008ccd 	.word	0x08008ccd
 8008d38:	08008e09 	.word	0x08008e09
 8008d3c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008d40:	e7db      	b.n	8008cfa <_scanf_float+0x8e>
 8008d42:	290e      	cmp	r1, #14
 8008d44:	d8c2      	bhi.n	8008ccc <_scanf_float+0x60>
 8008d46:	a001      	add	r0, pc, #4	; (adr r0, 8008d4c <_scanf_float+0xe0>)
 8008d48:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008d4c:	08008dfb 	.word	0x08008dfb
 8008d50:	08008ccd 	.word	0x08008ccd
 8008d54:	08008dfb 	.word	0x08008dfb
 8008d58:	08008e8f 	.word	0x08008e8f
 8008d5c:	08008ccd 	.word	0x08008ccd
 8008d60:	08008da9 	.word	0x08008da9
 8008d64:	08008de5 	.word	0x08008de5
 8008d68:	08008de5 	.word	0x08008de5
 8008d6c:	08008de5 	.word	0x08008de5
 8008d70:	08008de5 	.word	0x08008de5
 8008d74:	08008de5 	.word	0x08008de5
 8008d78:	08008de5 	.word	0x08008de5
 8008d7c:	08008de5 	.word	0x08008de5
 8008d80:	08008de5 	.word	0x08008de5
 8008d84:	08008de5 	.word	0x08008de5
 8008d88:	2b6e      	cmp	r3, #110	; 0x6e
 8008d8a:	d809      	bhi.n	8008da0 <_scanf_float+0x134>
 8008d8c:	2b60      	cmp	r3, #96	; 0x60
 8008d8e:	d8b2      	bhi.n	8008cf6 <_scanf_float+0x8a>
 8008d90:	2b54      	cmp	r3, #84	; 0x54
 8008d92:	d077      	beq.n	8008e84 <_scanf_float+0x218>
 8008d94:	2b59      	cmp	r3, #89	; 0x59
 8008d96:	d199      	bne.n	8008ccc <_scanf_float+0x60>
 8008d98:	2d07      	cmp	r5, #7
 8008d9a:	d197      	bne.n	8008ccc <_scanf_float+0x60>
 8008d9c:	2508      	movs	r5, #8
 8008d9e:	e029      	b.n	8008df4 <_scanf_float+0x188>
 8008da0:	2b74      	cmp	r3, #116	; 0x74
 8008da2:	d06f      	beq.n	8008e84 <_scanf_float+0x218>
 8008da4:	2b79      	cmp	r3, #121	; 0x79
 8008da6:	e7f6      	b.n	8008d96 <_scanf_float+0x12a>
 8008da8:	6821      	ldr	r1, [r4, #0]
 8008daa:	05c8      	lsls	r0, r1, #23
 8008dac:	d51a      	bpl.n	8008de4 <_scanf_float+0x178>
 8008dae:	9b02      	ldr	r3, [sp, #8]
 8008db0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008db4:	6021      	str	r1, [r4, #0]
 8008db6:	f109 0901 	add.w	r9, r9, #1
 8008dba:	b11b      	cbz	r3, 8008dc4 <_scanf_float+0x158>
 8008dbc:	3b01      	subs	r3, #1
 8008dbe:	3201      	adds	r2, #1
 8008dc0:	9302      	str	r3, [sp, #8]
 8008dc2:	60a2      	str	r2, [r4, #8]
 8008dc4:	68a3      	ldr	r3, [r4, #8]
 8008dc6:	3b01      	subs	r3, #1
 8008dc8:	60a3      	str	r3, [r4, #8]
 8008dca:	6923      	ldr	r3, [r4, #16]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	6123      	str	r3, [r4, #16]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	3b01      	subs	r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	607b      	str	r3, [r7, #4]
 8008dd8:	f340 8084 	ble.w	8008ee4 <_scanf_float+0x278>
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	3301      	adds	r3, #1
 8008de0:	603b      	str	r3, [r7, #0]
 8008de2:	e766      	b.n	8008cb2 <_scanf_float+0x46>
 8008de4:	eb1a 0f05 	cmn.w	sl, r5
 8008de8:	f47f af70 	bne.w	8008ccc <_scanf_float+0x60>
 8008dec:	6822      	ldr	r2, [r4, #0]
 8008dee:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008df2:	6022      	str	r2, [r4, #0]
 8008df4:	f806 3b01 	strb.w	r3, [r6], #1
 8008df8:	e7e4      	b.n	8008dc4 <_scanf_float+0x158>
 8008dfa:	6822      	ldr	r2, [r4, #0]
 8008dfc:	0610      	lsls	r0, r2, #24
 8008dfe:	f57f af65 	bpl.w	8008ccc <_scanf_float+0x60>
 8008e02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e06:	e7f4      	b.n	8008df2 <_scanf_float+0x186>
 8008e08:	f1ba 0f00 	cmp.w	sl, #0
 8008e0c:	d10e      	bne.n	8008e2c <_scanf_float+0x1c0>
 8008e0e:	f1b9 0f00 	cmp.w	r9, #0
 8008e12:	d10e      	bne.n	8008e32 <_scanf_float+0x1c6>
 8008e14:	6822      	ldr	r2, [r4, #0]
 8008e16:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e1a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e1e:	d108      	bne.n	8008e32 <_scanf_float+0x1c6>
 8008e20:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e24:	6022      	str	r2, [r4, #0]
 8008e26:	f04f 0a01 	mov.w	sl, #1
 8008e2a:	e7e3      	b.n	8008df4 <_scanf_float+0x188>
 8008e2c:	f1ba 0f02 	cmp.w	sl, #2
 8008e30:	d055      	beq.n	8008ede <_scanf_float+0x272>
 8008e32:	2d01      	cmp	r5, #1
 8008e34:	d002      	beq.n	8008e3c <_scanf_float+0x1d0>
 8008e36:	2d04      	cmp	r5, #4
 8008e38:	f47f af48 	bne.w	8008ccc <_scanf_float+0x60>
 8008e3c:	3501      	adds	r5, #1
 8008e3e:	b2ed      	uxtb	r5, r5
 8008e40:	e7d8      	b.n	8008df4 <_scanf_float+0x188>
 8008e42:	f1ba 0f01 	cmp.w	sl, #1
 8008e46:	f47f af41 	bne.w	8008ccc <_scanf_float+0x60>
 8008e4a:	f04f 0a02 	mov.w	sl, #2
 8008e4e:	e7d1      	b.n	8008df4 <_scanf_float+0x188>
 8008e50:	b97d      	cbnz	r5, 8008e72 <_scanf_float+0x206>
 8008e52:	f1b9 0f00 	cmp.w	r9, #0
 8008e56:	f47f af3c 	bne.w	8008cd2 <_scanf_float+0x66>
 8008e5a:	6822      	ldr	r2, [r4, #0]
 8008e5c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008e60:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008e64:	f47f af39 	bne.w	8008cda <_scanf_float+0x6e>
 8008e68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008e6c:	6022      	str	r2, [r4, #0]
 8008e6e:	2501      	movs	r5, #1
 8008e70:	e7c0      	b.n	8008df4 <_scanf_float+0x188>
 8008e72:	2d03      	cmp	r5, #3
 8008e74:	d0e2      	beq.n	8008e3c <_scanf_float+0x1d0>
 8008e76:	2d05      	cmp	r5, #5
 8008e78:	e7de      	b.n	8008e38 <_scanf_float+0x1cc>
 8008e7a:	2d02      	cmp	r5, #2
 8008e7c:	f47f af26 	bne.w	8008ccc <_scanf_float+0x60>
 8008e80:	2503      	movs	r5, #3
 8008e82:	e7b7      	b.n	8008df4 <_scanf_float+0x188>
 8008e84:	2d06      	cmp	r5, #6
 8008e86:	f47f af21 	bne.w	8008ccc <_scanf_float+0x60>
 8008e8a:	2507      	movs	r5, #7
 8008e8c:	e7b2      	b.n	8008df4 <_scanf_float+0x188>
 8008e8e:	6822      	ldr	r2, [r4, #0]
 8008e90:	0591      	lsls	r1, r2, #22
 8008e92:	f57f af1b 	bpl.w	8008ccc <_scanf_float+0x60>
 8008e96:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008e9a:	6022      	str	r2, [r4, #0]
 8008e9c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ea0:	e7a8      	b.n	8008df4 <_scanf_float+0x188>
 8008ea2:	6822      	ldr	r2, [r4, #0]
 8008ea4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008ea8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008eac:	d006      	beq.n	8008ebc <_scanf_float+0x250>
 8008eae:	0550      	lsls	r0, r2, #21
 8008eb0:	f57f af0c 	bpl.w	8008ccc <_scanf_float+0x60>
 8008eb4:	f1b9 0f00 	cmp.w	r9, #0
 8008eb8:	f43f af0f 	beq.w	8008cda <_scanf_float+0x6e>
 8008ebc:	0591      	lsls	r1, r2, #22
 8008ebe:	bf58      	it	pl
 8008ec0:	9901      	ldrpl	r1, [sp, #4]
 8008ec2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008ec6:	bf58      	it	pl
 8008ec8:	eba9 0101 	subpl.w	r1, r9, r1
 8008ecc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008ed0:	bf58      	it	pl
 8008ed2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008ed6:	6022      	str	r2, [r4, #0]
 8008ed8:	f04f 0900 	mov.w	r9, #0
 8008edc:	e78a      	b.n	8008df4 <_scanf_float+0x188>
 8008ede:	f04f 0a03 	mov.w	sl, #3
 8008ee2:	e787      	b.n	8008df4 <_scanf_float+0x188>
 8008ee4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008ee8:	4639      	mov	r1, r7
 8008eea:	4640      	mov	r0, r8
 8008eec:	4798      	blx	r3
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	f43f aedf 	beq.w	8008cb2 <_scanf_float+0x46>
 8008ef4:	e6ea      	b.n	8008ccc <_scanf_float+0x60>
 8008ef6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008efa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008efe:	463a      	mov	r2, r7
 8008f00:	4640      	mov	r0, r8
 8008f02:	4798      	blx	r3
 8008f04:	6923      	ldr	r3, [r4, #16]
 8008f06:	3b01      	subs	r3, #1
 8008f08:	6123      	str	r3, [r4, #16]
 8008f0a:	e6ec      	b.n	8008ce6 <_scanf_float+0x7a>
 8008f0c:	1e6b      	subs	r3, r5, #1
 8008f0e:	2b06      	cmp	r3, #6
 8008f10:	d825      	bhi.n	8008f5e <_scanf_float+0x2f2>
 8008f12:	2d02      	cmp	r5, #2
 8008f14:	d836      	bhi.n	8008f84 <_scanf_float+0x318>
 8008f16:	455e      	cmp	r6, fp
 8008f18:	f67f aee8 	bls.w	8008cec <_scanf_float+0x80>
 8008f1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f20:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f24:	463a      	mov	r2, r7
 8008f26:	4640      	mov	r0, r8
 8008f28:	4798      	blx	r3
 8008f2a:	6923      	ldr	r3, [r4, #16]
 8008f2c:	3b01      	subs	r3, #1
 8008f2e:	6123      	str	r3, [r4, #16]
 8008f30:	e7f1      	b.n	8008f16 <_scanf_float+0x2aa>
 8008f32:	9802      	ldr	r0, [sp, #8]
 8008f34:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f38:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008f3c:	9002      	str	r0, [sp, #8]
 8008f3e:	463a      	mov	r2, r7
 8008f40:	4640      	mov	r0, r8
 8008f42:	4798      	blx	r3
 8008f44:	6923      	ldr	r3, [r4, #16]
 8008f46:	3b01      	subs	r3, #1
 8008f48:	6123      	str	r3, [r4, #16]
 8008f4a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008f4e:	fa5f fa8a 	uxtb.w	sl, sl
 8008f52:	f1ba 0f02 	cmp.w	sl, #2
 8008f56:	d1ec      	bne.n	8008f32 <_scanf_float+0x2c6>
 8008f58:	3d03      	subs	r5, #3
 8008f5a:	b2ed      	uxtb	r5, r5
 8008f5c:	1b76      	subs	r6, r6, r5
 8008f5e:	6823      	ldr	r3, [r4, #0]
 8008f60:	05da      	lsls	r2, r3, #23
 8008f62:	d52f      	bpl.n	8008fc4 <_scanf_float+0x358>
 8008f64:	055b      	lsls	r3, r3, #21
 8008f66:	d510      	bpl.n	8008f8a <_scanf_float+0x31e>
 8008f68:	455e      	cmp	r6, fp
 8008f6a:	f67f aebf 	bls.w	8008cec <_scanf_float+0x80>
 8008f6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008f72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f76:	463a      	mov	r2, r7
 8008f78:	4640      	mov	r0, r8
 8008f7a:	4798      	blx	r3
 8008f7c:	6923      	ldr	r3, [r4, #16]
 8008f7e:	3b01      	subs	r3, #1
 8008f80:	6123      	str	r3, [r4, #16]
 8008f82:	e7f1      	b.n	8008f68 <_scanf_float+0x2fc>
 8008f84:	46aa      	mov	sl, r5
 8008f86:	9602      	str	r6, [sp, #8]
 8008f88:	e7df      	b.n	8008f4a <_scanf_float+0x2de>
 8008f8a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008f8e:	6923      	ldr	r3, [r4, #16]
 8008f90:	2965      	cmp	r1, #101	; 0x65
 8008f92:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008f96:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8008f9a:	6123      	str	r3, [r4, #16]
 8008f9c:	d00c      	beq.n	8008fb8 <_scanf_float+0x34c>
 8008f9e:	2945      	cmp	r1, #69	; 0x45
 8008fa0:	d00a      	beq.n	8008fb8 <_scanf_float+0x34c>
 8008fa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fa6:	463a      	mov	r2, r7
 8008fa8:	4640      	mov	r0, r8
 8008faa:	4798      	blx	r3
 8008fac:	6923      	ldr	r3, [r4, #16]
 8008fae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008fb2:	3b01      	subs	r3, #1
 8008fb4:	1eb5      	subs	r5, r6, #2
 8008fb6:	6123      	str	r3, [r4, #16]
 8008fb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008fbc:	463a      	mov	r2, r7
 8008fbe:	4640      	mov	r0, r8
 8008fc0:	4798      	blx	r3
 8008fc2:	462e      	mov	r6, r5
 8008fc4:	6825      	ldr	r5, [r4, #0]
 8008fc6:	f015 0510 	ands.w	r5, r5, #16
 8008fca:	d14d      	bne.n	8009068 <_scanf_float+0x3fc>
 8008fcc:	7035      	strb	r5, [r6, #0]
 8008fce:	6823      	ldr	r3, [r4, #0]
 8008fd0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008fd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008fd8:	d11a      	bne.n	8009010 <_scanf_float+0x3a4>
 8008fda:	9b01      	ldr	r3, [sp, #4]
 8008fdc:	454b      	cmp	r3, r9
 8008fde:	eba3 0209 	sub.w	r2, r3, r9
 8008fe2:	d122      	bne.n	800902a <_scanf_float+0x3be>
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	4659      	mov	r1, fp
 8008fe8:	4640      	mov	r0, r8
 8008fea:	f000 fecb 	bl	8009d84 <_strtod_r>
 8008fee:	9b03      	ldr	r3, [sp, #12]
 8008ff0:	6821      	ldr	r1, [r4, #0]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f011 0f02 	tst.w	r1, #2
 8008ff8:	f103 0204 	add.w	r2, r3, #4
 8008ffc:	d020      	beq.n	8009040 <_scanf_float+0x3d4>
 8008ffe:	9903      	ldr	r1, [sp, #12]
 8009000:	600a      	str	r2, [r1, #0]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	ed83 0b00 	vstr	d0, [r3]
 8009008:	68e3      	ldr	r3, [r4, #12]
 800900a:	3301      	adds	r3, #1
 800900c:	60e3      	str	r3, [r4, #12]
 800900e:	e66e      	b.n	8008cee <_scanf_float+0x82>
 8009010:	9b04      	ldr	r3, [sp, #16]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d0e6      	beq.n	8008fe4 <_scanf_float+0x378>
 8009016:	9905      	ldr	r1, [sp, #20]
 8009018:	230a      	movs	r3, #10
 800901a:	462a      	mov	r2, r5
 800901c:	3101      	adds	r1, #1
 800901e:	4640      	mov	r0, r8
 8009020:	f000 ff3a 	bl	8009e98 <_strtol_r>
 8009024:	9b04      	ldr	r3, [sp, #16]
 8009026:	9e05      	ldr	r6, [sp, #20]
 8009028:	1ac2      	subs	r2, r0, r3
 800902a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800902e:	429e      	cmp	r6, r3
 8009030:	bf28      	it	cs
 8009032:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009036:	490d      	ldr	r1, [pc, #52]	; (800906c <_scanf_float+0x400>)
 8009038:	4630      	mov	r0, r6
 800903a:	f000 f821 	bl	8009080 <siprintf>
 800903e:	e7d1      	b.n	8008fe4 <_scanf_float+0x378>
 8009040:	f011 0f04 	tst.w	r1, #4
 8009044:	9903      	ldr	r1, [sp, #12]
 8009046:	600a      	str	r2, [r1, #0]
 8009048:	d1db      	bne.n	8009002 <_scanf_float+0x396>
 800904a:	eeb4 0b40 	vcmp.f64	d0, d0
 800904e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009052:	681e      	ldr	r6, [r3, #0]
 8009054:	d705      	bvc.n	8009062 <_scanf_float+0x3f6>
 8009056:	4806      	ldr	r0, [pc, #24]	; (8009070 <_scanf_float+0x404>)
 8009058:	f000 f80c 	bl	8009074 <nanf>
 800905c:	ed86 0a00 	vstr	s0, [r6]
 8009060:	e7d2      	b.n	8009008 <_scanf_float+0x39c>
 8009062:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009066:	e7f9      	b.n	800905c <_scanf_float+0x3f0>
 8009068:	2500      	movs	r5, #0
 800906a:	e640      	b.n	8008cee <_scanf_float+0x82>
 800906c:	0800d3ca 	.word	0x0800d3ca
 8009070:	0800d7fb 	.word	0x0800d7fb

08009074 <nanf>:
 8009074:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800907c <nanf+0x8>
 8009078:	4770      	bx	lr
 800907a:	bf00      	nop
 800907c:	7fc00000 	.word	0x7fc00000

08009080 <siprintf>:
 8009080:	b40e      	push	{r1, r2, r3}
 8009082:	b500      	push	{lr}
 8009084:	b09c      	sub	sp, #112	; 0x70
 8009086:	ab1d      	add	r3, sp, #116	; 0x74
 8009088:	9002      	str	r0, [sp, #8]
 800908a:	9006      	str	r0, [sp, #24]
 800908c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009090:	4809      	ldr	r0, [pc, #36]	; (80090b8 <siprintf+0x38>)
 8009092:	9107      	str	r1, [sp, #28]
 8009094:	9104      	str	r1, [sp, #16]
 8009096:	4909      	ldr	r1, [pc, #36]	; (80090bc <siprintf+0x3c>)
 8009098:	f853 2b04 	ldr.w	r2, [r3], #4
 800909c:	9105      	str	r1, [sp, #20]
 800909e:	6800      	ldr	r0, [r0, #0]
 80090a0:	9301      	str	r3, [sp, #4]
 80090a2:	a902      	add	r1, sp, #8
 80090a4:	f002 fe9c 	bl	800bde0 <_svfiprintf_r>
 80090a8:	9b02      	ldr	r3, [sp, #8]
 80090aa:	2200      	movs	r2, #0
 80090ac:	701a      	strb	r2, [r3, #0]
 80090ae:	b01c      	add	sp, #112	; 0x70
 80090b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80090b4:	b003      	add	sp, #12
 80090b6:	4770      	bx	lr
 80090b8:	2000005c 	.word	0x2000005c
 80090bc:	ffff0208 	.word	0xffff0208

080090c0 <siscanf>:
 80090c0:	b40e      	push	{r1, r2, r3}
 80090c2:	b510      	push	{r4, lr}
 80090c4:	b09f      	sub	sp, #124	; 0x7c
 80090c6:	ac21      	add	r4, sp, #132	; 0x84
 80090c8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80090cc:	f854 2b04 	ldr.w	r2, [r4], #4
 80090d0:	9201      	str	r2, [sp, #4]
 80090d2:	f8ad 101c 	strh.w	r1, [sp, #28]
 80090d6:	9004      	str	r0, [sp, #16]
 80090d8:	9008      	str	r0, [sp, #32]
 80090da:	f7f7 f8b1 	bl	8000240 <strlen>
 80090de:	4b0c      	ldr	r3, [pc, #48]	; (8009110 <siscanf+0x50>)
 80090e0:	9005      	str	r0, [sp, #20]
 80090e2:	9009      	str	r0, [sp, #36]	; 0x24
 80090e4:	930d      	str	r3, [sp, #52]	; 0x34
 80090e6:	480b      	ldr	r0, [pc, #44]	; (8009114 <siscanf+0x54>)
 80090e8:	9a01      	ldr	r2, [sp, #4]
 80090ea:	6800      	ldr	r0, [r0, #0]
 80090ec:	9403      	str	r4, [sp, #12]
 80090ee:	2300      	movs	r3, #0
 80090f0:	9311      	str	r3, [sp, #68]	; 0x44
 80090f2:	9316      	str	r3, [sp, #88]	; 0x58
 80090f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80090f8:	f8ad 301e 	strh.w	r3, [sp, #30]
 80090fc:	a904      	add	r1, sp, #16
 80090fe:	4623      	mov	r3, r4
 8009100:	f002 ffc8 	bl	800c094 <__ssvfiscanf_r>
 8009104:	b01f      	add	sp, #124	; 0x7c
 8009106:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800910a:	b003      	add	sp, #12
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	0800913b 	.word	0x0800913b
 8009114:	2000005c 	.word	0x2000005c

08009118 <__sread>:
 8009118:	b510      	push	{r4, lr}
 800911a:	460c      	mov	r4, r1
 800911c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009120:	f003 fa7c 	bl	800c61c <_read_r>
 8009124:	2800      	cmp	r0, #0
 8009126:	bfab      	itete	ge
 8009128:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800912a:	89a3      	ldrhlt	r3, [r4, #12]
 800912c:	181b      	addge	r3, r3, r0
 800912e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009132:	bfac      	ite	ge
 8009134:	6563      	strge	r3, [r4, #84]	; 0x54
 8009136:	81a3      	strhlt	r3, [r4, #12]
 8009138:	bd10      	pop	{r4, pc}

0800913a <__seofread>:
 800913a:	2000      	movs	r0, #0
 800913c:	4770      	bx	lr

0800913e <__swrite>:
 800913e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009142:	461f      	mov	r7, r3
 8009144:	898b      	ldrh	r3, [r1, #12]
 8009146:	05db      	lsls	r3, r3, #23
 8009148:	4605      	mov	r5, r0
 800914a:	460c      	mov	r4, r1
 800914c:	4616      	mov	r6, r2
 800914e:	d505      	bpl.n	800915c <__swrite+0x1e>
 8009150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009154:	2302      	movs	r3, #2
 8009156:	2200      	movs	r2, #0
 8009158:	f002 f844 	bl	800b1e4 <_lseek_r>
 800915c:	89a3      	ldrh	r3, [r4, #12]
 800915e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009162:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009166:	81a3      	strh	r3, [r4, #12]
 8009168:	4632      	mov	r2, r6
 800916a:	463b      	mov	r3, r7
 800916c:	4628      	mov	r0, r5
 800916e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009172:	f000 be93 	b.w	8009e9c <_write_r>

08009176 <__sseek>:
 8009176:	b510      	push	{r4, lr}
 8009178:	460c      	mov	r4, r1
 800917a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800917e:	f002 f831 	bl	800b1e4 <_lseek_r>
 8009182:	1c43      	adds	r3, r0, #1
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	bf15      	itete	ne
 8009188:	6560      	strne	r0, [r4, #84]	; 0x54
 800918a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800918e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009192:	81a3      	strheq	r3, [r4, #12]
 8009194:	bf18      	it	ne
 8009196:	81a3      	strhne	r3, [r4, #12]
 8009198:	bd10      	pop	{r4, pc}

0800919a <__sclose>:
 800919a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800919e:	f000 be8f 	b.w	8009ec0 <_close_r>

080091a2 <sulp>:
 80091a2:	b570      	push	{r4, r5, r6, lr}
 80091a4:	4604      	mov	r4, r0
 80091a6:	460d      	mov	r5, r1
 80091a8:	4616      	mov	r6, r2
 80091aa:	ec45 4b10 	vmov	d0, r4, r5
 80091ae:	f002 fbb1 	bl	800b914 <__ulp>
 80091b2:	b17e      	cbz	r6, 80091d4 <sulp+0x32>
 80091b4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80091b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80091bc:	2b00      	cmp	r3, #0
 80091be:	dd09      	ble.n	80091d4 <sulp+0x32>
 80091c0:	051b      	lsls	r3, r3, #20
 80091c2:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80091c6:	2000      	movs	r0, #0
 80091c8:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80091cc:	ec41 0b17 	vmov	d7, r0, r1
 80091d0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80091d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080091d8 <_strtod_l>:
 80091d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091dc:	ed2d 8b0c 	vpush	{d8-d13}
 80091e0:	b09d      	sub	sp, #116	; 0x74
 80091e2:	461f      	mov	r7, r3
 80091e4:	2300      	movs	r3, #0
 80091e6:	9318      	str	r3, [sp, #96]	; 0x60
 80091e8:	4ba6      	ldr	r3, [pc, #664]	; (8009484 <_strtod_l+0x2ac>)
 80091ea:	9213      	str	r2, [sp, #76]	; 0x4c
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	9308      	str	r3, [sp, #32]
 80091f0:	4604      	mov	r4, r0
 80091f2:	4618      	mov	r0, r3
 80091f4:	468a      	mov	sl, r1
 80091f6:	f7f7 f823 	bl	8000240 <strlen>
 80091fa:	f04f 0800 	mov.w	r8, #0
 80091fe:	4605      	mov	r5, r0
 8009200:	f04f 0900 	mov.w	r9, #0
 8009204:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009208:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800920a:	781a      	ldrb	r2, [r3, #0]
 800920c:	2a2b      	cmp	r2, #43	; 0x2b
 800920e:	d04d      	beq.n	80092ac <_strtod_l+0xd4>
 8009210:	d83a      	bhi.n	8009288 <_strtod_l+0xb0>
 8009212:	2a0d      	cmp	r2, #13
 8009214:	d833      	bhi.n	800927e <_strtod_l+0xa6>
 8009216:	2a08      	cmp	r2, #8
 8009218:	d833      	bhi.n	8009282 <_strtod_l+0xaa>
 800921a:	2a00      	cmp	r2, #0
 800921c:	d03d      	beq.n	800929a <_strtod_l+0xc2>
 800921e:	2300      	movs	r3, #0
 8009220:	930b      	str	r3, [sp, #44]	; 0x2c
 8009222:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009224:	7833      	ldrb	r3, [r6, #0]
 8009226:	2b30      	cmp	r3, #48	; 0x30
 8009228:	f040 80b6 	bne.w	8009398 <_strtod_l+0x1c0>
 800922c:	7873      	ldrb	r3, [r6, #1]
 800922e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009232:	2b58      	cmp	r3, #88	; 0x58
 8009234:	d16d      	bne.n	8009312 <_strtod_l+0x13a>
 8009236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009238:	9301      	str	r3, [sp, #4]
 800923a:	ab18      	add	r3, sp, #96	; 0x60
 800923c:	9702      	str	r7, [sp, #8]
 800923e:	9300      	str	r3, [sp, #0]
 8009240:	4a91      	ldr	r2, [pc, #580]	; (8009488 <_strtod_l+0x2b0>)
 8009242:	ab19      	add	r3, sp, #100	; 0x64
 8009244:	a917      	add	r1, sp, #92	; 0x5c
 8009246:	4620      	mov	r0, r4
 8009248:	f001 fcc0 	bl	800abcc <__gethex>
 800924c:	f010 0507 	ands.w	r5, r0, #7
 8009250:	4607      	mov	r7, r0
 8009252:	d005      	beq.n	8009260 <_strtod_l+0x88>
 8009254:	2d06      	cmp	r5, #6
 8009256:	d12b      	bne.n	80092b0 <_strtod_l+0xd8>
 8009258:	3601      	adds	r6, #1
 800925a:	2300      	movs	r3, #0
 800925c:	9617      	str	r6, [sp, #92]	; 0x5c
 800925e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009260:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009262:	2b00      	cmp	r3, #0
 8009264:	f040 856e 	bne.w	8009d44 <_strtod_l+0xb6c>
 8009268:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800926a:	b1e3      	cbz	r3, 80092a6 <_strtod_l+0xce>
 800926c:	ec49 8b17 	vmov	d7, r8, r9
 8009270:	eeb1 0b47 	vneg.f64	d0, d7
 8009274:	b01d      	add	sp, #116	; 0x74
 8009276:	ecbd 8b0c 	vpop	{d8-d13}
 800927a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800927e:	2a20      	cmp	r2, #32
 8009280:	d1cd      	bne.n	800921e <_strtod_l+0x46>
 8009282:	3301      	adds	r3, #1
 8009284:	9317      	str	r3, [sp, #92]	; 0x5c
 8009286:	e7bf      	b.n	8009208 <_strtod_l+0x30>
 8009288:	2a2d      	cmp	r2, #45	; 0x2d
 800928a:	d1c8      	bne.n	800921e <_strtod_l+0x46>
 800928c:	2201      	movs	r2, #1
 800928e:	920b      	str	r2, [sp, #44]	; 0x2c
 8009290:	1c5a      	adds	r2, r3, #1
 8009292:	9217      	str	r2, [sp, #92]	; 0x5c
 8009294:	785b      	ldrb	r3, [r3, #1]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d1c3      	bne.n	8009222 <_strtod_l+0x4a>
 800929a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800929c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f040 854d 	bne.w	8009d40 <_strtod_l+0xb68>
 80092a6:	ec49 8b10 	vmov	d0, r8, r9
 80092aa:	e7e3      	b.n	8009274 <_strtod_l+0x9c>
 80092ac:	2200      	movs	r2, #0
 80092ae:	e7ee      	b.n	800928e <_strtod_l+0xb6>
 80092b0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80092b2:	b13a      	cbz	r2, 80092c4 <_strtod_l+0xec>
 80092b4:	2135      	movs	r1, #53	; 0x35
 80092b6:	a81a      	add	r0, sp, #104	; 0x68
 80092b8:	f002 fc38 	bl	800bb2c <__copybits>
 80092bc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80092be:	4620      	mov	r0, r4
 80092c0:	f001 fffc 	bl	800b2bc <_Bfree>
 80092c4:	3d01      	subs	r5, #1
 80092c6:	2d05      	cmp	r5, #5
 80092c8:	d807      	bhi.n	80092da <_strtod_l+0x102>
 80092ca:	e8df f005 	tbb	[pc, r5]
 80092ce:	0b0e      	.short	0x0b0e
 80092d0:	030e1d18 	.word	0x030e1d18
 80092d4:	f04f 0900 	mov.w	r9, #0
 80092d8:	46c8      	mov	r8, r9
 80092da:	073b      	lsls	r3, r7, #28
 80092dc:	d5c0      	bpl.n	8009260 <_strtod_l+0x88>
 80092de:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80092e2:	e7bd      	b.n	8009260 <_strtod_l+0x88>
 80092e4:	e9dd 891a 	ldrd	r8, r9, [sp, #104]	; 0x68
 80092e8:	e7f7      	b.n	80092da <_strtod_l+0x102>
 80092ea:	e9dd 831a 	ldrd	r8, r3, [sp, #104]	; 0x68
 80092ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80092f0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80092f4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80092f8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80092fc:	e7ed      	b.n	80092da <_strtod_l+0x102>
 80092fe:	f8df 918c 	ldr.w	r9, [pc, #396]	; 800948c <_strtod_l+0x2b4>
 8009302:	f04f 0800 	mov.w	r8, #0
 8009306:	e7e8      	b.n	80092da <_strtod_l+0x102>
 8009308:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800930c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009310:	e7e3      	b.n	80092da <_strtod_l+0x102>
 8009312:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009314:	1c5a      	adds	r2, r3, #1
 8009316:	9217      	str	r2, [sp, #92]	; 0x5c
 8009318:	785b      	ldrb	r3, [r3, #1]
 800931a:	2b30      	cmp	r3, #48	; 0x30
 800931c:	d0f9      	beq.n	8009312 <_strtod_l+0x13a>
 800931e:	2b00      	cmp	r3, #0
 8009320:	d09e      	beq.n	8009260 <_strtod_l+0x88>
 8009322:	2301      	movs	r3, #1
 8009324:	9306      	str	r3, [sp, #24]
 8009326:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009328:	930c      	str	r3, [sp, #48]	; 0x30
 800932a:	2300      	movs	r3, #0
 800932c:	9304      	str	r3, [sp, #16]
 800932e:	930a      	str	r3, [sp, #40]	; 0x28
 8009330:	461e      	mov	r6, r3
 8009332:	220a      	movs	r2, #10
 8009334:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009336:	f890 b000 	ldrb.w	fp, [r0]
 800933a:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
 800933e:	b2d9      	uxtb	r1, r3
 8009340:	2909      	cmp	r1, #9
 8009342:	d92b      	bls.n	800939c <_strtod_l+0x1c4>
 8009344:	9908      	ldr	r1, [sp, #32]
 8009346:	462a      	mov	r2, r5
 8009348:	f003 f9cc 	bl	800c6e4 <strncmp>
 800934c:	2800      	cmp	r0, #0
 800934e:	d035      	beq.n	80093bc <_strtod_l+0x1e4>
 8009350:	2000      	movs	r0, #0
 8009352:	465a      	mov	r2, fp
 8009354:	4633      	mov	r3, r6
 8009356:	4683      	mov	fp, r0
 8009358:	4601      	mov	r1, r0
 800935a:	2a65      	cmp	r2, #101	; 0x65
 800935c:	d001      	beq.n	8009362 <_strtod_l+0x18a>
 800935e:	2a45      	cmp	r2, #69	; 0x45
 8009360:	d118      	bne.n	8009394 <_strtod_l+0x1bc>
 8009362:	b91b      	cbnz	r3, 800936c <_strtod_l+0x194>
 8009364:	9b06      	ldr	r3, [sp, #24]
 8009366:	4303      	orrs	r3, r0
 8009368:	d097      	beq.n	800929a <_strtod_l+0xc2>
 800936a:	2300      	movs	r3, #0
 800936c:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009370:	f10a 0201 	add.w	r2, sl, #1
 8009374:	9217      	str	r2, [sp, #92]	; 0x5c
 8009376:	f89a 2001 	ldrb.w	r2, [sl, #1]
 800937a:	2a2b      	cmp	r2, #43	; 0x2b
 800937c:	d077      	beq.n	800946e <_strtod_l+0x296>
 800937e:	2a2d      	cmp	r2, #45	; 0x2d
 8009380:	d07d      	beq.n	800947e <_strtod_l+0x2a6>
 8009382:	f04f 0e00 	mov.w	lr, #0
 8009386:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800938a:	2d09      	cmp	r5, #9
 800938c:	f240 8084 	bls.w	8009498 <_strtod_l+0x2c0>
 8009390:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8009394:	2500      	movs	r5, #0
 8009396:	e09f      	b.n	80094d8 <_strtod_l+0x300>
 8009398:	2300      	movs	r3, #0
 800939a:	e7c3      	b.n	8009324 <_strtod_l+0x14c>
 800939c:	2e08      	cmp	r6, #8
 800939e:	bfd5      	itete	le
 80093a0:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80093a2:	9904      	ldrgt	r1, [sp, #16]
 80093a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80093a8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80093ac:	f100 0001 	add.w	r0, r0, #1
 80093b0:	bfd4      	ite	le
 80093b2:	930a      	strle	r3, [sp, #40]	; 0x28
 80093b4:	9304      	strgt	r3, [sp, #16]
 80093b6:	3601      	adds	r6, #1
 80093b8:	9017      	str	r0, [sp, #92]	; 0x5c
 80093ba:	e7bb      	b.n	8009334 <_strtod_l+0x15c>
 80093bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093be:	195a      	adds	r2, r3, r5
 80093c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80093c2:	5d5a      	ldrb	r2, [r3, r5]
 80093c4:	b3ae      	cbz	r6, 8009432 <_strtod_l+0x25a>
 80093c6:	4683      	mov	fp, r0
 80093c8:	4633      	mov	r3, r6
 80093ca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80093ce:	2909      	cmp	r1, #9
 80093d0:	d912      	bls.n	80093f8 <_strtod_l+0x220>
 80093d2:	2101      	movs	r1, #1
 80093d4:	e7c1      	b.n	800935a <_strtod_l+0x182>
 80093d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093d8:	1c5a      	adds	r2, r3, #1
 80093da:	9217      	str	r2, [sp, #92]	; 0x5c
 80093dc:	785a      	ldrb	r2, [r3, #1]
 80093de:	3001      	adds	r0, #1
 80093e0:	2a30      	cmp	r2, #48	; 0x30
 80093e2:	d0f8      	beq.n	80093d6 <_strtod_l+0x1fe>
 80093e4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80093e8:	2b08      	cmp	r3, #8
 80093ea:	f200 84b0 	bhi.w	8009d4e <_strtod_l+0xb76>
 80093ee:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093f0:	930c      	str	r3, [sp, #48]	; 0x30
 80093f2:	4683      	mov	fp, r0
 80093f4:	2000      	movs	r0, #0
 80093f6:	4603      	mov	r3, r0
 80093f8:	3a30      	subs	r2, #48	; 0x30
 80093fa:	f100 0101 	add.w	r1, r0, #1
 80093fe:	d012      	beq.n	8009426 <_strtod_l+0x24e>
 8009400:	448b      	add	fp, r1
 8009402:	eb00 0c03 	add.w	ip, r0, r3
 8009406:	4619      	mov	r1, r3
 8009408:	250a      	movs	r5, #10
 800940a:	4561      	cmp	r1, ip
 800940c:	d113      	bne.n	8009436 <_strtod_l+0x25e>
 800940e:	1819      	adds	r1, r3, r0
 8009410:	2908      	cmp	r1, #8
 8009412:	f103 0301 	add.w	r3, r3, #1
 8009416:	4403      	add	r3, r0
 8009418:	dc1d      	bgt.n	8009456 <_strtod_l+0x27e>
 800941a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800941c:	210a      	movs	r1, #10
 800941e:	fb01 2200 	mla	r2, r1, r0, r2
 8009422:	920a      	str	r2, [sp, #40]	; 0x28
 8009424:	2100      	movs	r1, #0
 8009426:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009428:	1c50      	adds	r0, r2, #1
 800942a:	9017      	str	r0, [sp, #92]	; 0x5c
 800942c:	7852      	ldrb	r2, [r2, #1]
 800942e:	4608      	mov	r0, r1
 8009430:	e7cb      	b.n	80093ca <_strtod_l+0x1f2>
 8009432:	4630      	mov	r0, r6
 8009434:	e7d4      	b.n	80093e0 <_strtod_l+0x208>
 8009436:	2908      	cmp	r1, #8
 8009438:	dc04      	bgt.n	8009444 <_strtod_l+0x26c>
 800943a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800943c:	436f      	muls	r7, r5
 800943e:	970a      	str	r7, [sp, #40]	; 0x28
 8009440:	3101      	adds	r1, #1
 8009442:	e7e2      	b.n	800940a <_strtod_l+0x232>
 8009444:	f101 0e01 	add.w	lr, r1, #1
 8009448:	f1be 0f10 	cmp.w	lr, #16
 800944c:	bfde      	ittt	le
 800944e:	9f04      	ldrle	r7, [sp, #16]
 8009450:	436f      	mulle	r7, r5
 8009452:	9704      	strle	r7, [sp, #16]
 8009454:	e7f4      	b.n	8009440 <_strtod_l+0x268>
 8009456:	2b10      	cmp	r3, #16
 8009458:	bfdf      	itttt	le
 800945a:	9804      	ldrle	r0, [sp, #16]
 800945c:	210a      	movle	r1, #10
 800945e:	fb01 2200 	mlale	r2, r1, r0, r2
 8009462:	9204      	strle	r2, [sp, #16]
 8009464:	e7de      	b.n	8009424 <_strtod_l+0x24c>
 8009466:	f04f 0b00 	mov.w	fp, #0
 800946a:	2101      	movs	r1, #1
 800946c:	e77a      	b.n	8009364 <_strtod_l+0x18c>
 800946e:	f04f 0e00 	mov.w	lr, #0
 8009472:	f10a 0202 	add.w	r2, sl, #2
 8009476:	9217      	str	r2, [sp, #92]	; 0x5c
 8009478:	f89a 2002 	ldrb.w	r2, [sl, #2]
 800947c:	e783      	b.n	8009386 <_strtod_l+0x1ae>
 800947e:	f04f 0e01 	mov.w	lr, #1
 8009482:	e7f6      	b.n	8009472 <_strtod_l+0x29a>
 8009484:	0800d620 	.word	0x0800d620
 8009488:	0800d3d0 	.word	0x0800d3d0
 800948c:	7ff00000 	.word	0x7ff00000
 8009490:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009492:	1c55      	adds	r5, r2, #1
 8009494:	9517      	str	r5, [sp, #92]	; 0x5c
 8009496:	7852      	ldrb	r2, [r2, #1]
 8009498:	2a30      	cmp	r2, #48	; 0x30
 800949a:	d0f9      	beq.n	8009490 <_strtod_l+0x2b8>
 800949c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 80094a0:	2d08      	cmp	r5, #8
 80094a2:	f63f af77 	bhi.w	8009394 <_strtod_l+0x1bc>
 80094a6:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 80094aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094ac:	9208      	str	r2, [sp, #32]
 80094ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80094b0:	1c55      	adds	r5, r2, #1
 80094b2:	9517      	str	r5, [sp, #92]	; 0x5c
 80094b4:	7852      	ldrb	r2, [r2, #1]
 80094b6:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 80094ba:	2f09      	cmp	r7, #9
 80094bc:	d937      	bls.n	800952e <_strtod_l+0x356>
 80094be:	9f08      	ldr	r7, [sp, #32]
 80094c0:	1bed      	subs	r5, r5, r7
 80094c2:	2d08      	cmp	r5, #8
 80094c4:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80094c8:	dc02      	bgt.n	80094d0 <_strtod_l+0x2f8>
 80094ca:	4565      	cmp	r5, ip
 80094cc:	bfa8      	it	ge
 80094ce:	4665      	movge	r5, ip
 80094d0:	f1be 0f00 	cmp.w	lr, #0
 80094d4:	d000      	beq.n	80094d8 <_strtod_l+0x300>
 80094d6:	426d      	negs	r5, r5
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d14f      	bne.n	800957c <_strtod_l+0x3a4>
 80094dc:	9b06      	ldr	r3, [sp, #24]
 80094de:	4303      	orrs	r3, r0
 80094e0:	f47f aebe 	bne.w	8009260 <_strtod_l+0x88>
 80094e4:	2900      	cmp	r1, #0
 80094e6:	f47f aed8 	bne.w	800929a <_strtod_l+0xc2>
 80094ea:	2a69      	cmp	r2, #105	; 0x69
 80094ec:	d027      	beq.n	800953e <_strtod_l+0x366>
 80094ee:	dc24      	bgt.n	800953a <_strtod_l+0x362>
 80094f0:	2a49      	cmp	r2, #73	; 0x49
 80094f2:	d024      	beq.n	800953e <_strtod_l+0x366>
 80094f4:	2a4e      	cmp	r2, #78	; 0x4e
 80094f6:	f47f aed0 	bne.w	800929a <_strtod_l+0xc2>
 80094fa:	499b      	ldr	r1, [pc, #620]	; (8009768 <_strtod_l+0x590>)
 80094fc:	a817      	add	r0, sp, #92	; 0x5c
 80094fe:	f001 fdbd 	bl	800b07c <__match>
 8009502:	2800      	cmp	r0, #0
 8009504:	f43f aec9 	beq.w	800929a <_strtod_l+0xc2>
 8009508:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	2b28      	cmp	r3, #40	; 0x28
 800950e:	d12d      	bne.n	800956c <_strtod_l+0x394>
 8009510:	4996      	ldr	r1, [pc, #600]	; (800976c <_strtod_l+0x594>)
 8009512:	aa1a      	add	r2, sp, #104	; 0x68
 8009514:	a817      	add	r0, sp, #92	; 0x5c
 8009516:	f001 fdc5 	bl	800b0a4 <__hexnan>
 800951a:	2805      	cmp	r0, #5
 800951c:	d126      	bne.n	800956c <_strtod_l+0x394>
 800951e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009520:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009524:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8009528:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800952c:	e698      	b.n	8009260 <_strtod_l+0x88>
 800952e:	250a      	movs	r5, #10
 8009530:	fb05 250c 	mla	r5, r5, ip, r2
 8009534:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 8009538:	e7b9      	b.n	80094ae <_strtod_l+0x2d6>
 800953a:	2a6e      	cmp	r2, #110	; 0x6e
 800953c:	e7db      	b.n	80094f6 <_strtod_l+0x31e>
 800953e:	498c      	ldr	r1, [pc, #560]	; (8009770 <_strtod_l+0x598>)
 8009540:	a817      	add	r0, sp, #92	; 0x5c
 8009542:	f001 fd9b 	bl	800b07c <__match>
 8009546:	2800      	cmp	r0, #0
 8009548:	f43f aea7 	beq.w	800929a <_strtod_l+0xc2>
 800954c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800954e:	4989      	ldr	r1, [pc, #548]	; (8009774 <_strtod_l+0x59c>)
 8009550:	3b01      	subs	r3, #1
 8009552:	a817      	add	r0, sp, #92	; 0x5c
 8009554:	9317      	str	r3, [sp, #92]	; 0x5c
 8009556:	f001 fd91 	bl	800b07c <__match>
 800955a:	b910      	cbnz	r0, 8009562 <_strtod_l+0x38a>
 800955c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800955e:	3301      	adds	r3, #1
 8009560:	9317      	str	r3, [sp, #92]	; 0x5c
 8009562:	f8df 9224 	ldr.w	r9, [pc, #548]	; 8009788 <_strtod_l+0x5b0>
 8009566:	f04f 0800 	mov.w	r8, #0
 800956a:	e679      	b.n	8009260 <_strtod_l+0x88>
 800956c:	4882      	ldr	r0, [pc, #520]	; (8009778 <_strtod_l+0x5a0>)
 800956e:	f003 f867 	bl	800c640 <nan>
 8009572:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009576:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800957a:	e671      	b.n	8009260 <_strtod_l+0x88>
 800957c:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 8009580:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009584:	eba5 020b 	sub.w	r2, r5, fp
 8009588:	2e00      	cmp	r6, #0
 800958a:	bf08      	it	eq
 800958c:	461e      	moveq	r6, r3
 800958e:	2b10      	cmp	r3, #16
 8009590:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009594:	9206      	str	r2, [sp, #24]
 8009596:	461a      	mov	r2, r3
 8009598:	bfa8      	it	ge
 800959a:	2210      	movge	r2, #16
 800959c:	2b09      	cmp	r3, #9
 800959e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80095a2:	dd0e      	ble.n	80095c2 <_strtod_l+0x3ea>
 80095a4:	4975      	ldr	r1, [pc, #468]	; (800977c <_strtod_l+0x5a4>)
 80095a6:	eddd 7a04 	vldr	s15, [sp, #16]
 80095aa:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80095ae:	ed11 6b12 	vldr	d6, [r1, #-72]	; 0xffffffb8
 80095b2:	ed9d 5b08 	vldr	d5, [sp, #32]
 80095b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80095ba:	eea5 7b06 	vfma.f64	d7, d5, d6
 80095be:	ec59 8b17 	vmov	r8, r9, d7
 80095c2:	2b0f      	cmp	r3, #15
 80095c4:	dc37      	bgt.n	8009636 <_strtod_l+0x45e>
 80095c6:	9906      	ldr	r1, [sp, #24]
 80095c8:	2900      	cmp	r1, #0
 80095ca:	f43f ae49 	beq.w	8009260 <_strtod_l+0x88>
 80095ce:	dd23      	ble.n	8009618 <_strtod_l+0x440>
 80095d0:	2916      	cmp	r1, #22
 80095d2:	dc0b      	bgt.n	80095ec <_strtod_l+0x414>
 80095d4:	4b69      	ldr	r3, [pc, #420]	; (800977c <_strtod_l+0x5a4>)
 80095d6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80095da:	ed93 7b00 	vldr	d7, [r3]
 80095de:	ec49 8b16 	vmov	d6, r8, r9
 80095e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80095e6:	ec59 8b17 	vmov	r8, r9, d7
 80095ea:	e639      	b.n	8009260 <_strtod_l+0x88>
 80095ec:	9806      	ldr	r0, [sp, #24]
 80095ee:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80095f2:	4281      	cmp	r1, r0
 80095f4:	db1f      	blt.n	8009636 <_strtod_l+0x45e>
 80095f6:	4a61      	ldr	r2, [pc, #388]	; (800977c <_strtod_l+0x5a4>)
 80095f8:	f1c3 030f 	rsb	r3, r3, #15
 80095fc:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8009600:	ed91 7b00 	vldr	d7, [r1]
 8009604:	ec49 8b16 	vmov	d6, r8, r9
 8009608:	1ac3      	subs	r3, r0, r3
 800960a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800960e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009612:	ed92 6b00 	vldr	d6, [r2]
 8009616:	e7e4      	b.n	80095e2 <_strtod_l+0x40a>
 8009618:	9906      	ldr	r1, [sp, #24]
 800961a:	3116      	adds	r1, #22
 800961c:	db0b      	blt.n	8009636 <_strtod_l+0x45e>
 800961e:	4b57      	ldr	r3, [pc, #348]	; (800977c <_strtod_l+0x5a4>)
 8009620:	ebab 0505 	sub.w	r5, fp, r5
 8009624:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8009628:	ed95 7b00 	vldr	d7, [r5]
 800962c:	ec49 8b16 	vmov	d6, r8, r9
 8009630:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009634:	e7d7      	b.n	80095e6 <_strtod_l+0x40e>
 8009636:	9906      	ldr	r1, [sp, #24]
 8009638:	1a9a      	subs	r2, r3, r2
 800963a:	440a      	add	r2, r1
 800963c:	2a00      	cmp	r2, #0
 800963e:	dd74      	ble.n	800972a <_strtod_l+0x552>
 8009640:	f012 000f 	ands.w	r0, r2, #15
 8009644:	d00a      	beq.n	800965c <_strtod_l+0x484>
 8009646:	494d      	ldr	r1, [pc, #308]	; (800977c <_strtod_l+0x5a4>)
 8009648:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800964c:	ed91 7b00 	vldr	d7, [r1]
 8009650:	ec49 8b16 	vmov	d6, r8, r9
 8009654:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009658:	ec59 8b17 	vmov	r8, r9, d7
 800965c:	f032 020f 	bics.w	r2, r2, #15
 8009660:	d04f      	beq.n	8009702 <_strtod_l+0x52a>
 8009662:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009666:	dd22      	ble.n	80096ae <_strtod_l+0x4d6>
 8009668:	2500      	movs	r5, #0
 800966a:	462e      	mov	r6, r5
 800966c:	950a      	str	r5, [sp, #40]	; 0x28
 800966e:	462f      	mov	r7, r5
 8009670:	2322      	movs	r3, #34	; 0x22
 8009672:	f8df 9114 	ldr.w	r9, [pc, #276]	; 8009788 <_strtod_l+0x5b0>
 8009676:	6023      	str	r3, [r4, #0]
 8009678:	f04f 0800 	mov.w	r8, #0
 800967c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800967e:	2b00      	cmp	r3, #0
 8009680:	f43f adee 	beq.w	8009260 <_strtod_l+0x88>
 8009684:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009686:	4620      	mov	r0, r4
 8009688:	f001 fe18 	bl	800b2bc <_Bfree>
 800968c:	4639      	mov	r1, r7
 800968e:	4620      	mov	r0, r4
 8009690:	f001 fe14 	bl	800b2bc <_Bfree>
 8009694:	4631      	mov	r1, r6
 8009696:	4620      	mov	r0, r4
 8009698:	f001 fe10 	bl	800b2bc <_Bfree>
 800969c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800969e:	4620      	mov	r0, r4
 80096a0:	f001 fe0c 	bl	800b2bc <_Bfree>
 80096a4:	4629      	mov	r1, r5
 80096a6:	4620      	mov	r0, r4
 80096a8:	f001 fe08 	bl	800b2bc <_Bfree>
 80096ac:	e5d8      	b.n	8009260 <_strtod_l+0x88>
 80096ae:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80096b2:	2000      	movs	r0, #0
 80096b4:	4f32      	ldr	r7, [pc, #200]	; (8009780 <_strtod_l+0x5a8>)
 80096b6:	1112      	asrs	r2, r2, #4
 80096b8:	4601      	mov	r1, r0
 80096ba:	2a01      	cmp	r2, #1
 80096bc:	dc24      	bgt.n	8009708 <_strtod_l+0x530>
 80096be:	b108      	cbz	r0, 80096c4 <_strtod_l+0x4ec>
 80096c0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80096c4:	4a2e      	ldr	r2, [pc, #184]	; (8009780 <_strtod_l+0x5a8>)
 80096c6:	482f      	ldr	r0, [pc, #188]	; (8009784 <_strtod_l+0x5ac>)
 80096c8:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80096cc:	ed91 7b00 	vldr	d7, [r1]
 80096d0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80096d4:	ec49 8b16 	vmov	d6, r8, r9
 80096d8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80096dc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80096e0:	9905      	ldr	r1, [sp, #20]
 80096e2:	4a29      	ldr	r2, [pc, #164]	; (8009788 <_strtod_l+0x5b0>)
 80096e4:	400a      	ands	r2, r1
 80096e6:	4282      	cmp	r2, r0
 80096e8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80096ec:	d8bc      	bhi.n	8009668 <_strtod_l+0x490>
 80096ee:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80096f2:	4282      	cmp	r2, r0
 80096f4:	bf86      	itte	hi
 80096f6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800978c <_strtod_l+0x5b4>
 80096fa:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 80096fe:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8009702:	2200      	movs	r2, #0
 8009704:	9204      	str	r2, [sp, #16]
 8009706:	e07f      	b.n	8009808 <_strtod_l+0x630>
 8009708:	f012 0f01 	tst.w	r2, #1
 800970c:	d00a      	beq.n	8009724 <_strtod_l+0x54c>
 800970e:	eb07 00c1 	add.w	r0, r7, r1, lsl #3
 8009712:	ed90 7b00 	vldr	d7, [r0]
 8009716:	ed9d 6b04 	vldr	d6, [sp, #16]
 800971a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800971e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009722:	2001      	movs	r0, #1
 8009724:	3101      	adds	r1, #1
 8009726:	1052      	asrs	r2, r2, #1
 8009728:	e7c7      	b.n	80096ba <_strtod_l+0x4e2>
 800972a:	d0ea      	beq.n	8009702 <_strtod_l+0x52a>
 800972c:	4252      	negs	r2, r2
 800972e:	f012 000f 	ands.w	r0, r2, #15
 8009732:	d00a      	beq.n	800974a <_strtod_l+0x572>
 8009734:	4911      	ldr	r1, [pc, #68]	; (800977c <_strtod_l+0x5a4>)
 8009736:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800973a:	ed91 7b00 	vldr	d7, [r1]
 800973e:	ec49 8b16 	vmov	d6, r8, r9
 8009742:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009746:	ec59 8b17 	vmov	r8, r9, d7
 800974a:	1112      	asrs	r2, r2, #4
 800974c:	d0d9      	beq.n	8009702 <_strtod_l+0x52a>
 800974e:	2a1f      	cmp	r2, #31
 8009750:	dd1e      	ble.n	8009790 <_strtod_l+0x5b8>
 8009752:	2500      	movs	r5, #0
 8009754:	462e      	mov	r6, r5
 8009756:	950a      	str	r5, [sp, #40]	; 0x28
 8009758:	462f      	mov	r7, r5
 800975a:	2322      	movs	r3, #34	; 0x22
 800975c:	f04f 0800 	mov.w	r8, #0
 8009760:	f04f 0900 	mov.w	r9, #0
 8009764:	6023      	str	r3, [r4, #0]
 8009766:	e789      	b.n	800967c <_strtod_l+0x4a4>
 8009768:	0800d3a5 	.word	0x0800d3a5
 800976c:	0800d3e4 	.word	0x0800d3e4
 8009770:	0800d39d 	.word	0x0800d39d
 8009774:	0800d524 	.word	0x0800d524
 8009778:	0800d7fb 	.word	0x0800d7fb
 800977c:	0800d6c0 	.word	0x0800d6c0
 8009780:	0800d698 	.word	0x0800d698
 8009784:	7ca00000 	.word	0x7ca00000
 8009788:	7ff00000 	.word	0x7ff00000
 800978c:	7fefffff 	.word	0x7fefffff
 8009790:	f012 0110 	ands.w	r1, r2, #16
 8009794:	bf18      	it	ne
 8009796:	216a      	movne	r1, #106	; 0x6a
 8009798:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800979c:	9104      	str	r1, [sp, #16]
 800979e:	49c0      	ldr	r1, [pc, #768]	; (8009aa0 <_strtod_l+0x8c8>)
 80097a0:	2000      	movs	r0, #0
 80097a2:	07d7      	lsls	r7, r2, #31
 80097a4:	d508      	bpl.n	80097b8 <_strtod_l+0x5e0>
 80097a6:	ed9d 6b08 	vldr	d6, [sp, #32]
 80097aa:	ed91 7b00 	vldr	d7, [r1]
 80097ae:	ee26 7b07 	vmul.f64	d7, d6, d7
 80097b2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80097b6:	2001      	movs	r0, #1
 80097b8:	1052      	asrs	r2, r2, #1
 80097ba:	f101 0108 	add.w	r1, r1, #8
 80097be:	d1f0      	bne.n	80097a2 <_strtod_l+0x5ca>
 80097c0:	b108      	cbz	r0, 80097c6 <_strtod_l+0x5ee>
 80097c2:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
 80097c6:	9a04      	ldr	r2, [sp, #16]
 80097c8:	b1ba      	cbz	r2, 80097fa <_strtod_l+0x622>
 80097ca:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80097ce:	f1c2 026b 	rsb	r2, r2, #107	; 0x6b
 80097d2:	2a00      	cmp	r2, #0
 80097d4:	4649      	mov	r1, r9
 80097d6:	dd10      	ble.n	80097fa <_strtod_l+0x622>
 80097d8:	2a1f      	cmp	r2, #31
 80097da:	f340 8132 	ble.w	8009a42 <_strtod_l+0x86a>
 80097de:	2a34      	cmp	r2, #52	; 0x34
 80097e0:	bfde      	ittt	le
 80097e2:	3a20      	suble	r2, #32
 80097e4:	f04f 30ff 	movle.w	r0, #4294967295	; 0xffffffff
 80097e8:	fa00 f202 	lslle.w	r2, r0, r2
 80097ec:	f04f 0800 	mov.w	r8, #0
 80097f0:	bfcc      	ite	gt
 80097f2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80097f6:	ea02 0901 	andle.w	r9, r2, r1
 80097fa:	ec49 8b17 	vmov	d7, r8, r9
 80097fe:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009806:	d0a4      	beq.n	8009752 <_strtod_l+0x57a>
 8009808:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800980a:	9200      	str	r2, [sp, #0]
 800980c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800980e:	4632      	mov	r2, r6
 8009810:	4620      	mov	r0, r4
 8009812:	f001 fdbf 	bl	800b394 <__s2b>
 8009816:	900a      	str	r0, [sp, #40]	; 0x28
 8009818:	2800      	cmp	r0, #0
 800981a:	f43f af25 	beq.w	8009668 <_strtod_l+0x490>
 800981e:	9b06      	ldr	r3, [sp, #24]
 8009820:	ebab 0505 	sub.w	r5, fp, r5
 8009824:	2b00      	cmp	r3, #0
 8009826:	bfb4      	ite	lt
 8009828:	462b      	movlt	r3, r5
 800982a:	2300      	movge	r3, #0
 800982c:	930c      	str	r3, [sp, #48]	; 0x30
 800982e:	9b06      	ldr	r3, [sp, #24]
 8009830:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8009a88 <_strtod_l+0x8b0>
 8009834:	ed9f ab96 	vldr	d10, [pc, #600]	; 8009a90 <_strtod_l+0x8b8>
 8009838:	ed9f bb97 	vldr	d11, [pc, #604]	; 8009a98 <_strtod_l+0x8c0>
 800983c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009840:	2500      	movs	r5, #0
 8009842:	9312      	str	r3, [sp, #72]	; 0x48
 8009844:	462e      	mov	r6, r5
 8009846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009848:	4620      	mov	r0, r4
 800984a:	6859      	ldr	r1, [r3, #4]
 800984c:	f001 fcf6 	bl	800b23c <_Balloc>
 8009850:	4607      	mov	r7, r0
 8009852:	2800      	cmp	r0, #0
 8009854:	f43f af0c 	beq.w	8009670 <_strtod_l+0x498>
 8009858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800985a:	691a      	ldr	r2, [r3, #16]
 800985c:	3202      	adds	r2, #2
 800985e:	f103 010c 	add.w	r1, r3, #12
 8009862:	0092      	lsls	r2, r2, #2
 8009864:	300c      	adds	r0, #12
 8009866:	f7fe fda7 	bl	80083b8 <memcpy>
 800986a:	ec49 8b10 	vmov	d0, r8, r9
 800986e:	aa1a      	add	r2, sp, #104	; 0x68
 8009870:	a919      	add	r1, sp, #100	; 0x64
 8009872:	4620      	mov	r0, r4
 8009874:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8009878:	f002 f8c8 	bl	800ba0c <__d2b>
 800987c:	9018      	str	r0, [sp, #96]	; 0x60
 800987e:	2800      	cmp	r0, #0
 8009880:	f43f aef6 	beq.w	8009670 <_strtod_l+0x498>
 8009884:	2101      	movs	r1, #1
 8009886:	4620      	mov	r0, r4
 8009888:	f001 fe1e 	bl	800b4c8 <__i2b>
 800988c:	4606      	mov	r6, r0
 800988e:	2800      	cmp	r0, #0
 8009890:	f43f aeee 	beq.w	8009670 <_strtod_l+0x498>
 8009894:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009896:	991a      	ldr	r1, [sp, #104]	; 0x68
 8009898:	2b00      	cmp	r3, #0
 800989a:	bfab      	itete	ge
 800989c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800989e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80098a0:	f8dd a048 	ldrge.w	sl, [sp, #72]	; 0x48
 80098a4:	f8dd b030 	ldrlt.w	fp, [sp, #48]	; 0x30
 80098a8:	bfac      	ite	ge
 80098aa:	eb03 0b02 	addge.w	fp, r3, r2
 80098ae:	eba2 0a03 	sublt.w	sl, r2, r3
 80098b2:	9a04      	ldr	r2, [sp, #16]
 80098b4:	1a9b      	subs	r3, r3, r2
 80098b6:	440b      	add	r3, r1
 80098b8:	4a7a      	ldr	r2, [pc, #488]	; (8009aa4 <_strtod_l+0x8cc>)
 80098ba:	3b01      	subs	r3, #1
 80098bc:	4293      	cmp	r3, r2
 80098be:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 80098c2:	f280 80d1 	bge.w	8009a68 <_strtod_l+0x890>
 80098c6:	1ad2      	subs	r2, r2, r3
 80098c8:	2a1f      	cmp	r2, #31
 80098ca:	eba1 0102 	sub.w	r1, r1, r2
 80098ce:	f04f 0001 	mov.w	r0, #1
 80098d2:	f300 80bd 	bgt.w	8009a50 <_strtod_l+0x878>
 80098d6:	fa00 f302 	lsl.w	r3, r0, r2
 80098da:	930e      	str	r3, [sp, #56]	; 0x38
 80098dc:	2300      	movs	r3, #0
 80098de:	930d      	str	r3, [sp, #52]	; 0x34
 80098e0:	eb0b 0301 	add.w	r3, fp, r1
 80098e4:	9a04      	ldr	r2, [sp, #16]
 80098e6:	459b      	cmp	fp, r3
 80098e8:	448a      	add	sl, r1
 80098ea:	4492      	add	sl, r2
 80098ec:	465a      	mov	r2, fp
 80098ee:	bfa8      	it	ge
 80098f0:	461a      	movge	r2, r3
 80098f2:	4552      	cmp	r2, sl
 80098f4:	bfa8      	it	ge
 80098f6:	4652      	movge	r2, sl
 80098f8:	2a00      	cmp	r2, #0
 80098fa:	bfc2      	ittt	gt
 80098fc:	1a9b      	subgt	r3, r3, r2
 80098fe:	ebaa 0a02 	subgt.w	sl, sl, r2
 8009902:	ebab 0b02 	subgt.w	fp, fp, r2
 8009906:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009908:	2a00      	cmp	r2, #0
 800990a:	dd18      	ble.n	800993e <_strtod_l+0x766>
 800990c:	4631      	mov	r1, r6
 800990e:	4620      	mov	r0, r4
 8009910:	9315      	str	r3, [sp, #84]	; 0x54
 8009912:	f001 fe95 	bl	800b640 <__pow5mult>
 8009916:	4606      	mov	r6, r0
 8009918:	2800      	cmp	r0, #0
 800991a:	f43f aea9 	beq.w	8009670 <_strtod_l+0x498>
 800991e:	4601      	mov	r1, r0
 8009920:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009922:	4620      	mov	r0, r4
 8009924:	f001 fde6 	bl	800b4f4 <__multiply>
 8009928:	9014      	str	r0, [sp, #80]	; 0x50
 800992a:	2800      	cmp	r0, #0
 800992c:	f43f aea0 	beq.w	8009670 <_strtod_l+0x498>
 8009930:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009932:	4620      	mov	r0, r4
 8009934:	f001 fcc2 	bl	800b2bc <_Bfree>
 8009938:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800993a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800993c:	9218      	str	r2, [sp, #96]	; 0x60
 800993e:	2b00      	cmp	r3, #0
 8009940:	f300 8097 	bgt.w	8009a72 <_strtod_l+0x89a>
 8009944:	9b06      	ldr	r3, [sp, #24]
 8009946:	2b00      	cmp	r3, #0
 8009948:	dd08      	ble.n	800995c <_strtod_l+0x784>
 800994a:	4639      	mov	r1, r7
 800994c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800994e:	4620      	mov	r0, r4
 8009950:	f001 fe76 	bl	800b640 <__pow5mult>
 8009954:	4607      	mov	r7, r0
 8009956:	2800      	cmp	r0, #0
 8009958:	f43f ae8a 	beq.w	8009670 <_strtod_l+0x498>
 800995c:	f1ba 0f00 	cmp.w	sl, #0
 8009960:	dd08      	ble.n	8009974 <_strtod_l+0x79c>
 8009962:	4639      	mov	r1, r7
 8009964:	4652      	mov	r2, sl
 8009966:	4620      	mov	r0, r4
 8009968:	f001 fec4 	bl	800b6f4 <__lshift>
 800996c:	4607      	mov	r7, r0
 800996e:	2800      	cmp	r0, #0
 8009970:	f43f ae7e 	beq.w	8009670 <_strtod_l+0x498>
 8009974:	f1bb 0f00 	cmp.w	fp, #0
 8009978:	dd08      	ble.n	800998c <_strtod_l+0x7b4>
 800997a:	4631      	mov	r1, r6
 800997c:	465a      	mov	r2, fp
 800997e:	4620      	mov	r0, r4
 8009980:	f001 feb8 	bl	800b6f4 <__lshift>
 8009984:	4606      	mov	r6, r0
 8009986:	2800      	cmp	r0, #0
 8009988:	f43f ae72 	beq.w	8009670 <_strtod_l+0x498>
 800998c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800998e:	463a      	mov	r2, r7
 8009990:	4620      	mov	r0, r4
 8009992:	f001 ff37 	bl	800b804 <__mdiff>
 8009996:	4605      	mov	r5, r0
 8009998:	2800      	cmp	r0, #0
 800999a:	f43f ae69 	beq.w	8009670 <_strtod_l+0x498>
 800999e:	2300      	movs	r3, #0
 80099a0:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 80099a4:	60c3      	str	r3, [r0, #12]
 80099a6:	4631      	mov	r1, r6
 80099a8:	f001 ff10 	bl	800b7cc <__mcmp>
 80099ac:	2800      	cmp	r0, #0
 80099ae:	da7f      	bge.n	8009ab0 <_strtod_l+0x8d8>
 80099b0:	ea5a 0308 	orrs.w	r3, sl, r8
 80099b4:	f040 80a5 	bne.w	8009b02 <_strtod_l+0x92a>
 80099b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80099bc:	2b00      	cmp	r3, #0
 80099be:	f040 80a0 	bne.w	8009b02 <_strtod_l+0x92a>
 80099c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80099c6:	0d1b      	lsrs	r3, r3, #20
 80099c8:	051b      	lsls	r3, r3, #20
 80099ca:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80099ce:	f240 8098 	bls.w	8009b02 <_strtod_l+0x92a>
 80099d2:	696b      	ldr	r3, [r5, #20]
 80099d4:	b91b      	cbnz	r3, 80099de <_strtod_l+0x806>
 80099d6:	692b      	ldr	r3, [r5, #16]
 80099d8:	2b01      	cmp	r3, #1
 80099da:	f340 8092 	ble.w	8009b02 <_strtod_l+0x92a>
 80099de:	4629      	mov	r1, r5
 80099e0:	2201      	movs	r2, #1
 80099e2:	4620      	mov	r0, r4
 80099e4:	f001 fe86 	bl	800b6f4 <__lshift>
 80099e8:	4631      	mov	r1, r6
 80099ea:	4605      	mov	r5, r0
 80099ec:	f001 feee 	bl	800b7cc <__mcmp>
 80099f0:	2800      	cmp	r0, #0
 80099f2:	f340 8086 	ble.w	8009b02 <_strtod_l+0x92a>
 80099f6:	9904      	ldr	r1, [sp, #16]
 80099f8:	4a2b      	ldr	r2, [pc, #172]	; (8009aa8 <_strtod_l+0x8d0>)
 80099fa:	464b      	mov	r3, r9
 80099fc:	2900      	cmp	r1, #0
 80099fe:	f000 80a1 	beq.w	8009b44 <_strtod_l+0x96c>
 8009a02:	ea02 0109 	and.w	r1, r2, r9
 8009a06:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009a0a:	f300 809b 	bgt.w	8009b44 <_strtod_l+0x96c>
 8009a0e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009a12:	f77f aea2 	ble.w	800975a <_strtod_l+0x582>
 8009a16:	4a25      	ldr	r2, [pc, #148]	; (8009aac <_strtod_l+0x8d4>)
 8009a18:	2300      	movs	r3, #0
 8009a1a:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8009a1e:	ed9d 6b10 	vldr	d6, [sp, #64]	; 0x40
 8009a22:	ec49 8b17 	vmov	d7, r8, r9
 8009a26:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009a2a:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a2e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	bf08      	it	eq
 8009a36:	2322      	moveq	r3, #34	; 0x22
 8009a38:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009a3c:	bf08      	it	eq
 8009a3e:	6023      	streq	r3, [r4, #0]
 8009a40:	e620      	b.n	8009684 <_strtod_l+0x4ac>
 8009a42:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009a46:	fa01 f202 	lsl.w	r2, r1, r2
 8009a4a:	ea02 0808 	and.w	r8, r2, r8
 8009a4e:	e6d4      	b.n	80097fa <_strtod_l+0x622>
 8009a50:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009a54:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009a58:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009a5c:	33e2      	adds	r3, #226	; 0xe2
 8009a5e:	fa00 f303 	lsl.w	r3, r0, r3
 8009a62:	e9cd 300d 	strd	r3, r0, [sp, #52]	; 0x34
 8009a66:	e73b      	b.n	80098e0 <_strtod_l+0x708>
 8009a68:	2000      	movs	r0, #0
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e9cd 030d 	strd	r0, r3, [sp, #52]	; 0x34
 8009a70:	e736      	b.n	80098e0 <_strtod_l+0x708>
 8009a72:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a74:	461a      	mov	r2, r3
 8009a76:	4620      	mov	r0, r4
 8009a78:	f001 fe3c 	bl	800b6f4 <__lshift>
 8009a7c:	9018      	str	r0, [sp, #96]	; 0x60
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f47f af60 	bne.w	8009944 <_strtod_l+0x76c>
 8009a84:	e5f4      	b.n	8009670 <_strtod_l+0x498>
 8009a86:	bf00      	nop
 8009a88:	94a03595 	.word	0x94a03595
 8009a8c:	3fcfffff 	.word	0x3fcfffff
 8009a90:	94a03595 	.word	0x94a03595
 8009a94:	3fdfffff 	.word	0x3fdfffff
 8009a98:	35afe535 	.word	0x35afe535
 8009a9c:	3fe00000 	.word	0x3fe00000
 8009aa0:	0800d3f8 	.word	0x0800d3f8
 8009aa4:	fffffc02 	.word	0xfffffc02
 8009aa8:	7ff00000 	.word	0x7ff00000
 8009aac:	39500000 	.word	0x39500000
 8009ab0:	46cb      	mov	fp, r9
 8009ab2:	d165      	bne.n	8009b80 <_strtod_l+0x9a8>
 8009ab4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ab8:	f1ba 0f00 	cmp.w	sl, #0
 8009abc:	d02a      	beq.n	8009b14 <_strtod_l+0x93c>
 8009abe:	4aaa      	ldr	r2, [pc, #680]	; (8009d68 <_strtod_l+0xb90>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d12b      	bne.n	8009b1c <_strtod_l+0x944>
 8009ac4:	9b04      	ldr	r3, [sp, #16]
 8009ac6:	4641      	mov	r1, r8
 8009ac8:	b1fb      	cbz	r3, 8009b0a <_strtod_l+0x932>
 8009aca:	4aa8      	ldr	r2, [pc, #672]	; (8009d6c <_strtod_l+0xb94>)
 8009acc:	ea09 0202 	and.w	r2, r9, r2
 8009ad0:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ad8:	d81a      	bhi.n	8009b10 <_strtod_l+0x938>
 8009ada:	0d12      	lsrs	r2, r2, #20
 8009adc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009ae0:	fa00 f303 	lsl.w	r3, r0, r3
 8009ae4:	4299      	cmp	r1, r3
 8009ae6:	d119      	bne.n	8009b1c <_strtod_l+0x944>
 8009ae8:	4ba1      	ldr	r3, [pc, #644]	; (8009d70 <_strtod_l+0xb98>)
 8009aea:	459b      	cmp	fp, r3
 8009aec:	d102      	bne.n	8009af4 <_strtod_l+0x91c>
 8009aee:	3101      	adds	r1, #1
 8009af0:	f43f adbe 	beq.w	8009670 <_strtod_l+0x498>
 8009af4:	4b9d      	ldr	r3, [pc, #628]	; (8009d6c <_strtod_l+0xb94>)
 8009af6:	ea0b 0303 	and.w	r3, fp, r3
 8009afa:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009afe:	f04f 0800 	mov.w	r8, #0
 8009b02:	9b04      	ldr	r3, [sp, #16]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d186      	bne.n	8009a16 <_strtod_l+0x83e>
 8009b08:	e5bc      	b.n	8009684 <_strtod_l+0x4ac>
 8009b0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b0e:	e7e9      	b.n	8009ae4 <_strtod_l+0x90c>
 8009b10:	4603      	mov	r3, r0
 8009b12:	e7e7      	b.n	8009ae4 <_strtod_l+0x90c>
 8009b14:	ea53 0308 	orrs.w	r3, r3, r8
 8009b18:	f43f af6d 	beq.w	80099f6 <_strtod_l+0x81e>
 8009b1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b1e:	b1db      	cbz	r3, 8009b58 <_strtod_l+0x980>
 8009b20:	ea13 0f0b 	tst.w	r3, fp
 8009b24:	d0ed      	beq.n	8009b02 <_strtod_l+0x92a>
 8009b26:	9a04      	ldr	r2, [sp, #16]
 8009b28:	4640      	mov	r0, r8
 8009b2a:	4649      	mov	r1, r9
 8009b2c:	f1ba 0f00 	cmp.w	sl, #0
 8009b30:	d016      	beq.n	8009b60 <_strtod_l+0x988>
 8009b32:	f7ff fb36 	bl	80091a2 <sulp>
 8009b36:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009b3a:	ee37 7b00 	vadd.f64	d7, d7, d0
 8009b3e:	ec59 8b17 	vmov	r8, r9, d7
 8009b42:	e7de      	b.n	8009b02 <_strtod_l+0x92a>
 8009b44:	4013      	ands	r3, r2
 8009b46:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009b4a:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009b4e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009b52:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009b56:	e7d4      	b.n	8009b02 <_strtod_l+0x92a>
 8009b58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b5a:	ea13 0f08 	tst.w	r3, r8
 8009b5e:	e7e1      	b.n	8009b24 <_strtod_l+0x94c>
 8009b60:	f7ff fb1f 	bl	80091a2 <sulp>
 8009b64:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009b68:	ee37 7b40 	vsub.f64	d7, d7, d0
 8009b6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009b70:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b78:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8009b7c:	d1c1      	bne.n	8009b02 <_strtod_l+0x92a>
 8009b7e:	e5ec      	b.n	800975a <_strtod_l+0x582>
 8009b80:	4631      	mov	r1, r6
 8009b82:	4628      	mov	r0, r5
 8009b84:	f001 ff9e 	bl	800bac4 <__ratio>
 8009b88:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8009b8c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b94:	d867      	bhi.n	8009c66 <_strtod_l+0xa8e>
 8009b96:	f1ba 0f00 	cmp.w	sl, #0
 8009b9a:	d044      	beq.n	8009c26 <_strtod_l+0xa4e>
 8009b9c:	4b75      	ldr	r3, [pc, #468]	; (8009d74 <_strtod_l+0xb9c>)
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	eeb7 8b00 	vmov.f64	d8, #112	; 0x3f800000  1.0
 8009ba4:	4971      	ldr	r1, [pc, #452]	; (8009d6c <_strtod_l+0xb94>)
 8009ba6:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 8009d80 <_strtod_l+0xba8>
 8009baa:	ea0b 0001 	and.w	r0, fp, r1
 8009bae:	4560      	cmp	r0, ip
 8009bb0:	900d      	str	r0, [sp, #52]	; 0x34
 8009bb2:	f040 808b 	bne.w	8009ccc <_strtod_l+0xaf4>
 8009bb6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009bba:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8009bbe:	ec49 8b10 	vmov	d0, r8, r9
 8009bc2:	ec43 2b1c 	vmov	d12, r2, r3
 8009bc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009bca:	f001 fea3 	bl	800b914 <__ulp>
 8009bce:	ec49 8b1d 	vmov	d13, r8, r9
 8009bd2:	eeac db00 	vfma.f64	d13, d12, d0
 8009bd6:	ed8d db0e 	vstr	d13, [sp, #56]	; 0x38
 8009bda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bdc:	4963      	ldr	r1, [pc, #396]	; (8009d6c <_strtod_l+0xb94>)
 8009bde:	4a66      	ldr	r2, [pc, #408]	; (8009d78 <_strtod_l+0xba0>)
 8009be0:	4019      	ands	r1, r3
 8009be2:	4291      	cmp	r1, r2
 8009be4:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
 8009be8:	d947      	bls.n	8009c7a <_strtod_l+0xaa2>
 8009bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d103      	bne.n	8009bfc <_strtod_l+0xa24>
 8009bf4:	9b08      	ldr	r3, [sp, #32]
 8009bf6:	3301      	adds	r3, #1
 8009bf8:	f43f ad3a 	beq.w	8009670 <_strtod_l+0x498>
 8009bfc:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8009d70 <_strtod_l+0xb98>
 8009c00:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8009c04:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c06:	4620      	mov	r0, r4
 8009c08:	f001 fb58 	bl	800b2bc <_Bfree>
 8009c0c:	4639      	mov	r1, r7
 8009c0e:	4620      	mov	r0, r4
 8009c10:	f001 fb54 	bl	800b2bc <_Bfree>
 8009c14:	4631      	mov	r1, r6
 8009c16:	4620      	mov	r0, r4
 8009c18:	f001 fb50 	bl	800b2bc <_Bfree>
 8009c1c:	4629      	mov	r1, r5
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f001 fb4c 	bl	800b2bc <_Bfree>
 8009c24:	e60f      	b.n	8009846 <_strtod_l+0x66e>
 8009c26:	f1b8 0f00 	cmp.w	r8, #0
 8009c2a:	d112      	bne.n	8009c52 <_strtod_l+0xa7a>
 8009c2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c30:	b9b3      	cbnz	r3, 8009c60 <_strtod_l+0xa88>
 8009c32:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8009c36:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c3e:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009c42:	d401      	bmi.n	8009c48 <_strtod_l+0xa70>
 8009c44:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009c48:	eeb1 7b48 	vneg.f64	d7, d8
 8009c4c:	ec53 2b17 	vmov	r2, r3, d7
 8009c50:	e7a8      	b.n	8009ba4 <_strtod_l+0x9cc>
 8009c52:	f1b8 0f01 	cmp.w	r8, #1
 8009c56:	d103      	bne.n	8009c60 <_strtod_l+0xa88>
 8009c58:	f1b9 0f00 	cmp.w	r9, #0
 8009c5c:	f43f ad7d 	beq.w	800975a <_strtod_l+0x582>
 8009c60:	4b46      	ldr	r3, [pc, #280]	; (8009d7c <_strtod_l+0xba4>)
 8009c62:	2200      	movs	r2, #0
 8009c64:	e79c      	b.n	8009ba0 <_strtod_l+0x9c8>
 8009c66:	eeb6 8b00 	vmov.f64	d8, #96	; 0x3f000000  0.5
 8009c6a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8009c6e:	f1ba 0f00 	cmp.w	sl, #0
 8009c72:	d0e9      	beq.n	8009c48 <_strtod_l+0xa70>
 8009c74:	ec53 2b18 	vmov	r2, r3, d8
 8009c78:	e794      	b.n	8009ba4 <_strtod_l+0x9cc>
 8009c7a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009c7e:	9b04      	ldr	r3, [sp, #16]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d1bf      	bne.n	8009c04 <_strtod_l+0xa2c>
 8009c84:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c88:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c8a:	0d1b      	lsrs	r3, r3, #20
 8009c8c:	051b      	lsls	r3, r3, #20
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d1b8      	bne.n	8009c04 <_strtod_l+0xa2c>
 8009c92:	ec51 0b18 	vmov	r0, r1, d8
 8009c96:	f7f6 fcff 	bl	8000698 <__aeabi_d2lz>
 8009c9a:	f7f6 fcb7 	bl	800060c <__aeabi_l2d>
 8009c9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ca2:	ec41 0b17 	vmov	d7, r0, r1
 8009ca6:	ea43 0308 	orr.w	r3, r3, r8
 8009caa:	ea53 030a 	orrs.w	r3, r3, sl
 8009cae:	ee38 8b47 	vsub.f64	d8, d8, d7
 8009cb2:	d03e      	beq.n	8009d32 <_strtod_l+0xb5a>
 8009cb4:	eeb4 8bca 	vcmpe.f64	d8, d10
 8009cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cbc:	f53f ace2 	bmi.w	8009684 <_strtod_l+0x4ac>
 8009cc0:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8009cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cc8:	dd9c      	ble.n	8009c04 <_strtod_l+0xa2c>
 8009cca:	e4db      	b.n	8009684 <_strtod_l+0x4ac>
 8009ccc:	9904      	ldr	r1, [sp, #16]
 8009cce:	b301      	cbz	r1, 8009d12 <_strtod_l+0xb3a>
 8009cd0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009cd2:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8009cd6:	d81c      	bhi.n	8009d12 <_strtod_l+0xb3a>
 8009cd8:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8009d60 <_strtod_l+0xb88>
 8009cdc:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8009ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ce4:	d811      	bhi.n	8009d0a <_strtod_l+0xb32>
 8009ce6:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8009cea:	ee18 3a10 	vmov	r3, s16
 8009cee:	2b01      	cmp	r3, #1
 8009cf0:	bf38      	it	cc
 8009cf2:	2301      	movcc	r3, #1
 8009cf4:	ee08 3a10 	vmov	s16, r3
 8009cf8:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8009cfc:	f1ba 0f00 	cmp.w	sl, #0
 8009d00:	d114      	bne.n	8009d2c <_strtod_l+0xb54>
 8009d02:	eeb1 7b48 	vneg.f64	d7, d8
 8009d06:	ec53 2b17 	vmov	r2, r3, d7
 8009d0a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009d0c:	f103 61d6 	add.w	r1, r3, #112197632	; 0x6b00000
 8009d10:	1a0b      	subs	r3, r1, r0
 8009d12:	ed9d 0b08 	vldr	d0, [sp, #32]
 8009d16:	ec43 2b1c 	vmov	d12, r2, r3
 8009d1a:	f001 fdfb 	bl	800b914 <__ulp>
 8009d1e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8009d22:	eeac 7b00 	vfma.f64	d7, d12, d0
 8009d26:	ec59 8b17 	vmov	r8, r9, d7
 8009d2a:	e7a8      	b.n	8009c7e <_strtod_l+0xaa6>
 8009d2c:	ec53 2b18 	vmov	r2, r3, d8
 8009d30:	e7eb      	b.n	8009d0a <_strtod_l+0xb32>
 8009d32:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8009d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d3a:	f57f af63 	bpl.w	8009c04 <_strtod_l+0xa2c>
 8009d3e:	e4a1      	b.n	8009684 <_strtod_l+0x4ac>
 8009d40:	2300      	movs	r3, #0
 8009d42:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009d46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d48:	6013      	str	r3, [r2, #0]
 8009d4a:	f7ff ba8d 	b.w	8009268 <_strtod_l+0x90>
 8009d4e:	2a65      	cmp	r2, #101	; 0x65
 8009d50:	f43f ab89 	beq.w	8009466 <_strtod_l+0x28e>
 8009d54:	2a45      	cmp	r2, #69	; 0x45
 8009d56:	f43f ab86 	beq.w	8009466 <_strtod_l+0x28e>
 8009d5a:	2101      	movs	r1, #1
 8009d5c:	f7ff bbbe 	b.w	80094dc <_strtod_l+0x304>
 8009d60:	ffc00000 	.word	0xffc00000
 8009d64:	41dfffff 	.word	0x41dfffff
 8009d68:	000fffff 	.word	0x000fffff
 8009d6c:	7ff00000 	.word	0x7ff00000
 8009d70:	7fefffff 	.word	0x7fefffff
 8009d74:	3ff00000 	.word	0x3ff00000
 8009d78:	7c9fffff 	.word	0x7c9fffff
 8009d7c:	bff00000 	.word	0xbff00000
 8009d80:	7fe00000 	.word	0x7fe00000

08009d84 <_strtod_r>:
 8009d84:	4b01      	ldr	r3, [pc, #4]	; (8009d8c <_strtod_r+0x8>)
 8009d86:	f7ff ba27 	b.w	80091d8 <_strtod_l>
 8009d8a:	bf00      	nop
 8009d8c:	200000c4 	.word	0x200000c4

08009d90 <_strtol_l.isra.0>:
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d96:	d001      	beq.n	8009d9c <_strtol_l.isra.0+0xc>
 8009d98:	2b24      	cmp	r3, #36	; 0x24
 8009d9a:	d906      	bls.n	8009daa <_strtol_l.isra.0+0x1a>
 8009d9c:	f7fe fae2 	bl	8008364 <__errno>
 8009da0:	2316      	movs	r3, #22
 8009da2:	6003      	str	r3, [r0, #0]
 8009da4:	2000      	movs	r0, #0
 8009da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009daa:	4f3a      	ldr	r7, [pc, #232]	; (8009e94 <_strtol_l.isra.0+0x104>)
 8009dac:	468e      	mov	lr, r1
 8009dae:	4676      	mov	r6, lr
 8009db0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009db4:	5de5      	ldrb	r5, [r4, r7]
 8009db6:	f015 0508 	ands.w	r5, r5, #8
 8009dba:	d1f8      	bne.n	8009dae <_strtol_l.isra.0+0x1e>
 8009dbc:	2c2d      	cmp	r4, #45	; 0x2d
 8009dbe:	d134      	bne.n	8009e2a <_strtol_l.isra.0+0x9a>
 8009dc0:	f89e 4000 	ldrb.w	r4, [lr]
 8009dc4:	f04f 0801 	mov.w	r8, #1
 8009dc8:	f106 0e02 	add.w	lr, r6, #2
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d05c      	beq.n	8009e8a <_strtol_l.isra.0+0xfa>
 8009dd0:	2b10      	cmp	r3, #16
 8009dd2:	d10c      	bne.n	8009dee <_strtol_l.isra.0+0x5e>
 8009dd4:	2c30      	cmp	r4, #48	; 0x30
 8009dd6:	d10a      	bne.n	8009dee <_strtol_l.isra.0+0x5e>
 8009dd8:	f89e 4000 	ldrb.w	r4, [lr]
 8009ddc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009de0:	2c58      	cmp	r4, #88	; 0x58
 8009de2:	d14d      	bne.n	8009e80 <_strtol_l.isra.0+0xf0>
 8009de4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8009de8:	2310      	movs	r3, #16
 8009dea:	f10e 0e02 	add.w	lr, lr, #2
 8009dee:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8009df2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8009df6:	2600      	movs	r6, #0
 8009df8:	fbbc f9f3 	udiv	r9, ip, r3
 8009dfc:	4635      	mov	r5, r6
 8009dfe:	fb03 ca19 	mls	sl, r3, r9, ip
 8009e02:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8009e06:	2f09      	cmp	r7, #9
 8009e08:	d818      	bhi.n	8009e3c <_strtol_l.isra.0+0xac>
 8009e0a:	463c      	mov	r4, r7
 8009e0c:	42a3      	cmp	r3, r4
 8009e0e:	dd24      	ble.n	8009e5a <_strtol_l.isra.0+0xca>
 8009e10:	2e00      	cmp	r6, #0
 8009e12:	db1f      	blt.n	8009e54 <_strtol_l.isra.0+0xc4>
 8009e14:	45a9      	cmp	r9, r5
 8009e16:	d31d      	bcc.n	8009e54 <_strtol_l.isra.0+0xc4>
 8009e18:	d101      	bne.n	8009e1e <_strtol_l.isra.0+0x8e>
 8009e1a:	45a2      	cmp	sl, r4
 8009e1c:	db1a      	blt.n	8009e54 <_strtol_l.isra.0+0xc4>
 8009e1e:	fb05 4503 	mla	r5, r5, r3, r4
 8009e22:	2601      	movs	r6, #1
 8009e24:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8009e28:	e7eb      	b.n	8009e02 <_strtol_l.isra.0+0x72>
 8009e2a:	2c2b      	cmp	r4, #43	; 0x2b
 8009e2c:	bf08      	it	eq
 8009e2e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8009e32:	46a8      	mov	r8, r5
 8009e34:	bf08      	it	eq
 8009e36:	f106 0e02 	addeq.w	lr, r6, #2
 8009e3a:	e7c7      	b.n	8009dcc <_strtol_l.isra.0+0x3c>
 8009e3c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8009e40:	2f19      	cmp	r7, #25
 8009e42:	d801      	bhi.n	8009e48 <_strtol_l.isra.0+0xb8>
 8009e44:	3c37      	subs	r4, #55	; 0x37
 8009e46:	e7e1      	b.n	8009e0c <_strtol_l.isra.0+0x7c>
 8009e48:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009e4c:	2f19      	cmp	r7, #25
 8009e4e:	d804      	bhi.n	8009e5a <_strtol_l.isra.0+0xca>
 8009e50:	3c57      	subs	r4, #87	; 0x57
 8009e52:	e7db      	b.n	8009e0c <_strtol_l.isra.0+0x7c>
 8009e54:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8009e58:	e7e4      	b.n	8009e24 <_strtol_l.isra.0+0x94>
 8009e5a:	2e00      	cmp	r6, #0
 8009e5c:	da05      	bge.n	8009e6a <_strtol_l.isra.0+0xda>
 8009e5e:	2322      	movs	r3, #34	; 0x22
 8009e60:	6003      	str	r3, [r0, #0]
 8009e62:	4665      	mov	r5, ip
 8009e64:	b942      	cbnz	r2, 8009e78 <_strtol_l.isra.0+0xe8>
 8009e66:	4628      	mov	r0, r5
 8009e68:	e79d      	b.n	8009da6 <_strtol_l.isra.0+0x16>
 8009e6a:	f1b8 0f00 	cmp.w	r8, #0
 8009e6e:	d000      	beq.n	8009e72 <_strtol_l.isra.0+0xe2>
 8009e70:	426d      	negs	r5, r5
 8009e72:	2a00      	cmp	r2, #0
 8009e74:	d0f7      	beq.n	8009e66 <_strtol_l.isra.0+0xd6>
 8009e76:	b10e      	cbz	r6, 8009e7c <_strtol_l.isra.0+0xec>
 8009e78:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8009e7c:	6011      	str	r1, [r2, #0]
 8009e7e:	e7f2      	b.n	8009e66 <_strtol_l.isra.0+0xd6>
 8009e80:	2430      	movs	r4, #48	; 0x30
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d1b3      	bne.n	8009dee <_strtol_l.isra.0+0x5e>
 8009e86:	2308      	movs	r3, #8
 8009e88:	e7b1      	b.n	8009dee <_strtol_l.isra.0+0x5e>
 8009e8a:	2c30      	cmp	r4, #48	; 0x30
 8009e8c:	d0a4      	beq.n	8009dd8 <_strtol_l.isra.0+0x48>
 8009e8e:	230a      	movs	r3, #10
 8009e90:	e7ad      	b.n	8009dee <_strtol_l.isra.0+0x5e>
 8009e92:	bf00      	nop
 8009e94:	0800d421 	.word	0x0800d421

08009e98 <_strtol_r>:
 8009e98:	f7ff bf7a 	b.w	8009d90 <_strtol_l.isra.0>

08009e9c <_write_r>:
 8009e9c:	b538      	push	{r3, r4, r5, lr}
 8009e9e:	4d07      	ldr	r5, [pc, #28]	; (8009ebc <_write_r+0x20>)
 8009ea0:	4604      	mov	r4, r0
 8009ea2:	4608      	mov	r0, r1
 8009ea4:	4611      	mov	r1, r2
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	602a      	str	r2, [r5, #0]
 8009eaa:	461a      	mov	r2, r3
 8009eac:	f7f8 ff03 	bl	8002cb6 <_write>
 8009eb0:	1c43      	adds	r3, r0, #1
 8009eb2:	d102      	bne.n	8009eba <_write_r+0x1e>
 8009eb4:	682b      	ldr	r3, [r5, #0]
 8009eb6:	b103      	cbz	r3, 8009eba <_write_r+0x1e>
 8009eb8:	6023      	str	r3, [r4, #0]
 8009eba:	bd38      	pop	{r3, r4, r5, pc}
 8009ebc:	20000850 	.word	0x20000850

08009ec0 <_close_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	4d06      	ldr	r5, [pc, #24]	; (8009edc <_close_r+0x1c>)
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	602b      	str	r3, [r5, #0]
 8009ecc:	f7f8 ff0f 	bl	8002cee <_close>
 8009ed0:	1c43      	adds	r3, r0, #1
 8009ed2:	d102      	bne.n	8009eda <_close_r+0x1a>
 8009ed4:	682b      	ldr	r3, [r5, #0]
 8009ed6:	b103      	cbz	r3, 8009eda <_close_r+0x1a>
 8009ed8:	6023      	str	r3, [r4, #0]
 8009eda:	bd38      	pop	{r3, r4, r5, pc}
 8009edc:	20000850 	.word	0x20000850

08009ee0 <quorem>:
 8009ee0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee4:	6903      	ldr	r3, [r0, #16]
 8009ee6:	690c      	ldr	r4, [r1, #16]
 8009ee8:	42a3      	cmp	r3, r4
 8009eea:	4607      	mov	r7, r0
 8009eec:	f2c0 8081 	blt.w	8009ff2 <quorem+0x112>
 8009ef0:	3c01      	subs	r4, #1
 8009ef2:	f101 0814 	add.w	r8, r1, #20
 8009ef6:	f100 0514 	add.w	r5, r0, #20
 8009efa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009efe:	9301      	str	r3, [sp, #4]
 8009f00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009f10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f14:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f18:	d331      	bcc.n	8009f7e <quorem+0x9e>
 8009f1a:	f04f 0e00 	mov.w	lr, #0
 8009f1e:	4640      	mov	r0, r8
 8009f20:	46ac      	mov	ip, r5
 8009f22:	46f2      	mov	sl, lr
 8009f24:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f28:	b293      	uxth	r3, r2
 8009f2a:	fb06 e303 	mla	r3, r6, r3, lr
 8009f2e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009f32:	b29b      	uxth	r3, r3
 8009f34:	ebaa 0303 	sub.w	r3, sl, r3
 8009f38:	0c12      	lsrs	r2, r2, #16
 8009f3a:	f8dc a000 	ldr.w	sl, [ip]
 8009f3e:	fb06 e202 	mla	r2, r6, r2, lr
 8009f42:	fa13 f38a 	uxtah	r3, r3, sl
 8009f46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009f4a:	fa1f fa82 	uxth.w	sl, r2
 8009f4e:	f8dc 2000 	ldr.w	r2, [ip]
 8009f52:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8009f56:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009f5a:	b29b      	uxth	r3, r3
 8009f5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009f60:	4581      	cmp	r9, r0
 8009f62:	f84c 3b04 	str.w	r3, [ip], #4
 8009f66:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009f6a:	d2db      	bcs.n	8009f24 <quorem+0x44>
 8009f6c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009f70:	b92b      	cbnz	r3, 8009f7e <quorem+0x9e>
 8009f72:	9b01      	ldr	r3, [sp, #4]
 8009f74:	3b04      	subs	r3, #4
 8009f76:	429d      	cmp	r5, r3
 8009f78:	461a      	mov	r2, r3
 8009f7a:	d32e      	bcc.n	8009fda <quorem+0xfa>
 8009f7c:	613c      	str	r4, [r7, #16]
 8009f7e:	4638      	mov	r0, r7
 8009f80:	f001 fc24 	bl	800b7cc <__mcmp>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	db24      	blt.n	8009fd2 <quorem+0xf2>
 8009f88:	3601      	adds	r6, #1
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	f04f 0c00 	mov.w	ip, #0
 8009f90:	f858 2b04 	ldr.w	r2, [r8], #4
 8009f94:	f8d0 e000 	ldr.w	lr, [r0]
 8009f98:	b293      	uxth	r3, r2
 8009f9a:	ebac 0303 	sub.w	r3, ip, r3
 8009f9e:	0c12      	lsrs	r2, r2, #16
 8009fa0:	fa13 f38e 	uxtah	r3, r3, lr
 8009fa4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009fa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009fac:	b29b      	uxth	r3, r3
 8009fae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009fb2:	45c1      	cmp	r9, r8
 8009fb4:	f840 3b04 	str.w	r3, [r0], #4
 8009fb8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009fbc:	d2e8      	bcs.n	8009f90 <quorem+0xb0>
 8009fbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009fc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009fc6:	b922      	cbnz	r2, 8009fd2 <quorem+0xf2>
 8009fc8:	3b04      	subs	r3, #4
 8009fca:	429d      	cmp	r5, r3
 8009fcc:	461a      	mov	r2, r3
 8009fce:	d30a      	bcc.n	8009fe6 <quorem+0x106>
 8009fd0:	613c      	str	r4, [r7, #16]
 8009fd2:	4630      	mov	r0, r6
 8009fd4:	b003      	add	sp, #12
 8009fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fda:	6812      	ldr	r2, [r2, #0]
 8009fdc:	3b04      	subs	r3, #4
 8009fde:	2a00      	cmp	r2, #0
 8009fe0:	d1cc      	bne.n	8009f7c <quorem+0x9c>
 8009fe2:	3c01      	subs	r4, #1
 8009fe4:	e7c7      	b.n	8009f76 <quorem+0x96>
 8009fe6:	6812      	ldr	r2, [r2, #0]
 8009fe8:	3b04      	subs	r3, #4
 8009fea:	2a00      	cmp	r2, #0
 8009fec:	d1f0      	bne.n	8009fd0 <quorem+0xf0>
 8009fee:	3c01      	subs	r4, #1
 8009ff0:	e7eb      	b.n	8009fca <quorem+0xea>
 8009ff2:	2000      	movs	r0, #0
 8009ff4:	e7ee      	b.n	8009fd4 <quorem+0xf4>
	...

08009ff8 <_dtoa_r>:
 8009ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ffc:	ec59 8b10 	vmov	r8, r9, d0
 800a000:	b095      	sub	sp, #84	; 0x54
 800a002:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a004:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a006:	9107      	str	r1, [sp, #28]
 800a008:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a00c:	4606      	mov	r6, r0
 800a00e:	9209      	str	r2, [sp, #36]	; 0x24
 800a010:	9310      	str	r3, [sp, #64]	; 0x40
 800a012:	b975      	cbnz	r5, 800a032 <_dtoa_r+0x3a>
 800a014:	2010      	movs	r0, #16
 800a016:	f001 f8f7 	bl	800b208 <malloc>
 800a01a:	4602      	mov	r2, r0
 800a01c:	6270      	str	r0, [r6, #36]	; 0x24
 800a01e:	b920      	cbnz	r0, 800a02a <_dtoa_r+0x32>
 800a020:	4bab      	ldr	r3, [pc, #684]	; (800a2d0 <_dtoa_r+0x2d8>)
 800a022:	21ea      	movs	r1, #234	; 0xea
 800a024:	48ab      	ldr	r0, [pc, #684]	; (800a2d4 <_dtoa_r+0x2dc>)
 800a026:	f002 fc35 	bl	800c894 <__assert_func>
 800a02a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a02e:	6005      	str	r5, [r0, #0]
 800a030:	60c5      	str	r5, [r0, #12]
 800a032:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a034:	6819      	ldr	r1, [r3, #0]
 800a036:	b151      	cbz	r1, 800a04e <_dtoa_r+0x56>
 800a038:	685a      	ldr	r2, [r3, #4]
 800a03a:	604a      	str	r2, [r1, #4]
 800a03c:	2301      	movs	r3, #1
 800a03e:	4093      	lsls	r3, r2
 800a040:	608b      	str	r3, [r1, #8]
 800a042:	4630      	mov	r0, r6
 800a044:	f001 f93a 	bl	800b2bc <_Bfree>
 800a048:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a04a:	2200      	movs	r2, #0
 800a04c:	601a      	str	r2, [r3, #0]
 800a04e:	f1b9 0300 	subs.w	r3, r9, #0
 800a052:	bfbb      	ittet	lt
 800a054:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a058:	9303      	strlt	r3, [sp, #12]
 800a05a:	2300      	movge	r3, #0
 800a05c:	2201      	movlt	r2, #1
 800a05e:	bfac      	ite	ge
 800a060:	6023      	strge	r3, [r4, #0]
 800a062:	6022      	strlt	r2, [r4, #0]
 800a064:	4b9c      	ldr	r3, [pc, #624]	; (800a2d8 <_dtoa_r+0x2e0>)
 800a066:	9c03      	ldr	r4, [sp, #12]
 800a068:	43a3      	bics	r3, r4
 800a06a:	d11a      	bne.n	800a0a2 <_dtoa_r+0xaa>
 800a06c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a06e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a072:	6013      	str	r3, [r2, #0]
 800a074:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a078:	ea53 0308 	orrs.w	r3, r3, r8
 800a07c:	f000 8512 	beq.w	800aaa4 <_dtoa_r+0xaac>
 800a080:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a082:	b953      	cbnz	r3, 800a09a <_dtoa_r+0xa2>
 800a084:	4b95      	ldr	r3, [pc, #596]	; (800a2dc <_dtoa_r+0x2e4>)
 800a086:	e01f      	b.n	800a0c8 <_dtoa_r+0xd0>
 800a088:	4b95      	ldr	r3, [pc, #596]	; (800a2e0 <_dtoa_r+0x2e8>)
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	3308      	adds	r3, #8
 800a08e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a090:	6013      	str	r3, [r2, #0]
 800a092:	9800      	ldr	r0, [sp, #0]
 800a094:	b015      	add	sp, #84	; 0x54
 800a096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a09a:	4b90      	ldr	r3, [pc, #576]	; (800a2dc <_dtoa_r+0x2e4>)
 800a09c:	9300      	str	r3, [sp, #0]
 800a09e:	3303      	adds	r3, #3
 800a0a0:	e7f5      	b.n	800a08e <_dtoa_r+0x96>
 800a0a2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a0a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a0aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ae:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800a0b2:	d10b      	bne.n	800a0cc <_dtoa_r+0xd4>
 800a0b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	6013      	str	r3, [r2, #0]
 800a0ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f000 84ee 	beq.w	800aa9e <_dtoa_r+0xaa6>
 800a0c2:	4888      	ldr	r0, [pc, #544]	; (800a2e4 <_dtoa_r+0x2ec>)
 800a0c4:	6018      	str	r0, [r3, #0]
 800a0c6:	1e43      	subs	r3, r0, #1
 800a0c8:	9300      	str	r3, [sp, #0]
 800a0ca:	e7e2      	b.n	800a092 <_dtoa_r+0x9a>
 800a0cc:	a913      	add	r1, sp, #76	; 0x4c
 800a0ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800a0d2:	aa12      	add	r2, sp, #72	; 0x48
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	f001 fc99 	bl	800ba0c <__d2b>
 800a0da:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a0de:	4605      	mov	r5, r0
 800a0e0:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a0e2:	2900      	cmp	r1, #0
 800a0e4:	d047      	beq.n	800a176 <_dtoa_r+0x17e>
 800a0e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a0e8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a0ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a0f0:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a0f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a0f8:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a0fc:	2400      	movs	r4, #0
 800a0fe:	ec43 2b16 	vmov	d6, r2, r3
 800a102:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a106:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800a2b8 <_dtoa_r+0x2c0>
 800a10a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a10e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800a2c0 <_dtoa_r+0x2c8>
 800a112:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a116:	eeb0 7b46 	vmov.f64	d7, d6
 800a11a:	ee06 1a90 	vmov	s13, r1
 800a11e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800a122:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800a2c8 <_dtoa_r+0x2d0>
 800a126:	eea5 7b06 	vfma.f64	d7, d5, d6
 800a12a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a12e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a136:	ee16 ba90 	vmov	fp, s13
 800a13a:	9411      	str	r4, [sp, #68]	; 0x44
 800a13c:	d508      	bpl.n	800a150 <_dtoa_r+0x158>
 800a13e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a142:	eeb4 6b47 	vcmp.f64	d6, d7
 800a146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a14a:	bf18      	it	ne
 800a14c:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 800a150:	f1bb 0f16 	cmp.w	fp, #22
 800a154:	d832      	bhi.n	800a1bc <_dtoa_r+0x1c4>
 800a156:	4b64      	ldr	r3, [pc, #400]	; (800a2e8 <_dtoa_r+0x2f0>)
 800a158:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a15c:	ed93 7b00 	vldr	d7, [r3]
 800a160:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a164:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a16c:	d501      	bpl.n	800a172 <_dtoa_r+0x17a>
 800a16e:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a172:	2300      	movs	r3, #0
 800a174:	e023      	b.n	800a1be <_dtoa_r+0x1c6>
 800a176:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800a178:	4401      	add	r1, r0
 800a17a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a17e:	2b20      	cmp	r3, #32
 800a180:	bfc3      	ittte	gt
 800a182:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a186:	fa04 f303 	lslgt.w	r3, r4, r3
 800a18a:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a18e:	f1c3 0320 	rsble	r3, r3, #32
 800a192:	bfc6      	itte	gt
 800a194:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a198:	ea43 0308 	orrgt.w	r3, r3, r8
 800a19c:	fa08 f303 	lslle.w	r3, r8, r3
 800a1a0:	ee07 3a90 	vmov	s15, r3
 800a1a4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a1a8:	3901      	subs	r1, #1
 800a1aa:	ed8d 7b00 	vstr	d7, [sp]
 800a1ae:	9c01      	ldr	r4, [sp, #4]
 800a1b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1b4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a1b8:	2401      	movs	r4, #1
 800a1ba:	e7a0      	b.n	800a0fe <_dtoa_r+0x106>
 800a1bc:	2301      	movs	r3, #1
 800a1be:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1c0:	1a43      	subs	r3, r0, r1
 800a1c2:	1e5a      	subs	r2, r3, #1
 800a1c4:	bf45      	ittet	mi
 800a1c6:	f1c3 0301 	rsbmi	r3, r3, #1
 800a1ca:	9305      	strmi	r3, [sp, #20]
 800a1cc:	2300      	movpl	r3, #0
 800a1ce:	2300      	movmi	r3, #0
 800a1d0:	9206      	str	r2, [sp, #24]
 800a1d2:	bf54      	ite	pl
 800a1d4:	9305      	strpl	r3, [sp, #20]
 800a1d6:	9306      	strmi	r3, [sp, #24]
 800a1d8:	f1bb 0f00 	cmp.w	fp, #0
 800a1dc:	db18      	blt.n	800a210 <_dtoa_r+0x218>
 800a1de:	9b06      	ldr	r3, [sp, #24]
 800a1e0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800a1e4:	445b      	add	r3, fp
 800a1e6:	9306      	str	r3, [sp, #24]
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	9a07      	ldr	r2, [sp, #28]
 800a1ec:	2a09      	cmp	r2, #9
 800a1ee:	d849      	bhi.n	800a284 <_dtoa_r+0x28c>
 800a1f0:	2a05      	cmp	r2, #5
 800a1f2:	bfc4      	itt	gt
 800a1f4:	3a04      	subgt	r2, #4
 800a1f6:	9207      	strgt	r2, [sp, #28]
 800a1f8:	9a07      	ldr	r2, [sp, #28]
 800a1fa:	f1a2 0202 	sub.w	r2, r2, #2
 800a1fe:	bfcc      	ite	gt
 800a200:	2400      	movgt	r4, #0
 800a202:	2401      	movle	r4, #1
 800a204:	2a03      	cmp	r2, #3
 800a206:	d848      	bhi.n	800a29a <_dtoa_r+0x2a2>
 800a208:	e8df f002 	tbb	[pc, r2]
 800a20c:	3a2c2e0b 	.word	0x3a2c2e0b
 800a210:	9b05      	ldr	r3, [sp, #20]
 800a212:	2200      	movs	r2, #0
 800a214:	eba3 030b 	sub.w	r3, r3, fp
 800a218:	9305      	str	r3, [sp, #20]
 800a21a:	920e      	str	r2, [sp, #56]	; 0x38
 800a21c:	f1cb 0300 	rsb	r3, fp, #0
 800a220:	e7e3      	b.n	800a1ea <_dtoa_r+0x1f2>
 800a222:	2200      	movs	r2, #0
 800a224:	9208      	str	r2, [sp, #32]
 800a226:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a228:	2a00      	cmp	r2, #0
 800a22a:	dc39      	bgt.n	800a2a0 <_dtoa_r+0x2a8>
 800a22c:	f04f 0a01 	mov.w	sl, #1
 800a230:	46d1      	mov	r9, sl
 800a232:	4652      	mov	r2, sl
 800a234:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a238:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a23a:	2100      	movs	r1, #0
 800a23c:	6079      	str	r1, [r7, #4]
 800a23e:	2004      	movs	r0, #4
 800a240:	f100 0c14 	add.w	ip, r0, #20
 800a244:	4594      	cmp	ip, r2
 800a246:	6879      	ldr	r1, [r7, #4]
 800a248:	d92f      	bls.n	800a2aa <_dtoa_r+0x2b2>
 800a24a:	4630      	mov	r0, r6
 800a24c:	930c      	str	r3, [sp, #48]	; 0x30
 800a24e:	f000 fff5 	bl	800b23c <_Balloc>
 800a252:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a254:	9000      	str	r0, [sp, #0]
 800a256:	4602      	mov	r2, r0
 800a258:	2800      	cmp	r0, #0
 800a25a:	d149      	bne.n	800a2f0 <_dtoa_r+0x2f8>
 800a25c:	4b23      	ldr	r3, [pc, #140]	; (800a2ec <_dtoa_r+0x2f4>)
 800a25e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a262:	e6df      	b.n	800a024 <_dtoa_r+0x2c>
 800a264:	2201      	movs	r2, #1
 800a266:	e7dd      	b.n	800a224 <_dtoa_r+0x22c>
 800a268:	2200      	movs	r2, #0
 800a26a:	9208      	str	r2, [sp, #32]
 800a26c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a26e:	eb0b 0a02 	add.w	sl, fp, r2
 800a272:	f10a 0901 	add.w	r9, sl, #1
 800a276:	464a      	mov	r2, r9
 800a278:	2a01      	cmp	r2, #1
 800a27a:	bfb8      	it	lt
 800a27c:	2201      	movlt	r2, #1
 800a27e:	e7db      	b.n	800a238 <_dtoa_r+0x240>
 800a280:	2201      	movs	r2, #1
 800a282:	e7f2      	b.n	800a26a <_dtoa_r+0x272>
 800a284:	2401      	movs	r4, #1
 800a286:	2200      	movs	r2, #0
 800a288:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a28c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800a290:	2100      	movs	r1, #0
 800a292:	46d1      	mov	r9, sl
 800a294:	2212      	movs	r2, #18
 800a296:	9109      	str	r1, [sp, #36]	; 0x24
 800a298:	e7ce      	b.n	800a238 <_dtoa_r+0x240>
 800a29a:	2201      	movs	r2, #1
 800a29c:	9208      	str	r2, [sp, #32]
 800a29e:	e7f5      	b.n	800a28c <_dtoa_r+0x294>
 800a2a0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800a2a4:	46d1      	mov	r9, sl
 800a2a6:	4652      	mov	r2, sl
 800a2a8:	e7c6      	b.n	800a238 <_dtoa_r+0x240>
 800a2aa:	3101      	adds	r1, #1
 800a2ac:	6079      	str	r1, [r7, #4]
 800a2ae:	0040      	lsls	r0, r0, #1
 800a2b0:	e7c6      	b.n	800a240 <_dtoa_r+0x248>
 800a2b2:	bf00      	nop
 800a2b4:	f3af 8000 	nop.w
 800a2b8:	636f4361 	.word	0x636f4361
 800a2bc:	3fd287a7 	.word	0x3fd287a7
 800a2c0:	8b60c8b3 	.word	0x8b60c8b3
 800a2c4:	3fc68a28 	.word	0x3fc68a28
 800a2c8:	509f79fb 	.word	0x509f79fb
 800a2cc:	3fd34413 	.word	0x3fd34413
 800a2d0:	0800d52e 	.word	0x0800d52e
 800a2d4:	0800d545 	.word	0x0800d545
 800a2d8:	7ff00000 	.word	0x7ff00000
 800a2dc:	0800d52a 	.word	0x0800d52a
 800a2e0:	0800d521 	.word	0x0800d521
 800a2e4:	0800d7aa 	.word	0x0800d7aa
 800a2e8:	0800d6c0 	.word	0x0800d6c0
 800a2ec:	0800d5a4 	.word	0x0800d5a4
 800a2f0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a2f2:	9900      	ldr	r1, [sp, #0]
 800a2f4:	6011      	str	r1, [r2, #0]
 800a2f6:	f1b9 0f0e 	cmp.w	r9, #14
 800a2fa:	d872      	bhi.n	800a3e2 <_dtoa_r+0x3ea>
 800a2fc:	2c00      	cmp	r4, #0
 800a2fe:	d070      	beq.n	800a3e2 <_dtoa_r+0x3ea>
 800a300:	f1bb 0f00 	cmp.w	fp, #0
 800a304:	f340 80a6 	ble.w	800a454 <_dtoa_r+0x45c>
 800a308:	49ca      	ldr	r1, [pc, #808]	; (800a634 <_dtoa_r+0x63c>)
 800a30a:	f00b 020f 	and.w	r2, fp, #15
 800a30e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a312:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a316:	ed92 7b00 	vldr	d7, [r2]
 800a31a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a31e:	f000 808d 	beq.w	800a43c <_dtoa_r+0x444>
 800a322:	4ac5      	ldr	r2, [pc, #788]	; (800a638 <_dtoa_r+0x640>)
 800a324:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800a328:	ed92 6b08 	vldr	d6, [r2, #32]
 800a32c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800a330:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a334:	f001 010f 	and.w	r1, r1, #15
 800a338:	2203      	movs	r2, #3
 800a33a:	48bf      	ldr	r0, [pc, #764]	; (800a638 <_dtoa_r+0x640>)
 800a33c:	2900      	cmp	r1, #0
 800a33e:	d17f      	bne.n	800a440 <_dtoa_r+0x448>
 800a340:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a344:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a348:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a34c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a34e:	2900      	cmp	r1, #0
 800a350:	f000 80b2 	beq.w	800a4b8 <_dtoa_r+0x4c0>
 800a354:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a358:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a35c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a364:	f140 80a8 	bpl.w	800a4b8 <_dtoa_r+0x4c0>
 800a368:	f1b9 0f00 	cmp.w	r9, #0
 800a36c:	f000 80a4 	beq.w	800a4b8 <_dtoa_r+0x4c0>
 800a370:	f1ba 0f00 	cmp.w	sl, #0
 800a374:	dd31      	ble.n	800a3da <_dtoa_r+0x3e2>
 800a376:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a37a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a37e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a382:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800a386:	3201      	adds	r2, #1
 800a388:	4650      	mov	r0, sl
 800a38a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a38e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a392:	ee07 2a90 	vmov	s15, r2
 800a396:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a39a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a39e:	ed8d 5b02 	vstr	d5, [sp, #8]
 800a3a2:	9c03      	ldr	r4, [sp, #12]
 800a3a4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a3a8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	f040 8086 	bne.w	800a4be <_dtoa_r+0x4c6>
 800a3b2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a3b6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a3ba:	ec42 1b17 	vmov	d7, r1, r2
 800a3be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3c6:	f300 8272 	bgt.w	800a8ae <_dtoa_r+0x8b6>
 800a3ca:	eeb1 7b47 	vneg.f64	d7, d7
 800a3ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3d6:	f100 8267 	bmi.w	800a8a8 <_dtoa_r+0x8b0>
 800a3da:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800a3de:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a3e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a3e4:	2a00      	cmp	r2, #0
 800a3e6:	f2c0 8129 	blt.w	800a63c <_dtoa_r+0x644>
 800a3ea:	f1bb 0f0e 	cmp.w	fp, #14
 800a3ee:	f300 8125 	bgt.w	800a63c <_dtoa_r+0x644>
 800a3f2:	4b90      	ldr	r3, [pc, #576]	; (800a634 <_dtoa_r+0x63c>)
 800a3f4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a3f8:	ed93 6b00 	vldr	d6, [r3]
 800a3fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f280 80c3 	bge.w	800a58a <_dtoa_r+0x592>
 800a404:	f1b9 0f00 	cmp.w	r9, #0
 800a408:	f300 80bf 	bgt.w	800a58a <_dtoa_r+0x592>
 800a40c:	f040 824c 	bne.w	800a8a8 <_dtoa_r+0x8b0>
 800a410:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a414:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a418:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a41c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a420:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a424:	464c      	mov	r4, r9
 800a426:	464f      	mov	r7, r9
 800a428:	f280 8222 	bge.w	800a870 <_dtoa_r+0x878>
 800a42c:	f8dd 8000 	ldr.w	r8, [sp]
 800a430:	2331      	movs	r3, #49	; 0x31
 800a432:	f808 3b01 	strb.w	r3, [r8], #1
 800a436:	f10b 0b01 	add.w	fp, fp, #1
 800a43a:	e21e      	b.n	800a87a <_dtoa_r+0x882>
 800a43c:	2202      	movs	r2, #2
 800a43e:	e77c      	b.n	800a33a <_dtoa_r+0x342>
 800a440:	07cc      	lsls	r4, r1, #31
 800a442:	d504      	bpl.n	800a44e <_dtoa_r+0x456>
 800a444:	ed90 6b00 	vldr	d6, [r0]
 800a448:	3201      	adds	r2, #1
 800a44a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a44e:	1049      	asrs	r1, r1, #1
 800a450:	3008      	adds	r0, #8
 800a452:	e773      	b.n	800a33c <_dtoa_r+0x344>
 800a454:	d02e      	beq.n	800a4b4 <_dtoa_r+0x4bc>
 800a456:	f1cb 0100 	rsb	r1, fp, #0
 800a45a:	4a76      	ldr	r2, [pc, #472]	; (800a634 <_dtoa_r+0x63c>)
 800a45c:	f001 000f 	and.w	r0, r1, #15
 800a460:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a464:	ed92 7b00 	vldr	d7, [r2]
 800a468:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800a46c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a470:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a474:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800a478:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800a47c:	486e      	ldr	r0, [pc, #440]	; (800a638 <_dtoa_r+0x640>)
 800a47e:	1109      	asrs	r1, r1, #4
 800a480:	2400      	movs	r4, #0
 800a482:	2202      	movs	r2, #2
 800a484:	b939      	cbnz	r1, 800a496 <_dtoa_r+0x49e>
 800a486:	2c00      	cmp	r4, #0
 800a488:	f43f af60 	beq.w	800a34c <_dtoa_r+0x354>
 800a48c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a490:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a494:	e75a      	b.n	800a34c <_dtoa_r+0x354>
 800a496:	07cf      	lsls	r7, r1, #31
 800a498:	d509      	bpl.n	800a4ae <_dtoa_r+0x4b6>
 800a49a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800a49e:	ed90 7b00 	vldr	d7, [r0]
 800a4a2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a4a6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800a4aa:	3201      	adds	r2, #1
 800a4ac:	2401      	movs	r4, #1
 800a4ae:	1049      	asrs	r1, r1, #1
 800a4b0:	3008      	adds	r0, #8
 800a4b2:	e7e7      	b.n	800a484 <_dtoa_r+0x48c>
 800a4b4:	2202      	movs	r2, #2
 800a4b6:	e749      	b.n	800a34c <_dtoa_r+0x354>
 800a4b8:	465f      	mov	r7, fp
 800a4ba:	4648      	mov	r0, r9
 800a4bc:	e765      	b.n	800a38a <_dtoa_r+0x392>
 800a4be:	ec42 1b17 	vmov	d7, r1, r2
 800a4c2:	4a5c      	ldr	r2, [pc, #368]	; (800a634 <_dtoa_r+0x63c>)
 800a4c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a4c8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a4cc:	9a00      	ldr	r2, [sp, #0]
 800a4ce:	1814      	adds	r4, r2, r0
 800a4d0:	9a08      	ldr	r2, [sp, #32]
 800a4d2:	b352      	cbz	r2, 800a52a <_dtoa_r+0x532>
 800a4d4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a4d8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a4dc:	f8dd 8000 	ldr.w	r8, [sp]
 800a4e0:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a4e4:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a4e8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a4ec:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a4f0:	ee14 2a90 	vmov	r2, s9
 800a4f4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a4f8:	3230      	adds	r2, #48	; 0x30
 800a4fa:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a4fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a506:	f808 2b01 	strb.w	r2, [r8], #1
 800a50a:	d439      	bmi.n	800a580 <_dtoa_r+0x588>
 800a50c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a510:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a518:	d472      	bmi.n	800a600 <_dtoa_r+0x608>
 800a51a:	45a0      	cmp	r8, r4
 800a51c:	f43f af5d 	beq.w	800a3da <_dtoa_r+0x3e2>
 800a520:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a524:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a528:	e7e0      	b.n	800a4ec <_dtoa_r+0x4f4>
 800a52a:	f8dd 8000 	ldr.w	r8, [sp]
 800a52e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a532:	4621      	mov	r1, r4
 800a534:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a538:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a53c:	ee14 2a90 	vmov	r2, s9
 800a540:	3230      	adds	r2, #48	; 0x30
 800a542:	f808 2b01 	strb.w	r2, [r8], #1
 800a546:	45a0      	cmp	r8, r4
 800a548:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a54c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a550:	d118      	bne.n	800a584 <_dtoa_r+0x58c>
 800a552:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a556:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a55a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a562:	dc4d      	bgt.n	800a600 <_dtoa_r+0x608>
 800a564:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a568:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a56c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a570:	f57f af33 	bpl.w	800a3da <_dtoa_r+0x3e2>
 800a574:	4688      	mov	r8, r1
 800a576:	3901      	subs	r1, #1
 800a578:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a57c:	2b30      	cmp	r3, #48	; 0x30
 800a57e:	d0f9      	beq.n	800a574 <_dtoa_r+0x57c>
 800a580:	46bb      	mov	fp, r7
 800a582:	e02a      	b.n	800a5da <_dtoa_r+0x5e2>
 800a584:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a588:	e7d6      	b.n	800a538 <_dtoa_r+0x540>
 800a58a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a58e:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a592:	f8dd 8000 	ldr.w	r8, [sp]
 800a596:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a59a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a59e:	ee15 3a10 	vmov	r3, s10
 800a5a2:	3330      	adds	r3, #48	; 0x30
 800a5a4:	f808 3b01 	strb.w	r3, [r8], #1
 800a5a8:	9b00      	ldr	r3, [sp, #0]
 800a5aa:	eba8 0303 	sub.w	r3, r8, r3
 800a5ae:	4599      	cmp	r9, r3
 800a5b0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a5b4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a5b8:	d133      	bne.n	800a622 <_dtoa_r+0x62a>
 800a5ba:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a5be:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a5c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5c6:	dc1a      	bgt.n	800a5fe <_dtoa_r+0x606>
 800a5c8:	eeb4 7b46 	vcmp.f64	d7, d6
 800a5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a5d0:	d103      	bne.n	800a5da <_dtoa_r+0x5e2>
 800a5d2:	ee15 3a10 	vmov	r3, s10
 800a5d6:	07d9      	lsls	r1, r3, #31
 800a5d8:	d411      	bmi.n	800a5fe <_dtoa_r+0x606>
 800a5da:	4629      	mov	r1, r5
 800a5dc:	4630      	mov	r0, r6
 800a5de:	f000 fe6d 	bl	800b2bc <_Bfree>
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a5e6:	f888 3000 	strb.w	r3, [r8]
 800a5ea:	f10b 0301 	add.w	r3, fp, #1
 800a5ee:	6013      	str	r3, [r2, #0]
 800a5f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	f43f ad4d 	beq.w	800a092 <_dtoa_r+0x9a>
 800a5f8:	f8c3 8000 	str.w	r8, [r3]
 800a5fc:	e549      	b.n	800a092 <_dtoa_r+0x9a>
 800a5fe:	465f      	mov	r7, fp
 800a600:	4643      	mov	r3, r8
 800a602:	4698      	mov	r8, r3
 800a604:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a608:	2a39      	cmp	r2, #57	; 0x39
 800a60a:	d106      	bne.n	800a61a <_dtoa_r+0x622>
 800a60c:	9a00      	ldr	r2, [sp, #0]
 800a60e:	429a      	cmp	r2, r3
 800a610:	d1f7      	bne.n	800a602 <_dtoa_r+0x60a>
 800a612:	9900      	ldr	r1, [sp, #0]
 800a614:	2230      	movs	r2, #48	; 0x30
 800a616:	3701      	adds	r7, #1
 800a618:	700a      	strb	r2, [r1, #0]
 800a61a:	781a      	ldrb	r2, [r3, #0]
 800a61c:	3201      	adds	r2, #1
 800a61e:	701a      	strb	r2, [r3, #0]
 800a620:	e7ae      	b.n	800a580 <_dtoa_r+0x588>
 800a622:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a626:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a62a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a62e:	d1b2      	bne.n	800a596 <_dtoa_r+0x59e>
 800a630:	e7d3      	b.n	800a5da <_dtoa_r+0x5e2>
 800a632:	bf00      	nop
 800a634:	0800d6c0 	.word	0x0800d6c0
 800a638:	0800d698 	.word	0x0800d698
 800a63c:	9908      	ldr	r1, [sp, #32]
 800a63e:	2900      	cmp	r1, #0
 800a640:	f000 80d1 	beq.w	800a7e6 <_dtoa_r+0x7ee>
 800a644:	9907      	ldr	r1, [sp, #28]
 800a646:	2901      	cmp	r1, #1
 800a648:	f300 80b4 	bgt.w	800a7b4 <_dtoa_r+0x7bc>
 800a64c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a64e:	2900      	cmp	r1, #0
 800a650:	f000 80ac 	beq.w	800a7ac <_dtoa_r+0x7b4>
 800a654:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a658:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a65c:	461c      	mov	r4, r3
 800a65e:	930a      	str	r3, [sp, #40]	; 0x28
 800a660:	9b05      	ldr	r3, [sp, #20]
 800a662:	4413      	add	r3, r2
 800a664:	9305      	str	r3, [sp, #20]
 800a666:	9b06      	ldr	r3, [sp, #24]
 800a668:	2101      	movs	r1, #1
 800a66a:	4413      	add	r3, r2
 800a66c:	4630      	mov	r0, r6
 800a66e:	9306      	str	r3, [sp, #24]
 800a670:	f000 ff2a 	bl	800b4c8 <__i2b>
 800a674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a676:	4607      	mov	r7, r0
 800a678:	f1b8 0f00 	cmp.w	r8, #0
 800a67c:	dd0d      	ble.n	800a69a <_dtoa_r+0x6a2>
 800a67e:	9a06      	ldr	r2, [sp, #24]
 800a680:	2a00      	cmp	r2, #0
 800a682:	dd0a      	ble.n	800a69a <_dtoa_r+0x6a2>
 800a684:	4542      	cmp	r2, r8
 800a686:	9905      	ldr	r1, [sp, #20]
 800a688:	bfa8      	it	ge
 800a68a:	4642      	movge	r2, r8
 800a68c:	1a89      	subs	r1, r1, r2
 800a68e:	9105      	str	r1, [sp, #20]
 800a690:	9906      	ldr	r1, [sp, #24]
 800a692:	eba8 0802 	sub.w	r8, r8, r2
 800a696:	1a8a      	subs	r2, r1, r2
 800a698:	9206      	str	r2, [sp, #24]
 800a69a:	b303      	cbz	r3, 800a6de <_dtoa_r+0x6e6>
 800a69c:	9a08      	ldr	r2, [sp, #32]
 800a69e:	2a00      	cmp	r2, #0
 800a6a0:	f000 80a6 	beq.w	800a7f0 <_dtoa_r+0x7f8>
 800a6a4:	2c00      	cmp	r4, #0
 800a6a6:	dd13      	ble.n	800a6d0 <_dtoa_r+0x6d8>
 800a6a8:	4639      	mov	r1, r7
 800a6aa:	4622      	mov	r2, r4
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	930c      	str	r3, [sp, #48]	; 0x30
 800a6b0:	f000 ffc6 	bl	800b640 <__pow5mult>
 800a6b4:	462a      	mov	r2, r5
 800a6b6:	4601      	mov	r1, r0
 800a6b8:	4607      	mov	r7, r0
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	f000 ff1a 	bl	800b4f4 <__multiply>
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	900a      	str	r0, [sp, #40]	; 0x28
 800a6c4:	4630      	mov	r0, r6
 800a6c6:	f000 fdf9 	bl	800b2bc <_Bfree>
 800a6ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6ce:	4615      	mov	r5, r2
 800a6d0:	1b1a      	subs	r2, r3, r4
 800a6d2:	d004      	beq.n	800a6de <_dtoa_r+0x6e6>
 800a6d4:	4629      	mov	r1, r5
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f000 ffb2 	bl	800b640 <__pow5mult>
 800a6dc:	4605      	mov	r5, r0
 800a6de:	2101      	movs	r1, #1
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	f000 fef1 	bl	800b4c8 <__i2b>
 800a6e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	f340 8082 	ble.w	800a7f4 <_dtoa_r+0x7fc>
 800a6f0:	461a      	mov	r2, r3
 800a6f2:	4601      	mov	r1, r0
 800a6f4:	4630      	mov	r0, r6
 800a6f6:	f000 ffa3 	bl	800b640 <__pow5mult>
 800a6fa:	9b07      	ldr	r3, [sp, #28]
 800a6fc:	2b01      	cmp	r3, #1
 800a6fe:	4604      	mov	r4, r0
 800a700:	dd7b      	ble.n	800a7fa <_dtoa_r+0x802>
 800a702:	2300      	movs	r3, #0
 800a704:	930a      	str	r3, [sp, #40]	; 0x28
 800a706:	6922      	ldr	r2, [r4, #16]
 800a708:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a70c:	6910      	ldr	r0, [r2, #16]
 800a70e:	f000 fe8b 	bl	800b428 <__hi0bits>
 800a712:	f1c0 0020 	rsb	r0, r0, #32
 800a716:	9b06      	ldr	r3, [sp, #24]
 800a718:	4418      	add	r0, r3
 800a71a:	f010 001f 	ands.w	r0, r0, #31
 800a71e:	f000 808d 	beq.w	800a83c <_dtoa_r+0x844>
 800a722:	f1c0 0220 	rsb	r2, r0, #32
 800a726:	2a04      	cmp	r2, #4
 800a728:	f340 8086 	ble.w	800a838 <_dtoa_r+0x840>
 800a72c:	f1c0 001c 	rsb	r0, r0, #28
 800a730:	9b05      	ldr	r3, [sp, #20]
 800a732:	4403      	add	r3, r0
 800a734:	9305      	str	r3, [sp, #20]
 800a736:	9b06      	ldr	r3, [sp, #24]
 800a738:	4403      	add	r3, r0
 800a73a:	4480      	add	r8, r0
 800a73c:	9306      	str	r3, [sp, #24]
 800a73e:	9b05      	ldr	r3, [sp, #20]
 800a740:	2b00      	cmp	r3, #0
 800a742:	dd05      	ble.n	800a750 <_dtoa_r+0x758>
 800a744:	4629      	mov	r1, r5
 800a746:	461a      	mov	r2, r3
 800a748:	4630      	mov	r0, r6
 800a74a:	f000 ffd3 	bl	800b6f4 <__lshift>
 800a74e:	4605      	mov	r5, r0
 800a750:	9b06      	ldr	r3, [sp, #24]
 800a752:	2b00      	cmp	r3, #0
 800a754:	dd05      	ble.n	800a762 <_dtoa_r+0x76a>
 800a756:	4621      	mov	r1, r4
 800a758:	461a      	mov	r2, r3
 800a75a:	4630      	mov	r0, r6
 800a75c:	f000 ffca 	bl	800b6f4 <__lshift>
 800a760:	4604      	mov	r4, r0
 800a762:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a764:	2b00      	cmp	r3, #0
 800a766:	d06b      	beq.n	800a840 <_dtoa_r+0x848>
 800a768:	4621      	mov	r1, r4
 800a76a:	4628      	mov	r0, r5
 800a76c:	f001 f82e 	bl	800b7cc <__mcmp>
 800a770:	2800      	cmp	r0, #0
 800a772:	da65      	bge.n	800a840 <_dtoa_r+0x848>
 800a774:	2300      	movs	r3, #0
 800a776:	4629      	mov	r1, r5
 800a778:	220a      	movs	r2, #10
 800a77a:	4630      	mov	r0, r6
 800a77c:	f000 fdc0 	bl	800b300 <__multadd>
 800a780:	9b08      	ldr	r3, [sp, #32]
 800a782:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a786:	4605      	mov	r5, r0
 800a788:	2b00      	cmp	r3, #0
 800a78a:	f000 8192 	beq.w	800aab2 <_dtoa_r+0xaba>
 800a78e:	4639      	mov	r1, r7
 800a790:	2300      	movs	r3, #0
 800a792:	220a      	movs	r2, #10
 800a794:	4630      	mov	r0, r6
 800a796:	f000 fdb3 	bl	800b300 <__multadd>
 800a79a:	f1ba 0f00 	cmp.w	sl, #0
 800a79e:	4607      	mov	r7, r0
 800a7a0:	f300 808e 	bgt.w	800a8c0 <_dtoa_r+0x8c8>
 800a7a4:	9b07      	ldr	r3, [sp, #28]
 800a7a6:	2b02      	cmp	r3, #2
 800a7a8:	dc51      	bgt.n	800a84e <_dtoa_r+0x856>
 800a7aa:	e089      	b.n	800a8c0 <_dtoa_r+0x8c8>
 800a7ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a7b2:	e751      	b.n	800a658 <_dtoa_r+0x660>
 800a7b4:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 800a7b8:	42a3      	cmp	r3, r4
 800a7ba:	bfbf      	itttt	lt
 800a7bc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800a7be:	1ae3      	sublt	r3, r4, r3
 800a7c0:	18d2      	addlt	r2, r2, r3
 800a7c2:	4613      	movlt	r3, r2
 800a7c4:	bfb7      	itett	lt
 800a7c6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a7c8:	1b1c      	subge	r4, r3, r4
 800a7ca:	4623      	movlt	r3, r4
 800a7cc:	2400      	movlt	r4, #0
 800a7ce:	f1b9 0f00 	cmp.w	r9, #0
 800a7d2:	bfb5      	itete	lt
 800a7d4:	9a05      	ldrlt	r2, [sp, #20]
 800a7d6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800a7da:	eba2 0809 	sublt.w	r8, r2, r9
 800a7de:	464a      	movge	r2, r9
 800a7e0:	bfb8      	it	lt
 800a7e2:	2200      	movlt	r2, #0
 800a7e4:	e73b      	b.n	800a65e <_dtoa_r+0x666>
 800a7e6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a7ea:	9f08      	ldr	r7, [sp, #32]
 800a7ec:	461c      	mov	r4, r3
 800a7ee:	e743      	b.n	800a678 <_dtoa_r+0x680>
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	e76f      	b.n	800a6d4 <_dtoa_r+0x6dc>
 800a7f4:	9b07      	ldr	r3, [sp, #28]
 800a7f6:	2b01      	cmp	r3, #1
 800a7f8:	dc18      	bgt.n	800a82c <_dtoa_r+0x834>
 800a7fa:	9b02      	ldr	r3, [sp, #8]
 800a7fc:	b9b3      	cbnz	r3, 800a82c <_dtoa_r+0x834>
 800a7fe:	9b03      	ldr	r3, [sp, #12]
 800a800:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800a804:	b9a2      	cbnz	r2, 800a830 <_dtoa_r+0x838>
 800a806:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a80a:	0d12      	lsrs	r2, r2, #20
 800a80c:	0512      	lsls	r2, r2, #20
 800a80e:	b18a      	cbz	r2, 800a834 <_dtoa_r+0x83c>
 800a810:	9b05      	ldr	r3, [sp, #20]
 800a812:	3301      	adds	r3, #1
 800a814:	9305      	str	r3, [sp, #20]
 800a816:	9b06      	ldr	r3, [sp, #24]
 800a818:	3301      	adds	r3, #1
 800a81a:	9306      	str	r3, [sp, #24]
 800a81c:	2301      	movs	r3, #1
 800a81e:	930a      	str	r3, [sp, #40]	; 0x28
 800a820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a822:	2b00      	cmp	r3, #0
 800a824:	f47f af6f 	bne.w	800a706 <_dtoa_r+0x70e>
 800a828:	2001      	movs	r0, #1
 800a82a:	e774      	b.n	800a716 <_dtoa_r+0x71e>
 800a82c:	2300      	movs	r3, #0
 800a82e:	e7f6      	b.n	800a81e <_dtoa_r+0x826>
 800a830:	9b02      	ldr	r3, [sp, #8]
 800a832:	e7f4      	b.n	800a81e <_dtoa_r+0x826>
 800a834:	920a      	str	r2, [sp, #40]	; 0x28
 800a836:	e7f3      	b.n	800a820 <_dtoa_r+0x828>
 800a838:	d081      	beq.n	800a73e <_dtoa_r+0x746>
 800a83a:	4610      	mov	r0, r2
 800a83c:	301c      	adds	r0, #28
 800a83e:	e777      	b.n	800a730 <_dtoa_r+0x738>
 800a840:	f1b9 0f00 	cmp.w	r9, #0
 800a844:	dc37      	bgt.n	800a8b6 <_dtoa_r+0x8be>
 800a846:	9b07      	ldr	r3, [sp, #28]
 800a848:	2b02      	cmp	r3, #2
 800a84a:	dd34      	ble.n	800a8b6 <_dtoa_r+0x8be>
 800a84c:	46ca      	mov	sl, r9
 800a84e:	f1ba 0f00 	cmp.w	sl, #0
 800a852:	d10d      	bne.n	800a870 <_dtoa_r+0x878>
 800a854:	4621      	mov	r1, r4
 800a856:	4653      	mov	r3, sl
 800a858:	2205      	movs	r2, #5
 800a85a:	4630      	mov	r0, r6
 800a85c:	f000 fd50 	bl	800b300 <__multadd>
 800a860:	4601      	mov	r1, r0
 800a862:	4604      	mov	r4, r0
 800a864:	4628      	mov	r0, r5
 800a866:	f000 ffb1 	bl	800b7cc <__mcmp>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	f73f adde 	bgt.w	800a42c <_dtoa_r+0x434>
 800a870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a872:	f8dd 8000 	ldr.w	r8, [sp]
 800a876:	ea6f 0b03 	mvn.w	fp, r3
 800a87a:	f04f 0900 	mov.w	r9, #0
 800a87e:	4621      	mov	r1, r4
 800a880:	4630      	mov	r0, r6
 800a882:	f000 fd1b 	bl	800b2bc <_Bfree>
 800a886:	2f00      	cmp	r7, #0
 800a888:	f43f aea7 	beq.w	800a5da <_dtoa_r+0x5e2>
 800a88c:	f1b9 0f00 	cmp.w	r9, #0
 800a890:	d005      	beq.n	800a89e <_dtoa_r+0x8a6>
 800a892:	45b9      	cmp	r9, r7
 800a894:	d003      	beq.n	800a89e <_dtoa_r+0x8a6>
 800a896:	4649      	mov	r1, r9
 800a898:	4630      	mov	r0, r6
 800a89a:	f000 fd0f 	bl	800b2bc <_Bfree>
 800a89e:	4639      	mov	r1, r7
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	f000 fd0b 	bl	800b2bc <_Bfree>
 800a8a6:	e698      	b.n	800a5da <_dtoa_r+0x5e2>
 800a8a8:	2400      	movs	r4, #0
 800a8aa:	4627      	mov	r7, r4
 800a8ac:	e7e0      	b.n	800a870 <_dtoa_r+0x878>
 800a8ae:	46bb      	mov	fp, r7
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	4607      	mov	r7, r0
 800a8b4:	e5ba      	b.n	800a42c <_dtoa_r+0x434>
 800a8b6:	9b08      	ldr	r3, [sp, #32]
 800a8b8:	46ca      	mov	sl, r9
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	f000 8100 	beq.w	800aac0 <_dtoa_r+0xac8>
 800a8c0:	f1b8 0f00 	cmp.w	r8, #0
 800a8c4:	dd05      	ble.n	800a8d2 <_dtoa_r+0x8da>
 800a8c6:	4639      	mov	r1, r7
 800a8c8:	4642      	mov	r2, r8
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f000 ff12 	bl	800b6f4 <__lshift>
 800a8d0:	4607      	mov	r7, r0
 800a8d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d05d      	beq.n	800a994 <_dtoa_r+0x99c>
 800a8d8:	6879      	ldr	r1, [r7, #4]
 800a8da:	4630      	mov	r0, r6
 800a8dc:	f000 fcae 	bl	800b23c <_Balloc>
 800a8e0:	4680      	mov	r8, r0
 800a8e2:	b928      	cbnz	r0, 800a8f0 <_dtoa_r+0x8f8>
 800a8e4:	4b82      	ldr	r3, [pc, #520]	; (800aaf0 <_dtoa_r+0xaf8>)
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a8ec:	f7ff bb9a 	b.w	800a024 <_dtoa_r+0x2c>
 800a8f0:	693a      	ldr	r2, [r7, #16]
 800a8f2:	3202      	adds	r2, #2
 800a8f4:	0092      	lsls	r2, r2, #2
 800a8f6:	f107 010c 	add.w	r1, r7, #12
 800a8fa:	300c      	adds	r0, #12
 800a8fc:	f7fd fd5c 	bl	80083b8 <memcpy>
 800a900:	2201      	movs	r2, #1
 800a902:	4641      	mov	r1, r8
 800a904:	4630      	mov	r0, r6
 800a906:	f000 fef5 	bl	800b6f4 <__lshift>
 800a90a:	9b00      	ldr	r3, [sp, #0]
 800a90c:	3301      	adds	r3, #1
 800a90e:	9305      	str	r3, [sp, #20]
 800a910:	9b00      	ldr	r3, [sp, #0]
 800a912:	4453      	add	r3, sl
 800a914:	9309      	str	r3, [sp, #36]	; 0x24
 800a916:	9b02      	ldr	r3, [sp, #8]
 800a918:	f003 0301 	and.w	r3, r3, #1
 800a91c:	46b9      	mov	r9, r7
 800a91e:	9308      	str	r3, [sp, #32]
 800a920:	4607      	mov	r7, r0
 800a922:	9b05      	ldr	r3, [sp, #20]
 800a924:	4621      	mov	r1, r4
 800a926:	3b01      	subs	r3, #1
 800a928:	4628      	mov	r0, r5
 800a92a:	9302      	str	r3, [sp, #8]
 800a92c:	f7ff fad8 	bl	8009ee0 <quorem>
 800a930:	4603      	mov	r3, r0
 800a932:	3330      	adds	r3, #48	; 0x30
 800a934:	9006      	str	r0, [sp, #24]
 800a936:	4649      	mov	r1, r9
 800a938:	4628      	mov	r0, r5
 800a93a:	930a      	str	r3, [sp, #40]	; 0x28
 800a93c:	f000 ff46 	bl	800b7cc <__mcmp>
 800a940:	463a      	mov	r2, r7
 800a942:	4682      	mov	sl, r0
 800a944:	4621      	mov	r1, r4
 800a946:	4630      	mov	r0, r6
 800a948:	f000 ff5c 	bl	800b804 <__mdiff>
 800a94c:	68c2      	ldr	r2, [r0, #12]
 800a94e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a950:	4680      	mov	r8, r0
 800a952:	bb0a      	cbnz	r2, 800a998 <_dtoa_r+0x9a0>
 800a954:	4601      	mov	r1, r0
 800a956:	4628      	mov	r0, r5
 800a958:	f000 ff38 	bl	800b7cc <__mcmp>
 800a95c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a95e:	4602      	mov	r2, r0
 800a960:	4641      	mov	r1, r8
 800a962:	4630      	mov	r0, r6
 800a964:	920e      	str	r2, [sp, #56]	; 0x38
 800a966:	930a      	str	r3, [sp, #40]	; 0x28
 800a968:	f000 fca8 	bl	800b2bc <_Bfree>
 800a96c:	9b07      	ldr	r3, [sp, #28]
 800a96e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a970:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800a974:	ea43 0102 	orr.w	r1, r3, r2
 800a978:	9b08      	ldr	r3, [sp, #32]
 800a97a:	430b      	orrs	r3, r1
 800a97c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a97e:	d10d      	bne.n	800a99c <_dtoa_r+0x9a4>
 800a980:	2b39      	cmp	r3, #57	; 0x39
 800a982:	d029      	beq.n	800a9d8 <_dtoa_r+0x9e0>
 800a984:	f1ba 0f00 	cmp.w	sl, #0
 800a988:	dd01      	ble.n	800a98e <_dtoa_r+0x996>
 800a98a:	9b06      	ldr	r3, [sp, #24]
 800a98c:	3331      	adds	r3, #49	; 0x31
 800a98e:	9a02      	ldr	r2, [sp, #8]
 800a990:	7013      	strb	r3, [r2, #0]
 800a992:	e774      	b.n	800a87e <_dtoa_r+0x886>
 800a994:	4638      	mov	r0, r7
 800a996:	e7b8      	b.n	800a90a <_dtoa_r+0x912>
 800a998:	2201      	movs	r2, #1
 800a99a:	e7e1      	b.n	800a960 <_dtoa_r+0x968>
 800a99c:	f1ba 0f00 	cmp.w	sl, #0
 800a9a0:	db06      	blt.n	800a9b0 <_dtoa_r+0x9b8>
 800a9a2:	9907      	ldr	r1, [sp, #28]
 800a9a4:	ea41 0a0a 	orr.w	sl, r1, sl
 800a9a8:	9908      	ldr	r1, [sp, #32]
 800a9aa:	ea5a 0101 	orrs.w	r1, sl, r1
 800a9ae:	d120      	bne.n	800a9f2 <_dtoa_r+0x9fa>
 800a9b0:	2a00      	cmp	r2, #0
 800a9b2:	ddec      	ble.n	800a98e <_dtoa_r+0x996>
 800a9b4:	4629      	mov	r1, r5
 800a9b6:	2201      	movs	r2, #1
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	9305      	str	r3, [sp, #20]
 800a9bc:	f000 fe9a 	bl	800b6f4 <__lshift>
 800a9c0:	4621      	mov	r1, r4
 800a9c2:	4605      	mov	r5, r0
 800a9c4:	f000 ff02 	bl	800b7cc <__mcmp>
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	9b05      	ldr	r3, [sp, #20]
 800a9cc:	dc02      	bgt.n	800a9d4 <_dtoa_r+0x9dc>
 800a9ce:	d1de      	bne.n	800a98e <_dtoa_r+0x996>
 800a9d0:	07da      	lsls	r2, r3, #31
 800a9d2:	d5dc      	bpl.n	800a98e <_dtoa_r+0x996>
 800a9d4:	2b39      	cmp	r3, #57	; 0x39
 800a9d6:	d1d8      	bne.n	800a98a <_dtoa_r+0x992>
 800a9d8:	9a02      	ldr	r2, [sp, #8]
 800a9da:	2339      	movs	r3, #57	; 0x39
 800a9dc:	7013      	strb	r3, [r2, #0]
 800a9de:	4643      	mov	r3, r8
 800a9e0:	4698      	mov	r8, r3
 800a9e2:	3b01      	subs	r3, #1
 800a9e4:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800a9e8:	2a39      	cmp	r2, #57	; 0x39
 800a9ea:	d051      	beq.n	800aa90 <_dtoa_r+0xa98>
 800a9ec:	3201      	adds	r2, #1
 800a9ee:	701a      	strb	r2, [r3, #0]
 800a9f0:	e745      	b.n	800a87e <_dtoa_r+0x886>
 800a9f2:	2a00      	cmp	r2, #0
 800a9f4:	dd03      	ble.n	800a9fe <_dtoa_r+0xa06>
 800a9f6:	2b39      	cmp	r3, #57	; 0x39
 800a9f8:	d0ee      	beq.n	800a9d8 <_dtoa_r+0x9e0>
 800a9fa:	3301      	adds	r3, #1
 800a9fc:	e7c7      	b.n	800a98e <_dtoa_r+0x996>
 800a9fe:	9a05      	ldr	r2, [sp, #20]
 800aa00:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa02:	f802 3c01 	strb.w	r3, [r2, #-1]
 800aa06:	428a      	cmp	r2, r1
 800aa08:	d02b      	beq.n	800aa62 <_dtoa_r+0xa6a>
 800aa0a:	4629      	mov	r1, r5
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	220a      	movs	r2, #10
 800aa10:	4630      	mov	r0, r6
 800aa12:	f000 fc75 	bl	800b300 <__multadd>
 800aa16:	45b9      	cmp	r9, r7
 800aa18:	4605      	mov	r5, r0
 800aa1a:	f04f 0300 	mov.w	r3, #0
 800aa1e:	f04f 020a 	mov.w	r2, #10
 800aa22:	4649      	mov	r1, r9
 800aa24:	4630      	mov	r0, r6
 800aa26:	d107      	bne.n	800aa38 <_dtoa_r+0xa40>
 800aa28:	f000 fc6a 	bl	800b300 <__multadd>
 800aa2c:	4681      	mov	r9, r0
 800aa2e:	4607      	mov	r7, r0
 800aa30:	9b05      	ldr	r3, [sp, #20]
 800aa32:	3301      	adds	r3, #1
 800aa34:	9305      	str	r3, [sp, #20]
 800aa36:	e774      	b.n	800a922 <_dtoa_r+0x92a>
 800aa38:	f000 fc62 	bl	800b300 <__multadd>
 800aa3c:	4639      	mov	r1, r7
 800aa3e:	4681      	mov	r9, r0
 800aa40:	2300      	movs	r3, #0
 800aa42:	220a      	movs	r2, #10
 800aa44:	4630      	mov	r0, r6
 800aa46:	f000 fc5b 	bl	800b300 <__multadd>
 800aa4a:	4607      	mov	r7, r0
 800aa4c:	e7f0      	b.n	800aa30 <_dtoa_r+0xa38>
 800aa4e:	f1ba 0f00 	cmp.w	sl, #0
 800aa52:	9a00      	ldr	r2, [sp, #0]
 800aa54:	bfcc      	ite	gt
 800aa56:	46d0      	movgt	r8, sl
 800aa58:	f04f 0801 	movle.w	r8, #1
 800aa5c:	4490      	add	r8, r2
 800aa5e:	f04f 0900 	mov.w	r9, #0
 800aa62:	4629      	mov	r1, r5
 800aa64:	2201      	movs	r2, #1
 800aa66:	4630      	mov	r0, r6
 800aa68:	9302      	str	r3, [sp, #8]
 800aa6a:	f000 fe43 	bl	800b6f4 <__lshift>
 800aa6e:	4621      	mov	r1, r4
 800aa70:	4605      	mov	r5, r0
 800aa72:	f000 feab 	bl	800b7cc <__mcmp>
 800aa76:	2800      	cmp	r0, #0
 800aa78:	dcb1      	bgt.n	800a9de <_dtoa_r+0x9e6>
 800aa7a:	d102      	bne.n	800aa82 <_dtoa_r+0xa8a>
 800aa7c:	9b02      	ldr	r3, [sp, #8]
 800aa7e:	07db      	lsls	r3, r3, #31
 800aa80:	d4ad      	bmi.n	800a9de <_dtoa_r+0x9e6>
 800aa82:	4643      	mov	r3, r8
 800aa84:	4698      	mov	r8, r3
 800aa86:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aa8a:	2a30      	cmp	r2, #48	; 0x30
 800aa8c:	d0fa      	beq.n	800aa84 <_dtoa_r+0xa8c>
 800aa8e:	e6f6      	b.n	800a87e <_dtoa_r+0x886>
 800aa90:	9a00      	ldr	r2, [sp, #0]
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d1a4      	bne.n	800a9e0 <_dtoa_r+0x9e8>
 800aa96:	f10b 0b01 	add.w	fp, fp, #1
 800aa9a:	2331      	movs	r3, #49	; 0x31
 800aa9c:	e778      	b.n	800a990 <_dtoa_r+0x998>
 800aa9e:	4b15      	ldr	r3, [pc, #84]	; (800aaf4 <_dtoa_r+0xafc>)
 800aaa0:	f7ff bb12 	b.w	800a0c8 <_dtoa_r+0xd0>
 800aaa4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	f47f aaee 	bne.w	800a088 <_dtoa_r+0x90>
 800aaac:	4b12      	ldr	r3, [pc, #72]	; (800aaf8 <_dtoa_r+0xb00>)
 800aaae:	f7ff bb0b 	b.w	800a0c8 <_dtoa_r+0xd0>
 800aab2:	f1ba 0f00 	cmp.w	sl, #0
 800aab6:	dc03      	bgt.n	800aac0 <_dtoa_r+0xac8>
 800aab8:	9b07      	ldr	r3, [sp, #28]
 800aaba:	2b02      	cmp	r3, #2
 800aabc:	f73f aec7 	bgt.w	800a84e <_dtoa_r+0x856>
 800aac0:	f8dd 8000 	ldr.w	r8, [sp]
 800aac4:	4621      	mov	r1, r4
 800aac6:	4628      	mov	r0, r5
 800aac8:	f7ff fa0a 	bl	8009ee0 <quorem>
 800aacc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800aad0:	f808 3b01 	strb.w	r3, [r8], #1
 800aad4:	9a00      	ldr	r2, [sp, #0]
 800aad6:	eba8 0202 	sub.w	r2, r8, r2
 800aada:	4592      	cmp	sl, r2
 800aadc:	ddb7      	ble.n	800aa4e <_dtoa_r+0xa56>
 800aade:	4629      	mov	r1, r5
 800aae0:	2300      	movs	r3, #0
 800aae2:	220a      	movs	r2, #10
 800aae4:	4630      	mov	r0, r6
 800aae6:	f000 fc0b 	bl	800b300 <__multadd>
 800aaea:	4605      	mov	r5, r0
 800aaec:	e7ea      	b.n	800aac4 <_dtoa_r+0xacc>
 800aaee:	bf00      	nop
 800aaf0:	0800d5a4 	.word	0x0800d5a4
 800aaf4:	0800d7a9 	.word	0x0800d7a9
 800aaf8:	0800d521 	.word	0x0800d521

0800aafc <rshift>:
 800aafc:	6903      	ldr	r3, [r0, #16]
 800aafe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ab02:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab06:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ab0a:	f100 0414 	add.w	r4, r0, #20
 800ab0e:	dd45      	ble.n	800ab9c <rshift+0xa0>
 800ab10:	f011 011f 	ands.w	r1, r1, #31
 800ab14:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ab18:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ab1c:	d10c      	bne.n	800ab38 <rshift+0x3c>
 800ab1e:	f100 0710 	add.w	r7, r0, #16
 800ab22:	4629      	mov	r1, r5
 800ab24:	42b1      	cmp	r1, r6
 800ab26:	d334      	bcc.n	800ab92 <rshift+0x96>
 800ab28:	1a9b      	subs	r3, r3, r2
 800ab2a:	009b      	lsls	r3, r3, #2
 800ab2c:	1eea      	subs	r2, r5, #3
 800ab2e:	4296      	cmp	r6, r2
 800ab30:	bf38      	it	cc
 800ab32:	2300      	movcc	r3, #0
 800ab34:	4423      	add	r3, r4
 800ab36:	e015      	b.n	800ab64 <rshift+0x68>
 800ab38:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ab3c:	f1c1 0820 	rsb	r8, r1, #32
 800ab40:	40cf      	lsrs	r7, r1
 800ab42:	f105 0e04 	add.w	lr, r5, #4
 800ab46:	46a1      	mov	r9, r4
 800ab48:	4576      	cmp	r6, lr
 800ab4a:	46f4      	mov	ip, lr
 800ab4c:	d815      	bhi.n	800ab7a <rshift+0x7e>
 800ab4e:	1a9b      	subs	r3, r3, r2
 800ab50:	009a      	lsls	r2, r3, #2
 800ab52:	3a04      	subs	r2, #4
 800ab54:	3501      	adds	r5, #1
 800ab56:	42ae      	cmp	r6, r5
 800ab58:	bf38      	it	cc
 800ab5a:	2200      	movcc	r2, #0
 800ab5c:	18a3      	adds	r3, r4, r2
 800ab5e:	50a7      	str	r7, [r4, r2]
 800ab60:	b107      	cbz	r7, 800ab64 <rshift+0x68>
 800ab62:	3304      	adds	r3, #4
 800ab64:	1b1a      	subs	r2, r3, r4
 800ab66:	42a3      	cmp	r3, r4
 800ab68:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ab6c:	bf08      	it	eq
 800ab6e:	2300      	moveq	r3, #0
 800ab70:	6102      	str	r2, [r0, #16]
 800ab72:	bf08      	it	eq
 800ab74:	6143      	streq	r3, [r0, #20]
 800ab76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab7a:	f8dc c000 	ldr.w	ip, [ip]
 800ab7e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ab82:	ea4c 0707 	orr.w	r7, ip, r7
 800ab86:	f849 7b04 	str.w	r7, [r9], #4
 800ab8a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ab8e:	40cf      	lsrs	r7, r1
 800ab90:	e7da      	b.n	800ab48 <rshift+0x4c>
 800ab92:	f851 cb04 	ldr.w	ip, [r1], #4
 800ab96:	f847 cf04 	str.w	ip, [r7, #4]!
 800ab9a:	e7c3      	b.n	800ab24 <rshift+0x28>
 800ab9c:	4623      	mov	r3, r4
 800ab9e:	e7e1      	b.n	800ab64 <rshift+0x68>

0800aba0 <__hexdig_fun>:
 800aba0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aba4:	2b09      	cmp	r3, #9
 800aba6:	d802      	bhi.n	800abae <__hexdig_fun+0xe>
 800aba8:	3820      	subs	r0, #32
 800abaa:	b2c0      	uxtb	r0, r0
 800abac:	4770      	bx	lr
 800abae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800abb2:	2b05      	cmp	r3, #5
 800abb4:	d801      	bhi.n	800abba <__hexdig_fun+0x1a>
 800abb6:	3847      	subs	r0, #71	; 0x47
 800abb8:	e7f7      	b.n	800abaa <__hexdig_fun+0xa>
 800abba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800abbe:	2b05      	cmp	r3, #5
 800abc0:	d801      	bhi.n	800abc6 <__hexdig_fun+0x26>
 800abc2:	3827      	subs	r0, #39	; 0x27
 800abc4:	e7f1      	b.n	800abaa <__hexdig_fun+0xa>
 800abc6:	2000      	movs	r0, #0
 800abc8:	4770      	bx	lr
	...

0800abcc <__gethex>:
 800abcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abd0:	ed2d 8b02 	vpush	{d8}
 800abd4:	b089      	sub	sp, #36	; 0x24
 800abd6:	ee08 0a10 	vmov	s16, r0
 800abda:	9304      	str	r3, [sp, #16]
 800abdc:	4bbc      	ldr	r3, [pc, #752]	; (800aed0 <__gethex+0x304>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	9301      	str	r3, [sp, #4]
 800abe2:	4618      	mov	r0, r3
 800abe4:	468b      	mov	fp, r1
 800abe6:	4690      	mov	r8, r2
 800abe8:	f7f5 fb2a 	bl	8000240 <strlen>
 800abec:	9b01      	ldr	r3, [sp, #4]
 800abee:	f8db 2000 	ldr.w	r2, [fp]
 800abf2:	4403      	add	r3, r0
 800abf4:	4682      	mov	sl, r0
 800abf6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800abfa:	9305      	str	r3, [sp, #20]
 800abfc:	1c93      	adds	r3, r2, #2
 800abfe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ac02:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ac06:	32fe      	adds	r2, #254	; 0xfe
 800ac08:	18d1      	adds	r1, r2, r3
 800ac0a:	461f      	mov	r7, r3
 800ac0c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ac10:	9100      	str	r1, [sp, #0]
 800ac12:	2830      	cmp	r0, #48	; 0x30
 800ac14:	d0f8      	beq.n	800ac08 <__gethex+0x3c>
 800ac16:	f7ff ffc3 	bl	800aba0 <__hexdig_fun>
 800ac1a:	4604      	mov	r4, r0
 800ac1c:	2800      	cmp	r0, #0
 800ac1e:	d13a      	bne.n	800ac96 <__gethex+0xca>
 800ac20:	9901      	ldr	r1, [sp, #4]
 800ac22:	4652      	mov	r2, sl
 800ac24:	4638      	mov	r0, r7
 800ac26:	f001 fd5d 	bl	800c6e4 <strncmp>
 800ac2a:	4605      	mov	r5, r0
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	d168      	bne.n	800ad02 <__gethex+0x136>
 800ac30:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ac34:	eb07 060a 	add.w	r6, r7, sl
 800ac38:	f7ff ffb2 	bl	800aba0 <__hexdig_fun>
 800ac3c:	2800      	cmp	r0, #0
 800ac3e:	d062      	beq.n	800ad06 <__gethex+0x13a>
 800ac40:	4633      	mov	r3, r6
 800ac42:	7818      	ldrb	r0, [r3, #0]
 800ac44:	2830      	cmp	r0, #48	; 0x30
 800ac46:	461f      	mov	r7, r3
 800ac48:	f103 0301 	add.w	r3, r3, #1
 800ac4c:	d0f9      	beq.n	800ac42 <__gethex+0x76>
 800ac4e:	f7ff ffa7 	bl	800aba0 <__hexdig_fun>
 800ac52:	2301      	movs	r3, #1
 800ac54:	fab0 f480 	clz	r4, r0
 800ac58:	0964      	lsrs	r4, r4, #5
 800ac5a:	4635      	mov	r5, r6
 800ac5c:	9300      	str	r3, [sp, #0]
 800ac5e:	463a      	mov	r2, r7
 800ac60:	4616      	mov	r6, r2
 800ac62:	3201      	adds	r2, #1
 800ac64:	7830      	ldrb	r0, [r6, #0]
 800ac66:	f7ff ff9b 	bl	800aba0 <__hexdig_fun>
 800ac6a:	2800      	cmp	r0, #0
 800ac6c:	d1f8      	bne.n	800ac60 <__gethex+0x94>
 800ac6e:	9901      	ldr	r1, [sp, #4]
 800ac70:	4652      	mov	r2, sl
 800ac72:	4630      	mov	r0, r6
 800ac74:	f001 fd36 	bl	800c6e4 <strncmp>
 800ac78:	b980      	cbnz	r0, 800ac9c <__gethex+0xd0>
 800ac7a:	b94d      	cbnz	r5, 800ac90 <__gethex+0xc4>
 800ac7c:	eb06 050a 	add.w	r5, r6, sl
 800ac80:	462a      	mov	r2, r5
 800ac82:	4616      	mov	r6, r2
 800ac84:	3201      	adds	r2, #1
 800ac86:	7830      	ldrb	r0, [r6, #0]
 800ac88:	f7ff ff8a 	bl	800aba0 <__hexdig_fun>
 800ac8c:	2800      	cmp	r0, #0
 800ac8e:	d1f8      	bne.n	800ac82 <__gethex+0xb6>
 800ac90:	1bad      	subs	r5, r5, r6
 800ac92:	00ad      	lsls	r5, r5, #2
 800ac94:	e004      	b.n	800aca0 <__gethex+0xd4>
 800ac96:	2400      	movs	r4, #0
 800ac98:	4625      	mov	r5, r4
 800ac9a:	e7e0      	b.n	800ac5e <__gethex+0x92>
 800ac9c:	2d00      	cmp	r5, #0
 800ac9e:	d1f7      	bne.n	800ac90 <__gethex+0xc4>
 800aca0:	7833      	ldrb	r3, [r6, #0]
 800aca2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800aca6:	2b50      	cmp	r3, #80	; 0x50
 800aca8:	d13b      	bne.n	800ad22 <__gethex+0x156>
 800acaa:	7873      	ldrb	r3, [r6, #1]
 800acac:	2b2b      	cmp	r3, #43	; 0x2b
 800acae:	d02c      	beq.n	800ad0a <__gethex+0x13e>
 800acb0:	2b2d      	cmp	r3, #45	; 0x2d
 800acb2:	d02e      	beq.n	800ad12 <__gethex+0x146>
 800acb4:	1c71      	adds	r1, r6, #1
 800acb6:	f04f 0900 	mov.w	r9, #0
 800acba:	7808      	ldrb	r0, [r1, #0]
 800acbc:	f7ff ff70 	bl	800aba0 <__hexdig_fun>
 800acc0:	1e43      	subs	r3, r0, #1
 800acc2:	b2db      	uxtb	r3, r3
 800acc4:	2b18      	cmp	r3, #24
 800acc6:	d82c      	bhi.n	800ad22 <__gethex+0x156>
 800acc8:	f1a0 0210 	sub.w	r2, r0, #16
 800accc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800acd0:	f7ff ff66 	bl	800aba0 <__hexdig_fun>
 800acd4:	1e43      	subs	r3, r0, #1
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	2b18      	cmp	r3, #24
 800acda:	d91d      	bls.n	800ad18 <__gethex+0x14c>
 800acdc:	f1b9 0f00 	cmp.w	r9, #0
 800ace0:	d000      	beq.n	800ace4 <__gethex+0x118>
 800ace2:	4252      	negs	r2, r2
 800ace4:	4415      	add	r5, r2
 800ace6:	f8cb 1000 	str.w	r1, [fp]
 800acea:	b1e4      	cbz	r4, 800ad26 <__gethex+0x15a>
 800acec:	9b00      	ldr	r3, [sp, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	bf14      	ite	ne
 800acf2:	2700      	movne	r7, #0
 800acf4:	2706      	moveq	r7, #6
 800acf6:	4638      	mov	r0, r7
 800acf8:	b009      	add	sp, #36	; 0x24
 800acfa:	ecbd 8b02 	vpop	{d8}
 800acfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad02:	463e      	mov	r6, r7
 800ad04:	4625      	mov	r5, r4
 800ad06:	2401      	movs	r4, #1
 800ad08:	e7ca      	b.n	800aca0 <__gethex+0xd4>
 800ad0a:	f04f 0900 	mov.w	r9, #0
 800ad0e:	1cb1      	adds	r1, r6, #2
 800ad10:	e7d3      	b.n	800acba <__gethex+0xee>
 800ad12:	f04f 0901 	mov.w	r9, #1
 800ad16:	e7fa      	b.n	800ad0e <__gethex+0x142>
 800ad18:	230a      	movs	r3, #10
 800ad1a:	fb03 0202 	mla	r2, r3, r2, r0
 800ad1e:	3a10      	subs	r2, #16
 800ad20:	e7d4      	b.n	800accc <__gethex+0x100>
 800ad22:	4631      	mov	r1, r6
 800ad24:	e7df      	b.n	800ace6 <__gethex+0x11a>
 800ad26:	1bf3      	subs	r3, r6, r7
 800ad28:	3b01      	subs	r3, #1
 800ad2a:	4621      	mov	r1, r4
 800ad2c:	2b07      	cmp	r3, #7
 800ad2e:	dc0b      	bgt.n	800ad48 <__gethex+0x17c>
 800ad30:	ee18 0a10 	vmov	r0, s16
 800ad34:	f000 fa82 	bl	800b23c <_Balloc>
 800ad38:	4604      	mov	r4, r0
 800ad3a:	b940      	cbnz	r0, 800ad4e <__gethex+0x182>
 800ad3c:	4b65      	ldr	r3, [pc, #404]	; (800aed4 <__gethex+0x308>)
 800ad3e:	4602      	mov	r2, r0
 800ad40:	21de      	movs	r1, #222	; 0xde
 800ad42:	4865      	ldr	r0, [pc, #404]	; (800aed8 <__gethex+0x30c>)
 800ad44:	f001 fda6 	bl	800c894 <__assert_func>
 800ad48:	3101      	adds	r1, #1
 800ad4a:	105b      	asrs	r3, r3, #1
 800ad4c:	e7ee      	b.n	800ad2c <__gethex+0x160>
 800ad4e:	f100 0914 	add.w	r9, r0, #20
 800ad52:	f04f 0b00 	mov.w	fp, #0
 800ad56:	f1ca 0301 	rsb	r3, sl, #1
 800ad5a:	f8cd 9008 	str.w	r9, [sp, #8]
 800ad5e:	f8cd b000 	str.w	fp, [sp]
 800ad62:	9306      	str	r3, [sp, #24]
 800ad64:	42b7      	cmp	r7, r6
 800ad66:	d340      	bcc.n	800adea <__gethex+0x21e>
 800ad68:	9802      	ldr	r0, [sp, #8]
 800ad6a:	9b00      	ldr	r3, [sp, #0]
 800ad6c:	f840 3b04 	str.w	r3, [r0], #4
 800ad70:	eba0 0009 	sub.w	r0, r0, r9
 800ad74:	1080      	asrs	r0, r0, #2
 800ad76:	0146      	lsls	r6, r0, #5
 800ad78:	6120      	str	r0, [r4, #16]
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	f000 fb54 	bl	800b428 <__hi0bits>
 800ad80:	1a30      	subs	r0, r6, r0
 800ad82:	f8d8 6000 	ldr.w	r6, [r8]
 800ad86:	42b0      	cmp	r0, r6
 800ad88:	dd63      	ble.n	800ae52 <__gethex+0x286>
 800ad8a:	1b87      	subs	r7, r0, r6
 800ad8c:	4639      	mov	r1, r7
 800ad8e:	4620      	mov	r0, r4
 800ad90:	f000 feef 	bl	800bb72 <__any_on>
 800ad94:	4682      	mov	sl, r0
 800ad96:	b1a8      	cbz	r0, 800adc4 <__gethex+0x1f8>
 800ad98:	1e7b      	subs	r3, r7, #1
 800ad9a:	1159      	asrs	r1, r3, #5
 800ad9c:	f003 021f 	and.w	r2, r3, #31
 800ada0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ada4:	f04f 0a01 	mov.w	sl, #1
 800ada8:	fa0a f202 	lsl.w	r2, sl, r2
 800adac:	420a      	tst	r2, r1
 800adae:	d009      	beq.n	800adc4 <__gethex+0x1f8>
 800adb0:	4553      	cmp	r3, sl
 800adb2:	dd05      	ble.n	800adc0 <__gethex+0x1f4>
 800adb4:	1eb9      	subs	r1, r7, #2
 800adb6:	4620      	mov	r0, r4
 800adb8:	f000 fedb 	bl	800bb72 <__any_on>
 800adbc:	2800      	cmp	r0, #0
 800adbe:	d145      	bne.n	800ae4c <__gethex+0x280>
 800adc0:	f04f 0a02 	mov.w	sl, #2
 800adc4:	4639      	mov	r1, r7
 800adc6:	4620      	mov	r0, r4
 800adc8:	f7ff fe98 	bl	800aafc <rshift>
 800adcc:	443d      	add	r5, r7
 800adce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800add2:	42ab      	cmp	r3, r5
 800add4:	da4c      	bge.n	800ae70 <__gethex+0x2a4>
 800add6:	ee18 0a10 	vmov	r0, s16
 800adda:	4621      	mov	r1, r4
 800addc:	f000 fa6e 	bl	800b2bc <_Bfree>
 800ade0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ade2:	2300      	movs	r3, #0
 800ade4:	6013      	str	r3, [r2, #0]
 800ade6:	27a3      	movs	r7, #163	; 0xa3
 800ade8:	e785      	b.n	800acf6 <__gethex+0x12a>
 800adea:	1e73      	subs	r3, r6, #1
 800adec:	9a05      	ldr	r2, [sp, #20]
 800adee:	9303      	str	r3, [sp, #12]
 800adf0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d019      	beq.n	800ae2c <__gethex+0x260>
 800adf8:	f1bb 0f20 	cmp.w	fp, #32
 800adfc:	d107      	bne.n	800ae0e <__gethex+0x242>
 800adfe:	9b02      	ldr	r3, [sp, #8]
 800ae00:	9a00      	ldr	r2, [sp, #0]
 800ae02:	f843 2b04 	str.w	r2, [r3], #4
 800ae06:	9302      	str	r3, [sp, #8]
 800ae08:	2300      	movs	r3, #0
 800ae0a:	9300      	str	r3, [sp, #0]
 800ae0c:	469b      	mov	fp, r3
 800ae0e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ae12:	f7ff fec5 	bl	800aba0 <__hexdig_fun>
 800ae16:	9b00      	ldr	r3, [sp, #0]
 800ae18:	f000 000f 	and.w	r0, r0, #15
 800ae1c:	fa00 f00b 	lsl.w	r0, r0, fp
 800ae20:	4303      	orrs	r3, r0
 800ae22:	9300      	str	r3, [sp, #0]
 800ae24:	f10b 0b04 	add.w	fp, fp, #4
 800ae28:	9b03      	ldr	r3, [sp, #12]
 800ae2a:	e00d      	b.n	800ae48 <__gethex+0x27c>
 800ae2c:	9b03      	ldr	r3, [sp, #12]
 800ae2e:	9a06      	ldr	r2, [sp, #24]
 800ae30:	4413      	add	r3, r2
 800ae32:	42bb      	cmp	r3, r7
 800ae34:	d3e0      	bcc.n	800adf8 <__gethex+0x22c>
 800ae36:	4618      	mov	r0, r3
 800ae38:	9901      	ldr	r1, [sp, #4]
 800ae3a:	9307      	str	r3, [sp, #28]
 800ae3c:	4652      	mov	r2, sl
 800ae3e:	f001 fc51 	bl	800c6e4 <strncmp>
 800ae42:	9b07      	ldr	r3, [sp, #28]
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d1d7      	bne.n	800adf8 <__gethex+0x22c>
 800ae48:	461e      	mov	r6, r3
 800ae4a:	e78b      	b.n	800ad64 <__gethex+0x198>
 800ae4c:	f04f 0a03 	mov.w	sl, #3
 800ae50:	e7b8      	b.n	800adc4 <__gethex+0x1f8>
 800ae52:	da0a      	bge.n	800ae6a <__gethex+0x29e>
 800ae54:	1a37      	subs	r7, r6, r0
 800ae56:	4621      	mov	r1, r4
 800ae58:	ee18 0a10 	vmov	r0, s16
 800ae5c:	463a      	mov	r2, r7
 800ae5e:	f000 fc49 	bl	800b6f4 <__lshift>
 800ae62:	1bed      	subs	r5, r5, r7
 800ae64:	4604      	mov	r4, r0
 800ae66:	f100 0914 	add.w	r9, r0, #20
 800ae6a:	f04f 0a00 	mov.w	sl, #0
 800ae6e:	e7ae      	b.n	800adce <__gethex+0x202>
 800ae70:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ae74:	42a8      	cmp	r0, r5
 800ae76:	dd72      	ble.n	800af5e <__gethex+0x392>
 800ae78:	1b45      	subs	r5, r0, r5
 800ae7a:	42ae      	cmp	r6, r5
 800ae7c:	dc36      	bgt.n	800aeec <__gethex+0x320>
 800ae7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae82:	2b02      	cmp	r3, #2
 800ae84:	d02a      	beq.n	800aedc <__gethex+0x310>
 800ae86:	2b03      	cmp	r3, #3
 800ae88:	d02c      	beq.n	800aee4 <__gethex+0x318>
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d115      	bne.n	800aeba <__gethex+0x2ee>
 800ae8e:	42ae      	cmp	r6, r5
 800ae90:	d113      	bne.n	800aeba <__gethex+0x2ee>
 800ae92:	2e01      	cmp	r6, #1
 800ae94:	d10b      	bne.n	800aeae <__gethex+0x2e2>
 800ae96:	9a04      	ldr	r2, [sp, #16]
 800ae98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ae9c:	6013      	str	r3, [r2, #0]
 800ae9e:	2301      	movs	r3, #1
 800aea0:	6123      	str	r3, [r4, #16]
 800aea2:	f8c9 3000 	str.w	r3, [r9]
 800aea6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aea8:	2762      	movs	r7, #98	; 0x62
 800aeaa:	601c      	str	r4, [r3, #0]
 800aeac:	e723      	b.n	800acf6 <__gethex+0x12a>
 800aeae:	1e71      	subs	r1, r6, #1
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f000 fe5e 	bl	800bb72 <__any_on>
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d1ed      	bne.n	800ae96 <__gethex+0x2ca>
 800aeba:	ee18 0a10 	vmov	r0, s16
 800aebe:	4621      	mov	r1, r4
 800aec0:	f000 f9fc 	bl	800b2bc <_Bfree>
 800aec4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aec6:	2300      	movs	r3, #0
 800aec8:	6013      	str	r3, [r2, #0]
 800aeca:	2750      	movs	r7, #80	; 0x50
 800aecc:	e713      	b.n	800acf6 <__gethex+0x12a>
 800aece:	bf00      	nop
 800aed0:	0800d620 	.word	0x0800d620
 800aed4:	0800d5a4 	.word	0x0800d5a4
 800aed8:	0800d5b5 	.word	0x0800d5b5
 800aedc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d1eb      	bne.n	800aeba <__gethex+0x2ee>
 800aee2:	e7d8      	b.n	800ae96 <__gethex+0x2ca>
 800aee4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d1d5      	bne.n	800ae96 <__gethex+0x2ca>
 800aeea:	e7e6      	b.n	800aeba <__gethex+0x2ee>
 800aeec:	1e6f      	subs	r7, r5, #1
 800aeee:	f1ba 0f00 	cmp.w	sl, #0
 800aef2:	d131      	bne.n	800af58 <__gethex+0x38c>
 800aef4:	b127      	cbz	r7, 800af00 <__gethex+0x334>
 800aef6:	4639      	mov	r1, r7
 800aef8:	4620      	mov	r0, r4
 800aefa:	f000 fe3a 	bl	800bb72 <__any_on>
 800aefe:	4682      	mov	sl, r0
 800af00:	117b      	asrs	r3, r7, #5
 800af02:	2101      	movs	r1, #1
 800af04:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800af08:	f007 071f 	and.w	r7, r7, #31
 800af0c:	fa01 f707 	lsl.w	r7, r1, r7
 800af10:	421f      	tst	r7, r3
 800af12:	4629      	mov	r1, r5
 800af14:	4620      	mov	r0, r4
 800af16:	bf18      	it	ne
 800af18:	f04a 0a02 	orrne.w	sl, sl, #2
 800af1c:	1b76      	subs	r6, r6, r5
 800af1e:	f7ff fded 	bl	800aafc <rshift>
 800af22:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800af26:	2702      	movs	r7, #2
 800af28:	f1ba 0f00 	cmp.w	sl, #0
 800af2c:	d048      	beq.n	800afc0 <__gethex+0x3f4>
 800af2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800af32:	2b02      	cmp	r3, #2
 800af34:	d015      	beq.n	800af62 <__gethex+0x396>
 800af36:	2b03      	cmp	r3, #3
 800af38:	d017      	beq.n	800af6a <__gethex+0x39e>
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d109      	bne.n	800af52 <__gethex+0x386>
 800af3e:	f01a 0f02 	tst.w	sl, #2
 800af42:	d006      	beq.n	800af52 <__gethex+0x386>
 800af44:	f8d9 0000 	ldr.w	r0, [r9]
 800af48:	ea4a 0a00 	orr.w	sl, sl, r0
 800af4c:	f01a 0f01 	tst.w	sl, #1
 800af50:	d10e      	bne.n	800af70 <__gethex+0x3a4>
 800af52:	f047 0710 	orr.w	r7, r7, #16
 800af56:	e033      	b.n	800afc0 <__gethex+0x3f4>
 800af58:	f04f 0a01 	mov.w	sl, #1
 800af5c:	e7d0      	b.n	800af00 <__gethex+0x334>
 800af5e:	2701      	movs	r7, #1
 800af60:	e7e2      	b.n	800af28 <__gethex+0x35c>
 800af62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af64:	f1c3 0301 	rsb	r3, r3, #1
 800af68:	9315      	str	r3, [sp, #84]	; 0x54
 800af6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d0f0      	beq.n	800af52 <__gethex+0x386>
 800af70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800af74:	f104 0314 	add.w	r3, r4, #20
 800af78:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800af7c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800af80:	f04f 0c00 	mov.w	ip, #0
 800af84:	4618      	mov	r0, r3
 800af86:	f853 2b04 	ldr.w	r2, [r3], #4
 800af8a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800af8e:	d01c      	beq.n	800afca <__gethex+0x3fe>
 800af90:	3201      	adds	r2, #1
 800af92:	6002      	str	r2, [r0, #0]
 800af94:	2f02      	cmp	r7, #2
 800af96:	f104 0314 	add.w	r3, r4, #20
 800af9a:	d13f      	bne.n	800b01c <__gethex+0x450>
 800af9c:	f8d8 2000 	ldr.w	r2, [r8]
 800afa0:	3a01      	subs	r2, #1
 800afa2:	42b2      	cmp	r2, r6
 800afa4:	d10a      	bne.n	800afbc <__gethex+0x3f0>
 800afa6:	1171      	asrs	r1, r6, #5
 800afa8:	2201      	movs	r2, #1
 800afaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800afae:	f006 061f 	and.w	r6, r6, #31
 800afb2:	fa02 f606 	lsl.w	r6, r2, r6
 800afb6:	421e      	tst	r6, r3
 800afb8:	bf18      	it	ne
 800afba:	4617      	movne	r7, r2
 800afbc:	f047 0720 	orr.w	r7, r7, #32
 800afc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800afc2:	601c      	str	r4, [r3, #0]
 800afc4:	9b04      	ldr	r3, [sp, #16]
 800afc6:	601d      	str	r5, [r3, #0]
 800afc8:	e695      	b.n	800acf6 <__gethex+0x12a>
 800afca:	4299      	cmp	r1, r3
 800afcc:	f843 cc04 	str.w	ip, [r3, #-4]
 800afd0:	d8d8      	bhi.n	800af84 <__gethex+0x3b8>
 800afd2:	68a3      	ldr	r3, [r4, #8]
 800afd4:	459b      	cmp	fp, r3
 800afd6:	db19      	blt.n	800b00c <__gethex+0x440>
 800afd8:	6861      	ldr	r1, [r4, #4]
 800afda:	ee18 0a10 	vmov	r0, s16
 800afde:	3101      	adds	r1, #1
 800afe0:	f000 f92c 	bl	800b23c <_Balloc>
 800afe4:	4681      	mov	r9, r0
 800afe6:	b918      	cbnz	r0, 800aff0 <__gethex+0x424>
 800afe8:	4b1a      	ldr	r3, [pc, #104]	; (800b054 <__gethex+0x488>)
 800afea:	4602      	mov	r2, r0
 800afec:	2184      	movs	r1, #132	; 0x84
 800afee:	e6a8      	b.n	800ad42 <__gethex+0x176>
 800aff0:	6922      	ldr	r2, [r4, #16]
 800aff2:	3202      	adds	r2, #2
 800aff4:	f104 010c 	add.w	r1, r4, #12
 800aff8:	0092      	lsls	r2, r2, #2
 800affa:	300c      	adds	r0, #12
 800affc:	f7fd f9dc 	bl	80083b8 <memcpy>
 800b000:	4621      	mov	r1, r4
 800b002:	ee18 0a10 	vmov	r0, s16
 800b006:	f000 f959 	bl	800b2bc <_Bfree>
 800b00a:	464c      	mov	r4, r9
 800b00c:	6923      	ldr	r3, [r4, #16]
 800b00e:	1c5a      	adds	r2, r3, #1
 800b010:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b014:	6122      	str	r2, [r4, #16]
 800b016:	2201      	movs	r2, #1
 800b018:	615a      	str	r2, [r3, #20]
 800b01a:	e7bb      	b.n	800af94 <__gethex+0x3c8>
 800b01c:	6922      	ldr	r2, [r4, #16]
 800b01e:	455a      	cmp	r2, fp
 800b020:	dd0b      	ble.n	800b03a <__gethex+0x46e>
 800b022:	2101      	movs	r1, #1
 800b024:	4620      	mov	r0, r4
 800b026:	f7ff fd69 	bl	800aafc <rshift>
 800b02a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b02e:	3501      	adds	r5, #1
 800b030:	42ab      	cmp	r3, r5
 800b032:	f6ff aed0 	blt.w	800add6 <__gethex+0x20a>
 800b036:	2701      	movs	r7, #1
 800b038:	e7c0      	b.n	800afbc <__gethex+0x3f0>
 800b03a:	f016 061f 	ands.w	r6, r6, #31
 800b03e:	d0fa      	beq.n	800b036 <__gethex+0x46a>
 800b040:	449a      	add	sl, r3
 800b042:	f1c6 0620 	rsb	r6, r6, #32
 800b046:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800b04a:	f000 f9ed 	bl	800b428 <__hi0bits>
 800b04e:	42b0      	cmp	r0, r6
 800b050:	dbe7      	blt.n	800b022 <__gethex+0x456>
 800b052:	e7f0      	b.n	800b036 <__gethex+0x46a>
 800b054:	0800d5a4 	.word	0x0800d5a4

0800b058 <L_shift>:
 800b058:	f1c2 0208 	rsb	r2, r2, #8
 800b05c:	0092      	lsls	r2, r2, #2
 800b05e:	b570      	push	{r4, r5, r6, lr}
 800b060:	f1c2 0620 	rsb	r6, r2, #32
 800b064:	6843      	ldr	r3, [r0, #4]
 800b066:	6804      	ldr	r4, [r0, #0]
 800b068:	fa03 f506 	lsl.w	r5, r3, r6
 800b06c:	432c      	orrs	r4, r5
 800b06e:	40d3      	lsrs	r3, r2
 800b070:	6004      	str	r4, [r0, #0]
 800b072:	f840 3f04 	str.w	r3, [r0, #4]!
 800b076:	4288      	cmp	r0, r1
 800b078:	d3f4      	bcc.n	800b064 <L_shift+0xc>
 800b07a:	bd70      	pop	{r4, r5, r6, pc}

0800b07c <__match>:
 800b07c:	b530      	push	{r4, r5, lr}
 800b07e:	6803      	ldr	r3, [r0, #0]
 800b080:	3301      	adds	r3, #1
 800b082:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b086:	b914      	cbnz	r4, 800b08e <__match+0x12>
 800b088:	6003      	str	r3, [r0, #0]
 800b08a:	2001      	movs	r0, #1
 800b08c:	bd30      	pop	{r4, r5, pc}
 800b08e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b092:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b096:	2d19      	cmp	r5, #25
 800b098:	bf98      	it	ls
 800b09a:	3220      	addls	r2, #32
 800b09c:	42a2      	cmp	r2, r4
 800b09e:	d0f0      	beq.n	800b082 <__match+0x6>
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	e7f3      	b.n	800b08c <__match+0x10>

0800b0a4 <__hexnan>:
 800b0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a8:	680b      	ldr	r3, [r1, #0]
 800b0aa:	6801      	ldr	r1, [r0, #0]
 800b0ac:	115e      	asrs	r6, r3, #5
 800b0ae:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b0b2:	f013 031f 	ands.w	r3, r3, #31
 800b0b6:	b087      	sub	sp, #28
 800b0b8:	bf18      	it	ne
 800b0ba:	3604      	addne	r6, #4
 800b0bc:	2500      	movs	r5, #0
 800b0be:	1f37      	subs	r7, r6, #4
 800b0c0:	4682      	mov	sl, r0
 800b0c2:	4690      	mov	r8, r2
 800b0c4:	9301      	str	r3, [sp, #4]
 800b0c6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b0ca:	46b9      	mov	r9, r7
 800b0cc:	463c      	mov	r4, r7
 800b0ce:	9502      	str	r5, [sp, #8]
 800b0d0:	46ab      	mov	fp, r5
 800b0d2:	784a      	ldrb	r2, [r1, #1]
 800b0d4:	1c4b      	adds	r3, r1, #1
 800b0d6:	9303      	str	r3, [sp, #12]
 800b0d8:	b342      	cbz	r2, 800b12c <__hexnan+0x88>
 800b0da:	4610      	mov	r0, r2
 800b0dc:	9105      	str	r1, [sp, #20]
 800b0de:	9204      	str	r2, [sp, #16]
 800b0e0:	f7ff fd5e 	bl	800aba0 <__hexdig_fun>
 800b0e4:	2800      	cmp	r0, #0
 800b0e6:	d14f      	bne.n	800b188 <__hexnan+0xe4>
 800b0e8:	9a04      	ldr	r2, [sp, #16]
 800b0ea:	9905      	ldr	r1, [sp, #20]
 800b0ec:	2a20      	cmp	r2, #32
 800b0ee:	d818      	bhi.n	800b122 <__hexnan+0x7e>
 800b0f0:	9b02      	ldr	r3, [sp, #8]
 800b0f2:	459b      	cmp	fp, r3
 800b0f4:	dd13      	ble.n	800b11e <__hexnan+0x7a>
 800b0f6:	454c      	cmp	r4, r9
 800b0f8:	d206      	bcs.n	800b108 <__hexnan+0x64>
 800b0fa:	2d07      	cmp	r5, #7
 800b0fc:	dc04      	bgt.n	800b108 <__hexnan+0x64>
 800b0fe:	462a      	mov	r2, r5
 800b100:	4649      	mov	r1, r9
 800b102:	4620      	mov	r0, r4
 800b104:	f7ff ffa8 	bl	800b058 <L_shift>
 800b108:	4544      	cmp	r4, r8
 800b10a:	d950      	bls.n	800b1ae <__hexnan+0x10a>
 800b10c:	2300      	movs	r3, #0
 800b10e:	f1a4 0904 	sub.w	r9, r4, #4
 800b112:	f844 3c04 	str.w	r3, [r4, #-4]
 800b116:	f8cd b008 	str.w	fp, [sp, #8]
 800b11a:	464c      	mov	r4, r9
 800b11c:	461d      	mov	r5, r3
 800b11e:	9903      	ldr	r1, [sp, #12]
 800b120:	e7d7      	b.n	800b0d2 <__hexnan+0x2e>
 800b122:	2a29      	cmp	r2, #41	; 0x29
 800b124:	d156      	bne.n	800b1d4 <__hexnan+0x130>
 800b126:	3102      	adds	r1, #2
 800b128:	f8ca 1000 	str.w	r1, [sl]
 800b12c:	f1bb 0f00 	cmp.w	fp, #0
 800b130:	d050      	beq.n	800b1d4 <__hexnan+0x130>
 800b132:	454c      	cmp	r4, r9
 800b134:	d206      	bcs.n	800b144 <__hexnan+0xa0>
 800b136:	2d07      	cmp	r5, #7
 800b138:	dc04      	bgt.n	800b144 <__hexnan+0xa0>
 800b13a:	462a      	mov	r2, r5
 800b13c:	4649      	mov	r1, r9
 800b13e:	4620      	mov	r0, r4
 800b140:	f7ff ff8a 	bl	800b058 <L_shift>
 800b144:	4544      	cmp	r4, r8
 800b146:	d934      	bls.n	800b1b2 <__hexnan+0x10e>
 800b148:	f1a8 0204 	sub.w	r2, r8, #4
 800b14c:	4623      	mov	r3, r4
 800b14e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b152:	f842 1f04 	str.w	r1, [r2, #4]!
 800b156:	429f      	cmp	r7, r3
 800b158:	d2f9      	bcs.n	800b14e <__hexnan+0xaa>
 800b15a:	1b3b      	subs	r3, r7, r4
 800b15c:	f023 0303 	bic.w	r3, r3, #3
 800b160:	3304      	adds	r3, #4
 800b162:	3401      	adds	r4, #1
 800b164:	3e03      	subs	r6, #3
 800b166:	42b4      	cmp	r4, r6
 800b168:	bf88      	it	hi
 800b16a:	2304      	movhi	r3, #4
 800b16c:	4443      	add	r3, r8
 800b16e:	2200      	movs	r2, #0
 800b170:	f843 2b04 	str.w	r2, [r3], #4
 800b174:	429f      	cmp	r7, r3
 800b176:	d2fb      	bcs.n	800b170 <__hexnan+0xcc>
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	b91b      	cbnz	r3, 800b184 <__hexnan+0xe0>
 800b17c:	4547      	cmp	r7, r8
 800b17e:	d127      	bne.n	800b1d0 <__hexnan+0x12c>
 800b180:	2301      	movs	r3, #1
 800b182:	603b      	str	r3, [r7, #0]
 800b184:	2005      	movs	r0, #5
 800b186:	e026      	b.n	800b1d6 <__hexnan+0x132>
 800b188:	3501      	adds	r5, #1
 800b18a:	2d08      	cmp	r5, #8
 800b18c:	f10b 0b01 	add.w	fp, fp, #1
 800b190:	dd06      	ble.n	800b1a0 <__hexnan+0xfc>
 800b192:	4544      	cmp	r4, r8
 800b194:	d9c3      	bls.n	800b11e <__hexnan+0x7a>
 800b196:	2300      	movs	r3, #0
 800b198:	f844 3c04 	str.w	r3, [r4, #-4]
 800b19c:	2501      	movs	r5, #1
 800b19e:	3c04      	subs	r4, #4
 800b1a0:	6822      	ldr	r2, [r4, #0]
 800b1a2:	f000 000f 	and.w	r0, r0, #15
 800b1a6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b1aa:	6022      	str	r2, [r4, #0]
 800b1ac:	e7b7      	b.n	800b11e <__hexnan+0x7a>
 800b1ae:	2508      	movs	r5, #8
 800b1b0:	e7b5      	b.n	800b11e <__hexnan+0x7a>
 800b1b2:	9b01      	ldr	r3, [sp, #4]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d0df      	beq.n	800b178 <__hexnan+0xd4>
 800b1b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1bc:	f1c3 0320 	rsb	r3, r3, #32
 800b1c0:	fa22 f303 	lsr.w	r3, r2, r3
 800b1c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b1c8:	401a      	ands	r2, r3
 800b1ca:	f846 2c04 	str.w	r2, [r6, #-4]
 800b1ce:	e7d3      	b.n	800b178 <__hexnan+0xd4>
 800b1d0:	3f04      	subs	r7, #4
 800b1d2:	e7d1      	b.n	800b178 <__hexnan+0xd4>
 800b1d4:	2004      	movs	r0, #4
 800b1d6:	b007      	add	sp, #28
 800b1d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b1dc <_localeconv_r>:
 800b1dc:	4800      	ldr	r0, [pc, #0]	; (800b1e0 <_localeconv_r+0x4>)
 800b1de:	4770      	bx	lr
 800b1e0:	200001b4 	.word	0x200001b4

0800b1e4 <_lseek_r>:
 800b1e4:	b538      	push	{r3, r4, r5, lr}
 800b1e6:	4d07      	ldr	r5, [pc, #28]	; (800b204 <_lseek_r+0x20>)
 800b1e8:	4604      	mov	r4, r0
 800b1ea:	4608      	mov	r0, r1
 800b1ec:	4611      	mov	r1, r2
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	602a      	str	r2, [r5, #0]
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	f7f7 fda2 	bl	8002d3c <_lseek>
 800b1f8:	1c43      	adds	r3, r0, #1
 800b1fa:	d102      	bne.n	800b202 <_lseek_r+0x1e>
 800b1fc:	682b      	ldr	r3, [r5, #0]
 800b1fe:	b103      	cbz	r3, 800b202 <_lseek_r+0x1e>
 800b200:	6023      	str	r3, [r4, #0]
 800b202:	bd38      	pop	{r3, r4, r5, pc}
 800b204:	20000850 	.word	0x20000850

0800b208 <malloc>:
 800b208:	4b02      	ldr	r3, [pc, #8]	; (800b214 <malloc+0xc>)
 800b20a:	4601      	mov	r1, r0
 800b20c:	6818      	ldr	r0, [r3, #0]
 800b20e:	f000 bd31 	b.w	800bc74 <_malloc_r>
 800b212:	bf00      	nop
 800b214:	2000005c 	.word	0x2000005c

0800b218 <__ascii_mbtowc>:
 800b218:	b082      	sub	sp, #8
 800b21a:	b901      	cbnz	r1, 800b21e <__ascii_mbtowc+0x6>
 800b21c:	a901      	add	r1, sp, #4
 800b21e:	b142      	cbz	r2, 800b232 <__ascii_mbtowc+0x1a>
 800b220:	b14b      	cbz	r3, 800b236 <__ascii_mbtowc+0x1e>
 800b222:	7813      	ldrb	r3, [r2, #0]
 800b224:	600b      	str	r3, [r1, #0]
 800b226:	7812      	ldrb	r2, [r2, #0]
 800b228:	1e10      	subs	r0, r2, #0
 800b22a:	bf18      	it	ne
 800b22c:	2001      	movne	r0, #1
 800b22e:	b002      	add	sp, #8
 800b230:	4770      	bx	lr
 800b232:	4610      	mov	r0, r2
 800b234:	e7fb      	b.n	800b22e <__ascii_mbtowc+0x16>
 800b236:	f06f 0001 	mvn.w	r0, #1
 800b23a:	e7f8      	b.n	800b22e <__ascii_mbtowc+0x16>

0800b23c <_Balloc>:
 800b23c:	b570      	push	{r4, r5, r6, lr}
 800b23e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b240:	4604      	mov	r4, r0
 800b242:	460d      	mov	r5, r1
 800b244:	b976      	cbnz	r6, 800b264 <_Balloc+0x28>
 800b246:	2010      	movs	r0, #16
 800b248:	f7ff ffde 	bl	800b208 <malloc>
 800b24c:	4602      	mov	r2, r0
 800b24e:	6260      	str	r0, [r4, #36]	; 0x24
 800b250:	b920      	cbnz	r0, 800b25c <_Balloc+0x20>
 800b252:	4b18      	ldr	r3, [pc, #96]	; (800b2b4 <_Balloc+0x78>)
 800b254:	4818      	ldr	r0, [pc, #96]	; (800b2b8 <_Balloc+0x7c>)
 800b256:	2166      	movs	r1, #102	; 0x66
 800b258:	f001 fb1c 	bl	800c894 <__assert_func>
 800b25c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b260:	6006      	str	r6, [r0, #0]
 800b262:	60c6      	str	r6, [r0, #12]
 800b264:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b266:	68f3      	ldr	r3, [r6, #12]
 800b268:	b183      	cbz	r3, 800b28c <_Balloc+0x50>
 800b26a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b272:	b9b8      	cbnz	r0, 800b2a4 <_Balloc+0x68>
 800b274:	2101      	movs	r1, #1
 800b276:	fa01 f605 	lsl.w	r6, r1, r5
 800b27a:	1d72      	adds	r2, r6, #5
 800b27c:	0092      	lsls	r2, r2, #2
 800b27e:	4620      	mov	r0, r4
 800b280:	f000 fc98 	bl	800bbb4 <_calloc_r>
 800b284:	b160      	cbz	r0, 800b2a0 <_Balloc+0x64>
 800b286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b28a:	e00e      	b.n	800b2aa <_Balloc+0x6e>
 800b28c:	2221      	movs	r2, #33	; 0x21
 800b28e:	2104      	movs	r1, #4
 800b290:	4620      	mov	r0, r4
 800b292:	f000 fc8f 	bl	800bbb4 <_calloc_r>
 800b296:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b298:	60f0      	str	r0, [r6, #12]
 800b29a:	68db      	ldr	r3, [r3, #12]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d1e4      	bne.n	800b26a <_Balloc+0x2e>
 800b2a0:	2000      	movs	r0, #0
 800b2a2:	bd70      	pop	{r4, r5, r6, pc}
 800b2a4:	6802      	ldr	r2, [r0, #0]
 800b2a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b2b0:	e7f7      	b.n	800b2a2 <_Balloc+0x66>
 800b2b2:	bf00      	nop
 800b2b4:	0800d52e 	.word	0x0800d52e
 800b2b8:	0800d634 	.word	0x0800d634

0800b2bc <_Bfree>:
 800b2bc:	b570      	push	{r4, r5, r6, lr}
 800b2be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b2c0:	4605      	mov	r5, r0
 800b2c2:	460c      	mov	r4, r1
 800b2c4:	b976      	cbnz	r6, 800b2e4 <_Bfree+0x28>
 800b2c6:	2010      	movs	r0, #16
 800b2c8:	f7ff ff9e 	bl	800b208 <malloc>
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	6268      	str	r0, [r5, #36]	; 0x24
 800b2d0:	b920      	cbnz	r0, 800b2dc <_Bfree+0x20>
 800b2d2:	4b09      	ldr	r3, [pc, #36]	; (800b2f8 <_Bfree+0x3c>)
 800b2d4:	4809      	ldr	r0, [pc, #36]	; (800b2fc <_Bfree+0x40>)
 800b2d6:	218a      	movs	r1, #138	; 0x8a
 800b2d8:	f001 fadc 	bl	800c894 <__assert_func>
 800b2dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b2e0:	6006      	str	r6, [r0, #0]
 800b2e2:	60c6      	str	r6, [r0, #12]
 800b2e4:	b13c      	cbz	r4, 800b2f6 <_Bfree+0x3a>
 800b2e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b2e8:	6862      	ldr	r2, [r4, #4]
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b2f0:	6021      	str	r1, [r4, #0]
 800b2f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b2f6:	bd70      	pop	{r4, r5, r6, pc}
 800b2f8:	0800d52e 	.word	0x0800d52e
 800b2fc:	0800d634 	.word	0x0800d634

0800b300 <__multadd>:
 800b300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b304:	690e      	ldr	r6, [r1, #16]
 800b306:	4607      	mov	r7, r0
 800b308:	4698      	mov	r8, r3
 800b30a:	460c      	mov	r4, r1
 800b30c:	f101 0014 	add.w	r0, r1, #20
 800b310:	2300      	movs	r3, #0
 800b312:	6805      	ldr	r5, [r0, #0]
 800b314:	b2a9      	uxth	r1, r5
 800b316:	fb02 8101 	mla	r1, r2, r1, r8
 800b31a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800b31e:	0c2d      	lsrs	r5, r5, #16
 800b320:	fb02 c505 	mla	r5, r2, r5, ip
 800b324:	b289      	uxth	r1, r1
 800b326:	3301      	adds	r3, #1
 800b328:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800b32c:	429e      	cmp	r6, r3
 800b32e:	f840 1b04 	str.w	r1, [r0], #4
 800b332:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800b336:	dcec      	bgt.n	800b312 <__multadd+0x12>
 800b338:	f1b8 0f00 	cmp.w	r8, #0
 800b33c:	d022      	beq.n	800b384 <__multadd+0x84>
 800b33e:	68a3      	ldr	r3, [r4, #8]
 800b340:	42b3      	cmp	r3, r6
 800b342:	dc19      	bgt.n	800b378 <__multadd+0x78>
 800b344:	6861      	ldr	r1, [r4, #4]
 800b346:	4638      	mov	r0, r7
 800b348:	3101      	adds	r1, #1
 800b34a:	f7ff ff77 	bl	800b23c <_Balloc>
 800b34e:	4605      	mov	r5, r0
 800b350:	b928      	cbnz	r0, 800b35e <__multadd+0x5e>
 800b352:	4602      	mov	r2, r0
 800b354:	4b0d      	ldr	r3, [pc, #52]	; (800b38c <__multadd+0x8c>)
 800b356:	480e      	ldr	r0, [pc, #56]	; (800b390 <__multadd+0x90>)
 800b358:	21b5      	movs	r1, #181	; 0xb5
 800b35a:	f001 fa9b 	bl	800c894 <__assert_func>
 800b35e:	6922      	ldr	r2, [r4, #16]
 800b360:	3202      	adds	r2, #2
 800b362:	f104 010c 	add.w	r1, r4, #12
 800b366:	0092      	lsls	r2, r2, #2
 800b368:	300c      	adds	r0, #12
 800b36a:	f7fd f825 	bl	80083b8 <memcpy>
 800b36e:	4621      	mov	r1, r4
 800b370:	4638      	mov	r0, r7
 800b372:	f7ff ffa3 	bl	800b2bc <_Bfree>
 800b376:	462c      	mov	r4, r5
 800b378:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800b37c:	3601      	adds	r6, #1
 800b37e:	f8c3 8014 	str.w	r8, [r3, #20]
 800b382:	6126      	str	r6, [r4, #16]
 800b384:	4620      	mov	r0, r4
 800b386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b38a:	bf00      	nop
 800b38c:	0800d5a4 	.word	0x0800d5a4
 800b390:	0800d634 	.word	0x0800d634

0800b394 <__s2b>:
 800b394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b398:	460c      	mov	r4, r1
 800b39a:	4615      	mov	r5, r2
 800b39c:	461f      	mov	r7, r3
 800b39e:	2209      	movs	r2, #9
 800b3a0:	3308      	adds	r3, #8
 800b3a2:	4606      	mov	r6, r0
 800b3a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b3a8:	2100      	movs	r1, #0
 800b3aa:	2201      	movs	r2, #1
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	db09      	blt.n	800b3c4 <__s2b+0x30>
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	f7ff ff43 	bl	800b23c <_Balloc>
 800b3b6:	b940      	cbnz	r0, 800b3ca <__s2b+0x36>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	4b19      	ldr	r3, [pc, #100]	; (800b420 <__s2b+0x8c>)
 800b3bc:	4819      	ldr	r0, [pc, #100]	; (800b424 <__s2b+0x90>)
 800b3be:	21ce      	movs	r1, #206	; 0xce
 800b3c0:	f001 fa68 	bl	800c894 <__assert_func>
 800b3c4:	0052      	lsls	r2, r2, #1
 800b3c6:	3101      	adds	r1, #1
 800b3c8:	e7f0      	b.n	800b3ac <__s2b+0x18>
 800b3ca:	9b08      	ldr	r3, [sp, #32]
 800b3cc:	6143      	str	r3, [r0, #20]
 800b3ce:	2d09      	cmp	r5, #9
 800b3d0:	f04f 0301 	mov.w	r3, #1
 800b3d4:	6103      	str	r3, [r0, #16]
 800b3d6:	dd16      	ble.n	800b406 <__s2b+0x72>
 800b3d8:	f104 0909 	add.w	r9, r4, #9
 800b3dc:	46c8      	mov	r8, r9
 800b3de:	442c      	add	r4, r5
 800b3e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b3e4:	4601      	mov	r1, r0
 800b3e6:	3b30      	subs	r3, #48	; 0x30
 800b3e8:	220a      	movs	r2, #10
 800b3ea:	4630      	mov	r0, r6
 800b3ec:	f7ff ff88 	bl	800b300 <__multadd>
 800b3f0:	45a0      	cmp	r8, r4
 800b3f2:	d1f5      	bne.n	800b3e0 <__s2b+0x4c>
 800b3f4:	f1a5 0408 	sub.w	r4, r5, #8
 800b3f8:	444c      	add	r4, r9
 800b3fa:	1b2d      	subs	r5, r5, r4
 800b3fc:	1963      	adds	r3, r4, r5
 800b3fe:	42bb      	cmp	r3, r7
 800b400:	db04      	blt.n	800b40c <__s2b+0x78>
 800b402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b406:	340a      	adds	r4, #10
 800b408:	2509      	movs	r5, #9
 800b40a:	e7f6      	b.n	800b3fa <__s2b+0x66>
 800b40c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b410:	4601      	mov	r1, r0
 800b412:	3b30      	subs	r3, #48	; 0x30
 800b414:	220a      	movs	r2, #10
 800b416:	4630      	mov	r0, r6
 800b418:	f7ff ff72 	bl	800b300 <__multadd>
 800b41c:	e7ee      	b.n	800b3fc <__s2b+0x68>
 800b41e:	bf00      	nop
 800b420:	0800d5a4 	.word	0x0800d5a4
 800b424:	0800d634 	.word	0x0800d634

0800b428 <__hi0bits>:
 800b428:	0c03      	lsrs	r3, r0, #16
 800b42a:	041b      	lsls	r3, r3, #16
 800b42c:	b9d3      	cbnz	r3, 800b464 <__hi0bits+0x3c>
 800b42e:	0400      	lsls	r0, r0, #16
 800b430:	2310      	movs	r3, #16
 800b432:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b436:	bf04      	itt	eq
 800b438:	0200      	lsleq	r0, r0, #8
 800b43a:	3308      	addeq	r3, #8
 800b43c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b440:	bf04      	itt	eq
 800b442:	0100      	lsleq	r0, r0, #4
 800b444:	3304      	addeq	r3, #4
 800b446:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b44a:	bf04      	itt	eq
 800b44c:	0080      	lsleq	r0, r0, #2
 800b44e:	3302      	addeq	r3, #2
 800b450:	2800      	cmp	r0, #0
 800b452:	db05      	blt.n	800b460 <__hi0bits+0x38>
 800b454:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b458:	f103 0301 	add.w	r3, r3, #1
 800b45c:	bf08      	it	eq
 800b45e:	2320      	moveq	r3, #32
 800b460:	4618      	mov	r0, r3
 800b462:	4770      	bx	lr
 800b464:	2300      	movs	r3, #0
 800b466:	e7e4      	b.n	800b432 <__hi0bits+0xa>

0800b468 <__lo0bits>:
 800b468:	6803      	ldr	r3, [r0, #0]
 800b46a:	f013 0207 	ands.w	r2, r3, #7
 800b46e:	4601      	mov	r1, r0
 800b470:	d00b      	beq.n	800b48a <__lo0bits+0x22>
 800b472:	07da      	lsls	r2, r3, #31
 800b474:	d424      	bmi.n	800b4c0 <__lo0bits+0x58>
 800b476:	0798      	lsls	r0, r3, #30
 800b478:	bf49      	itett	mi
 800b47a:	085b      	lsrmi	r3, r3, #1
 800b47c:	089b      	lsrpl	r3, r3, #2
 800b47e:	2001      	movmi	r0, #1
 800b480:	600b      	strmi	r3, [r1, #0]
 800b482:	bf5c      	itt	pl
 800b484:	600b      	strpl	r3, [r1, #0]
 800b486:	2002      	movpl	r0, #2
 800b488:	4770      	bx	lr
 800b48a:	b298      	uxth	r0, r3
 800b48c:	b9b0      	cbnz	r0, 800b4bc <__lo0bits+0x54>
 800b48e:	0c1b      	lsrs	r3, r3, #16
 800b490:	2010      	movs	r0, #16
 800b492:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b496:	bf04      	itt	eq
 800b498:	0a1b      	lsreq	r3, r3, #8
 800b49a:	3008      	addeq	r0, #8
 800b49c:	071a      	lsls	r2, r3, #28
 800b49e:	bf04      	itt	eq
 800b4a0:	091b      	lsreq	r3, r3, #4
 800b4a2:	3004      	addeq	r0, #4
 800b4a4:	079a      	lsls	r2, r3, #30
 800b4a6:	bf04      	itt	eq
 800b4a8:	089b      	lsreq	r3, r3, #2
 800b4aa:	3002      	addeq	r0, #2
 800b4ac:	07da      	lsls	r2, r3, #31
 800b4ae:	d403      	bmi.n	800b4b8 <__lo0bits+0x50>
 800b4b0:	085b      	lsrs	r3, r3, #1
 800b4b2:	f100 0001 	add.w	r0, r0, #1
 800b4b6:	d005      	beq.n	800b4c4 <__lo0bits+0x5c>
 800b4b8:	600b      	str	r3, [r1, #0]
 800b4ba:	4770      	bx	lr
 800b4bc:	4610      	mov	r0, r2
 800b4be:	e7e8      	b.n	800b492 <__lo0bits+0x2a>
 800b4c0:	2000      	movs	r0, #0
 800b4c2:	4770      	bx	lr
 800b4c4:	2020      	movs	r0, #32
 800b4c6:	4770      	bx	lr

0800b4c8 <__i2b>:
 800b4c8:	b510      	push	{r4, lr}
 800b4ca:	460c      	mov	r4, r1
 800b4cc:	2101      	movs	r1, #1
 800b4ce:	f7ff feb5 	bl	800b23c <_Balloc>
 800b4d2:	4602      	mov	r2, r0
 800b4d4:	b928      	cbnz	r0, 800b4e2 <__i2b+0x1a>
 800b4d6:	4b05      	ldr	r3, [pc, #20]	; (800b4ec <__i2b+0x24>)
 800b4d8:	4805      	ldr	r0, [pc, #20]	; (800b4f0 <__i2b+0x28>)
 800b4da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b4de:	f001 f9d9 	bl	800c894 <__assert_func>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	6144      	str	r4, [r0, #20]
 800b4e6:	6103      	str	r3, [r0, #16]
 800b4e8:	bd10      	pop	{r4, pc}
 800b4ea:	bf00      	nop
 800b4ec:	0800d5a4 	.word	0x0800d5a4
 800b4f0:	0800d634 	.word	0x0800d634

0800b4f4 <__multiply>:
 800b4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f8:	4614      	mov	r4, r2
 800b4fa:	690a      	ldr	r2, [r1, #16]
 800b4fc:	6923      	ldr	r3, [r4, #16]
 800b4fe:	429a      	cmp	r2, r3
 800b500:	bfb8      	it	lt
 800b502:	460b      	movlt	r3, r1
 800b504:	460d      	mov	r5, r1
 800b506:	bfbc      	itt	lt
 800b508:	4625      	movlt	r5, r4
 800b50a:	461c      	movlt	r4, r3
 800b50c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800b510:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b514:	68ab      	ldr	r3, [r5, #8]
 800b516:	6869      	ldr	r1, [r5, #4]
 800b518:	eb0a 0709 	add.w	r7, sl, r9
 800b51c:	42bb      	cmp	r3, r7
 800b51e:	b085      	sub	sp, #20
 800b520:	bfb8      	it	lt
 800b522:	3101      	addlt	r1, #1
 800b524:	f7ff fe8a 	bl	800b23c <_Balloc>
 800b528:	b930      	cbnz	r0, 800b538 <__multiply+0x44>
 800b52a:	4602      	mov	r2, r0
 800b52c:	4b42      	ldr	r3, [pc, #264]	; (800b638 <__multiply+0x144>)
 800b52e:	4843      	ldr	r0, [pc, #268]	; (800b63c <__multiply+0x148>)
 800b530:	f240 115d 	movw	r1, #349	; 0x15d
 800b534:	f001 f9ae 	bl	800c894 <__assert_func>
 800b538:	f100 0614 	add.w	r6, r0, #20
 800b53c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800b540:	4633      	mov	r3, r6
 800b542:	2200      	movs	r2, #0
 800b544:	4543      	cmp	r3, r8
 800b546:	d31e      	bcc.n	800b586 <__multiply+0x92>
 800b548:	f105 0c14 	add.w	ip, r5, #20
 800b54c:	f104 0314 	add.w	r3, r4, #20
 800b550:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800b554:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800b558:	9202      	str	r2, [sp, #8]
 800b55a:	ebac 0205 	sub.w	r2, ip, r5
 800b55e:	3a15      	subs	r2, #21
 800b560:	f022 0203 	bic.w	r2, r2, #3
 800b564:	3204      	adds	r2, #4
 800b566:	f105 0115 	add.w	r1, r5, #21
 800b56a:	458c      	cmp	ip, r1
 800b56c:	bf38      	it	cc
 800b56e:	2204      	movcc	r2, #4
 800b570:	9201      	str	r2, [sp, #4]
 800b572:	9a02      	ldr	r2, [sp, #8]
 800b574:	9303      	str	r3, [sp, #12]
 800b576:	429a      	cmp	r2, r3
 800b578:	d808      	bhi.n	800b58c <__multiply+0x98>
 800b57a:	2f00      	cmp	r7, #0
 800b57c:	dc55      	bgt.n	800b62a <__multiply+0x136>
 800b57e:	6107      	str	r7, [r0, #16]
 800b580:	b005      	add	sp, #20
 800b582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b586:	f843 2b04 	str.w	r2, [r3], #4
 800b58a:	e7db      	b.n	800b544 <__multiply+0x50>
 800b58c:	f8b3 a000 	ldrh.w	sl, [r3]
 800b590:	f1ba 0f00 	cmp.w	sl, #0
 800b594:	d020      	beq.n	800b5d8 <__multiply+0xe4>
 800b596:	f105 0e14 	add.w	lr, r5, #20
 800b59a:	46b1      	mov	r9, r6
 800b59c:	2200      	movs	r2, #0
 800b59e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800b5a2:	f8d9 b000 	ldr.w	fp, [r9]
 800b5a6:	b2a1      	uxth	r1, r4
 800b5a8:	fa1f fb8b 	uxth.w	fp, fp
 800b5ac:	fb0a b101 	mla	r1, sl, r1, fp
 800b5b0:	4411      	add	r1, r2
 800b5b2:	f8d9 2000 	ldr.w	r2, [r9]
 800b5b6:	0c24      	lsrs	r4, r4, #16
 800b5b8:	0c12      	lsrs	r2, r2, #16
 800b5ba:	fb0a 2404 	mla	r4, sl, r4, r2
 800b5be:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800b5c2:	b289      	uxth	r1, r1
 800b5c4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800b5c8:	45f4      	cmp	ip, lr
 800b5ca:	f849 1b04 	str.w	r1, [r9], #4
 800b5ce:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800b5d2:	d8e4      	bhi.n	800b59e <__multiply+0xaa>
 800b5d4:	9901      	ldr	r1, [sp, #4]
 800b5d6:	5072      	str	r2, [r6, r1]
 800b5d8:	9a03      	ldr	r2, [sp, #12]
 800b5da:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b5de:	3304      	adds	r3, #4
 800b5e0:	f1b9 0f00 	cmp.w	r9, #0
 800b5e4:	d01f      	beq.n	800b626 <__multiply+0x132>
 800b5e6:	6834      	ldr	r4, [r6, #0]
 800b5e8:	f105 0114 	add.w	r1, r5, #20
 800b5ec:	46b6      	mov	lr, r6
 800b5ee:	f04f 0a00 	mov.w	sl, #0
 800b5f2:	880a      	ldrh	r2, [r1, #0]
 800b5f4:	f8be b002 	ldrh.w	fp, [lr, #2]
 800b5f8:	fb09 b202 	mla	r2, r9, r2, fp
 800b5fc:	4492      	add	sl, r2
 800b5fe:	b2a4      	uxth	r4, r4
 800b600:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800b604:	f84e 4b04 	str.w	r4, [lr], #4
 800b608:	f851 4b04 	ldr.w	r4, [r1], #4
 800b60c:	f8be 2000 	ldrh.w	r2, [lr]
 800b610:	0c24      	lsrs	r4, r4, #16
 800b612:	fb09 2404 	mla	r4, r9, r4, r2
 800b616:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800b61a:	458c      	cmp	ip, r1
 800b61c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b620:	d8e7      	bhi.n	800b5f2 <__multiply+0xfe>
 800b622:	9a01      	ldr	r2, [sp, #4]
 800b624:	50b4      	str	r4, [r6, r2]
 800b626:	3604      	adds	r6, #4
 800b628:	e7a3      	b.n	800b572 <__multiply+0x7e>
 800b62a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d1a5      	bne.n	800b57e <__multiply+0x8a>
 800b632:	3f01      	subs	r7, #1
 800b634:	e7a1      	b.n	800b57a <__multiply+0x86>
 800b636:	bf00      	nop
 800b638:	0800d5a4 	.word	0x0800d5a4
 800b63c:	0800d634 	.word	0x0800d634

0800b640 <__pow5mult>:
 800b640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b644:	4615      	mov	r5, r2
 800b646:	f012 0203 	ands.w	r2, r2, #3
 800b64a:	4606      	mov	r6, r0
 800b64c:	460f      	mov	r7, r1
 800b64e:	d007      	beq.n	800b660 <__pow5mult+0x20>
 800b650:	4c25      	ldr	r4, [pc, #148]	; (800b6e8 <__pow5mult+0xa8>)
 800b652:	3a01      	subs	r2, #1
 800b654:	2300      	movs	r3, #0
 800b656:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b65a:	f7ff fe51 	bl	800b300 <__multadd>
 800b65e:	4607      	mov	r7, r0
 800b660:	10ad      	asrs	r5, r5, #2
 800b662:	d03d      	beq.n	800b6e0 <__pow5mult+0xa0>
 800b664:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b666:	b97c      	cbnz	r4, 800b688 <__pow5mult+0x48>
 800b668:	2010      	movs	r0, #16
 800b66a:	f7ff fdcd 	bl	800b208 <malloc>
 800b66e:	4602      	mov	r2, r0
 800b670:	6270      	str	r0, [r6, #36]	; 0x24
 800b672:	b928      	cbnz	r0, 800b680 <__pow5mult+0x40>
 800b674:	4b1d      	ldr	r3, [pc, #116]	; (800b6ec <__pow5mult+0xac>)
 800b676:	481e      	ldr	r0, [pc, #120]	; (800b6f0 <__pow5mult+0xb0>)
 800b678:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b67c:	f001 f90a 	bl	800c894 <__assert_func>
 800b680:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b684:	6004      	str	r4, [r0, #0]
 800b686:	60c4      	str	r4, [r0, #12]
 800b688:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b68c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b690:	b94c      	cbnz	r4, 800b6a6 <__pow5mult+0x66>
 800b692:	f240 2171 	movw	r1, #625	; 0x271
 800b696:	4630      	mov	r0, r6
 800b698:	f7ff ff16 	bl	800b4c8 <__i2b>
 800b69c:	2300      	movs	r3, #0
 800b69e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b6a2:	4604      	mov	r4, r0
 800b6a4:	6003      	str	r3, [r0, #0]
 800b6a6:	f04f 0900 	mov.w	r9, #0
 800b6aa:	07eb      	lsls	r3, r5, #31
 800b6ac:	d50a      	bpl.n	800b6c4 <__pow5mult+0x84>
 800b6ae:	4639      	mov	r1, r7
 800b6b0:	4622      	mov	r2, r4
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f7ff ff1e 	bl	800b4f4 <__multiply>
 800b6b8:	4639      	mov	r1, r7
 800b6ba:	4680      	mov	r8, r0
 800b6bc:	4630      	mov	r0, r6
 800b6be:	f7ff fdfd 	bl	800b2bc <_Bfree>
 800b6c2:	4647      	mov	r7, r8
 800b6c4:	106d      	asrs	r5, r5, #1
 800b6c6:	d00b      	beq.n	800b6e0 <__pow5mult+0xa0>
 800b6c8:	6820      	ldr	r0, [r4, #0]
 800b6ca:	b938      	cbnz	r0, 800b6dc <__pow5mult+0x9c>
 800b6cc:	4622      	mov	r2, r4
 800b6ce:	4621      	mov	r1, r4
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	f7ff ff0f 	bl	800b4f4 <__multiply>
 800b6d6:	6020      	str	r0, [r4, #0]
 800b6d8:	f8c0 9000 	str.w	r9, [r0]
 800b6dc:	4604      	mov	r4, r0
 800b6de:	e7e4      	b.n	800b6aa <__pow5mult+0x6a>
 800b6e0:	4638      	mov	r0, r7
 800b6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6e6:	bf00      	nop
 800b6e8:	0800d788 	.word	0x0800d788
 800b6ec:	0800d52e 	.word	0x0800d52e
 800b6f0:	0800d634 	.word	0x0800d634

0800b6f4 <__lshift>:
 800b6f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b6f8:	460c      	mov	r4, r1
 800b6fa:	6849      	ldr	r1, [r1, #4]
 800b6fc:	6923      	ldr	r3, [r4, #16]
 800b6fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b702:	68a3      	ldr	r3, [r4, #8]
 800b704:	4607      	mov	r7, r0
 800b706:	4691      	mov	r9, r2
 800b708:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b70c:	f108 0601 	add.w	r6, r8, #1
 800b710:	42b3      	cmp	r3, r6
 800b712:	db0b      	blt.n	800b72c <__lshift+0x38>
 800b714:	4638      	mov	r0, r7
 800b716:	f7ff fd91 	bl	800b23c <_Balloc>
 800b71a:	4605      	mov	r5, r0
 800b71c:	b948      	cbnz	r0, 800b732 <__lshift+0x3e>
 800b71e:	4602      	mov	r2, r0
 800b720:	4b28      	ldr	r3, [pc, #160]	; (800b7c4 <__lshift+0xd0>)
 800b722:	4829      	ldr	r0, [pc, #164]	; (800b7c8 <__lshift+0xd4>)
 800b724:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b728:	f001 f8b4 	bl	800c894 <__assert_func>
 800b72c:	3101      	adds	r1, #1
 800b72e:	005b      	lsls	r3, r3, #1
 800b730:	e7ee      	b.n	800b710 <__lshift+0x1c>
 800b732:	2300      	movs	r3, #0
 800b734:	f100 0114 	add.w	r1, r0, #20
 800b738:	f100 0210 	add.w	r2, r0, #16
 800b73c:	4618      	mov	r0, r3
 800b73e:	4553      	cmp	r3, sl
 800b740:	db33      	blt.n	800b7aa <__lshift+0xb6>
 800b742:	6920      	ldr	r0, [r4, #16]
 800b744:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b748:	f104 0314 	add.w	r3, r4, #20
 800b74c:	f019 091f 	ands.w	r9, r9, #31
 800b750:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b754:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b758:	d02b      	beq.n	800b7b2 <__lshift+0xbe>
 800b75a:	f1c9 0e20 	rsb	lr, r9, #32
 800b75e:	468a      	mov	sl, r1
 800b760:	2200      	movs	r2, #0
 800b762:	6818      	ldr	r0, [r3, #0]
 800b764:	fa00 f009 	lsl.w	r0, r0, r9
 800b768:	4302      	orrs	r2, r0
 800b76a:	f84a 2b04 	str.w	r2, [sl], #4
 800b76e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b772:	459c      	cmp	ip, r3
 800b774:	fa22 f20e 	lsr.w	r2, r2, lr
 800b778:	d8f3      	bhi.n	800b762 <__lshift+0x6e>
 800b77a:	ebac 0304 	sub.w	r3, ip, r4
 800b77e:	3b15      	subs	r3, #21
 800b780:	f023 0303 	bic.w	r3, r3, #3
 800b784:	3304      	adds	r3, #4
 800b786:	f104 0015 	add.w	r0, r4, #21
 800b78a:	4584      	cmp	ip, r0
 800b78c:	bf38      	it	cc
 800b78e:	2304      	movcc	r3, #4
 800b790:	50ca      	str	r2, [r1, r3]
 800b792:	b10a      	cbz	r2, 800b798 <__lshift+0xa4>
 800b794:	f108 0602 	add.w	r6, r8, #2
 800b798:	3e01      	subs	r6, #1
 800b79a:	4638      	mov	r0, r7
 800b79c:	612e      	str	r6, [r5, #16]
 800b79e:	4621      	mov	r1, r4
 800b7a0:	f7ff fd8c 	bl	800b2bc <_Bfree>
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	e7c5      	b.n	800b73e <__lshift+0x4a>
 800b7b2:	3904      	subs	r1, #4
 800b7b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7b8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b7bc:	459c      	cmp	ip, r3
 800b7be:	d8f9      	bhi.n	800b7b4 <__lshift+0xc0>
 800b7c0:	e7ea      	b.n	800b798 <__lshift+0xa4>
 800b7c2:	bf00      	nop
 800b7c4:	0800d5a4 	.word	0x0800d5a4
 800b7c8:	0800d634 	.word	0x0800d634

0800b7cc <__mcmp>:
 800b7cc:	b530      	push	{r4, r5, lr}
 800b7ce:	6902      	ldr	r2, [r0, #16]
 800b7d0:	690c      	ldr	r4, [r1, #16]
 800b7d2:	1b12      	subs	r2, r2, r4
 800b7d4:	d10e      	bne.n	800b7f4 <__mcmp+0x28>
 800b7d6:	f100 0314 	add.w	r3, r0, #20
 800b7da:	3114      	adds	r1, #20
 800b7dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b7e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b7e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b7e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b7ec:	42a5      	cmp	r5, r4
 800b7ee:	d003      	beq.n	800b7f8 <__mcmp+0x2c>
 800b7f0:	d305      	bcc.n	800b7fe <__mcmp+0x32>
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	4610      	mov	r0, r2
 800b7f6:	bd30      	pop	{r4, r5, pc}
 800b7f8:	4283      	cmp	r3, r0
 800b7fa:	d3f3      	bcc.n	800b7e4 <__mcmp+0x18>
 800b7fc:	e7fa      	b.n	800b7f4 <__mcmp+0x28>
 800b7fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b802:	e7f7      	b.n	800b7f4 <__mcmp+0x28>

0800b804 <__mdiff>:
 800b804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b808:	460c      	mov	r4, r1
 800b80a:	4606      	mov	r6, r0
 800b80c:	4611      	mov	r1, r2
 800b80e:	4620      	mov	r0, r4
 800b810:	4617      	mov	r7, r2
 800b812:	f7ff ffdb 	bl	800b7cc <__mcmp>
 800b816:	1e05      	subs	r5, r0, #0
 800b818:	d110      	bne.n	800b83c <__mdiff+0x38>
 800b81a:	4629      	mov	r1, r5
 800b81c:	4630      	mov	r0, r6
 800b81e:	f7ff fd0d 	bl	800b23c <_Balloc>
 800b822:	b930      	cbnz	r0, 800b832 <__mdiff+0x2e>
 800b824:	4b39      	ldr	r3, [pc, #228]	; (800b90c <__mdiff+0x108>)
 800b826:	4602      	mov	r2, r0
 800b828:	f240 2132 	movw	r1, #562	; 0x232
 800b82c:	4838      	ldr	r0, [pc, #224]	; (800b910 <__mdiff+0x10c>)
 800b82e:	f001 f831 	bl	800c894 <__assert_func>
 800b832:	2301      	movs	r3, #1
 800b834:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b838:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b83c:	bfa4      	itt	ge
 800b83e:	463b      	movge	r3, r7
 800b840:	4627      	movge	r7, r4
 800b842:	4630      	mov	r0, r6
 800b844:	6879      	ldr	r1, [r7, #4]
 800b846:	bfa6      	itte	ge
 800b848:	461c      	movge	r4, r3
 800b84a:	2500      	movge	r5, #0
 800b84c:	2501      	movlt	r5, #1
 800b84e:	f7ff fcf5 	bl	800b23c <_Balloc>
 800b852:	b920      	cbnz	r0, 800b85e <__mdiff+0x5a>
 800b854:	4b2d      	ldr	r3, [pc, #180]	; (800b90c <__mdiff+0x108>)
 800b856:	4602      	mov	r2, r0
 800b858:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b85c:	e7e6      	b.n	800b82c <__mdiff+0x28>
 800b85e:	693e      	ldr	r6, [r7, #16]
 800b860:	60c5      	str	r5, [r0, #12]
 800b862:	6925      	ldr	r5, [r4, #16]
 800b864:	f107 0114 	add.w	r1, r7, #20
 800b868:	f104 0914 	add.w	r9, r4, #20
 800b86c:	f100 0e14 	add.w	lr, r0, #20
 800b870:	f107 0210 	add.w	r2, r7, #16
 800b874:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800b878:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800b87c:	46f2      	mov	sl, lr
 800b87e:	2700      	movs	r7, #0
 800b880:	f859 3b04 	ldr.w	r3, [r9], #4
 800b884:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b888:	fa1f f883 	uxth.w	r8, r3
 800b88c:	fa17 f78b 	uxtah	r7, r7, fp
 800b890:	0c1b      	lsrs	r3, r3, #16
 800b892:	eba7 0808 	sub.w	r8, r7, r8
 800b896:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b89a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b89e:	fa1f f888 	uxth.w	r8, r8
 800b8a2:	141f      	asrs	r7, r3, #16
 800b8a4:	454d      	cmp	r5, r9
 800b8a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b8aa:	f84a 3b04 	str.w	r3, [sl], #4
 800b8ae:	d8e7      	bhi.n	800b880 <__mdiff+0x7c>
 800b8b0:	1b2b      	subs	r3, r5, r4
 800b8b2:	3b15      	subs	r3, #21
 800b8b4:	f023 0303 	bic.w	r3, r3, #3
 800b8b8:	3304      	adds	r3, #4
 800b8ba:	3415      	adds	r4, #21
 800b8bc:	42a5      	cmp	r5, r4
 800b8be:	bf38      	it	cc
 800b8c0:	2304      	movcc	r3, #4
 800b8c2:	4419      	add	r1, r3
 800b8c4:	4473      	add	r3, lr
 800b8c6:	469e      	mov	lr, r3
 800b8c8:	460d      	mov	r5, r1
 800b8ca:	4565      	cmp	r5, ip
 800b8cc:	d30e      	bcc.n	800b8ec <__mdiff+0xe8>
 800b8ce:	f10c 0203 	add.w	r2, ip, #3
 800b8d2:	1a52      	subs	r2, r2, r1
 800b8d4:	f022 0203 	bic.w	r2, r2, #3
 800b8d8:	3903      	subs	r1, #3
 800b8da:	458c      	cmp	ip, r1
 800b8dc:	bf38      	it	cc
 800b8de:	2200      	movcc	r2, #0
 800b8e0:	441a      	add	r2, r3
 800b8e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b8e6:	b17b      	cbz	r3, 800b908 <__mdiff+0x104>
 800b8e8:	6106      	str	r6, [r0, #16]
 800b8ea:	e7a5      	b.n	800b838 <__mdiff+0x34>
 800b8ec:	f855 8b04 	ldr.w	r8, [r5], #4
 800b8f0:	fa17 f488 	uxtah	r4, r7, r8
 800b8f4:	1422      	asrs	r2, r4, #16
 800b8f6:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800b8fa:	b2a4      	uxth	r4, r4
 800b8fc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800b900:	f84e 4b04 	str.w	r4, [lr], #4
 800b904:	1417      	asrs	r7, r2, #16
 800b906:	e7e0      	b.n	800b8ca <__mdiff+0xc6>
 800b908:	3e01      	subs	r6, #1
 800b90a:	e7ea      	b.n	800b8e2 <__mdiff+0xde>
 800b90c:	0800d5a4 	.word	0x0800d5a4
 800b910:	0800d634 	.word	0x0800d634

0800b914 <__ulp>:
 800b914:	b082      	sub	sp, #8
 800b916:	ed8d 0b00 	vstr	d0, [sp]
 800b91a:	9b01      	ldr	r3, [sp, #4]
 800b91c:	4912      	ldr	r1, [pc, #72]	; (800b968 <__ulp+0x54>)
 800b91e:	4019      	ands	r1, r3
 800b920:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b924:	2900      	cmp	r1, #0
 800b926:	dd05      	ble.n	800b934 <__ulp+0x20>
 800b928:	2200      	movs	r2, #0
 800b92a:	460b      	mov	r3, r1
 800b92c:	ec43 2b10 	vmov	d0, r2, r3
 800b930:	b002      	add	sp, #8
 800b932:	4770      	bx	lr
 800b934:	4249      	negs	r1, r1
 800b936:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b93a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b93e:	f04f 0200 	mov.w	r2, #0
 800b942:	f04f 0300 	mov.w	r3, #0
 800b946:	da04      	bge.n	800b952 <__ulp+0x3e>
 800b948:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b94c:	fa41 f300 	asr.w	r3, r1, r0
 800b950:	e7ec      	b.n	800b92c <__ulp+0x18>
 800b952:	f1a0 0114 	sub.w	r1, r0, #20
 800b956:	291e      	cmp	r1, #30
 800b958:	bfda      	itte	le
 800b95a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b95e:	fa20 f101 	lsrle.w	r1, r0, r1
 800b962:	2101      	movgt	r1, #1
 800b964:	460a      	mov	r2, r1
 800b966:	e7e1      	b.n	800b92c <__ulp+0x18>
 800b968:	7ff00000 	.word	0x7ff00000

0800b96c <__b2d>:
 800b96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b96e:	6905      	ldr	r5, [r0, #16]
 800b970:	f100 0714 	add.w	r7, r0, #20
 800b974:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b978:	1f2e      	subs	r6, r5, #4
 800b97a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b97e:	4620      	mov	r0, r4
 800b980:	f7ff fd52 	bl	800b428 <__hi0bits>
 800b984:	f1c0 0320 	rsb	r3, r0, #32
 800b988:	280a      	cmp	r0, #10
 800b98a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ba08 <__b2d+0x9c>
 800b98e:	600b      	str	r3, [r1, #0]
 800b990:	dc14      	bgt.n	800b9bc <__b2d+0x50>
 800b992:	f1c0 0e0b 	rsb	lr, r0, #11
 800b996:	fa24 f10e 	lsr.w	r1, r4, lr
 800b99a:	42b7      	cmp	r7, r6
 800b99c:	ea41 030c 	orr.w	r3, r1, ip
 800b9a0:	bf34      	ite	cc
 800b9a2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b9a6:	2100      	movcs	r1, #0
 800b9a8:	3015      	adds	r0, #21
 800b9aa:	fa04 f000 	lsl.w	r0, r4, r0
 800b9ae:	fa21 f10e 	lsr.w	r1, r1, lr
 800b9b2:	ea40 0201 	orr.w	r2, r0, r1
 800b9b6:	ec43 2b10 	vmov	d0, r2, r3
 800b9ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9bc:	42b7      	cmp	r7, r6
 800b9be:	bf3a      	itte	cc
 800b9c0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b9c4:	f1a5 0608 	subcc.w	r6, r5, #8
 800b9c8:	2100      	movcs	r1, #0
 800b9ca:	380b      	subs	r0, #11
 800b9cc:	d017      	beq.n	800b9fe <__b2d+0x92>
 800b9ce:	f1c0 0c20 	rsb	ip, r0, #32
 800b9d2:	fa04 f500 	lsl.w	r5, r4, r0
 800b9d6:	42be      	cmp	r6, r7
 800b9d8:	fa21 f40c 	lsr.w	r4, r1, ip
 800b9dc:	ea45 0504 	orr.w	r5, r5, r4
 800b9e0:	bf8c      	ite	hi
 800b9e2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b9e6:	2400      	movls	r4, #0
 800b9e8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b9ec:	fa01 f000 	lsl.w	r0, r1, r0
 800b9f0:	fa24 f40c 	lsr.w	r4, r4, ip
 800b9f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b9f8:	ea40 0204 	orr.w	r2, r0, r4
 800b9fc:	e7db      	b.n	800b9b6 <__b2d+0x4a>
 800b9fe:	ea44 030c 	orr.w	r3, r4, ip
 800ba02:	460a      	mov	r2, r1
 800ba04:	e7d7      	b.n	800b9b6 <__b2d+0x4a>
 800ba06:	bf00      	nop
 800ba08:	3ff00000 	.word	0x3ff00000

0800ba0c <__d2b>:
 800ba0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba10:	4689      	mov	r9, r1
 800ba12:	2101      	movs	r1, #1
 800ba14:	ec57 6b10 	vmov	r6, r7, d0
 800ba18:	4690      	mov	r8, r2
 800ba1a:	f7ff fc0f 	bl	800b23c <_Balloc>
 800ba1e:	4604      	mov	r4, r0
 800ba20:	b930      	cbnz	r0, 800ba30 <__d2b+0x24>
 800ba22:	4602      	mov	r2, r0
 800ba24:	4b25      	ldr	r3, [pc, #148]	; (800babc <__d2b+0xb0>)
 800ba26:	4826      	ldr	r0, [pc, #152]	; (800bac0 <__d2b+0xb4>)
 800ba28:	f240 310a 	movw	r1, #778	; 0x30a
 800ba2c:	f000 ff32 	bl	800c894 <__assert_func>
 800ba30:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ba34:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ba38:	bb35      	cbnz	r5, 800ba88 <__d2b+0x7c>
 800ba3a:	2e00      	cmp	r6, #0
 800ba3c:	9301      	str	r3, [sp, #4]
 800ba3e:	d028      	beq.n	800ba92 <__d2b+0x86>
 800ba40:	4668      	mov	r0, sp
 800ba42:	9600      	str	r6, [sp, #0]
 800ba44:	f7ff fd10 	bl	800b468 <__lo0bits>
 800ba48:	9900      	ldr	r1, [sp, #0]
 800ba4a:	b300      	cbz	r0, 800ba8e <__d2b+0x82>
 800ba4c:	9a01      	ldr	r2, [sp, #4]
 800ba4e:	f1c0 0320 	rsb	r3, r0, #32
 800ba52:	fa02 f303 	lsl.w	r3, r2, r3
 800ba56:	430b      	orrs	r3, r1
 800ba58:	40c2      	lsrs	r2, r0
 800ba5a:	6163      	str	r3, [r4, #20]
 800ba5c:	9201      	str	r2, [sp, #4]
 800ba5e:	9b01      	ldr	r3, [sp, #4]
 800ba60:	61a3      	str	r3, [r4, #24]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	bf14      	ite	ne
 800ba66:	2202      	movne	r2, #2
 800ba68:	2201      	moveq	r2, #1
 800ba6a:	6122      	str	r2, [r4, #16]
 800ba6c:	b1d5      	cbz	r5, 800baa4 <__d2b+0x98>
 800ba6e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ba72:	4405      	add	r5, r0
 800ba74:	f8c9 5000 	str.w	r5, [r9]
 800ba78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ba7c:	f8c8 0000 	str.w	r0, [r8]
 800ba80:	4620      	mov	r0, r4
 800ba82:	b003      	add	sp, #12
 800ba84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ba8c:	e7d5      	b.n	800ba3a <__d2b+0x2e>
 800ba8e:	6161      	str	r1, [r4, #20]
 800ba90:	e7e5      	b.n	800ba5e <__d2b+0x52>
 800ba92:	a801      	add	r0, sp, #4
 800ba94:	f7ff fce8 	bl	800b468 <__lo0bits>
 800ba98:	9b01      	ldr	r3, [sp, #4]
 800ba9a:	6163      	str	r3, [r4, #20]
 800ba9c:	2201      	movs	r2, #1
 800ba9e:	6122      	str	r2, [r4, #16]
 800baa0:	3020      	adds	r0, #32
 800baa2:	e7e3      	b.n	800ba6c <__d2b+0x60>
 800baa4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800baa8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800baac:	f8c9 0000 	str.w	r0, [r9]
 800bab0:	6918      	ldr	r0, [r3, #16]
 800bab2:	f7ff fcb9 	bl	800b428 <__hi0bits>
 800bab6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800baba:	e7df      	b.n	800ba7c <__d2b+0x70>
 800babc:	0800d5a4 	.word	0x0800d5a4
 800bac0:	0800d634 	.word	0x0800d634

0800bac4 <__ratio>:
 800bac4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bac8:	468a      	mov	sl, r1
 800baca:	4669      	mov	r1, sp
 800bacc:	4683      	mov	fp, r0
 800bace:	f7ff ff4d 	bl	800b96c <__b2d>
 800bad2:	a901      	add	r1, sp, #4
 800bad4:	4650      	mov	r0, sl
 800bad6:	ec59 8b10 	vmov	r8, r9, d0
 800bada:	ee10 6a10 	vmov	r6, s0
 800bade:	f7ff ff45 	bl	800b96c <__b2d>
 800bae2:	f8db 3010 	ldr.w	r3, [fp, #16]
 800bae6:	f8da 2010 	ldr.w	r2, [sl, #16]
 800baea:	eba3 0c02 	sub.w	ip, r3, r2
 800baee:	e9dd 3200 	ldrd	r3, r2, [sp]
 800baf2:	1a9b      	subs	r3, r3, r2
 800baf4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800baf8:	ec55 4b10 	vmov	r4, r5, d0
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	ee10 0a10 	vmov	r0, s0
 800bb02:	bfce      	itee	gt
 800bb04:	464a      	movgt	r2, r9
 800bb06:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bb0a:	462a      	movle	r2, r5
 800bb0c:	464f      	mov	r7, r9
 800bb0e:	4629      	mov	r1, r5
 800bb10:	bfcc      	ite	gt
 800bb12:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bb16:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800bb1a:	ec47 6b17 	vmov	d7, r6, r7
 800bb1e:	ec41 0b16 	vmov	d6, r0, r1
 800bb22:	ee87 0b06 	vdiv.f64	d0, d7, d6
 800bb26:	b003      	add	sp, #12
 800bb28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb2c <__copybits>:
 800bb2c:	3901      	subs	r1, #1
 800bb2e:	b570      	push	{r4, r5, r6, lr}
 800bb30:	1149      	asrs	r1, r1, #5
 800bb32:	6914      	ldr	r4, [r2, #16]
 800bb34:	3101      	adds	r1, #1
 800bb36:	f102 0314 	add.w	r3, r2, #20
 800bb3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bb3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bb42:	1f05      	subs	r5, r0, #4
 800bb44:	42a3      	cmp	r3, r4
 800bb46:	d30c      	bcc.n	800bb62 <__copybits+0x36>
 800bb48:	1aa3      	subs	r3, r4, r2
 800bb4a:	3b11      	subs	r3, #17
 800bb4c:	f023 0303 	bic.w	r3, r3, #3
 800bb50:	3211      	adds	r2, #17
 800bb52:	42a2      	cmp	r2, r4
 800bb54:	bf88      	it	hi
 800bb56:	2300      	movhi	r3, #0
 800bb58:	4418      	add	r0, r3
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	4288      	cmp	r0, r1
 800bb5e:	d305      	bcc.n	800bb6c <__copybits+0x40>
 800bb60:	bd70      	pop	{r4, r5, r6, pc}
 800bb62:	f853 6b04 	ldr.w	r6, [r3], #4
 800bb66:	f845 6f04 	str.w	r6, [r5, #4]!
 800bb6a:	e7eb      	b.n	800bb44 <__copybits+0x18>
 800bb6c:	f840 3b04 	str.w	r3, [r0], #4
 800bb70:	e7f4      	b.n	800bb5c <__copybits+0x30>

0800bb72 <__any_on>:
 800bb72:	f100 0214 	add.w	r2, r0, #20
 800bb76:	6900      	ldr	r0, [r0, #16]
 800bb78:	114b      	asrs	r3, r1, #5
 800bb7a:	4298      	cmp	r0, r3
 800bb7c:	b510      	push	{r4, lr}
 800bb7e:	db11      	blt.n	800bba4 <__any_on+0x32>
 800bb80:	dd0a      	ble.n	800bb98 <__any_on+0x26>
 800bb82:	f011 011f 	ands.w	r1, r1, #31
 800bb86:	d007      	beq.n	800bb98 <__any_on+0x26>
 800bb88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bb8c:	fa24 f001 	lsr.w	r0, r4, r1
 800bb90:	fa00 f101 	lsl.w	r1, r0, r1
 800bb94:	428c      	cmp	r4, r1
 800bb96:	d10b      	bne.n	800bbb0 <__any_on+0x3e>
 800bb98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d803      	bhi.n	800bba8 <__any_on+0x36>
 800bba0:	2000      	movs	r0, #0
 800bba2:	bd10      	pop	{r4, pc}
 800bba4:	4603      	mov	r3, r0
 800bba6:	e7f7      	b.n	800bb98 <__any_on+0x26>
 800bba8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbac:	2900      	cmp	r1, #0
 800bbae:	d0f5      	beq.n	800bb9c <__any_on+0x2a>
 800bbb0:	2001      	movs	r0, #1
 800bbb2:	e7f6      	b.n	800bba2 <__any_on+0x30>

0800bbb4 <_calloc_r>:
 800bbb4:	b513      	push	{r0, r1, r4, lr}
 800bbb6:	434a      	muls	r2, r1
 800bbb8:	4611      	mov	r1, r2
 800bbba:	9201      	str	r2, [sp, #4]
 800bbbc:	f000 f85a 	bl	800bc74 <_malloc_r>
 800bbc0:	4604      	mov	r4, r0
 800bbc2:	b118      	cbz	r0, 800bbcc <_calloc_r+0x18>
 800bbc4:	9a01      	ldr	r2, [sp, #4]
 800bbc6:	2100      	movs	r1, #0
 800bbc8:	f7fc fc04 	bl	80083d4 <memset>
 800bbcc:	4620      	mov	r0, r4
 800bbce:	b002      	add	sp, #8
 800bbd0:	bd10      	pop	{r4, pc}
	...

0800bbd4 <_free_r>:
 800bbd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bbd6:	2900      	cmp	r1, #0
 800bbd8:	d048      	beq.n	800bc6c <_free_r+0x98>
 800bbda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbde:	9001      	str	r0, [sp, #4]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	f1a1 0404 	sub.w	r4, r1, #4
 800bbe6:	bfb8      	it	lt
 800bbe8:	18e4      	addlt	r4, r4, r3
 800bbea:	f001 f857 	bl	800cc9c <__malloc_lock>
 800bbee:	4a20      	ldr	r2, [pc, #128]	; (800bc70 <_free_r+0x9c>)
 800bbf0:	9801      	ldr	r0, [sp, #4]
 800bbf2:	6813      	ldr	r3, [r2, #0]
 800bbf4:	4615      	mov	r5, r2
 800bbf6:	b933      	cbnz	r3, 800bc06 <_free_r+0x32>
 800bbf8:	6063      	str	r3, [r4, #4]
 800bbfa:	6014      	str	r4, [r2, #0]
 800bbfc:	b003      	add	sp, #12
 800bbfe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc02:	f001 b851 	b.w	800cca8 <__malloc_unlock>
 800bc06:	42a3      	cmp	r3, r4
 800bc08:	d90b      	bls.n	800bc22 <_free_r+0x4e>
 800bc0a:	6821      	ldr	r1, [r4, #0]
 800bc0c:	1862      	adds	r2, r4, r1
 800bc0e:	4293      	cmp	r3, r2
 800bc10:	bf04      	itt	eq
 800bc12:	681a      	ldreq	r2, [r3, #0]
 800bc14:	685b      	ldreq	r3, [r3, #4]
 800bc16:	6063      	str	r3, [r4, #4]
 800bc18:	bf04      	itt	eq
 800bc1a:	1852      	addeq	r2, r2, r1
 800bc1c:	6022      	streq	r2, [r4, #0]
 800bc1e:	602c      	str	r4, [r5, #0]
 800bc20:	e7ec      	b.n	800bbfc <_free_r+0x28>
 800bc22:	461a      	mov	r2, r3
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	b10b      	cbz	r3, 800bc2c <_free_r+0x58>
 800bc28:	42a3      	cmp	r3, r4
 800bc2a:	d9fa      	bls.n	800bc22 <_free_r+0x4e>
 800bc2c:	6811      	ldr	r1, [r2, #0]
 800bc2e:	1855      	adds	r5, r2, r1
 800bc30:	42a5      	cmp	r5, r4
 800bc32:	d10b      	bne.n	800bc4c <_free_r+0x78>
 800bc34:	6824      	ldr	r4, [r4, #0]
 800bc36:	4421      	add	r1, r4
 800bc38:	1854      	adds	r4, r2, r1
 800bc3a:	42a3      	cmp	r3, r4
 800bc3c:	6011      	str	r1, [r2, #0]
 800bc3e:	d1dd      	bne.n	800bbfc <_free_r+0x28>
 800bc40:	681c      	ldr	r4, [r3, #0]
 800bc42:	685b      	ldr	r3, [r3, #4]
 800bc44:	6053      	str	r3, [r2, #4]
 800bc46:	4421      	add	r1, r4
 800bc48:	6011      	str	r1, [r2, #0]
 800bc4a:	e7d7      	b.n	800bbfc <_free_r+0x28>
 800bc4c:	d902      	bls.n	800bc54 <_free_r+0x80>
 800bc4e:	230c      	movs	r3, #12
 800bc50:	6003      	str	r3, [r0, #0]
 800bc52:	e7d3      	b.n	800bbfc <_free_r+0x28>
 800bc54:	6825      	ldr	r5, [r4, #0]
 800bc56:	1961      	adds	r1, r4, r5
 800bc58:	428b      	cmp	r3, r1
 800bc5a:	bf04      	itt	eq
 800bc5c:	6819      	ldreq	r1, [r3, #0]
 800bc5e:	685b      	ldreq	r3, [r3, #4]
 800bc60:	6063      	str	r3, [r4, #4]
 800bc62:	bf04      	itt	eq
 800bc64:	1949      	addeq	r1, r1, r5
 800bc66:	6021      	streq	r1, [r4, #0]
 800bc68:	6054      	str	r4, [r2, #4]
 800bc6a:	e7c7      	b.n	800bbfc <_free_r+0x28>
 800bc6c:	b003      	add	sp, #12
 800bc6e:	bd30      	pop	{r4, r5, pc}
 800bc70:	2000026c 	.word	0x2000026c

0800bc74 <_malloc_r>:
 800bc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc76:	1ccd      	adds	r5, r1, #3
 800bc78:	f025 0503 	bic.w	r5, r5, #3
 800bc7c:	3508      	adds	r5, #8
 800bc7e:	2d0c      	cmp	r5, #12
 800bc80:	bf38      	it	cc
 800bc82:	250c      	movcc	r5, #12
 800bc84:	2d00      	cmp	r5, #0
 800bc86:	4606      	mov	r6, r0
 800bc88:	db01      	blt.n	800bc8e <_malloc_r+0x1a>
 800bc8a:	42a9      	cmp	r1, r5
 800bc8c:	d903      	bls.n	800bc96 <_malloc_r+0x22>
 800bc8e:	230c      	movs	r3, #12
 800bc90:	6033      	str	r3, [r6, #0]
 800bc92:	2000      	movs	r0, #0
 800bc94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc96:	f001 f801 	bl	800cc9c <__malloc_lock>
 800bc9a:	4921      	ldr	r1, [pc, #132]	; (800bd20 <_malloc_r+0xac>)
 800bc9c:	680a      	ldr	r2, [r1, #0]
 800bc9e:	4614      	mov	r4, r2
 800bca0:	b99c      	cbnz	r4, 800bcca <_malloc_r+0x56>
 800bca2:	4f20      	ldr	r7, [pc, #128]	; (800bd24 <_malloc_r+0xb0>)
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	b923      	cbnz	r3, 800bcb2 <_malloc_r+0x3e>
 800bca8:	4621      	mov	r1, r4
 800bcaa:	4630      	mov	r0, r6
 800bcac:	f000 fcd0 	bl	800c650 <_sbrk_r>
 800bcb0:	6038      	str	r0, [r7, #0]
 800bcb2:	4629      	mov	r1, r5
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	f000 fccb 	bl	800c650 <_sbrk_r>
 800bcba:	1c43      	adds	r3, r0, #1
 800bcbc:	d123      	bne.n	800bd06 <_malloc_r+0x92>
 800bcbe:	230c      	movs	r3, #12
 800bcc0:	6033      	str	r3, [r6, #0]
 800bcc2:	4630      	mov	r0, r6
 800bcc4:	f000 fff0 	bl	800cca8 <__malloc_unlock>
 800bcc8:	e7e3      	b.n	800bc92 <_malloc_r+0x1e>
 800bcca:	6823      	ldr	r3, [r4, #0]
 800bccc:	1b5b      	subs	r3, r3, r5
 800bcce:	d417      	bmi.n	800bd00 <_malloc_r+0x8c>
 800bcd0:	2b0b      	cmp	r3, #11
 800bcd2:	d903      	bls.n	800bcdc <_malloc_r+0x68>
 800bcd4:	6023      	str	r3, [r4, #0]
 800bcd6:	441c      	add	r4, r3
 800bcd8:	6025      	str	r5, [r4, #0]
 800bcda:	e004      	b.n	800bce6 <_malloc_r+0x72>
 800bcdc:	6863      	ldr	r3, [r4, #4]
 800bcde:	42a2      	cmp	r2, r4
 800bce0:	bf0c      	ite	eq
 800bce2:	600b      	streq	r3, [r1, #0]
 800bce4:	6053      	strne	r3, [r2, #4]
 800bce6:	4630      	mov	r0, r6
 800bce8:	f000 ffde 	bl	800cca8 <__malloc_unlock>
 800bcec:	f104 000b 	add.w	r0, r4, #11
 800bcf0:	1d23      	adds	r3, r4, #4
 800bcf2:	f020 0007 	bic.w	r0, r0, #7
 800bcf6:	1ac2      	subs	r2, r0, r3
 800bcf8:	d0cc      	beq.n	800bc94 <_malloc_r+0x20>
 800bcfa:	1a1b      	subs	r3, r3, r0
 800bcfc:	50a3      	str	r3, [r4, r2]
 800bcfe:	e7c9      	b.n	800bc94 <_malloc_r+0x20>
 800bd00:	4622      	mov	r2, r4
 800bd02:	6864      	ldr	r4, [r4, #4]
 800bd04:	e7cc      	b.n	800bca0 <_malloc_r+0x2c>
 800bd06:	1cc4      	adds	r4, r0, #3
 800bd08:	f024 0403 	bic.w	r4, r4, #3
 800bd0c:	42a0      	cmp	r0, r4
 800bd0e:	d0e3      	beq.n	800bcd8 <_malloc_r+0x64>
 800bd10:	1a21      	subs	r1, r4, r0
 800bd12:	4630      	mov	r0, r6
 800bd14:	f000 fc9c 	bl	800c650 <_sbrk_r>
 800bd18:	3001      	adds	r0, #1
 800bd1a:	d1dd      	bne.n	800bcd8 <_malloc_r+0x64>
 800bd1c:	e7cf      	b.n	800bcbe <_malloc_r+0x4a>
 800bd1e:	bf00      	nop
 800bd20:	2000026c 	.word	0x2000026c
 800bd24:	20000270 	.word	0x20000270

0800bd28 <__ssputs_r>:
 800bd28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd2c:	688e      	ldr	r6, [r1, #8]
 800bd2e:	429e      	cmp	r6, r3
 800bd30:	4682      	mov	sl, r0
 800bd32:	460c      	mov	r4, r1
 800bd34:	4690      	mov	r8, r2
 800bd36:	461f      	mov	r7, r3
 800bd38:	d838      	bhi.n	800bdac <__ssputs_r+0x84>
 800bd3a:	898a      	ldrh	r2, [r1, #12]
 800bd3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd40:	d032      	beq.n	800bda8 <__ssputs_r+0x80>
 800bd42:	6825      	ldr	r5, [r4, #0]
 800bd44:	6909      	ldr	r1, [r1, #16]
 800bd46:	eba5 0901 	sub.w	r9, r5, r1
 800bd4a:	6965      	ldr	r5, [r4, #20]
 800bd4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd50:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd54:	3301      	adds	r3, #1
 800bd56:	444b      	add	r3, r9
 800bd58:	106d      	asrs	r5, r5, #1
 800bd5a:	429d      	cmp	r5, r3
 800bd5c:	bf38      	it	cc
 800bd5e:	461d      	movcc	r5, r3
 800bd60:	0553      	lsls	r3, r2, #21
 800bd62:	d531      	bpl.n	800bdc8 <__ssputs_r+0xa0>
 800bd64:	4629      	mov	r1, r5
 800bd66:	f7ff ff85 	bl	800bc74 <_malloc_r>
 800bd6a:	4606      	mov	r6, r0
 800bd6c:	b950      	cbnz	r0, 800bd84 <__ssputs_r+0x5c>
 800bd6e:	230c      	movs	r3, #12
 800bd70:	f8ca 3000 	str.w	r3, [sl]
 800bd74:	89a3      	ldrh	r3, [r4, #12]
 800bd76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bd7a:	81a3      	strh	r3, [r4, #12]
 800bd7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd84:	6921      	ldr	r1, [r4, #16]
 800bd86:	464a      	mov	r2, r9
 800bd88:	f7fc fb16 	bl	80083b8 <memcpy>
 800bd8c:	89a3      	ldrh	r3, [r4, #12]
 800bd8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bd92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd96:	81a3      	strh	r3, [r4, #12]
 800bd98:	6126      	str	r6, [r4, #16]
 800bd9a:	6165      	str	r5, [r4, #20]
 800bd9c:	444e      	add	r6, r9
 800bd9e:	eba5 0509 	sub.w	r5, r5, r9
 800bda2:	6026      	str	r6, [r4, #0]
 800bda4:	60a5      	str	r5, [r4, #8]
 800bda6:	463e      	mov	r6, r7
 800bda8:	42be      	cmp	r6, r7
 800bdaa:	d900      	bls.n	800bdae <__ssputs_r+0x86>
 800bdac:	463e      	mov	r6, r7
 800bdae:	4632      	mov	r2, r6
 800bdb0:	6820      	ldr	r0, [r4, #0]
 800bdb2:	4641      	mov	r1, r8
 800bdb4:	f000 ff58 	bl	800cc68 <memmove>
 800bdb8:	68a3      	ldr	r3, [r4, #8]
 800bdba:	6822      	ldr	r2, [r4, #0]
 800bdbc:	1b9b      	subs	r3, r3, r6
 800bdbe:	4432      	add	r2, r6
 800bdc0:	60a3      	str	r3, [r4, #8]
 800bdc2:	6022      	str	r2, [r4, #0]
 800bdc4:	2000      	movs	r0, #0
 800bdc6:	e7db      	b.n	800bd80 <__ssputs_r+0x58>
 800bdc8:	462a      	mov	r2, r5
 800bdca:	f000 ff73 	bl	800ccb4 <_realloc_r>
 800bdce:	4606      	mov	r6, r0
 800bdd0:	2800      	cmp	r0, #0
 800bdd2:	d1e1      	bne.n	800bd98 <__ssputs_r+0x70>
 800bdd4:	6921      	ldr	r1, [r4, #16]
 800bdd6:	4650      	mov	r0, sl
 800bdd8:	f7ff fefc 	bl	800bbd4 <_free_r>
 800bddc:	e7c7      	b.n	800bd6e <__ssputs_r+0x46>
	...

0800bde0 <_svfiprintf_r>:
 800bde0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde4:	4698      	mov	r8, r3
 800bde6:	898b      	ldrh	r3, [r1, #12]
 800bde8:	061b      	lsls	r3, r3, #24
 800bdea:	b09d      	sub	sp, #116	; 0x74
 800bdec:	4607      	mov	r7, r0
 800bdee:	460d      	mov	r5, r1
 800bdf0:	4614      	mov	r4, r2
 800bdf2:	d50e      	bpl.n	800be12 <_svfiprintf_r+0x32>
 800bdf4:	690b      	ldr	r3, [r1, #16]
 800bdf6:	b963      	cbnz	r3, 800be12 <_svfiprintf_r+0x32>
 800bdf8:	2140      	movs	r1, #64	; 0x40
 800bdfa:	f7ff ff3b 	bl	800bc74 <_malloc_r>
 800bdfe:	6028      	str	r0, [r5, #0]
 800be00:	6128      	str	r0, [r5, #16]
 800be02:	b920      	cbnz	r0, 800be0e <_svfiprintf_r+0x2e>
 800be04:	230c      	movs	r3, #12
 800be06:	603b      	str	r3, [r7, #0]
 800be08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be0c:	e0d1      	b.n	800bfb2 <_svfiprintf_r+0x1d2>
 800be0e:	2340      	movs	r3, #64	; 0x40
 800be10:	616b      	str	r3, [r5, #20]
 800be12:	2300      	movs	r3, #0
 800be14:	9309      	str	r3, [sp, #36]	; 0x24
 800be16:	2320      	movs	r3, #32
 800be18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be1c:	f8cd 800c 	str.w	r8, [sp, #12]
 800be20:	2330      	movs	r3, #48	; 0x30
 800be22:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bfcc <_svfiprintf_r+0x1ec>
 800be26:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be2a:	f04f 0901 	mov.w	r9, #1
 800be2e:	4623      	mov	r3, r4
 800be30:	469a      	mov	sl, r3
 800be32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be36:	b10a      	cbz	r2, 800be3c <_svfiprintf_r+0x5c>
 800be38:	2a25      	cmp	r2, #37	; 0x25
 800be3a:	d1f9      	bne.n	800be30 <_svfiprintf_r+0x50>
 800be3c:	ebba 0b04 	subs.w	fp, sl, r4
 800be40:	d00b      	beq.n	800be5a <_svfiprintf_r+0x7a>
 800be42:	465b      	mov	r3, fp
 800be44:	4622      	mov	r2, r4
 800be46:	4629      	mov	r1, r5
 800be48:	4638      	mov	r0, r7
 800be4a:	f7ff ff6d 	bl	800bd28 <__ssputs_r>
 800be4e:	3001      	adds	r0, #1
 800be50:	f000 80aa 	beq.w	800bfa8 <_svfiprintf_r+0x1c8>
 800be54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be56:	445a      	add	r2, fp
 800be58:	9209      	str	r2, [sp, #36]	; 0x24
 800be5a:	f89a 3000 	ldrb.w	r3, [sl]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	f000 80a2 	beq.w	800bfa8 <_svfiprintf_r+0x1c8>
 800be64:	2300      	movs	r3, #0
 800be66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be6e:	f10a 0a01 	add.w	sl, sl, #1
 800be72:	9304      	str	r3, [sp, #16]
 800be74:	9307      	str	r3, [sp, #28]
 800be76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be7a:	931a      	str	r3, [sp, #104]	; 0x68
 800be7c:	4654      	mov	r4, sl
 800be7e:	2205      	movs	r2, #5
 800be80:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be84:	4851      	ldr	r0, [pc, #324]	; (800bfcc <_svfiprintf_r+0x1ec>)
 800be86:	f7f4 f9e3 	bl	8000250 <memchr>
 800be8a:	9a04      	ldr	r2, [sp, #16]
 800be8c:	b9d8      	cbnz	r0, 800bec6 <_svfiprintf_r+0xe6>
 800be8e:	06d0      	lsls	r0, r2, #27
 800be90:	bf44      	itt	mi
 800be92:	2320      	movmi	r3, #32
 800be94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800be98:	0711      	lsls	r1, r2, #28
 800be9a:	bf44      	itt	mi
 800be9c:	232b      	movmi	r3, #43	; 0x2b
 800be9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bea2:	f89a 3000 	ldrb.w	r3, [sl]
 800bea6:	2b2a      	cmp	r3, #42	; 0x2a
 800bea8:	d015      	beq.n	800bed6 <_svfiprintf_r+0xf6>
 800beaa:	9a07      	ldr	r2, [sp, #28]
 800beac:	4654      	mov	r4, sl
 800beae:	2000      	movs	r0, #0
 800beb0:	f04f 0c0a 	mov.w	ip, #10
 800beb4:	4621      	mov	r1, r4
 800beb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800beba:	3b30      	subs	r3, #48	; 0x30
 800bebc:	2b09      	cmp	r3, #9
 800bebe:	d94e      	bls.n	800bf5e <_svfiprintf_r+0x17e>
 800bec0:	b1b0      	cbz	r0, 800bef0 <_svfiprintf_r+0x110>
 800bec2:	9207      	str	r2, [sp, #28]
 800bec4:	e014      	b.n	800bef0 <_svfiprintf_r+0x110>
 800bec6:	eba0 0308 	sub.w	r3, r0, r8
 800beca:	fa09 f303 	lsl.w	r3, r9, r3
 800bece:	4313      	orrs	r3, r2
 800bed0:	9304      	str	r3, [sp, #16]
 800bed2:	46a2      	mov	sl, r4
 800bed4:	e7d2      	b.n	800be7c <_svfiprintf_r+0x9c>
 800bed6:	9b03      	ldr	r3, [sp, #12]
 800bed8:	1d19      	adds	r1, r3, #4
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	9103      	str	r1, [sp, #12]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	bfbb      	ittet	lt
 800bee2:	425b      	neglt	r3, r3
 800bee4:	f042 0202 	orrlt.w	r2, r2, #2
 800bee8:	9307      	strge	r3, [sp, #28]
 800beea:	9307      	strlt	r3, [sp, #28]
 800beec:	bfb8      	it	lt
 800beee:	9204      	strlt	r2, [sp, #16]
 800bef0:	7823      	ldrb	r3, [r4, #0]
 800bef2:	2b2e      	cmp	r3, #46	; 0x2e
 800bef4:	d10c      	bne.n	800bf10 <_svfiprintf_r+0x130>
 800bef6:	7863      	ldrb	r3, [r4, #1]
 800bef8:	2b2a      	cmp	r3, #42	; 0x2a
 800befa:	d135      	bne.n	800bf68 <_svfiprintf_r+0x188>
 800befc:	9b03      	ldr	r3, [sp, #12]
 800befe:	1d1a      	adds	r2, r3, #4
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	9203      	str	r2, [sp, #12]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	bfb8      	it	lt
 800bf08:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bf0c:	3402      	adds	r4, #2
 800bf0e:	9305      	str	r3, [sp, #20]
 800bf10:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bfdc <_svfiprintf_r+0x1fc>
 800bf14:	7821      	ldrb	r1, [r4, #0]
 800bf16:	2203      	movs	r2, #3
 800bf18:	4650      	mov	r0, sl
 800bf1a:	f7f4 f999 	bl	8000250 <memchr>
 800bf1e:	b140      	cbz	r0, 800bf32 <_svfiprintf_r+0x152>
 800bf20:	2340      	movs	r3, #64	; 0x40
 800bf22:	eba0 000a 	sub.w	r0, r0, sl
 800bf26:	fa03 f000 	lsl.w	r0, r3, r0
 800bf2a:	9b04      	ldr	r3, [sp, #16]
 800bf2c:	4303      	orrs	r3, r0
 800bf2e:	3401      	adds	r4, #1
 800bf30:	9304      	str	r3, [sp, #16]
 800bf32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf36:	4826      	ldr	r0, [pc, #152]	; (800bfd0 <_svfiprintf_r+0x1f0>)
 800bf38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf3c:	2206      	movs	r2, #6
 800bf3e:	f7f4 f987 	bl	8000250 <memchr>
 800bf42:	2800      	cmp	r0, #0
 800bf44:	d038      	beq.n	800bfb8 <_svfiprintf_r+0x1d8>
 800bf46:	4b23      	ldr	r3, [pc, #140]	; (800bfd4 <_svfiprintf_r+0x1f4>)
 800bf48:	bb1b      	cbnz	r3, 800bf92 <_svfiprintf_r+0x1b2>
 800bf4a:	9b03      	ldr	r3, [sp, #12]
 800bf4c:	3307      	adds	r3, #7
 800bf4e:	f023 0307 	bic.w	r3, r3, #7
 800bf52:	3308      	adds	r3, #8
 800bf54:	9303      	str	r3, [sp, #12]
 800bf56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf58:	4433      	add	r3, r6
 800bf5a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf5c:	e767      	b.n	800be2e <_svfiprintf_r+0x4e>
 800bf5e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf62:	460c      	mov	r4, r1
 800bf64:	2001      	movs	r0, #1
 800bf66:	e7a5      	b.n	800beb4 <_svfiprintf_r+0xd4>
 800bf68:	2300      	movs	r3, #0
 800bf6a:	3401      	adds	r4, #1
 800bf6c:	9305      	str	r3, [sp, #20]
 800bf6e:	4619      	mov	r1, r3
 800bf70:	f04f 0c0a 	mov.w	ip, #10
 800bf74:	4620      	mov	r0, r4
 800bf76:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf7a:	3a30      	subs	r2, #48	; 0x30
 800bf7c:	2a09      	cmp	r2, #9
 800bf7e:	d903      	bls.n	800bf88 <_svfiprintf_r+0x1a8>
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d0c5      	beq.n	800bf10 <_svfiprintf_r+0x130>
 800bf84:	9105      	str	r1, [sp, #20]
 800bf86:	e7c3      	b.n	800bf10 <_svfiprintf_r+0x130>
 800bf88:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf8c:	4604      	mov	r4, r0
 800bf8e:	2301      	movs	r3, #1
 800bf90:	e7f0      	b.n	800bf74 <_svfiprintf_r+0x194>
 800bf92:	ab03      	add	r3, sp, #12
 800bf94:	9300      	str	r3, [sp, #0]
 800bf96:	462a      	mov	r2, r5
 800bf98:	4b0f      	ldr	r3, [pc, #60]	; (800bfd8 <_svfiprintf_r+0x1f8>)
 800bf9a:	a904      	add	r1, sp, #16
 800bf9c:	4638      	mov	r0, r7
 800bf9e:	f7fc fab3 	bl	8008508 <_printf_float>
 800bfa2:	1c42      	adds	r2, r0, #1
 800bfa4:	4606      	mov	r6, r0
 800bfa6:	d1d6      	bne.n	800bf56 <_svfiprintf_r+0x176>
 800bfa8:	89ab      	ldrh	r3, [r5, #12]
 800bfaa:	065b      	lsls	r3, r3, #25
 800bfac:	f53f af2c 	bmi.w	800be08 <_svfiprintf_r+0x28>
 800bfb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfb2:	b01d      	add	sp, #116	; 0x74
 800bfb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfb8:	ab03      	add	r3, sp, #12
 800bfba:	9300      	str	r3, [sp, #0]
 800bfbc:	462a      	mov	r2, r5
 800bfbe:	4b06      	ldr	r3, [pc, #24]	; (800bfd8 <_svfiprintf_r+0x1f8>)
 800bfc0:	a904      	add	r1, sp, #16
 800bfc2:	4638      	mov	r0, r7
 800bfc4:	f7fc fd2c 	bl	8008a20 <_printf_i>
 800bfc8:	e7eb      	b.n	800bfa2 <_svfiprintf_r+0x1c2>
 800bfca:	bf00      	nop
 800bfcc:	0800d794 	.word	0x0800d794
 800bfd0:	0800d79e 	.word	0x0800d79e
 800bfd4:	08008509 	.word	0x08008509
 800bfd8:	0800bd29 	.word	0x0800bd29
 800bfdc:	0800d79a 	.word	0x0800d79a

0800bfe0 <_sungetc_r>:
 800bfe0:	b538      	push	{r3, r4, r5, lr}
 800bfe2:	1c4b      	adds	r3, r1, #1
 800bfe4:	4614      	mov	r4, r2
 800bfe6:	d103      	bne.n	800bff0 <_sungetc_r+0x10>
 800bfe8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800bfec:	4628      	mov	r0, r5
 800bfee:	bd38      	pop	{r3, r4, r5, pc}
 800bff0:	8993      	ldrh	r3, [r2, #12]
 800bff2:	f023 0320 	bic.w	r3, r3, #32
 800bff6:	8193      	strh	r3, [r2, #12]
 800bff8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bffa:	6852      	ldr	r2, [r2, #4]
 800bffc:	b2cd      	uxtb	r5, r1
 800bffe:	b18b      	cbz	r3, 800c024 <_sungetc_r+0x44>
 800c000:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c002:	4293      	cmp	r3, r2
 800c004:	dd08      	ble.n	800c018 <_sungetc_r+0x38>
 800c006:	6823      	ldr	r3, [r4, #0]
 800c008:	1e5a      	subs	r2, r3, #1
 800c00a:	6022      	str	r2, [r4, #0]
 800c00c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c010:	6863      	ldr	r3, [r4, #4]
 800c012:	3301      	adds	r3, #1
 800c014:	6063      	str	r3, [r4, #4]
 800c016:	e7e9      	b.n	800bfec <_sungetc_r+0xc>
 800c018:	4621      	mov	r1, r4
 800c01a:	f000 fbf3 	bl	800c804 <__submore>
 800c01e:	2800      	cmp	r0, #0
 800c020:	d0f1      	beq.n	800c006 <_sungetc_r+0x26>
 800c022:	e7e1      	b.n	800bfe8 <_sungetc_r+0x8>
 800c024:	6921      	ldr	r1, [r4, #16]
 800c026:	6823      	ldr	r3, [r4, #0]
 800c028:	b151      	cbz	r1, 800c040 <_sungetc_r+0x60>
 800c02a:	4299      	cmp	r1, r3
 800c02c:	d208      	bcs.n	800c040 <_sungetc_r+0x60>
 800c02e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c032:	42a9      	cmp	r1, r5
 800c034:	d104      	bne.n	800c040 <_sungetc_r+0x60>
 800c036:	3b01      	subs	r3, #1
 800c038:	3201      	adds	r2, #1
 800c03a:	6023      	str	r3, [r4, #0]
 800c03c:	6062      	str	r2, [r4, #4]
 800c03e:	e7d5      	b.n	800bfec <_sungetc_r+0xc>
 800c040:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c044:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c048:	6363      	str	r3, [r4, #52]	; 0x34
 800c04a:	2303      	movs	r3, #3
 800c04c:	63a3      	str	r3, [r4, #56]	; 0x38
 800c04e:	4623      	mov	r3, r4
 800c050:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c054:	6023      	str	r3, [r4, #0]
 800c056:	2301      	movs	r3, #1
 800c058:	e7dc      	b.n	800c014 <_sungetc_r+0x34>

0800c05a <__ssrefill_r>:
 800c05a:	b510      	push	{r4, lr}
 800c05c:	460c      	mov	r4, r1
 800c05e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c060:	b169      	cbz	r1, 800c07e <__ssrefill_r+0x24>
 800c062:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c066:	4299      	cmp	r1, r3
 800c068:	d001      	beq.n	800c06e <__ssrefill_r+0x14>
 800c06a:	f7ff fdb3 	bl	800bbd4 <_free_r>
 800c06e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c070:	6063      	str	r3, [r4, #4]
 800c072:	2000      	movs	r0, #0
 800c074:	6360      	str	r0, [r4, #52]	; 0x34
 800c076:	b113      	cbz	r3, 800c07e <__ssrefill_r+0x24>
 800c078:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c07a:	6023      	str	r3, [r4, #0]
 800c07c:	bd10      	pop	{r4, pc}
 800c07e:	6923      	ldr	r3, [r4, #16]
 800c080:	6023      	str	r3, [r4, #0]
 800c082:	2300      	movs	r3, #0
 800c084:	6063      	str	r3, [r4, #4]
 800c086:	89a3      	ldrh	r3, [r4, #12]
 800c088:	f043 0320 	orr.w	r3, r3, #32
 800c08c:	81a3      	strh	r3, [r4, #12]
 800c08e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c092:	e7f3      	b.n	800c07c <__ssrefill_r+0x22>

0800c094 <__ssvfiscanf_r>:
 800c094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c098:	460c      	mov	r4, r1
 800c09a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800c09e:	2100      	movs	r1, #0
 800c0a0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c0a4:	49b2      	ldr	r1, [pc, #712]	; (800c370 <__ssvfiscanf_r+0x2dc>)
 800c0a6:	91a0      	str	r1, [sp, #640]	; 0x280
 800c0a8:	f10d 0804 	add.w	r8, sp, #4
 800c0ac:	49b1      	ldr	r1, [pc, #708]	; (800c374 <__ssvfiscanf_r+0x2e0>)
 800c0ae:	4fb2      	ldr	r7, [pc, #712]	; (800c378 <__ssvfiscanf_r+0x2e4>)
 800c0b0:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800c37c <__ssvfiscanf_r+0x2e8>
 800c0b4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c0b8:	4606      	mov	r6, r0
 800c0ba:	91a1      	str	r1, [sp, #644]	; 0x284
 800c0bc:	9300      	str	r3, [sp, #0]
 800c0be:	f892 a000 	ldrb.w	sl, [r2]
 800c0c2:	f1ba 0f00 	cmp.w	sl, #0
 800c0c6:	f000 8151 	beq.w	800c36c <__ssvfiscanf_r+0x2d8>
 800c0ca:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800c0ce:	f013 0308 	ands.w	r3, r3, #8
 800c0d2:	f102 0501 	add.w	r5, r2, #1
 800c0d6:	d019      	beq.n	800c10c <__ssvfiscanf_r+0x78>
 800c0d8:	6863      	ldr	r3, [r4, #4]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	dd0f      	ble.n	800c0fe <__ssvfiscanf_r+0x6a>
 800c0de:	6823      	ldr	r3, [r4, #0]
 800c0e0:	781a      	ldrb	r2, [r3, #0]
 800c0e2:	5cba      	ldrb	r2, [r7, r2]
 800c0e4:	0712      	lsls	r2, r2, #28
 800c0e6:	d401      	bmi.n	800c0ec <__ssvfiscanf_r+0x58>
 800c0e8:	462a      	mov	r2, r5
 800c0ea:	e7e8      	b.n	800c0be <__ssvfiscanf_r+0x2a>
 800c0ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c0ee:	3201      	adds	r2, #1
 800c0f0:	9245      	str	r2, [sp, #276]	; 0x114
 800c0f2:	6862      	ldr	r2, [r4, #4]
 800c0f4:	3301      	adds	r3, #1
 800c0f6:	3a01      	subs	r2, #1
 800c0f8:	6062      	str	r2, [r4, #4]
 800c0fa:	6023      	str	r3, [r4, #0]
 800c0fc:	e7ec      	b.n	800c0d8 <__ssvfiscanf_r+0x44>
 800c0fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c100:	4621      	mov	r1, r4
 800c102:	4630      	mov	r0, r6
 800c104:	4798      	blx	r3
 800c106:	2800      	cmp	r0, #0
 800c108:	d0e9      	beq.n	800c0de <__ssvfiscanf_r+0x4a>
 800c10a:	e7ed      	b.n	800c0e8 <__ssvfiscanf_r+0x54>
 800c10c:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800c110:	f040 8083 	bne.w	800c21a <__ssvfiscanf_r+0x186>
 800c114:	9341      	str	r3, [sp, #260]	; 0x104
 800c116:	9343      	str	r3, [sp, #268]	; 0x10c
 800c118:	7853      	ldrb	r3, [r2, #1]
 800c11a:	2b2a      	cmp	r3, #42	; 0x2a
 800c11c:	bf02      	ittt	eq
 800c11e:	2310      	moveq	r3, #16
 800c120:	1c95      	addeq	r5, r2, #2
 800c122:	9341      	streq	r3, [sp, #260]	; 0x104
 800c124:	220a      	movs	r2, #10
 800c126:	46ab      	mov	fp, r5
 800c128:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800c12c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c130:	2b09      	cmp	r3, #9
 800c132:	d91d      	bls.n	800c170 <__ssvfiscanf_r+0xdc>
 800c134:	4891      	ldr	r0, [pc, #580]	; (800c37c <__ssvfiscanf_r+0x2e8>)
 800c136:	2203      	movs	r2, #3
 800c138:	f7f4 f88a 	bl	8000250 <memchr>
 800c13c:	b140      	cbz	r0, 800c150 <__ssvfiscanf_r+0xbc>
 800c13e:	2301      	movs	r3, #1
 800c140:	eba0 0009 	sub.w	r0, r0, r9
 800c144:	fa03 f000 	lsl.w	r0, r3, r0
 800c148:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c14a:	4318      	orrs	r0, r3
 800c14c:	9041      	str	r0, [sp, #260]	; 0x104
 800c14e:	465d      	mov	r5, fp
 800c150:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c154:	2b78      	cmp	r3, #120	; 0x78
 800c156:	d806      	bhi.n	800c166 <__ssvfiscanf_r+0xd2>
 800c158:	2b57      	cmp	r3, #87	; 0x57
 800c15a:	d810      	bhi.n	800c17e <__ssvfiscanf_r+0xea>
 800c15c:	2b25      	cmp	r3, #37	; 0x25
 800c15e:	d05c      	beq.n	800c21a <__ssvfiscanf_r+0x186>
 800c160:	d856      	bhi.n	800c210 <__ssvfiscanf_r+0x17c>
 800c162:	2b00      	cmp	r3, #0
 800c164:	d074      	beq.n	800c250 <__ssvfiscanf_r+0x1bc>
 800c166:	2303      	movs	r3, #3
 800c168:	9347      	str	r3, [sp, #284]	; 0x11c
 800c16a:	230a      	movs	r3, #10
 800c16c:	9342      	str	r3, [sp, #264]	; 0x108
 800c16e:	e081      	b.n	800c274 <__ssvfiscanf_r+0x1e0>
 800c170:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c172:	fb02 1303 	mla	r3, r2, r3, r1
 800c176:	3b30      	subs	r3, #48	; 0x30
 800c178:	9343      	str	r3, [sp, #268]	; 0x10c
 800c17a:	465d      	mov	r5, fp
 800c17c:	e7d3      	b.n	800c126 <__ssvfiscanf_r+0x92>
 800c17e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c182:	2a20      	cmp	r2, #32
 800c184:	d8ef      	bhi.n	800c166 <__ssvfiscanf_r+0xd2>
 800c186:	a101      	add	r1, pc, #4	; (adr r1, 800c18c <__ssvfiscanf_r+0xf8>)
 800c188:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c18c:	0800c25f 	.word	0x0800c25f
 800c190:	0800c167 	.word	0x0800c167
 800c194:	0800c167 	.word	0x0800c167
 800c198:	0800c2bd 	.word	0x0800c2bd
 800c19c:	0800c167 	.word	0x0800c167
 800c1a0:	0800c167 	.word	0x0800c167
 800c1a4:	0800c167 	.word	0x0800c167
 800c1a8:	0800c167 	.word	0x0800c167
 800c1ac:	0800c167 	.word	0x0800c167
 800c1b0:	0800c167 	.word	0x0800c167
 800c1b4:	0800c167 	.word	0x0800c167
 800c1b8:	0800c2d3 	.word	0x0800c2d3
 800c1bc:	0800c2a9 	.word	0x0800c2a9
 800c1c0:	0800c217 	.word	0x0800c217
 800c1c4:	0800c217 	.word	0x0800c217
 800c1c8:	0800c217 	.word	0x0800c217
 800c1cc:	0800c167 	.word	0x0800c167
 800c1d0:	0800c2ad 	.word	0x0800c2ad
 800c1d4:	0800c167 	.word	0x0800c167
 800c1d8:	0800c167 	.word	0x0800c167
 800c1dc:	0800c167 	.word	0x0800c167
 800c1e0:	0800c167 	.word	0x0800c167
 800c1e4:	0800c2e3 	.word	0x0800c2e3
 800c1e8:	0800c2b5 	.word	0x0800c2b5
 800c1ec:	0800c257 	.word	0x0800c257
 800c1f0:	0800c167 	.word	0x0800c167
 800c1f4:	0800c167 	.word	0x0800c167
 800c1f8:	0800c2df 	.word	0x0800c2df
 800c1fc:	0800c167 	.word	0x0800c167
 800c200:	0800c2a9 	.word	0x0800c2a9
 800c204:	0800c167 	.word	0x0800c167
 800c208:	0800c167 	.word	0x0800c167
 800c20c:	0800c25f 	.word	0x0800c25f
 800c210:	3b45      	subs	r3, #69	; 0x45
 800c212:	2b02      	cmp	r3, #2
 800c214:	d8a7      	bhi.n	800c166 <__ssvfiscanf_r+0xd2>
 800c216:	2305      	movs	r3, #5
 800c218:	e02b      	b.n	800c272 <__ssvfiscanf_r+0x1de>
 800c21a:	6863      	ldr	r3, [r4, #4]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	dd0d      	ble.n	800c23c <__ssvfiscanf_r+0x1a8>
 800c220:	6823      	ldr	r3, [r4, #0]
 800c222:	781a      	ldrb	r2, [r3, #0]
 800c224:	4552      	cmp	r2, sl
 800c226:	f040 80a1 	bne.w	800c36c <__ssvfiscanf_r+0x2d8>
 800c22a:	3301      	adds	r3, #1
 800c22c:	6862      	ldr	r2, [r4, #4]
 800c22e:	6023      	str	r3, [r4, #0]
 800c230:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c232:	3a01      	subs	r2, #1
 800c234:	3301      	adds	r3, #1
 800c236:	6062      	str	r2, [r4, #4]
 800c238:	9345      	str	r3, [sp, #276]	; 0x114
 800c23a:	e755      	b.n	800c0e8 <__ssvfiscanf_r+0x54>
 800c23c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c23e:	4621      	mov	r1, r4
 800c240:	4630      	mov	r0, r6
 800c242:	4798      	blx	r3
 800c244:	2800      	cmp	r0, #0
 800c246:	d0eb      	beq.n	800c220 <__ssvfiscanf_r+0x18c>
 800c248:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c24a:	2800      	cmp	r0, #0
 800c24c:	f040 8084 	bne.w	800c358 <__ssvfiscanf_r+0x2c4>
 800c250:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c254:	e086      	b.n	800c364 <__ssvfiscanf_r+0x2d0>
 800c256:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c258:	f042 0220 	orr.w	r2, r2, #32
 800c25c:	9241      	str	r2, [sp, #260]	; 0x104
 800c25e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c260:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c264:	9241      	str	r2, [sp, #260]	; 0x104
 800c266:	2210      	movs	r2, #16
 800c268:	2b6f      	cmp	r3, #111	; 0x6f
 800c26a:	9242      	str	r2, [sp, #264]	; 0x108
 800c26c:	bf34      	ite	cc
 800c26e:	2303      	movcc	r3, #3
 800c270:	2304      	movcs	r3, #4
 800c272:	9347      	str	r3, [sp, #284]	; 0x11c
 800c274:	6863      	ldr	r3, [r4, #4]
 800c276:	2b00      	cmp	r3, #0
 800c278:	dd41      	ble.n	800c2fe <__ssvfiscanf_r+0x26a>
 800c27a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c27c:	0659      	lsls	r1, r3, #25
 800c27e:	d404      	bmi.n	800c28a <__ssvfiscanf_r+0x1f6>
 800c280:	6823      	ldr	r3, [r4, #0]
 800c282:	781a      	ldrb	r2, [r3, #0]
 800c284:	5cba      	ldrb	r2, [r7, r2]
 800c286:	0712      	lsls	r2, r2, #28
 800c288:	d440      	bmi.n	800c30c <__ssvfiscanf_r+0x278>
 800c28a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c28c:	2b02      	cmp	r3, #2
 800c28e:	dc4f      	bgt.n	800c330 <__ssvfiscanf_r+0x29c>
 800c290:	466b      	mov	r3, sp
 800c292:	4622      	mov	r2, r4
 800c294:	a941      	add	r1, sp, #260	; 0x104
 800c296:	4630      	mov	r0, r6
 800c298:	f000 f874 	bl	800c384 <_scanf_chars>
 800c29c:	2801      	cmp	r0, #1
 800c29e:	d065      	beq.n	800c36c <__ssvfiscanf_r+0x2d8>
 800c2a0:	2802      	cmp	r0, #2
 800c2a2:	f47f af21 	bne.w	800c0e8 <__ssvfiscanf_r+0x54>
 800c2a6:	e7cf      	b.n	800c248 <__ssvfiscanf_r+0x1b4>
 800c2a8:	220a      	movs	r2, #10
 800c2aa:	e7dd      	b.n	800c268 <__ssvfiscanf_r+0x1d4>
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	9342      	str	r3, [sp, #264]	; 0x108
 800c2b0:	2303      	movs	r3, #3
 800c2b2:	e7de      	b.n	800c272 <__ssvfiscanf_r+0x1de>
 800c2b4:	2308      	movs	r3, #8
 800c2b6:	9342      	str	r3, [sp, #264]	; 0x108
 800c2b8:	2304      	movs	r3, #4
 800c2ba:	e7da      	b.n	800c272 <__ssvfiscanf_r+0x1de>
 800c2bc:	4629      	mov	r1, r5
 800c2be:	4640      	mov	r0, r8
 800c2c0:	f000 f9d6 	bl	800c670 <__sccl>
 800c2c4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2ca:	9341      	str	r3, [sp, #260]	; 0x104
 800c2cc:	4605      	mov	r5, r0
 800c2ce:	2301      	movs	r3, #1
 800c2d0:	e7cf      	b.n	800c272 <__ssvfiscanf_r+0x1de>
 800c2d2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c2d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c2d8:	9341      	str	r3, [sp, #260]	; 0x104
 800c2da:	2300      	movs	r3, #0
 800c2dc:	e7c9      	b.n	800c272 <__ssvfiscanf_r+0x1de>
 800c2de:	2302      	movs	r3, #2
 800c2e0:	e7c7      	b.n	800c272 <__ssvfiscanf_r+0x1de>
 800c2e2:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c2e4:	06c3      	lsls	r3, r0, #27
 800c2e6:	f53f aeff 	bmi.w	800c0e8 <__ssvfiscanf_r+0x54>
 800c2ea:	9b00      	ldr	r3, [sp, #0]
 800c2ec:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c2ee:	1d19      	adds	r1, r3, #4
 800c2f0:	9100      	str	r1, [sp, #0]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	07c0      	lsls	r0, r0, #31
 800c2f6:	bf4c      	ite	mi
 800c2f8:	801a      	strhmi	r2, [r3, #0]
 800c2fa:	601a      	strpl	r2, [r3, #0]
 800c2fc:	e6f4      	b.n	800c0e8 <__ssvfiscanf_r+0x54>
 800c2fe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c300:	4621      	mov	r1, r4
 800c302:	4630      	mov	r0, r6
 800c304:	4798      	blx	r3
 800c306:	2800      	cmp	r0, #0
 800c308:	d0b7      	beq.n	800c27a <__ssvfiscanf_r+0x1e6>
 800c30a:	e79d      	b.n	800c248 <__ssvfiscanf_r+0x1b4>
 800c30c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c30e:	3201      	adds	r2, #1
 800c310:	9245      	str	r2, [sp, #276]	; 0x114
 800c312:	6862      	ldr	r2, [r4, #4]
 800c314:	3a01      	subs	r2, #1
 800c316:	2a00      	cmp	r2, #0
 800c318:	6062      	str	r2, [r4, #4]
 800c31a:	dd02      	ble.n	800c322 <__ssvfiscanf_r+0x28e>
 800c31c:	3301      	adds	r3, #1
 800c31e:	6023      	str	r3, [r4, #0]
 800c320:	e7ae      	b.n	800c280 <__ssvfiscanf_r+0x1ec>
 800c322:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c324:	4621      	mov	r1, r4
 800c326:	4630      	mov	r0, r6
 800c328:	4798      	blx	r3
 800c32a:	2800      	cmp	r0, #0
 800c32c:	d0a8      	beq.n	800c280 <__ssvfiscanf_r+0x1ec>
 800c32e:	e78b      	b.n	800c248 <__ssvfiscanf_r+0x1b4>
 800c330:	2b04      	cmp	r3, #4
 800c332:	dc06      	bgt.n	800c342 <__ssvfiscanf_r+0x2ae>
 800c334:	466b      	mov	r3, sp
 800c336:	4622      	mov	r2, r4
 800c338:	a941      	add	r1, sp, #260	; 0x104
 800c33a:	4630      	mov	r0, r6
 800c33c:	f000 f87a 	bl	800c434 <_scanf_i>
 800c340:	e7ac      	b.n	800c29c <__ssvfiscanf_r+0x208>
 800c342:	4b0f      	ldr	r3, [pc, #60]	; (800c380 <__ssvfiscanf_r+0x2ec>)
 800c344:	2b00      	cmp	r3, #0
 800c346:	f43f aecf 	beq.w	800c0e8 <__ssvfiscanf_r+0x54>
 800c34a:	466b      	mov	r3, sp
 800c34c:	4622      	mov	r2, r4
 800c34e:	a941      	add	r1, sp, #260	; 0x104
 800c350:	4630      	mov	r0, r6
 800c352:	f7fc fc8b 	bl	8008c6c <_scanf_float>
 800c356:	e7a1      	b.n	800c29c <__ssvfiscanf_r+0x208>
 800c358:	89a3      	ldrh	r3, [r4, #12]
 800c35a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c35e:	bf18      	it	ne
 800c360:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800c364:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800c368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c36c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c36e:	e7f9      	b.n	800c364 <__ssvfiscanf_r+0x2d0>
 800c370:	0800bfe1 	.word	0x0800bfe1
 800c374:	0800c05b 	.word	0x0800c05b
 800c378:	0800d421 	.word	0x0800d421
 800c37c:	0800d79a 	.word	0x0800d79a
 800c380:	08008c6d 	.word	0x08008c6d

0800c384 <_scanf_chars>:
 800c384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c388:	4615      	mov	r5, r2
 800c38a:	688a      	ldr	r2, [r1, #8]
 800c38c:	4680      	mov	r8, r0
 800c38e:	460c      	mov	r4, r1
 800c390:	b932      	cbnz	r2, 800c3a0 <_scanf_chars+0x1c>
 800c392:	698a      	ldr	r2, [r1, #24]
 800c394:	2a00      	cmp	r2, #0
 800c396:	bf0c      	ite	eq
 800c398:	2201      	moveq	r2, #1
 800c39a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800c39e:	608a      	str	r2, [r1, #8]
 800c3a0:	6822      	ldr	r2, [r4, #0]
 800c3a2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800c430 <_scanf_chars+0xac>
 800c3a6:	06d1      	lsls	r1, r2, #27
 800c3a8:	bf5f      	itttt	pl
 800c3aa:	681a      	ldrpl	r2, [r3, #0]
 800c3ac:	1d11      	addpl	r1, r2, #4
 800c3ae:	6019      	strpl	r1, [r3, #0]
 800c3b0:	6816      	ldrpl	r6, [r2, #0]
 800c3b2:	2700      	movs	r7, #0
 800c3b4:	69a0      	ldr	r0, [r4, #24]
 800c3b6:	b188      	cbz	r0, 800c3dc <_scanf_chars+0x58>
 800c3b8:	2801      	cmp	r0, #1
 800c3ba:	d107      	bne.n	800c3cc <_scanf_chars+0x48>
 800c3bc:	682b      	ldr	r3, [r5, #0]
 800c3be:	781a      	ldrb	r2, [r3, #0]
 800c3c0:	6963      	ldr	r3, [r4, #20]
 800c3c2:	5c9b      	ldrb	r3, [r3, r2]
 800c3c4:	b953      	cbnz	r3, 800c3dc <_scanf_chars+0x58>
 800c3c6:	bb27      	cbnz	r7, 800c412 <_scanf_chars+0x8e>
 800c3c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3cc:	2802      	cmp	r0, #2
 800c3ce:	d120      	bne.n	800c412 <_scanf_chars+0x8e>
 800c3d0:	682b      	ldr	r3, [r5, #0]
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c3d8:	071b      	lsls	r3, r3, #28
 800c3da:	d41a      	bmi.n	800c412 <_scanf_chars+0x8e>
 800c3dc:	6823      	ldr	r3, [r4, #0]
 800c3de:	06da      	lsls	r2, r3, #27
 800c3e0:	bf5e      	ittt	pl
 800c3e2:	682b      	ldrpl	r3, [r5, #0]
 800c3e4:	781b      	ldrbpl	r3, [r3, #0]
 800c3e6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c3ea:	682a      	ldr	r2, [r5, #0]
 800c3ec:	686b      	ldr	r3, [r5, #4]
 800c3ee:	3201      	adds	r2, #1
 800c3f0:	602a      	str	r2, [r5, #0]
 800c3f2:	68a2      	ldr	r2, [r4, #8]
 800c3f4:	3b01      	subs	r3, #1
 800c3f6:	3a01      	subs	r2, #1
 800c3f8:	606b      	str	r3, [r5, #4]
 800c3fa:	3701      	adds	r7, #1
 800c3fc:	60a2      	str	r2, [r4, #8]
 800c3fe:	b142      	cbz	r2, 800c412 <_scanf_chars+0x8e>
 800c400:	2b00      	cmp	r3, #0
 800c402:	dcd7      	bgt.n	800c3b4 <_scanf_chars+0x30>
 800c404:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c408:	4629      	mov	r1, r5
 800c40a:	4640      	mov	r0, r8
 800c40c:	4798      	blx	r3
 800c40e:	2800      	cmp	r0, #0
 800c410:	d0d0      	beq.n	800c3b4 <_scanf_chars+0x30>
 800c412:	6823      	ldr	r3, [r4, #0]
 800c414:	f013 0310 	ands.w	r3, r3, #16
 800c418:	d105      	bne.n	800c426 <_scanf_chars+0xa2>
 800c41a:	68e2      	ldr	r2, [r4, #12]
 800c41c:	3201      	adds	r2, #1
 800c41e:	60e2      	str	r2, [r4, #12]
 800c420:	69a2      	ldr	r2, [r4, #24]
 800c422:	b102      	cbz	r2, 800c426 <_scanf_chars+0xa2>
 800c424:	7033      	strb	r3, [r6, #0]
 800c426:	6923      	ldr	r3, [r4, #16]
 800c428:	441f      	add	r7, r3
 800c42a:	6127      	str	r7, [r4, #16]
 800c42c:	2000      	movs	r0, #0
 800c42e:	e7cb      	b.n	800c3c8 <_scanf_chars+0x44>
 800c430:	0800d421 	.word	0x0800d421

0800c434 <_scanf_i>:
 800c434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c438:	4698      	mov	r8, r3
 800c43a:	4b74      	ldr	r3, [pc, #464]	; (800c60c <_scanf_i+0x1d8>)
 800c43c:	460c      	mov	r4, r1
 800c43e:	4682      	mov	sl, r0
 800c440:	4616      	mov	r6, r2
 800c442:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c446:	b087      	sub	sp, #28
 800c448:	ab03      	add	r3, sp, #12
 800c44a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c44e:	4b70      	ldr	r3, [pc, #448]	; (800c610 <_scanf_i+0x1dc>)
 800c450:	69a1      	ldr	r1, [r4, #24]
 800c452:	4a70      	ldr	r2, [pc, #448]	; (800c614 <_scanf_i+0x1e0>)
 800c454:	2903      	cmp	r1, #3
 800c456:	bf18      	it	ne
 800c458:	461a      	movne	r2, r3
 800c45a:	68a3      	ldr	r3, [r4, #8]
 800c45c:	9201      	str	r2, [sp, #4]
 800c45e:	1e5a      	subs	r2, r3, #1
 800c460:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c464:	bf88      	it	hi
 800c466:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c46a:	4627      	mov	r7, r4
 800c46c:	bf82      	ittt	hi
 800c46e:	eb03 0905 	addhi.w	r9, r3, r5
 800c472:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c476:	60a3      	strhi	r3, [r4, #8]
 800c478:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c47c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c480:	bf98      	it	ls
 800c482:	f04f 0900 	movls.w	r9, #0
 800c486:	6023      	str	r3, [r4, #0]
 800c488:	463d      	mov	r5, r7
 800c48a:	f04f 0b00 	mov.w	fp, #0
 800c48e:	6831      	ldr	r1, [r6, #0]
 800c490:	ab03      	add	r3, sp, #12
 800c492:	7809      	ldrb	r1, [r1, #0]
 800c494:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c498:	2202      	movs	r2, #2
 800c49a:	f7f3 fed9 	bl	8000250 <memchr>
 800c49e:	b328      	cbz	r0, 800c4ec <_scanf_i+0xb8>
 800c4a0:	f1bb 0f01 	cmp.w	fp, #1
 800c4a4:	d159      	bne.n	800c55a <_scanf_i+0x126>
 800c4a6:	6862      	ldr	r2, [r4, #4]
 800c4a8:	b92a      	cbnz	r2, 800c4b6 <_scanf_i+0x82>
 800c4aa:	6822      	ldr	r2, [r4, #0]
 800c4ac:	2308      	movs	r3, #8
 800c4ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c4b2:	6063      	str	r3, [r4, #4]
 800c4b4:	6022      	str	r2, [r4, #0]
 800c4b6:	6822      	ldr	r2, [r4, #0]
 800c4b8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c4bc:	6022      	str	r2, [r4, #0]
 800c4be:	68a2      	ldr	r2, [r4, #8]
 800c4c0:	1e51      	subs	r1, r2, #1
 800c4c2:	60a1      	str	r1, [r4, #8]
 800c4c4:	b192      	cbz	r2, 800c4ec <_scanf_i+0xb8>
 800c4c6:	6832      	ldr	r2, [r6, #0]
 800c4c8:	1c51      	adds	r1, r2, #1
 800c4ca:	6031      	str	r1, [r6, #0]
 800c4cc:	7812      	ldrb	r2, [r2, #0]
 800c4ce:	f805 2b01 	strb.w	r2, [r5], #1
 800c4d2:	6872      	ldr	r2, [r6, #4]
 800c4d4:	3a01      	subs	r2, #1
 800c4d6:	2a00      	cmp	r2, #0
 800c4d8:	6072      	str	r2, [r6, #4]
 800c4da:	dc07      	bgt.n	800c4ec <_scanf_i+0xb8>
 800c4dc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c4e0:	4631      	mov	r1, r6
 800c4e2:	4650      	mov	r0, sl
 800c4e4:	4790      	blx	r2
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	f040 8085 	bne.w	800c5f6 <_scanf_i+0x1c2>
 800c4ec:	f10b 0b01 	add.w	fp, fp, #1
 800c4f0:	f1bb 0f03 	cmp.w	fp, #3
 800c4f4:	d1cb      	bne.n	800c48e <_scanf_i+0x5a>
 800c4f6:	6863      	ldr	r3, [r4, #4]
 800c4f8:	b90b      	cbnz	r3, 800c4fe <_scanf_i+0xca>
 800c4fa:	230a      	movs	r3, #10
 800c4fc:	6063      	str	r3, [r4, #4]
 800c4fe:	6863      	ldr	r3, [r4, #4]
 800c500:	4945      	ldr	r1, [pc, #276]	; (800c618 <_scanf_i+0x1e4>)
 800c502:	6960      	ldr	r0, [r4, #20]
 800c504:	1ac9      	subs	r1, r1, r3
 800c506:	f000 f8b3 	bl	800c670 <__sccl>
 800c50a:	f04f 0b00 	mov.w	fp, #0
 800c50e:	68a3      	ldr	r3, [r4, #8]
 800c510:	6822      	ldr	r2, [r4, #0]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d03d      	beq.n	800c592 <_scanf_i+0x15e>
 800c516:	6831      	ldr	r1, [r6, #0]
 800c518:	6960      	ldr	r0, [r4, #20]
 800c51a:	f891 c000 	ldrb.w	ip, [r1]
 800c51e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c522:	2800      	cmp	r0, #0
 800c524:	d035      	beq.n	800c592 <_scanf_i+0x15e>
 800c526:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c52a:	d124      	bne.n	800c576 <_scanf_i+0x142>
 800c52c:	0510      	lsls	r0, r2, #20
 800c52e:	d522      	bpl.n	800c576 <_scanf_i+0x142>
 800c530:	f10b 0b01 	add.w	fp, fp, #1
 800c534:	f1b9 0f00 	cmp.w	r9, #0
 800c538:	d003      	beq.n	800c542 <_scanf_i+0x10e>
 800c53a:	3301      	adds	r3, #1
 800c53c:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800c540:	60a3      	str	r3, [r4, #8]
 800c542:	6873      	ldr	r3, [r6, #4]
 800c544:	3b01      	subs	r3, #1
 800c546:	2b00      	cmp	r3, #0
 800c548:	6073      	str	r3, [r6, #4]
 800c54a:	dd1b      	ble.n	800c584 <_scanf_i+0x150>
 800c54c:	6833      	ldr	r3, [r6, #0]
 800c54e:	3301      	adds	r3, #1
 800c550:	6033      	str	r3, [r6, #0]
 800c552:	68a3      	ldr	r3, [r4, #8]
 800c554:	3b01      	subs	r3, #1
 800c556:	60a3      	str	r3, [r4, #8]
 800c558:	e7d9      	b.n	800c50e <_scanf_i+0xda>
 800c55a:	f1bb 0f02 	cmp.w	fp, #2
 800c55e:	d1ae      	bne.n	800c4be <_scanf_i+0x8a>
 800c560:	6822      	ldr	r2, [r4, #0]
 800c562:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c566:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c56a:	d1bf      	bne.n	800c4ec <_scanf_i+0xb8>
 800c56c:	2310      	movs	r3, #16
 800c56e:	6063      	str	r3, [r4, #4]
 800c570:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c574:	e7a2      	b.n	800c4bc <_scanf_i+0x88>
 800c576:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c57a:	6022      	str	r2, [r4, #0]
 800c57c:	780b      	ldrb	r3, [r1, #0]
 800c57e:	f805 3b01 	strb.w	r3, [r5], #1
 800c582:	e7de      	b.n	800c542 <_scanf_i+0x10e>
 800c584:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c588:	4631      	mov	r1, r6
 800c58a:	4650      	mov	r0, sl
 800c58c:	4798      	blx	r3
 800c58e:	2800      	cmp	r0, #0
 800c590:	d0df      	beq.n	800c552 <_scanf_i+0x11e>
 800c592:	6823      	ldr	r3, [r4, #0]
 800c594:	05d9      	lsls	r1, r3, #23
 800c596:	d50d      	bpl.n	800c5b4 <_scanf_i+0x180>
 800c598:	42bd      	cmp	r5, r7
 800c59a:	d909      	bls.n	800c5b0 <_scanf_i+0x17c>
 800c59c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c5a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c5a4:	4632      	mov	r2, r6
 800c5a6:	4650      	mov	r0, sl
 800c5a8:	4798      	blx	r3
 800c5aa:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800c5ae:	464d      	mov	r5, r9
 800c5b0:	42bd      	cmp	r5, r7
 800c5b2:	d028      	beq.n	800c606 <_scanf_i+0x1d2>
 800c5b4:	6822      	ldr	r2, [r4, #0]
 800c5b6:	f012 0210 	ands.w	r2, r2, #16
 800c5ba:	d113      	bne.n	800c5e4 <_scanf_i+0x1b0>
 800c5bc:	702a      	strb	r2, [r5, #0]
 800c5be:	6863      	ldr	r3, [r4, #4]
 800c5c0:	9e01      	ldr	r6, [sp, #4]
 800c5c2:	4639      	mov	r1, r7
 800c5c4:	4650      	mov	r0, sl
 800c5c6:	47b0      	blx	r6
 800c5c8:	f8d8 3000 	ldr.w	r3, [r8]
 800c5cc:	6821      	ldr	r1, [r4, #0]
 800c5ce:	1d1a      	adds	r2, r3, #4
 800c5d0:	f8c8 2000 	str.w	r2, [r8]
 800c5d4:	f011 0f20 	tst.w	r1, #32
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	d00f      	beq.n	800c5fc <_scanf_i+0x1c8>
 800c5dc:	6018      	str	r0, [r3, #0]
 800c5de:	68e3      	ldr	r3, [r4, #12]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	60e3      	str	r3, [r4, #12]
 800c5e4:	1bed      	subs	r5, r5, r7
 800c5e6:	44ab      	add	fp, r5
 800c5e8:	6925      	ldr	r5, [r4, #16]
 800c5ea:	445d      	add	r5, fp
 800c5ec:	6125      	str	r5, [r4, #16]
 800c5ee:	2000      	movs	r0, #0
 800c5f0:	b007      	add	sp, #28
 800c5f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5f6:	f04f 0b00 	mov.w	fp, #0
 800c5fa:	e7ca      	b.n	800c592 <_scanf_i+0x15e>
 800c5fc:	07ca      	lsls	r2, r1, #31
 800c5fe:	bf4c      	ite	mi
 800c600:	8018      	strhmi	r0, [r3, #0]
 800c602:	6018      	strpl	r0, [r3, #0]
 800c604:	e7eb      	b.n	800c5de <_scanf_i+0x1aa>
 800c606:	2001      	movs	r0, #1
 800c608:	e7f2      	b.n	800c5f0 <_scanf_i+0x1bc>
 800c60a:	bf00      	nop
 800c60c:	0800d370 	.word	0x0800d370
 800c610:	0800c801 	.word	0x0800c801
 800c614:	08009e99 	.word	0x08009e99
 800c618:	0800d7be 	.word	0x0800d7be

0800c61c <_read_r>:
 800c61c:	b538      	push	{r3, r4, r5, lr}
 800c61e:	4d07      	ldr	r5, [pc, #28]	; (800c63c <_read_r+0x20>)
 800c620:	4604      	mov	r4, r0
 800c622:	4608      	mov	r0, r1
 800c624:	4611      	mov	r1, r2
 800c626:	2200      	movs	r2, #0
 800c628:	602a      	str	r2, [r5, #0]
 800c62a:	461a      	mov	r2, r3
 800c62c:	f7f6 fb26 	bl	8002c7c <_read>
 800c630:	1c43      	adds	r3, r0, #1
 800c632:	d102      	bne.n	800c63a <_read_r+0x1e>
 800c634:	682b      	ldr	r3, [r5, #0]
 800c636:	b103      	cbz	r3, 800c63a <_read_r+0x1e>
 800c638:	6023      	str	r3, [r4, #0]
 800c63a:	bd38      	pop	{r3, r4, r5, pc}
 800c63c:	20000850 	.word	0x20000850

0800c640 <nan>:
 800c640:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c648 <nan+0x8>
 800c644:	4770      	bx	lr
 800c646:	bf00      	nop
 800c648:	00000000 	.word	0x00000000
 800c64c:	7ff80000 	.word	0x7ff80000

0800c650 <_sbrk_r>:
 800c650:	b538      	push	{r3, r4, r5, lr}
 800c652:	4d06      	ldr	r5, [pc, #24]	; (800c66c <_sbrk_r+0x1c>)
 800c654:	2300      	movs	r3, #0
 800c656:	4604      	mov	r4, r0
 800c658:	4608      	mov	r0, r1
 800c65a:	602b      	str	r3, [r5, #0]
 800c65c:	f7f6 fb7c 	bl	8002d58 <_sbrk>
 800c660:	1c43      	adds	r3, r0, #1
 800c662:	d102      	bne.n	800c66a <_sbrk_r+0x1a>
 800c664:	682b      	ldr	r3, [r5, #0]
 800c666:	b103      	cbz	r3, 800c66a <_sbrk_r+0x1a>
 800c668:	6023      	str	r3, [r4, #0]
 800c66a:	bd38      	pop	{r3, r4, r5, pc}
 800c66c:	20000850 	.word	0x20000850

0800c670 <__sccl>:
 800c670:	b570      	push	{r4, r5, r6, lr}
 800c672:	780b      	ldrb	r3, [r1, #0]
 800c674:	4604      	mov	r4, r0
 800c676:	2b5e      	cmp	r3, #94	; 0x5e
 800c678:	bf0b      	itete	eq
 800c67a:	784b      	ldrbeq	r3, [r1, #1]
 800c67c:	1c48      	addne	r0, r1, #1
 800c67e:	1c88      	addeq	r0, r1, #2
 800c680:	2200      	movne	r2, #0
 800c682:	bf08      	it	eq
 800c684:	2201      	moveq	r2, #1
 800c686:	1e61      	subs	r1, r4, #1
 800c688:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c68c:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c690:	42a9      	cmp	r1, r5
 800c692:	d1fb      	bne.n	800c68c <__sccl+0x1c>
 800c694:	b90b      	cbnz	r3, 800c69a <__sccl+0x2a>
 800c696:	3801      	subs	r0, #1
 800c698:	bd70      	pop	{r4, r5, r6, pc}
 800c69a:	f082 0101 	eor.w	r1, r2, #1
 800c69e:	54e1      	strb	r1, [r4, r3]
 800c6a0:	1c42      	adds	r2, r0, #1
 800c6a2:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800c6a6:	2d2d      	cmp	r5, #45	; 0x2d
 800c6a8:	f102 36ff 	add.w	r6, r2, #4294967295	; 0xffffffff
 800c6ac:	4610      	mov	r0, r2
 800c6ae:	d006      	beq.n	800c6be <__sccl+0x4e>
 800c6b0:	2d5d      	cmp	r5, #93	; 0x5d
 800c6b2:	d0f1      	beq.n	800c698 <__sccl+0x28>
 800c6b4:	b90d      	cbnz	r5, 800c6ba <__sccl+0x4a>
 800c6b6:	4630      	mov	r0, r6
 800c6b8:	e7ee      	b.n	800c698 <__sccl+0x28>
 800c6ba:	462b      	mov	r3, r5
 800c6bc:	e7ef      	b.n	800c69e <__sccl+0x2e>
 800c6be:	7816      	ldrb	r6, [r2, #0]
 800c6c0:	2e5d      	cmp	r6, #93	; 0x5d
 800c6c2:	d0fa      	beq.n	800c6ba <__sccl+0x4a>
 800c6c4:	42b3      	cmp	r3, r6
 800c6c6:	dcf8      	bgt.n	800c6ba <__sccl+0x4a>
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	4286      	cmp	r6, r0
 800c6ce:	5421      	strb	r1, [r4, r0]
 800c6d0:	dcfb      	bgt.n	800c6ca <__sccl+0x5a>
 800c6d2:	43d8      	mvns	r0, r3
 800c6d4:	4430      	add	r0, r6
 800c6d6:	1c5d      	adds	r5, r3, #1
 800c6d8:	42b3      	cmp	r3, r6
 800c6da:	bfa8      	it	ge
 800c6dc:	2000      	movge	r0, #0
 800c6de:	182b      	adds	r3, r5, r0
 800c6e0:	3202      	adds	r2, #2
 800c6e2:	e7de      	b.n	800c6a2 <__sccl+0x32>

0800c6e4 <strncmp>:
 800c6e4:	b510      	push	{r4, lr}
 800c6e6:	b16a      	cbz	r2, 800c704 <strncmp+0x20>
 800c6e8:	3901      	subs	r1, #1
 800c6ea:	1884      	adds	r4, r0, r2
 800c6ec:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c6f0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c6f4:	4293      	cmp	r3, r2
 800c6f6:	d103      	bne.n	800c700 <strncmp+0x1c>
 800c6f8:	42a0      	cmp	r0, r4
 800c6fa:	d001      	beq.n	800c700 <strncmp+0x1c>
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d1f5      	bne.n	800c6ec <strncmp+0x8>
 800c700:	1a98      	subs	r0, r3, r2
 800c702:	bd10      	pop	{r4, pc}
 800c704:	4610      	mov	r0, r2
 800c706:	e7fc      	b.n	800c702 <strncmp+0x1e>

0800c708 <_strtoul_l.isra.0>:
 800c708:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c70c:	4e3b      	ldr	r6, [pc, #236]	; (800c7fc <_strtoul_l.isra.0+0xf4>)
 800c70e:	4686      	mov	lr, r0
 800c710:	468c      	mov	ip, r1
 800c712:	4660      	mov	r0, ip
 800c714:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800c718:	5da5      	ldrb	r5, [r4, r6]
 800c71a:	f015 0508 	ands.w	r5, r5, #8
 800c71e:	d1f8      	bne.n	800c712 <_strtoul_l.isra.0+0xa>
 800c720:	2c2d      	cmp	r4, #45	; 0x2d
 800c722:	d134      	bne.n	800c78e <_strtoul_l.isra.0+0x86>
 800c724:	f89c 4000 	ldrb.w	r4, [ip]
 800c728:	f04f 0801 	mov.w	r8, #1
 800c72c:	f100 0c02 	add.w	ip, r0, #2
 800c730:	2b00      	cmp	r3, #0
 800c732:	d05e      	beq.n	800c7f2 <_strtoul_l.isra.0+0xea>
 800c734:	2b10      	cmp	r3, #16
 800c736:	d10c      	bne.n	800c752 <_strtoul_l.isra.0+0x4a>
 800c738:	2c30      	cmp	r4, #48	; 0x30
 800c73a:	d10a      	bne.n	800c752 <_strtoul_l.isra.0+0x4a>
 800c73c:	f89c 0000 	ldrb.w	r0, [ip]
 800c740:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c744:	2858      	cmp	r0, #88	; 0x58
 800c746:	d14f      	bne.n	800c7e8 <_strtoul_l.isra.0+0xe0>
 800c748:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800c74c:	2310      	movs	r3, #16
 800c74e:	f10c 0c02 	add.w	ip, ip, #2
 800c752:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c756:	2500      	movs	r5, #0
 800c758:	fbb7 f7f3 	udiv	r7, r7, r3
 800c75c:	fb03 f907 	mul.w	r9, r3, r7
 800c760:	ea6f 0909 	mvn.w	r9, r9
 800c764:	4628      	mov	r0, r5
 800c766:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800c76a:	2e09      	cmp	r6, #9
 800c76c:	d818      	bhi.n	800c7a0 <_strtoul_l.isra.0+0x98>
 800c76e:	4634      	mov	r4, r6
 800c770:	42a3      	cmp	r3, r4
 800c772:	dd24      	ble.n	800c7be <_strtoul_l.isra.0+0xb6>
 800c774:	2d00      	cmp	r5, #0
 800c776:	db1f      	blt.n	800c7b8 <_strtoul_l.isra.0+0xb0>
 800c778:	4287      	cmp	r7, r0
 800c77a:	d31d      	bcc.n	800c7b8 <_strtoul_l.isra.0+0xb0>
 800c77c:	d101      	bne.n	800c782 <_strtoul_l.isra.0+0x7a>
 800c77e:	45a1      	cmp	r9, r4
 800c780:	db1a      	blt.n	800c7b8 <_strtoul_l.isra.0+0xb0>
 800c782:	fb00 4003 	mla	r0, r0, r3, r4
 800c786:	2501      	movs	r5, #1
 800c788:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800c78c:	e7eb      	b.n	800c766 <_strtoul_l.isra.0+0x5e>
 800c78e:	2c2b      	cmp	r4, #43	; 0x2b
 800c790:	bf08      	it	eq
 800c792:	f89c 4000 	ldrbeq.w	r4, [ip]
 800c796:	46a8      	mov	r8, r5
 800c798:	bf08      	it	eq
 800c79a:	f100 0c02 	addeq.w	ip, r0, #2
 800c79e:	e7c7      	b.n	800c730 <_strtoul_l.isra.0+0x28>
 800c7a0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800c7a4:	2e19      	cmp	r6, #25
 800c7a6:	d801      	bhi.n	800c7ac <_strtoul_l.isra.0+0xa4>
 800c7a8:	3c37      	subs	r4, #55	; 0x37
 800c7aa:	e7e1      	b.n	800c770 <_strtoul_l.isra.0+0x68>
 800c7ac:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800c7b0:	2e19      	cmp	r6, #25
 800c7b2:	d804      	bhi.n	800c7be <_strtoul_l.isra.0+0xb6>
 800c7b4:	3c57      	subs	r4, #87	; 0x57
 800c7b6:	e7db      	b.n	800c770 <_strtoul_l.isra.0+0x68>
 800c7b8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c7bc:	e7e4      	b.n	800c788 <_strtoul_l.isra.0+0x80>
 800c7be:	2d00      	cmp	r5, #0
 800c7c0:	da07      	bge.n	800c7d2 <_strtoul_l.isra.0+0xca>
 800c7c2:	2322      	movs	r3, #34	; 0x22
 800c7c4:	f8ce 3000 	str.w	r3, [lr]
 800c7c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c7cc:	b942      	cbnz	r2, 800c7e0 <_strtoul_l.isra.0+0xd8>
 800c7ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c7d2:	f1b8 0f00 	cmp.w	r8, #0
 800c7d6:	d000      	beq.n	800c7da <_strtoul_l.isra.0+0xd2>
 800c7d8:	4240      	negs	r0, r0
 800c7da:	2a00      	cmp	r2, #0
 800c7dc:	d0f7      	beq.n	800c7ce <_strtoul_l.isra.0+0xc6>
 800c7de:	b10d      	cbz	r5, 800c7e4 <_strtoul_l.isra.0+0xdc>
 800c7e0:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 800c7e4:	6011      	str	r1, [r2, #0]
 800c7e6:	e7f2      	b.n	800c7ce <_strtoul_l.isra.0+0xc6>
 800c7e8:	2430      	movs	r4, #48	; 0x30
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d1b1      	bne.n	800c752 <_strtoul_l.isra.0+0x4a>
 800c7ee:	2308      	movs	r3, #8
 800c7f0:	e7af      	b.n	800c752 <_strtoul_l.isra.0+0x4a>
 800c7f2:	2c30      	cmp	r4, #48	; 0x30
 800c7f4:	d0a2      	beq.n	800c73c <_strtoul_l.isra.0+0x34>
 800c7f6:	230a      	movs	r3, #10
 800c7f8:	e7ab      	b.n	800c752 <_strtoul_l.isra.0+0x4a>
 800c7fa:	bf00      	nop
 800c7fc:	0800d421 	.word	0x0800d421

0800c800 <_strtoul_r>:
 800c800:	f7ff bf82 	b.w	800c708 <_strtoul_l.isra.0>

0800c804 <__submore>:
 800c804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c808:	460c      	mov	r4, r1
 800c80a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c80c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c810:	4299      	cmp	r1, r3
 800c812:	d11d      	bne.n	800c850 <__submore+0x4c>
 800c814:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c818:	f7ff fa2c 	bl	800bc74 <_malloc_r>
 800c81c:	b918      	cbnz	r0, 800c826 <__submore+0x22>
 800c81e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c826:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c82a:	63a3      	str	r3, [r4, #56]	; 0x38
 800c82c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c830:	6360      	str	r0, [r4, #52]	; 0x34
 800c832:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c836:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c83a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c83e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c842:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c846:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c84a:	6020      	str	r0, [r4, #0]
 800c84c:	2000      	movs	r0, #0
 800c84e:	e7e8      	b.n	800c822 <__submore+0x1e>
 800c850:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c852:	0077      	lsls	r7, r6, #1
 800c854:	463a      	mov	r2, r7
 800c856:	f000 fa2d 	bl	800ccb4 <_realloc_r>
 800c85a:	4605      	mov	r5, r0
 800c85c:	2800      	cmp	r0, #0
 800c85e:	d0de      	beq.n	800c81e <__submore+0x1a>
 800c860:	eb00 0806 	add.w	r8, r0, r6
 800c864:	4601      	mov	r1, r0
 800c866:	4632      	mov	r2, r6
 800c868:	4640      	mov	r0, r8
 800c86a:	f7fb fda5 	bl	80083b8 <memcpy>
 800c86e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c872:	f8c4 8000 	str.w	r8, [r4]
 800c876:	e7e9      	b.n	800c84c <__submore+0x48>

0800c878 <__ascii_wctomb>:
 800c878:	b149      	cbz	r1, 800c88e <__ascii_wctomb+0x16>
 800c87a:	2aff      	cmp	r2, #255	; 0xff
 800c87c:	bf85      	ittet	hi
 800c87e:	238a      	movhi	r3, #138	; 0x8a
 800c880:	6003      	strhi	r3, [r0, #0]
 800c882:	700a      	strbls	r2, [r1, #0]
 800c884:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c888:	bf98      	it	ls
 800c88a:	2001      	movls	r0, #1
 800c88c:	4770      	bx	lr
 800c88e:	4608      	mov	r0, r1
 800c890:	4770      	bx	lr
	...

0800c894 <__assert_func>:
 800c894:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c896:	4614      	mov	r4, r2
 800c898:	461a      	mov	r2, r3
 800c89a:	4b09      	ldr	r3, [pc, #36]	; (800c8c0 <__assert_func+0x2c>)
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	4605      	mov	r5, r0
 800c8a0:	68d8      	ldr	r0, [r3, #12]
 800c8a2:	b14c      	cbz	r4, 800c8b8 <__assert_func+0x24>
 800c8a4:	4b07      	ldr	r3, [pc, #28]	; (800c8c4 <__assert_func+0x30>)
 800c8a6:	9100      	str	r1, [sp, #0]
 800c8a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c8ac:	4906      	ldr	r1, [pc, #24]	; (800c8c8 <__assert_func+0x34>)
 800c8ae:	462b      	mov	r3, r5
 800c8b0:	f000 f9a6 	bl	800cc00 <fiprintf>
 800c8b4:	f000 fc3e 	bl	800d134 <abort>
 800c8b8:	4b04      	ldr	r3, [pc, #16]	; (800c8cc <__assert_func+0x38>)
 800c8ba:	461c      	mov	r4, r3
 800c8bc:	e7f3      	b.n	800c8a6 <__assert_func+0x12>
 800c8be:	bf00      	nop
 800c8c0:	2000005c 	.word	0x2000005c
 800c8c4:	0800d7c0 	.word	0x0800d7c0
 800c8c8:	0800d7cd 	.word	0x0800d7cd
 800c8cc:	0800d7fb 	.word	0x0800d7fb

0800c8d0 <__sflush_r>:
 800c8d0:	898a      	ldrh	r2, [r1, #12]
 800c8d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	0710      	lsls	r0, r2, #28
 800c8da:	460c      	mov	r4, r1
 800c8dc:	d458      	bmi.n	800c990 <__sflush_r+0xc0>
 800c8de:	684b      	ldr	r3, [r1, #4]
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	dc05      	bgt.n	800c8f0 <__sflush_r+0x20>
 800c8e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	dc02      	bgt.n	800c8f0 <__sflush_r+0x20>
 800c8ea:	2000      	movs	r0, #0
 800c8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c8f2:	2e00      	cmp	r6, #0
 800c8f4:	d0f9      	beq.n	800c8ea <__sflush_r+0x1a>
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8fc:	682f      	ldr	r7, [r5, #0]
 800c8fe:	602b      	str	r3, [r5, #0]
 800c900:	d032      	beq.n	800c968 <__sflush_r+0x98>
 800c902:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c904:	89a3      	ldrh	r3, [r4, #12]
 800c906:	075a      	lsls	r2, r3, #29
 800c908:	d505      	bpl.n	800c916 <__sflush_r+0x46>
 800c90a:	6863      	ldr	r3, [r4, #4]
 800c90c:	1ac0      	subs	r0, r0, r3
 800c90e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c910:	b10b      	cbz	r3, 800c916 <__sflush_r+0x46>
 800c912:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c914:	1ac0      	subs	r0, r0, r3
 800c916:	2300      	movs	r3, #0
 800c918:	4602      	mov	r2, r0
 800c91a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c91c:	6a21      	ldr	r1, [r4, #32]
 800c91e:	4628      	mov	r0, r5
 800c920:	47b0      	blx	r6
 800c922:	1c43      	adds	r3, r0, #1
 800c924:	89a3      	ldrh	r3, [r4, #12]
 800c926:	d106      	bne.n	800c936 <__sflush_r+0x66>
 800c928:	6829      	ldr	r1, [r5, #0]
 800c92a:	291d      	cmp	r1, #29
 800c92c:	d82c      	bhi.n	800c988 <__sflush_r+0xb8>
 800c92e:	4a2a      	ldr	r2, [pc, #168]	; (800c9d8 <__sflush_r+0x108>)
 800c930:	40ca      	lsrs	r2, r1
 800c932:	07d6      	lsls	r6, r2, #31
 800c934:	d528      	bpl.n	800c988 <__sflush_r+0xb8>
 800c936:	2200      	movs	r2, #0
 800c938:	6062      	str	r2, [r4, #4]
 800c93a:	04d9      	lsls	r1, r3, #19
 800c93c:	6922      	ldr	r2, [r4, #16]
 800c93e:	6022      	str	r2, [r4, #0]
 800c940:	d504      	bpl.n	800c94c <__sflush_r+0x7c>
 800c942:	1c42      	adds	r2, r0, #1
 800c944:	d101      	bne.n	800c94a <__sflush_r+0x7a>
 800c946:	682b      	ldr	r3, [r5, #0]
 800c948:	b903      	cbnz	r3, 800c94c <__sflush_r+0x7c>
 800c94a:	6560      	str	r0, [r4, #84]	; 0x54
 800c94c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c94e:	602f      	str	r7, [r5, #0]
 800c950:	2900      	cmp	r1, #0
 800c952:	d0ca      	beq.n	800c8ea <__sflush_r+0x1a>
 800c954:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c958:	4299      	cmp	r1, r3
 800c95a:	d002      	beq.n	800c962 <__sflush_r+0x92>
 800c95c:	4628      	mov	r0, r5
 800c95e:	f7ff f939 	bl	800bbd4 <_free_r>
 800c962:	2000      	movs	r0, #0
 800c964:	6360      	str	r0, [r4, #52]	; 0x34
 800c966:	e7c1      	b.n	800c8ec <__sflush_r+0x1c>
 800c968:	6a21      	ldr	r1, [r4, #32]
 800c96a:	2301      	movs	r3, #1
 800c96c:	4628      	mov	r0, r5
 800c96e:	47b0      	blx	r6
 800c970:	1c41      	adds	r1, r0, #1
 800c972:	d1c7      	bne.n	800c904 <__sflush_r+0x34>
 800c974:	682b      	ldr	r3, [r5, #0]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d0c4      	beq.n	800c904 <__sflush_r+0x34>
 800c97a:	2b1d      	cmp	r3, #29
 800c97c:	d001      	beq.n	800c982 <__sflush_r+0xb2>
 800c97e:	2b16      	cmp	r3, #22
 800c980:	d101      	bne.n	800c986 <__sflush_r+0xb6>
 800c982:	602f      	str	r7, [r5, #0]
 800c984:	e7b1      	b.n	800c8ea <__sflush_r+0x1a>
 800c986:	89a3      	ldrh	r3, [r4, #12]
 800c988:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c98c:	81a3      	strh	r3, [r4, #12]
 800c98e:	e7ad      	b.n	800c8ec <__sflush_r+0x1c>
 800c990:	690f      	ldr	r7, [r1, #16]
 800c992:	2f00      	cmp	r7, #0
 800c994:	d0a9      	beq.n	800c8ea <__sflush_r+0x1a>
 800c996:	0793      	lsls	r3, r2, #30
 800c998:	680e      	ldr	r6, [r1, #0]
 800c99a:	bf08      	it	eq
 800c99c:	694b      	ldreq	r3, [r1, #20]
 800c99e:	600f      	str	r7, [r1, #0]
 800c9a0:	bf18      	it	ne
 800c9a2:	2300      	movne	r3, #0
 800c9a4:	eba6 0807 	sub.w	r8, r6, r7
 800c9a8:	608b      	str	r3, [r1, #8]
 800c9aa:	f1b8 0f00 	cmp.w	r8, #0
 800c9ae:	dd9c      	ble.n	800c8ea <__sflush_r+0x1a>
 800c9b0:	6a21      	ldr	r1, [r4, #32]
 800c9b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9b4:	4643      	mov	r3, r8
 800c9b6:	463a      	mov	r2, r7
 800c9b8:	4628      	mov	r0, r5
 800c9ba:	47b0      	blx	r6
 800c9bc:	2800      	cmp	r0, #0
 800c9be:	dc06      	bgt.n	800c9ce <__sflush_r+0xfe>
 800c9c0:	89a3      	ldrh	r3, [r4, #12]
 800c9c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9c6:	81a3      	strh	r3, [r4, #12]
 800c9c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c9cc:	e78e      	b.n	800c8ec <__sflush_r+0x1c>
 800c9ce:	4407      	add	r7, r0
 800c9d0:	eba8 0800 	sub.w	r8, r8, r0
 800c9d4:	e7e9      	b.n	800c9aa <__sflush_r+0xda>
 800c9d6:	bf00      	nop
 800c9d8:	20400001 	.word	0x20400001

0800c9dc <_fflush_r>:
 800c9dc:	b538      	push	{r3, r4, r5, lr}
 800c9de:	690b      	ldr	r3, [r1, #16]
 800c9e0:	4605      	mov	r5, r0
 800c9e2:	460c      	mov	r4, r1
 800c9e4:	b913      	cbnz	r3, 800c9ec <_fflush_r+0x10>
 800c9e6:	2500      	movs	r5, #0
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	bd38      	pop	{r3, r4, r5, pc}
 800c9ec:	b118      	cbz	r0, 800c9f6 <_fflush_r+0x1a>
 800c9ee:	6983      	ldr	r3, [r0, #24]
 800c9f0:	b90b      	cbnz	r3, 800c9f6 <_fflush_r+0x1a>
 800c9f2:	f000 f887 	bl	800cb04 <__sinit>
 800c9f6:	4b14      	ldr	r3, [pc, #80]	; (800ca48 <_fflush_r+0x6c>)
 800c9f8:	429c      	cmp	r4, r3
 800c9fa:	d11b      	bne.n	800ca34 <_fflush_r+0x58>
 800c9fc:	686c      	ldr	r4, [r5, #4]
 800c9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d0ef      	beq.n	800c9e6 <_fflush_r+0xa>
 800ca06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ca08:	07d0      	lsls	r0, r2, #31
 800ca0a:	d404      	bmi.n	800ca16 <_fflush_r+0x3a>
 800ca0c:	0599      	lsls	r1, r3, #22
 800ca0e:	d402      	bmi.n	800ca16 <_fflush_r+0x3a>
 800ca10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca12:	f000 f927 	bl	800cc64 <__retarget_lock_acquire_recursive>
 800ca16:	4628      	mov	r0, r5
 800ca18:	4621      	mov	r1, r4
 800ca1a:	f7ff ff59 	bl	800c8d0 <__sflush_r>
 800ca1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca20:	07da      	lsls	r2, r3, #31
 800ca22:	4605      	mov	r5, r0
 800ca24:	d4e0      	bmi.n	800c9e8 <_fflush_r+0xc>
 800ca26:	89a3      	ldrh	r3, [r4, #12]
 800ca28:	059b      	lsls	r3, r3, #22
 800ca2a:	d4dd      	bmi.n	800c9e8 <_fflush_r+0xc>
 800ca2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca2e:	f000 f91a 	bl	800cc66 <__retarget_lock_release_recursive>
 800ca32:	e7d9      	b.n	800c9e8 <_fflush_r+0xc>
 800ca34:	4b05      	ldr	r3, [pc, #20]	; (800ca4c <_fflush_r+0x70>)
 800ca36:	429c      	cmp	r4, r3
 800ca38:	d101      	bne.n	800ca3e <_fflush_r+0x62>
 800ca3a:	68ac      	ldr	r4, [r5, #8]
 800ca3c:	e7df      	b.n	800c9fe <_fflush_r+0x22>
 800ca3e:	4b04      	ldr	r3, [pc, #16]	; (800ca50 <_fflush_r+0x74>)
 800ca40:	429c      	cmp	r4, r3
 800ca42:	bf08      	it	eq
 800ca44:	68ec      	ldreq	r4, [r5, #12]
 800ca46:	e7da      	b.n	800c9fe <_fflush_r+0x22>
 800ca48:	0800d81c 	.word	0x0800d81c
 800ca4c:	0800d83c 	.word	0x0800d83c
 800ca50:	0800d7fc 	.word	0x0800d7fc

0800ca54 <std>:
 800ca54:	2300      	movs	r3, #0
 800ca56:	b510      	push	{r4, lr}
 800ca58:	4604      	mov	r4, r0
 800ca5a:	e9c0 3300 	strd	r3, r3, [r0]
 800ca5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca62:	6083      	str	r3, [r0, #8]
 800ca64:	8181      	strh	r1, [r0, #12]
 800ca66:	6643      	str	r3, [r0, #100]	; 0x64
 800ca68:	81c2      	strh	r2, [r0, #14]
 800ca6a:	6183      	str	r3, [r0, #24]
 800ca6c:	4619      	mov	r1, r3
 800ca6e:	2208      	movs	r2, #8
 800ca70:	305c      	adds	r0, #92	; 0x5c
 800ca72:	f7fb fcaf 	bl	80083d4 <memset>
 800ca76:	4b05      	ldr	r3, [pc, #20]	; (800ca8c <std+0x38>)
 800ca78:	6263      	str	r3, [r4, #36]	; 0x24
 800ca7a:	4b05      	ldr	r3, [pc, #20]	; (800ca90 <std+0x3c>)
 800ca7c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca7e:	4b05      	ldr	r3, [pc, #20]	; (800ca94 <std+0x40>)
 800ca80:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca82:	4b05      	ldr	r3, [pc, #20]	; (800ca98 <std+0x44>)
 800ca84:	6224      	str	r4, [r4, #32]
 800ca86:	6323      	str	r3, [r4, #48]	; 0x30
 800ca88:	bd10      	pop	{r4, pc}
 800ca8a:	bf00      	nop
 800ca8c:	08009119 	.word	0x08009119
 800ca90:	0800913f 	.word	0x0800913f
 800ca94:	08009177 	.word	0x08009177
 800ca98:	0800919b 	.word	0x0800919b

0800ca9c <_cleanup_r>:
 800ca9c:	4901      	ldr	r1, [pc, #4]	; (800caa4 <_cleanup_r+0x8>)
 800ca9e:	f000 b8c1 	b.w	800cc24 <_fwalk_reent>
 800caa2:	bf00      	nop
 800caa4:	0800c9dd 	.word	0x0800c9dd

0800caa8 <__sfmoreglue>:
 800caa8:	b570      	push	{r4, r5, r6, lr}
 800caaa:	1e4a      	subs	r2, r1, #1
 800caac:	2568      	movs	r5, #104	; 0x68
 800caae:	4355      	muls	r5, r2
 800cab0:	460e      	mov	r6, r1
 800cab2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cab6:	f7ff f8dd 	bl	800bc74 <_malloc_r>
 800caba:	4604      	mov	r4, r0
 800cabc:	b140      	cbz	r0, 800cad0 <__sfmoreglue+0x28>
 800cabe:	2100      	movs	r1, #0
 800cac0:	e9c0 1600 	strd	r1, r6, [r0]
 800cac4:	300c      	adds	r0, #12
 800cac6:	60a0      	str	r0, [r4, #8]
 800cac8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cacc:	f7fb fc82 	bl	80083d4 <memset>
 800cad0:	4620      	mov	r0, r4
 800cad2:	bd70      	pop	{r4, r5, r6, pc}

0800cad4 <__sfp_lock_acquire>:
 800cad4:	4801      	ldr	r0, [pc, #4]	; (800cadc <__sfp_lock_acquire+0x8>)
 800cad6:	f000 b8c5 	b.w	800cc64 <__retarget_lock_acquire_recursive>
 800cada:	bf00      	nop
 800cadc:	2000085c 	.word	0x2000085c

0800cae0 <__sfp_lock_release>:
 800cae0:	4801      	ldr	r0, [pc, #4]	; (800cae8 <__sfp_lock_release+0x8>)
 800cae2:	f000 b8c0 	b.w	800cc66 <__retarget_lock_release_recursive>
 800cae6:	bf00      	nop
 800cae8:	2000085c 	.word	0x2000085c

0800caec <__sinit_lock_acquire>:
 800caec:	4801      	ldr	r0, [pc, #4]	; (800caf4 <__sinit_lock_acquire+0x8>)
 800caee:	f000 b8b9 	b.w	800cc64 <__retarget_lock_acquire_recursive>
 800caf2:	bf00      	nop
 800caf4:	20000857 	.word	0x20000857

0800caf8 <__sinit_lock_release>:
 800caf8:	4801      	ldr	r0, [pc, #4]	; (800cb00 <__sinit_lock_release+0x8>)
 800cafa:	f000 b8b4 	b.w	800cc66 <__retarget_lock_release_recursive>
 800cafe:	bf00      	nop
 800cb00:	20000857 	.word	0x20000857

0800cb04 <__sinit>:
 800cb04:	b510      	push	{r4, lr}
 800cb06:	4604      	mov	r4, r0
 800cb08:	f7ff fff0 	bl	800caec <__sinit_lock_acquire>
 800cb0c:	69a3      	ldr	r3, [r4, #24]
 800cb0e:	b11b      	cbz	r3, 800cb18 <__sinit+0x14>
 800cb10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb14:	f7ff bff0 	b.w	800caf8 <__sinit_lock_release>
 800cb18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb1c:	6523      	str	r3, [r4, #80]	; 0x50
 800cb1e:	4b13      	ldr	r3, [pc, #76]	; (800cb6c <__sinit+0x68>)
 800cb20:	4a13      	ldr	r2, [pc, #76]	; (800cb70 <__sinit+0x6c>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb26:	42a3      	cmp	r3, r4
 800cb28:	bf04      	itt	eq
 800cb2a:	2301      	moveq	r3, #1
 800cb2c:	61a3      	streq	r3, [r4, #24]
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f000 f820 	bl	800cb74 <__sfp>
 800cb34:	6060      	str	r0, [r4, #4]
 800cb36:	4620      	mov	r0, r4
 800cb38:	f000 f81c 	bl	800cb74 <__sfp>
 800cb3c:	60a0      	str	r0, [r4, #8]
 800cb3e:	4620      	mov	r0, r4
 800cb40:	f000 f818 	bl	800cb74 <__sfp>
 800cb44:	2200      	movs	r2, #0
 800cb46:	60e0      	str	r0, [r4, #12]
 800cb48:	2104      	movs	r1, #4
 800cb4a:	6860      	ldr	r0, [r4, #4]
 800cb4c:	f7ff ff82 	bl	800ca54 <std>
 800cb50:	68a0      	ldr	r0, [r4, #8]
 800cb52:	2201      	movs	r2, #1
 800cb54:	2109      	movs	r1, #9
 800cb56:	f7ff ff7d 	bl	800ca54 <std>
 800cb5a:	68e0      	ldr	r0, [r4, #12]
 800cb5c:	2202      	movs	r2, #2
 800cb5e:	2112      	movs	r1, #18
 800cb60:	f7ff ff78 	bl	800ca54 <std>
 800cb64:	2301      	movs	r3, #1
 800cb66:	61a3      	str	r3, [r4, #24]
 800cb68:	e7d2      	b.n	800cb10 <__sinit+0xc>
 800cb6a:	bf00      	nop
 800cb6c:	0800d394 	.word	0x0800d394
 800cb70:	0800ca9d 	.word	0x0800ca9d

0800cb74 <__sfp>:
 800cb74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb76:	4607      	mov	r7, r0
 800cb78:	f7ff ffac 	bl	800cad4 <__sfp_lock_acquire>
 800cb7c:	4b1e      	ldr	r3, [pc, #120]	; (800cbf8 <__sfp+0x84>)
 800cb7e:	681e      	ldr	r6, [r3, #0]
 800cb80:	69b3      	ldr	r3, [r6, #24]
 800cb82:	b913      	cbnz	r3, 800cb8a <__sfp+0x16>
 800cb84:	4630      	mov	r0, r6
 800cb86:	f7ff ffbd 	bl	800cb04 <__sinit>
 800cb8a:	3648      	adds	r6, #72	; 0x48
 800cb8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cb90:	3b01      	subs	r3, #1
 800cb92:	d503      	bpl.n	800cb9c <__sfp+0x28>
 800cb94:	6833      	ldr	r3, [r6, #0]
 800cb96:	b30b      	cbz	r3, 800cbdc <__sfp+0x68>
 800cb98:	6836      	ldr	r6, [r6, #0]
 800cb9a:	e7f7      	b.n	800cb8c <__sfp+0x18>
 800cb9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cba0:	b9d5      	cbnz	r5, 800cbd8 <__sfp+0x64>
 800cba2:	4b16      	ldr	r3, [pc, #88]	; (800cbfc <__sfp+0x88>)
 800cba4:	60e3      	str	r3, [r4, #12]
 800cba6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cbaa:	6665      	str	r5, [r4, #100]	; 0x64
 800cbac:	f000 f859 	bl	800cc62 <__retarget_lock_init_recursive>
 800cbb0:	f7ff ff96 	bl	800cae0 <__sfp_lock_release>
 800cbb4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cbb8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cbbc:	6025      	str	r5, [r4, #0]
 800cbbe:	61a5      	str	r5, [r4, #24]
 800cbc0:	2208      	movs	r2, #8
 800cbc2:	4629      	mov	r1, r5
 800cbc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbc8:	f7fb fc04 	bl	80083d4 <memset>
 800cbcc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cbd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cbd4:	4620      	mov	r0, r4
 800cbd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cbd8:	3468      	adds	r4, #104	; 0x68
 800cbda:	e7d9      	b.n	800cb90 <__sfp+0x1c>
 800cbdc:	2104      	movs	r1, #4
 800cbde:	4638      	mov	r0, r7
 800cbe0:	f7ff ff62 	bl	800caa8 <__sfmoreglue>
 800cbe4:	4604      	mov	r4, r0
 800cbe6:	6030      	str	r0, [r6, #0]
 800cbe8:	2800      	cmp	r0, #0
 800cbea:	d1d5      	bne.n	800cb98 <__sfp+0x24>
 800cbec:	f7ff ff78 	bl	800cae0 <__sfp_lock_release>
 800cbf0:	230c      	movs	r3, #12
 800cbf2:	603b      	str	r3, [r7, #0]
 800cbf4:	e7ee      	b.n	800cbd4 <__sfp+0x60>
 800cbf6:	bf00      	nop
 800cbf8:	0800d394 	.word	0x0800d394
 800cbfc:	ffff0001 	.word	0xffff0001

0800cc00 <fiprintf>:
 800cc00:	b40e      	push	{r1, r2, r3}
 800cc02:	b503      	push	{r0, r1, lr}
 800cc04:	4601      	mov	r1, r0
 800cc06:	ab03      	add	r3, sp, #12
 800cc08:	4805      	ldr	r0, [pc, #20]	; (800cc20 <fiprintf+0x20>)
 800cc0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc0e:	6800      	ldr	r0, [r0, #0]
 800cc10:	9301      	str	r3, [sp, #4]
 800cc12:	f000 f89f 	bl	800cd54 <_vfiprintf_r>
 800cc16:	b002      	add	sp, #8
 800cc18:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc1c:	b003      	add	sp, #12
 800cc1e:	4770      	bx	lr
 800cc20:	2000005c 	.word	0x2000005c

0800cc24 <_fwalk_reent>:
 800cc24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc28:	4606      	mov	r6, r0
 800cc2a:	4688      	mov	r8, r1
 800cc2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc30:	2700      	movs	r7, #0
 800cc32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc36:	f1b9 0901 	subs.w	r9, r9, #1
 800cc3a:	d505      	bpl.n	800cc48 <_fwalk_reent+0x24>
 800cc3c:	6824      	ldr	r4, [r4, #0]
 800cc3e:	2c00      	cmp	r4, #0
 800cc40:	d1f7      	bne.n	800cc32 <_fwalk_reent+0xe>
 800cc42:	4638      	mov	r0, r7
 800cc44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc48:	89ab      	ldrh	r3, [r5, #12]
 800cc4a:	2b01      	cmp	r3, #1
 800cc4c:	d907      	bls.n	800cc5e <_fwalk_reent+0x3a>
 800cc4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc52:	3301      	adds	r3, #1
 800cc54:	d003      	beq.n	800cc5e <_fwalk_reent+0x3a>
 800cc56:	4629      	mov	r1, r5
 800cc58:	4630      	mov	r0, r6
 800cc5a:	47c0      	blx	r8
 800cc5c:	4307      	orrs	r7, r0
 800cc5e:	3568      	adds	r5, #104	; 0x68
 800cc60:	e7e9      	b.n	800cc36 <_fwalk_reent+0x12>

0800cc62 <__retarget_lock_init_recursive>:
 800cc62:	4770      	bx	lr

0800cc64 <__retarget_lock_acquire_recursive>:
 800cc64:	4770      	bx	lr

0800cc66 <__retarget_lock_release_recursive>:
 800cc66:	4770      	bx	lr

0800cc68 <memmove>:
 800cc68:	4288      	cmp	r0, r1
 800cc6a:	b510      	push	{r4, lr}
 800cc6c:	eb01 0402 	add.w	r4, r1, r2
 800cc70:	d902      	bls.n	800cc78 <memmove+0x10>
 800cc72:	4284      	cmp	r4, r0
 800cc74:	4623      	mov	r3, r4
 800cc76:	d807      	bhi.n	800cc88 <memmove+0x20>
 800cc78:	1e43      	subs	r3, r0, #1
 800cc7a:	42a1      	cmp	r1, r4
 800cc7c:	d008      	beq.n	800cc90 <memmove+0x28>
 800cc7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cc82:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cc86:	e7f8      	b.n	800cc7a <memmove+0x12>
 800cc88:	4402      	add	r2, r0
 800cc8a:	4601      	mov	r1, r0
 800cc8c:	428a      	cmp	r2, r1
 800cc8e:	d100      	bne.n	800cc92 <memmove+0x2a>
 800cc90:	bd10      	pop	{r4, pc}
 800cc92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cc96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cc9a:	e7f7      	b.n	800cc8c <memmove+0x24>

0800cc9c <__malloc_lock>:
 800cc9c:	4801      	ldr	r0, [pc, #4]	; (800cca4 <__malloc_lock+0x8>)
 800cc9e:	f7ff bfe1 	b.w	800cc64 <__retarget_lock_acquire_recursive>
 800cca2:	bf00      	nop
 800cca4:	20000858 	.word	0x20000858

0800cca8 <__malloc_unlock>:
 800cca8:	4801      	ldr	r0, [pc, #4]	; (800ccb0 <__malloc_unlock+0x8>)
 800ccaa:	f7ff bfdc 	b.w	800cc66 <__retarget_lock_release_recursive>
 800ccae:	bf00      	nop
 800ccb0:	20000858 	.word	0x20000858

0800ccb4 <_realloc_r>:
 800ccb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccb6:	4607      	mov	r7, r0
 800ccb8:	4614      	mov	r4, r2
 800ccba:	460e      	mov	r6, r1
 800ccbc:	b921      	cbnz	r1, 800ccc8 <_realloc_r+0x14>
 800ccbe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ccc2:	4611      	mov	r1, r2
 800ccc4:	f7fe bfd6 	b.w	800bc74 <_malloc_r>
 800ccc8:	b922      	cbnz	r2, 800ccd4 <_realloc_r+0x20>
 800ccca:	f7fe ff83 	bl	800bbd4 <_free_r>
 800ccce:	4625      	mov	r5, r4
 800ccd0:	4628      	mov	r0, r5
 800ccd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ccd4:	f000 fa9a 	bl	800d20c <_malloc_usable_size_r>
 800ccd8:	42a0      	cmp	r0, r4
 800ccda:	d20f      	bcs.n	800ccfc <_realloc_r+0x48>
 800ccdc:	4621      	mov	r1, r4
 800ccde:	4638      	mov	r0, r7
 800cce0:	f7fe ffc8 	bl	800bc74 <_malloc_r>
 800cce4:	4605      	mov	r5, r0
 800cce6:	2800      	cmp	r0, #0
 800cce8:	d0f2      	beq.n	800ccd0 <_realloc_r+0x1c>
 800ccea:	4631      	mov	r1, r6
 800ccec:	4622      	mov	r2, r4
 800ccee:	f7fb fb63 	bl	80083b8 <memcpy>
 800ccf2:	4631      	mov	r1, r6
 800ccf4:	4638      	mov	r0, r7
 800ccf6:	f7fe ff6d 	bl	800bbd4 <_free_r>
 800ccfa:	e7e9      	b.n	800ccd0 <_realloc_r+0x1c>
 800ccfc:	4635      	mov	r5, r6
 800ccfe:	e7e7      	b.n	800ccd0 <_realloc_r+0x1c>

0800cd00 <__sfputc_r>:
 800cd00:	6893      	ldr	r3, [r2, #8]
 800cd02:	3b01      	subs	r3, #1
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	b410      	push	{r4}
 800cd08:	6093      	str	r3, [r2, #8]
 800cd0a:	da08      	bge.n	800cd1e <__sfputc_r+0x1e>
 800cd0c:	6994      	ldr	r4, [r2, #24]
 800cd0e:	42a3      	cmp	r3, r4
 800cd10:	db01      	blt.n	800cd16 <__sfputc_r+0x16>
 800cd12:	290a      	cmp	r1, #10
 800cd14:	d103      	bne.n	800cd1e <__sfputc_r+0x1e>
 800cd16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd1a:	f000 b94b 	b.w	800cfb4 <__swbuf_r>
 800cd1e:	6813      	ldr	r3, [r2, #0]
 800cd20:	1c58      	adds	r0, r3, #1
 800cd22:	6010      	str	r0, [r2, #0]
 800cd24:	7019      	strb	r1, [r3, #0]
 800cd26:	4608      	mov	r0, r1
 800cd28:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd2c:	4770      	bx	lr

0800cd2e <__sfputs_r>:
 800cd2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd30:	4606      	mov	r6, r0
 800cd32:	460f      	mov	r7, r1
 800cd34:	4614      	mov	r4, r2
 800cd36:	18d5      	adds	r5, r2, r3
 800cd38:	42ac      	cmp	r4, r5
 800cd3a:	d101      	bne.n	800cd40 <__sfputs_r+0x12>
 800cd3c:	2000      	movs	r0, #0
 800cd3e:	e007      	b.n	800cd50 <__sfputs_r+0x22>
 800cd40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd44:	463a      	mov	r2, r7
 800cd46:	4630      	mov	r0, r6
 800cd48:	f7ff ffda 	bl	800cd00 <__sfputc_r>
 800cd4c:	1c43      	adds	r3, r0, #1
 800cd4e:	d1f3      	bne.n	800cd38 <__sfputs_r+0xa>
 800cd50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cd54 <_vfiprintf_r>:
 800cd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd58:	460d      	mov	r5, r1
 800cd5a:	b09d      	sub	sp, #116	; 0x74
 800cd5c:	4614      	mov	r4, r2
 800cd5e:	4698      	mov	r8, r3
 800cd60:	4606      	mov	r6, r0
 800cd62:	b118      	cbz	r0, 800cd6c <_vfiprintf_r+0x18>
 800cd64:	6983      	ldr	r3, [r0, #24]
 800cd66:	b90b      	cbnz	r3, 800cd6c <_vfiprintf_r+0x18>
 800cd68:	f7ff fecc 	bl	800cb04 <__sinit>
 800cd6c:	4b89      	ldr	r3, [pc, #548]	; (800cf94 <_vfiprintf_r+0x240>)
 800cd6e:	429d      	cmp	r5, r3
 800cd70:	d11b      	bne.n	800cdaa <_vfiprintf_r+0x56>
 800cd72:	6875      	ldr	r5, [r6, #4]
 800cd74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd76:	07d9      	lsls	r1, r3, #31
 800cd78:	d405      	bmi.n	800cd86 <_vfiprintf_r+0x32>
 800cd7a:	89ab      	ldrh	r3, [r5, #12]
 800cd7c:	059a      	lsls	r2, r3, #22
 800cd7e:	d402      	bmi.n	800cd86 <_vfiprintf_r+0x32>
 800cd80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd82:	f7ff ff6f 	bl	800cc64 <__retarget_lock_acquire_recursive>
 800cd86:	89ab      	ldrh	r3, [r5, #12]
 800cd88:	071b      	lsls	r3, r3, #28
 800cd8a:	d501      	bpl.n	800cd90 <_vfiprintf_r+0x3c>
 800cd8c:	692b      	ldr	r3, [r5, #16]
 800cd8e:	b9eb      	cbnz	r3, 800cdcc <_vfiprintf_r+0x78>
 800cd90:	4629      	mov	r1, r5
 800cd92:	4630      	mov	r0, r6
 800cd94:	f000 f960 	bl	800d058 <__swsetup_r>
 800cd98:	b1c0      	cbz	r0, 800cdcc <_vfiprintf_r+0x78>
 800cd9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd9c:	07dc      	lsls	r4, r3, #31
 800cd9e:	d50e      	bpl.n	800cdbe <_vfiprintf_r+0x6a>
 800cda0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cda4:	b01d      	add	sp, #116	; 0x74
 800cda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdaa:	4b7b      	ldr	r3, [pc, #492]	; (800cf98 <_vfiprintf_r+0x244>)
 800cdac:	429d      	cmp	r5, r3
 800cdae:	d101      	bne.n	800cdb4 <_vfiprintf_r+0x60>
 800cdb0:	68b5      	ldr	r5, [r6, #8]
 800cdb2:	e7df      	b.n	800cd74 <_vfiprintf_r+0x20>
 800cdb4:	4b79      	ldr	r3, [pc, #484]	; (800cf9c <_vfiprintf_r+0x248>)
 800cdb6:	429d      	cmp	r5, r3
 800cdb8:	bf08      	it	eq
 800cdba:	68f5      	ldreq	r5, [r6, #12]
 800cdbc:	e7da      	b.n	800cd74 <_vfiprintf_r+0x20>
 800cdbe:	89ab      	ldrh	r3, [r5, #12]
 800cdc0:	0598      	lsls	r0, r3, #22
 800cdc2:	d4ed      	bmi.n	800cda0 <_vfiprintf_r+0x4c>
 800cdc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cdc6:	f7ff ff4e 	bl	800cc66 <__retarget_lock_release_recursive>
 800cdca:	e7e9      	b.n	800cda0 <_vfiprintf_r+0x4c>
 800cdcc:	2300      	movs	r3, #0
 800cdce:	9309      	str	r3, [sp, #36]	; 0x24
 800cdd0:	2320      	movs	r3, #32
 800cdd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdd6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdda:	2330      	movs	r3, #48	; 0x30
 800cddc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cfa0 <_vfiprintf_r+0x24c>
 800cde0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cde4:	f04f 0901 	mov.w	r9, #1
 800cde8:	4623      	mov	r3, r4
 800cdea:	469a      	mov	sl, r3
 800cdec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdf0:	b10a      	cbz	r2, 800cdf6 <_vfiprintf_r+0xa2>
 800cdf2:	2a25      	cmp	r2, #37	; 0x25
 800cdf4:	d1f9      	bne.n	800cdea <_vfiprintf_r+0x96>
 800cdf6:	ebba 0b04 	subs.w	fp, sl, r4
 800cdfa:	d00b      	beq.n	800ce14 <_vfiprintf_r+0xc0>
 800cdfc:	465b      	mov	r3, fp
 800cdfe:	4622      	mov	r2, r4
 800ce00:	4629      	mov	r1, r5
 800ce02:	4630      	mov	r0, r6
 800ce04:	f7ff ff93 	bl	800cd2e <__sfputs_r>
 800ce08:	3001      	adds	r0, #1
 800ce0a:	f000 80aa 	beq.w	800cf62 <_vfiprintf_r+0x20e>
 800ce0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce10:	445a      	add	r2, fp
 800ce12:	9209      	str	r2, [sp, #36]	; 0x24
 800ce14:	f89a 3000 	ldrb.w	r3, [sl]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	f000 80a2 	beq.w	800cf62 <_vfiprintf_r+0x20e>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ce24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce28:	f10a 0a01 	add.w	sl, sl, #1
 800ce2c:	9304      	str	r3, [sp, #16]
 800ce2e:	9307      	str	r3, [sp, #28]
 800ce30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce34:	931a      	str	r3, [sp, #104]	; 0x68
 800ce36:	4654      	mov	r4, sl
 800ce38:	2205      	movs	r2, #5
 800ce3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce3e:	4858      	ldr	r0, [pc, #352]	; (800cfa0 <_vfiprintf_r+0x24c>)
 800ce40:	f7f3 fa06 	bl	8000250 <memchr>
 800ce44:	9a04      	ldr	r2, [sp, #16]
 800ce46:	b9d8      	cbnz	r0, 800ce80 <_vfiprintf_r+0x12c>
 800ce48:	06d1      	lsls	r1, r2, #27
 800ce4a:	bf44      	itt	mi
 800ce4c:	2320      	movmi	r3, #32
 800ce4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce52:	0713      	lsls	r3, r2, #28
 800ce54:	bf44      	itt	mi
 800ce56:	232b      	movmi	r3, #43	; 0x2b
 800ce58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce5c:	f89a 3000 	ldrb.w	r3, [sl]
 800ce60:	2b2a      	cmp	r3, #42	; 0x2a
 800ce62:	d015      	beq.n	800ce90 <_vfiprintf_r+0x13c>
 800ce64:	9a07      	ldr	r2, [sp, #28]
 800ce66:	4654      	mov	r4, sl
 800ce68:	2000      	movs	r0, #0
 800ce6a:	f04f 0c0a 	mov.w	ip, #10
 800ce6e:	4621      	mov	r1, r4
 800ce70:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce74:	3b30      	subs	r3, #48	; 0x30
 800ce76:	2b09      	cmp	r3, #9
 800ce78:	d94e      	bls.n	800cf18 <_vfiprintf_r+0x1c4>
 800ce7a:	b1b0      	cbz	r0, 800ceaa <_vfiprintf_r+0x156>
 800ce7c:	9207      	str	r2, [sp, #28]
 800ce7e:	e014      	b.n	800ceaa <_vfiprintf_r+0x156>
 800ce80:	eba0 0308 	sub.w	r3, r0, r8
 800ce84:	fa09 f303 	lsl.w	r3, r9, r3
 800ce88:	4313      	orrs	r3, r2
 800ce8a:	9304      	str	r3, [sp, #16]
 800ce8c:	46a2      	mov	sl, r4
 800ce8e:	e7d2      	b.n	800ce36 <_vfiprintf_r+0xe2>
 800ce90:	9b03      	ldr	r3, [sp, #12]
 800ce92:	1d19      	adds	r1, r3, #4
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	9103      	str	r1, [sp, #12]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	bfbb      	ittet	lt
 800ce9c:	425b      	neglt	r3, r3
 800ce9e:	f042 0202 	orrlt.w	r2, r2, #2
 800cea2:	9307      	strge	r3, [sp, #28]
 800cea4:	9307      	strlt	r3, [sp, #28]
 800cea6:	bfb8      	it	lt
 800cea8:	9204      	strlt	r2, [sp, #16]
 800ceaa:	7823      	ldrb	r3, [r4, #0]
 800ceac:	2b2e      	cmp	r3, #46	; 0x2e
 800ceae:	d10c      	bne.n	800ceca <_vfiprintf_r+0x176>
 800ceb0:	7863      	ldrb	r3, [r4, #1]
 800ceb2:	2b2a      	cmp	r3, #42	; 0x2a
 800ceb4:	d135      	bne.n	800cf22 <_vfiprintf_r+0x1ce>
 800ceb6:	9b03      	ldr	r3, [sp, #12]
 800ceb8:	1d1a      	adds	r2, r3, #4
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	9203      	str	r2, [sp, #12]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	bfb8      	it	lt
 800cec2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cec6:	3402      	adds	r4, #2
 800cec8:	9305      	str	r3, [sp, #20]
 800ceca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cfb0 <_vfiprintf_r+0x25c>
 800cece:	7821      	ldrb	r1, [r4, #0]
 800ced0:	2203      	movs	r2, #3
 800ced2:	4650      	mov	r0, sl
 800ced4:	f7f3 f9bc 	bl	8000250 <memchr>
 800ced8:	b140      	cbz	r0, 800ceec <_vfiprintf_r+0x198>
 800ceda:	2340      	movs	r3, #64	; 0x40
 800cedc:	eba0 000a 	sub.w	r0, r0, sl
 800cee0:	fa03 f000 	lsl.w	r0, r3, r0
 800cee4:	9b04      	ldr	r3, [sp, #16]
 800cee6:	4303      	orrs	r3, r0
 800cee8:	3401      	adds	r4, #1
 800ceea:	9304      	str	r3, [sp, #16]
 800ceec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cef0:	482c      	ldr	r0, [pc, #176]	; (800cfa4 <_vfiprintf_r+0x250>)
 800cef2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cef6:	2206      	movs	r2, #6
 800cef8:	f7f3 f9aa 	bl	8000250 <memchr>
 800cefc:	2800      	cmp	r0, #0
 800cefe:	d03f      	beq.n	800cf80 <_vfiprintf_r+0x22c>
 800cf00:	4b29      	ldr	r3, [pc, #164]	; (800cfa8 <_vfiprintf_r+0x254>)
 800cf02:	bb1b      	cbnz	r3, 800cf4c <_vfiprintf_r+0x1f8>
 800cf04:	9b03      	ldr	r3, [sp, #12]
 800cf06:	3307      	adds	r3, #7
 800cf08:	f023 0307 	bic.w	r3, r3, #7
 800cf0c:	3308      	adds	r3, #8
 800cf0e:	9303      	str	r3, [sp, #12]
 800cf10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf12:	443b      	add	r3, r7
 800cf14:	9309      	str	r3, [sp, #36]	; 0x24
 800cf16:	e767      	b.n	800cde8 <_vfiprintf_r+0x94>
 800cf18:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf1c:	460c      	mov	r4, r1
 800cf1e:	2001      	movs	r0, #1
 800cf20:	e7a5      	b.n	800ce6e <_vfiprintf_r+0x11a>
 800cf22:	2300      	movs	r3, #0
 800cf24:	3401      	adds	r4, #1
 800cf26:	9305      	str	r3, [sp, #20]
 800cf28:	4619      	mov	r1, r3
 800cf2a:	f04f 0c0a 	mov.w	ip, #10
 800cf2e:	4620      	mov	r0, r4
 800cf30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf34:	3a30      	subs	r2, #48	; 0x30
 800cf36:	2a09      	cmp	r2, #9
 800cf38:	d903      	bls.n	800cf42 <_vfiprintf_r+0x1ee>
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d0c5      	beq.n	800ceca <_vfiprintf_r+0x176>
 800cf3e:	9105      	str	r1, [sp, #20]
 800cf40:	e7c3      	b.n	800ceca <_vfiprintf_r+0x176>
 800cf42:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf46:	4604      	mov	r4, r0
 800cf48:	2301      	movs	r3, #1
 800cf4a:	e7f0      	b.n	800cf2e <_vfiprintf_r+0x1da>
 800cf4c:	ab03      	add	r3, sp, #12
 800cf4e:	9300      	str	r3, [sp, #0]
 800cf50:	462a      	mov	r2, r5
 800cf52:	4b16      	ldr	r3, [pc, #88]	; (800cfac <_vfiprintf_r+0x258>)
 800cf54:	a904      	add	r1, sp, #16
 800cf56:	4630      	mov	r0, r6
 800cf58:	f7fb fad6 	bl	8008508 <_printf_float>
 800cf5c:	4607      	mov	r7, r0
 800cf5e:	1c78      	adds	r0, r7, #1
 800cf60:	d1d6      	bne.n	800cf10 <_vfiprintf_r+0x1bc>
 800cf62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf64:	07d9      	lsls	r1, r3, #31
 800cf66:	d405      	bmi.n	800cf74 <_vfiprintf_r+0x220>
 800cf68:	89ab      	ldrh	r3, [r5, #12]
 800cf6a:	059a      	lsls	r2, r3, #22
 800cf6c:	d402      	bmi.n	800cf74 <_vfiprintf_r+0x220>
 800cf6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf70:	f7ff fe79 	bl	800cc66 <__retarget_lock_release_recursive>
 800cf74:	89ab      	ldrh	r3, [r5, #12]
 800cf76:	065b      	lsls	r3, r3, #25
 800cf78:	f53f af12 	bmi.w	800cda0 <_vfiprintf_r+0x4c>
 800cf7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf7e:	e711      	b.n	800cda4 <_vfiprintf_r+0x50>
 800cf80:	ab03      	add	r3, sp, #12
 800cf82:	9300      	str	r3, [sp, #0]
 800cf84:	462a      	mov	r2, r5
 800cf86:	4b09      	ldr	r3, [pc, #36]	; (800cfac <_vfiprintf_r+0x258>)
 800cf88:	a904      	add	r1, sp, #16
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	f7fb fd48 	bl	8008a20 <_printf_i>
 800cf90:	e7e4      	b.n	800cf5c <_vfiprintf_r+0x208>
 800cf92:	bf00      	nop
 800cf94:	0800d81c 	.word	0x0800d81c
 800cf98:	0800d83c 	.word	0x0800d83c
 800cf9c:	0800d7fc 	.word	0x0800d7fc
 800cfa0:	0800d794 	.word	0x0800d794
 800cfa4:	0800d79e 	.word	0x0800d79e
 800cfa8:	08008509 	.word	0x08008509
 800cfac:	0800cd2f 	.word	0x0800cd2f
 800cfb0:	0800d79a 	.word	0x0800d79a

0800cfb4 <__swbuf_r>:
 800cfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb6:	460e      	mov	r6, r1
 800cfb8:	4614      	mov	r4, r2
 800cfba:	4605      	mov	r5, r0
 800cfbc:	b118      	cbz	r0, 800cfc6 <__swbuf_r+0x12>
 800cfbe:	6983      	ldr	r3, [r0, #24]
 800cfc0:	b90b      	cbnz	r3, 800cfc6 <__swbuf_r+0x12>
 800cfc2:	f7ff fd9f 	bl	800cb04 <__sinit>
 800cfc6:	4b21      	ldr	r3, [pc, #132]	; (800d04c <__swbuf_r+0x98>)
 800cfc8:	429c      	cmp	r4, r3
 800cfca:	d12b      	bne.n	800d024 <__swbuf_r+0x70>
 800cfcc:	686c      	ldr	r4, [r5, #4]
 800cfce:	69a3      	ldr	r3, [r4, #24]
 800cfd0:	60a3      	str	r3, [r4, #8]
 800cfd2:	89a3      	ldrh	r3, [r4, #12]
 800cfd4:	071a      	lsls	r2, r3, #28
 800cfd6:	d52f      	bpl.n	800d038 <__swbuf_r+0x84>
 800cfd8:	6923      	ldr	r3, [r4, #16]
 800cfda:	b36b      	cbz	r3, 800d038 <__swbuf_r+0x84>
 800cfdc:	6923      	ldr	r3, [r4, #16]
 800cfde:	6820      	ldr	r0, [r4, #0]
 800cfe0:	1ac0      	subs	r0, r0, r3
 800cfe2:	6963      	ldr	r3, [r4, #20]
 800cfe4:	b2f6      	uxtb	r6, r6
 800cfe6:	4283      	cmp	r3, r0
 800cfe8:	4637      	mov	r7, r6
 800cfea:	dc04      	bgt.n	800cff6 <__swbuf_r+0x42>
 800cfec:	4621      	mov	r1, r4
 800cfee:	4628      	mov	r0, r5
 800cff0:	f7ff fcf4 	bl	800c9dc <_fflush_r>
 800cff4:	bb30      	cbnz	r0, 800d044 <__swbuf_r+0x90>
 800cff6:	68a3      	ldr	r3, [r4, #8]
 800cff8:	3b01      	subs	r3, #1
 800cffa:	60a3      	str	r3, [r4, #8]
 800cffc:	6823      	ldr	r3, [r4, #0]
 800cffe:	1c5a      	adds	r2, r3, #1
 800d000:	6022      	str	r2, [r4, #0]
 800d002:	701e      	strb	r6, [r3, #0]
 800d004:	6963      	ldr	r3, [r4, #20]
 800d006:	3001      	adds	r0, #1
 800d008:	4283      	cmp	r3, r0
 800d00a:	d004      	beq.n	800d016 <__swbuf_r+0x62>
 800d00c:	89a3      	ldrh	r3, [r4, #12]
 800d00e:	07db      	lsls	r3, r3, #31
 800d010:	d506      	bpl.n	800d020 <__swbuf_r+0x6c>
 800d012:	2e0a      	cmp	r6, #10
 800d014:	d104      	bne.n	800d020 <__swbuf_r+0x6c>
 800d016:	4621      	mov	r1, r4
 800d018:	4628      	mov	r0, r5
 800d01a:	f7ff fcdf 	bl	800c9dc <_fflush_r>
 800d01e:	b988      	cbnz	r0, 800d044 <__swbuf_r+0x90>
 800d020:	4638      	mov	r0, r7
 800d022:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d024:	4b0a      	ldr	r3, [pc, #40]	; (800d050 <__swbuf_r+0x9c>)
 800d026:	429c      	cmp	r4, r3
 800d028:	d101      	bne.n	800d02e <__swbuf_r+0x7a>
 800d02a:	68ac      	ldr	r4, [r5, #8]
 800d02c:	e7cf      	b.n	800cfce <__swbuf_r+0x1a>
 800d02e:	4b09      	ldr	r3, [pc, #36]	; (800d054 <__swbuf_r+0xa0>)
 800d030:	429c      	cmp	r4, r3
 800d032:	bf08      	it	eq
 800d034:	68ec      	ldreq	r4, [r5, #12]
 800d036:	e7ca      	b.n	800cfce <__swbuf_r+0x1a>
 800d038:	4621      	mov	r1, r4
 800d03a:	4628      	mov	r0, r5
 800d03c:	f000 f80c 	bl	800d058 <__swsetup_r>
 800d040:	2800      	cmp	r0, #0
 800d042:	d0cb      	beq.n	800cfdc <__swbuf_r+0x28>
 800d044:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800d048:	e7ea      	b.n	800d020 <__swbuf_r+0x6c>
 800d04a:	bf00      	nop
 800d04c:	0800d81c 	.word	0x0800d81c
 800d050:	0800d83c 	.word	0x0800d83c
 800d054:	0800d7fc 	.word	0x0800d7fc

0800d058 <__swsetup_r>:
 800d058:	4b32      	ldr	r3, [pc, #200]	; (800d124 <__swsetup_r+0xcc>)
 800d05a:	b570      	push	{r4, r5, r6, lr}
 800d05c:	681d      	ldr	r5, [r3, #0]
 800d05e:	4606      	mov	r6, r0
 800d060:	460c      	mov	r4, r1
 800d062:	b125      	cbz	r5, 800d06e <__swsetup_r+0x16>
 800d064:	69ab      	ldr	r3, [r5, #24]
 800d066:	b913      	cbnz	r3, 800d06e <__swsetup_r+0x16>
 800d068:	4628      	mov	r0, r5
 800d06a:	f7ff fd4b 	bl	800cb04 <__sinit>
 800d06e:	4b2e      	ldr	r3, [pc, #184]	; (800d128 <__swsetup_r+0xd0>)
 800d070:	429c      	cmp	r4, r3
 800d072:	d10f      	bne.n	800d094 <__swsetup_r+0x3c>
 800d074:	686c      	ldr	r4, [r5, #4]
 800d076:	89a3      	ldrh	r3, [r4, #12]
 800d078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d07c:	0719      	lsls	r1, r3, #28
 800d07e:	d42c      	bmi.n	800d0da <__swsetup_r+0x82>
 800d080:	06dd      	lsls	r5, r3, #27
 800d082:	d411      	bmi.n	800d0a8 <__swsetup_r+0x50>
 800d084:	2309      	movs	r3, #9
 800d086:	6033      	str	r3, [r6, #0]
 800d088:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d08c:	81a3      	strh	r3, [r4, #12]
 800d08e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d092:	e03e      	b.n	800d112 <__swsetup_r+0xba>
 800d094:	4b25      	ldr	r3, [pc, #148]	; (800d12c <__swsetup_r+0xd4>)
 800d096:	429c      	cmp	r4, r3
 800d098:	d101      	bne.n	800d09e <__swsetup_r+0x46>
 800d09a:	68ac      	ldr	r4, [r5, #8]
 800d09c:	e7eb      	b.n	800d076 <__swsetup_r+0x1e>
 800d09e:	4b24      	ldr	r3, [pc, #144]	; (800d130 <__swsetup_r+0xd8>)
 800d0a0:	429c      	cmp	r4, r3
 800d0a2:	bf08      	it	eq
 800d0a4:	68ec      	ldreq	r4, [r5, #12]
 800d0a6:	e7e6      	b.n	800d076 <__swsetup_r+0x1e>
 800d0a8:	0758      	lsls	r0, r3, #29
 800d0aa:	d512      	bpl.n	800d0d2 <__swsetup_r+0x7a>
 800d0ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d0ae:	b141      	cbz	r1, 800d0c2 <__swsetup_r+0x6a>
 800d0b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d0b4:	4299      	cmp	r1, r3
 800d0b6:	d002      	beq.n	800d0be <__swsetup_r+0x66>
 800d0b8:	4630      	mov	r0, r6
 800d0ba:	f7fe fd8b 	bl	800bbd4 <_free_r>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	6363      	str	r3, [r4, #52]	; 0x34
 800d0c2:	89a3      	ldrh	r3, [r4, #12]
 800d0c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d0c8:	81a3      	strh	r3, [r4, #12]
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	6063      	str	r3, [r4, #4]
 800d0ce:	6923      	ldr	r3, [r4, #16]
 800d0d0:	6023      	str	r3, [r4, #0]
 800d0d2:	89a3      	ldrh	r3, [r4, #12]
 800d0d4:	f043 0308 	orr.w	r3, r3, #8
 800d0d8:	81a3      	strh	r3, [r4, #12]
 800d0da:	6923      	ldr	r3, [r4, #16]
 800d0dc:	b94b      	cbnz	r3, 800d0f2 <__swsetup_r+0x9a>
 800d0de:	89a3      	ldrh	r3, [r4, #12]
 800d0e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d0e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d0e8:	d003      	beq.n	800d0f2 <__swsetup_r+0x9a>
 800d0ea:	4621      	mov	r1, r4
 800d0ec:	4630      	mov	r0, r6
 800d0ee:	f000 f84d 	bl	800d18c <__smakebuf_r>
 800d0f2:	89a0      	ldrh	r0, [r4, #12]
 800d0f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d0f8:	f010 0301 	ands.w	r3, r0, #1
 800d0fc:	d00a      	beq.n	800d114 <__swsetup_r+0xbc>
 800d0fe:	2300      	movs	r3, #0
 800d100:	60a3      	str	r3, [r4, #8]
 800d102:	6963      	ldr	r3, [r4, #20]
 800d104:	425b      	negs	r3, r3
 800d106:	61a3      	str	r3, [r4, #24]
 800d108:	6923      	ldr	r3, [r4, #16]
 800d10a:	b943      	cbnz	r3, 800d11e <__swsetup_r+0xc6>
 800d10c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d110:	d1ba      	bne.n	800d088 <__swsetup_r+0x30>
 800d112:	bd70      	pop	{r4, r5, r6, pc}
 800d114:	0781      	lsls	r1, r0, #30
 800d116:	bf58      	it	pl
 800d118:	6963      	ldrpl	r3, [r4, #20]
 800d11a:	60a3      	str	r3, [r4, #8]
 800d11c:	e7f4      	b.n	800d108 <__swsetup_r+0xb0>
 800d11e:	2000      	movs	r0, #0
 800d120:	e7f7      	b.n	800d112 <__swsetup_r+0xba>
 800d122:	bf00      	nop
 800d124:	2000005c 	.word	0x2000005c
 800d128:	0800d81c 	.word	0x0800d81c
 800d12c:	0800d83c 	.word	0x0800d83c
 800d130:	0800d7fc 	.word	0x0800d7fc

0800d134 <abort>:
 800d134:	b508      	push	{r3, lr}
 800d136:	2006      	movs	r0, #6
 800d138:	f000 f898 	bl	800d26c <raise>
 800d13c:	2001      	movs	r0, #1
 800d13e:	f7f5 fd93 	bl	8002c68 <_exit>

0800d142 <__swhatbuf_r>:
 800d142:	b570      	push	{r4, r5, r6, lr}
 800d144:	460e      	mov	r6, r1
 800d146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d14a:	2900      	cmp	r1, #0
 800d14c:	b096      	sub	sp, #88	; 0x58
 800d14e:	4614      	mov	r4, r2
 800d150:	461d      	mov	r5, r3
 800d152:	da07      	bge.n	800d164 <__swhatbuf_r+0x22>
 800d154:	2300      	movs	r3, #0
 800d156:	602b      	str	r3, [r5, #0]
 800d158:	89b3      	ldrh	r3, [r6, #12]
 800d15a:	061a      	lsls	r2, r3, #24
 800d15c:	d410      	bmi.n	800d180 <__swhatbuf_r+0x3e>
 800d15e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d162:	e00e      	b.n	800d182 <__swhatbuf_r+0x40>
 800d164:	466a      	mov	r2, sp
 800d166:	f000 f89d 	bl	800d2a4 <_fstat_r>
 800d16a:	2800      	cmp	r0, #0
 800d16c:	dbf2      	blt.n	800d154 <__swhatbuf_r+0x12>
 800d16e:	9a01      	ldr	r2, [sp, #4]
 800d170:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d174:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d178:	425a      	negs	r2, r3
 800d17a:	415a      	adcs	r2, r3
 800d17c:	602a      	str	r2, [r5, #0]
 800d17e:	e7ee      	b.n	800d15e <__swhatbuf_r+0x1c>
 800d180:	2340      	movs	r3, #64	; 0x40
 800d182:	2000      	movs	r0, #0
 800d184:	6023      	str	r3, [r4, #0]
 800d186:	b016      	add	sp, #88	; 0x58
 800d188:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d18c <__smakebuf_r>:
 800d18c:	898b      	ldrh	r3, [r1, #12]
 800d18e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d190:	079d      	lsls	r5, r3, #30
 800d192:	4606      	mov	r6, r0
 800d194:	460c      	mov	r4, r1
 800d196:	d507      	bpl.n	800d1a8 <__smakebuf_r+0x1c>
 800d198:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d19c:	6023      	str	r3, [r4, #0]
 800d19e:	6123      	str	r3, [r4, #16]
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	6163      	str	r3, [r4, #20]
 800d1a4:	b002      	add	sp, #8
 800d1a6:	bd70      	pop	{r4, r5, r6, pc}
 800d1a8:	ab01      	add	r3, sp, #4
 800d1aa:	466a      	mov	r2, sp
 800d1ac:	f7ff ffc9 	bl	800d142 <__swhatbuf_r>
 800d1b0:	9900      	ldr	r1, [sp, #0]
 800d1b2:	4605      	mov	r5, r0
 800d1b4:	4630      	mov	r0, r6
 800d1b6:	f7fe fd5d 	bl	800bc74 <_malloc_r>
 800d1ba:	b948      	cbnz	r0, 800d1d0 <__smakebuf_r+0x44>
 800d1bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1c0:	059a      	lsls	r2, r3, #22
 800d1c2:	d4ef      	bmi.n	800d1a4 <__smakebuf_r+0x18>
 800d1c4:	f023 0303 	bic.w	r3, r3, #3
 800d1c8:	f043 0302 	orr.w	r3, r3, #2
 800d1cc:	81a3      	strh	r3, [r4, #12]
 800d1ce:	e7e3      	b.n	800d198 <__smakebuf_r+0xc>
 800d1d0:	4b0d      	ldr	r3, [pc, #52]	; (800d208 <__smakebuf_r+0x7c>)
 800d1d2:	62b3      	str	r3, [r6, #40]	; 0x28
 800d1d4:	89a3      	ldrh	r3, [r4, #12]
 800d1d6:	6020      	str	r0, [r4, #0]
 800d1d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1dc:	81a3      	strh	r3, [r4, #12]
 800d1de:	9b00      	ldr	r3, [sp, #0]
 800d1e0:	6163      	str	r3, [r4, #20]
 800d1e2:	9b01      	ldr	r3, [sp, #4]
 800d1e4:	6120      	str	r0, [r4, #16]
 800d1e6:	b15b      	cbz	r3, 800d200 <__smakebuf_r+0x74>
 800d1e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1ec:	4630      	mov	r0, r6
 800d1ee:	f000 f86b 	bl	800d2c8 <_isatty_r>
 800d1f2:	b128      	cbz	r0, 800d200 <__smakebuf_r+0x74>
 800d1f4:	89a3      	ldrh	r3, [r4, #12]
 800d1f6:	f023 0303 	bic.w	r3, r3, #3
 800d1fa:	f043 0301 	orr.w	r3, r3, #1
 800d1fe:	81a3      	strh	r3, [r4, #12]
 800d200:	89a0      	ldrh	r0, [r4, #12]
 800d202:	4305      	orrs	r5, r0
 800d204:	81a5      	strh	r5, [r4, #12]
 800d206:	e7cd      	b.n	800d1a4 <__smakebuf_r+0x18>
 800d208:	0800ca9d 	.word	0x0800ca9d

0800d20c <_malloc_usable_size_r>:
 800d20c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d210:	1f18      	subs	r0, r3, #4
 800d212:	2b00      	cmp	r3, #0
 800d214:	bfbc      	itt	lt
 800d216:	580b      	ldrlt	r3, [r1, r0]
 800d218:	18c0      	addlt	r0, r0, r3
 800d21a:	4770      	bx	lr

0800d21c <_raise_r>:
 800d21c:	291f      	cmp	r1, #31
 800d21e:	b538      	push	{r3, r4, r5, lr}
 800d220:	4604      	mov	r4, r0
 800d222:	460d      	mov	r5, r1
 800d224:	d904      	bls.n	800d230 <_raise_r+0x14>
 800d226:	2316      	movs	r3, #22
 800d228:	6003      	str	r3, [r0, #0]
 800d22a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d22e:	bd38      	pop	{r3, r4, r5, pc}
 800d230:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d232:	b112      	cbz	r2, 800d23a <_raise_r+0x1e>
 800d234:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d238:	b94b      	cbnz	r3, 800d24e <_raise_r+0x32>
 800d23a:	4620      	mov	r0, r4
 800d23c:	f000 f830 	bl	800d2a0 <_getpid_r>
 800d240:	462a      	mov	r2, r5
 800d242:	4601      	mov	r1, r0
 800d244:	4620      	mov	r0, r4
 800d246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d24a:	f000 b817 	b.w	800d27c <_kill_r>
 800d24e:	2b01      	cmp	r3, #1
 800d250:	d00a      	beq.n	800d268 <_raise_r+0x4c>
 800d252:	1c59      	adds	r1, r3, #1
 800d254:	d103      	bne.n	800d25e <_raise_r+0x42>
 800d256:	2316      	movs	r3, #22
 800d258:	6003      	str	r3, [r0, #0]
 800d25a:	2001      	movs	r0, #1
 800d25c:	e7e7      	b.n	800d22e <_raise_r+0x12>
 800d25e:	2400      	movs	r4, #0
 800d260:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d264:	4628      	mov	r0, r5
 800d266:	4798      	blx	r3
 800d268:	2000      	movs	r0, #0
 800d26a:	e7e0      	b.n	800d22e <_raise_r+0x12>

0800d26c <raise>:
 800d26c:	4b02      	ldr	r3, [pc, #8]	; (800d278 <raise+0xc>)
 800d26e:	4601      	mov	r1, r0
 800d270:	6818      	ldr	r0, [r3, #0]
 800d272:	f7ff bfd3 	b.w	800d21c <_raise_r>
 800d276:	bf00      	nop
 800d278:	2000005c 	.word	0x2000005c

0800d27c <_kill_r>:
 800d27c:	b538      	push	{r3, r4, r5, lr}
 800d27e:	4d07      	ldr	r5, [pc, #28]	; (800d29c <_kill_r+0x20>)
 800d280:	2300      	movs	r3, #0
 800d282:	4604      	mov	r4, r0
 800d284:	4608      	mov	r0, r1
 800d286:	4611      	mov	r1, r2
 800d288:	602b      	str	r3, [r5, #0]
 800d28a:	f7f5 fcdd 	bl	8002c48 <_kill>
 800d28e:	1c43      	adds	r3, r0, #1
 800d290:	d102      	bne.n	800d298 <_kill_r+0x1c>
 800d292:	682b      	ldr	r3, [r5, #0]
 800d294:	b103      	cbz	r3, 800d298 <_kill_r+0x1c>
 800d296:	6023      	str	r3, [r4, #0]
 800d298:	bd38      	pop	{r3, r4, r5, pc}
 800d29a:	bf00      	nop
 800d29c:	20000850 	.word	0x20000850

0800d2a0 <_getpid_r>:
 800d2a0:	f7f5 bcca 	b.w	8002c38 <_getpid>

0800d2a4 <_fstat_r>:
 800d2a4:	b538      	push	{r3, r4, r5, lr}
 800d2a6:	4d07      	ldr	r5, [pc, #28]	; (800d2c4 <_fstat_r+0x20>)
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	4604      	mov	r4, r0
 800d2ac:	4608      	mov	r0, r1
 800d2ae:	4611      	mov	r1, r2
 800d2b0:	602b      	str	r3, [r5, #0]
 800d2b2:	f7f5 fd28 	bl	8002d06 <_fstat>
 800d2b6:	1c43      	adds	r3, r0, #1
 800d2b8:	d102      	bne.n	800d2c0 <_fstat_r+0x1c>
 800d2ba:	682b      	ldr	r3, [r5, #0]
 800d2bc:	b103      	cbz	r3, 800d2c0 <_fstat_r+0x1c>
 800d2be:	6023      	str	r3, [r4, #0]
 800d2c0:	bd38      	pop	{r3, r4, r5, pc}
 800d2c2:	bf00      	nop
 800d2c4:	20000850 	.word	0x20000850

0800d2c8 <_isatty_r>:
 800d2c8:	b538      	push	{r3, r4, r5, lr}
 800d2ca:	4d06      	ldr	r5, [pc, #24]	; (800d2e4 <_isatty_r+0x1c>)
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	4604      	mov	r4, r0
 800d2d0:	4608      	mov	r0, r1
 800d2d2:	602b      	str	r3, [r5, #0]
 800d2d4:	f7f5 fd27 	bl	8002d26 <_isatty>
 800d2d8:	1c43      	adds	r3, r0, #1
 800d2da:	d102      	bne.n	800d2e2 <_isatty_r+0x1a>
 800d2dc:	682b      	ldr	r3, [r5, #0]
 800d2de:	b103      	cbz	r3, 800d2e2 <_isatty_r+0x1a>
 800d2e0:	6023      	str	r3, [r4, #0]
 800d2e2:	bd38      	pop	{r3, r4, r5, pc}
 800d2e4:	20000850 	.word	0x20000850

0800d2e8 <_init>:
 800d2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ea:	bf00      	nop
 800d2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2ee:	bc08      	pop	{r3}
 800d2f0:	469e      	mov	lr, r3
 800d2f2:	4770      	bx	lr

0800d2f4 <_fini>:
 800d2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2f6:	bf00      	nop
 800d2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d2fa:	bc08      	pop	{r3}
 800d2fc:	469e      	mov	lr, r3
 800d2fe:	4770      	bx	lr
