// Seed: 3980218903
module module_0;
  wor id_1;
  assign id_1 = -1;
  wire  id_2;
  logic id_3;
  ;
  wire  id_4;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_13 = 32'd95,
    parameter id_2  = 32'd43,
    parameter id_28 = 32'd44,
    parameter id_3  = 32'd29
) (
    output tri0 id_0,
    input wor id_1,
    input supply1 _id_2,
    input tri0 _id_3,
    output uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10
);
  logic id_12;
  assign id_12 = id_7++;
  tri [id_3 : id_2] _id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  module_0 modCall_1 ();
  assign id_15 = id_5;
  wire  id_24;
  logic id_25;
  wire  id_26;
  ;
  assign id_0  = 1'b0;
  assign id_16 = -1;
  if (1) logic id_27, _id_28;
  wire id_29;
  id_30 :
  assert property (@(posedge id_25[~id_13]) -1)
  else $clog2(77);
  ;
  assign id_0 = 1 ? id_25 : 1;
  logic id_31;
  logic id_32;
  logic [-1 : {  1  {  id_28  }  }] id_33;
  ;
endmodule
