// Seed: 1417779353
module module_0;
  logic id_1;
  assign id_1[1 : 1] = {id_1[""], id_1[(-1)], id_1};
  logic id_2;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wor id_10,
    output supply0 id_11
    , id_15,
    input wor id_12,
    output wor id_13
);
  module_0 modCall_1 ();
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  assign id_28 = id_15;
endmodule
